[
  {
    "qnum": 1,
    "question": "It is the program memory, which means that it is the memory that hold the code. Access time of ROM is slower than the access time of RAM.",
    "options": [
      {
        "key": "a",
        "text": "RAM"
      },
      {
        "key": "b",
        "text": "ROM"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "page": 1,
    "source": "ES-Final-Revision.pdf",
    "id": 1
  },
  {
    "qnum": 1,
    "question": "Draw the basic structure of Floating Gate MOSFET (FGM). Solution:",
    "options": [],
    "answer": null,
    "page": 17,
    "source": "ES-Final-Revision.pdf",
    "id": 2
  },
  {
    "qnum": 1,
    "question": "FPU (Floating point unit): • It is a specialized part of a computer system designed to perform arithmetic operations on floating-point numbers. • Integrated inside the microprocessor or external.",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "ES-Final-Revision.pdf",
    "id": 3
  },
  {
    "qnum": 1,
    "question": "Memory protection: Prevents unprivileged code from accessing restricted regions.",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "ES-Final-Revision.pdf",
    "id": 4
  },
  {
    "qnum": 1,
    "question": "1st way: o It is to deal using Bus no. 1. o There is no way to deal with RAM and I/O at the same time. o The program will be written in C- Language. o The performance will be slower.",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "ES-Final-Revision.pdf",
    "id": 5
  },
  {
    "qnum": 1,
    "question": "Signal length: the scale of PC is large not small as microcontroller.",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "ES-Final-Revision.pdf",
    "id": 6
  },
  {
    "qnum": 1,
    "question": "Efficiency: Prevents the need for constantly checking for conditions (polling).",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 7
  },
  {
    "qnum": 1,
    "question": "Interrupt Occurs: The interrupt signal triggers an interrupt.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 8
  },
  {
    "qnum": 1,
    "question": "Hardware Interrupts: • Triggered by external devices (e.g., button press, sensor data available). • Example: A sensor sends a signal to the microcontroller when data is ready.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 9
  },
  {
    "qnum": 1,
    "question": "Maskable Interrupts: • Can be disabled or \"masked\" by the processor during critical sections. • Example: Timer interrupts, external pin interrupts.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 10
  },
  {
    "qnum": 1,
    "question": "Only 2 BUS lines are required.",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 11
  },
  {
    "qnum": 1,
    "question": "It requires more number of pins.",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 12
  },
  {
    "qnum": 1,
    "question": "CAN (Controller Area Network): • Definition: • A robust protocol used in environments where noise and interference are common. • Key Features: • Fault-tolerant (continues working even if there’s an issue). • Used for real-time communication. • Use: • Used in cars, industrial machines, and other safety-critical systems.",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "ES-Final-Revision.pdf",
    "id": 13
  },
  {
    "qnum": 1,
    "question": "Bluetooth: • Definition: • A wireless protocol that allows devices to communicate over short distances. • Key Features: • Low power consumption. • Range typically up to 100 meters. • Use: • Common in devices like wireless headphones, heart rate monitors, and smartwatches.",
    "options": [],
    "answer": null,
    "page": 28,
    "source": "ES-Final-Revision.pdf",
    "id": 14
  },
  {
    "qnum": 1,
    "question": "Distance: • For short distances, UART or SPI are good choices. • For longer distances, consider protocols like Wi-Fi.",
    "options": [],
    "answer": null,
    "page": 28,
    "source": "ES-Final-Revision.pdf",
    "id": 15
  },
  {
    "qnum": 2,
    "question": "ROM is based on floating gate MOSFET (FGM).",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "page": 1,
    "source": "ES-Final-Revision.pdf",
    "id": 16
  },
  {
    "qnum": 2,
    "question": "Compare between the Non-Volatile (ROM) Types. Solution:",
    "options": [],
    "answer": null,
    "page": 17,
    "source": "ES-Final-Revision.pdf",
    "id": 17
  },
  {
    "qnum": 2,
    "question": "MPU (Memory Protection Unit): • It is a hardware component used to control how different regions of memory can be accessed by software. • Integrated inside the CPU or microcontroller.",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "ES-Final-Revision.pdf",
    "id": 18
  },
  {
    "qnum": 2,
    "question": "Fault detection: Triggers faults when illegal access occurs.",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "ES-Final-Revision.pdf",
    "id": 19
  },
  {
    "qnum": 2,
    "question": "2nd way: o It is to deal using Bus set no. 3. o There is no way to deal with RAM and I/O at the same time. o The program will be written in assembly. o The performance will be faster.",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "ES-Final-Revision.pdf",
    "id": 20
  },
  {
    "qnum": 2,
    "question": "The microprocessor in motherboard loads the OS from hard disk into RAM, after that the MP deals with RAM not hard disk. (this is suitable for Von Neumann). 22 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "ES-Final-Revision.pdf",
    "id": 21
  },
  {
    "qnum": 2,
    "question": "Real-time Response: Allows the system to respond to external events in real time.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 22
  },
  {
    "qnum": 2,
    "question": "Interrupt Vector Lookup: The interrupt controller checks the interrupt vector table.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 23
  },
  {
    "qnum": 2,
    "question": "Software Interrupts: • Initiated by software (e.g., program commands, timers). • Example: A timer interrupt occurring after a predefined time interval.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 24
  },
  {
    "qnum": 2,
    "question": "Non-Maskable Interrupts (NMI): • Cannot be disabled and are used for critical errors or system events. • Example: Power failure, memory errors. 24 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 25
  },
  {
    "qnum": 2,
    "question": "Supports various data speed rates.",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 26
  },
  {
    "qnum": 2,
    "question": "During data transfer, there is no acknowledgement from the slave.",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 27
  },
  {
    "qnum": 2,
    "question": "USB (Universal Serial Bus): • Definition: • A high-speed communication protocol that is used to connect a wide variety of devices. • Key Features: • Can transfer data at very high speeds. • Also provides power to devices connected to it. • Use: • Used in devices like keyboards, cameras, and flash drives. 27 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "ES-Final-Revision.pdf",
    "id": 28
  },
  {
    "qnum": 2,
    "question": "Wi-Fi: • Definition: • A high-speed wireless protocol that allows devices to connect to the internet. • Key Features: • High-speed data transfer. • Use: • Used in devices like smart home systems, cameras, and computers.",
    "options": [],
    "answer": null,
    "page": 28,
    "source": "ES-Final-Revision.pdf",
    "id": 29
  },
  {
    "qnum": 2,
    "question": "Data Rate: • If you need to send a lot of data quickly, use SPI or USB. • For low data rates, I2C or Bluetooth work well.",
    "options": [],
    "answer": null,
    "page": 28,
    "source": "ES-Final-Revision.pdf",
    "id": 30
  },
  {
    "qnum": 3,
    "question": "MOSFET stands for “Metal-Oxide-Semiconductor Field-Effect Transistor”. A MOSFET is like a switch that controls the flow of electric current.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "page": 1,
    "source": "ES-Final-Revision.pdf",
    "id": 31
  },
  {
    "qnum": 3,
    "question": "Compare between the memory hybrid types. Solution: 17 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 17,
    "source": "ES-Final-Revision.pdf",
    "id": 32
  },
  {
    "qnum": 3,
    "question": "MMU (Memory Management Unit): • It is a hardware block that handles virtual memory. • It translates virtual addresses used by applications into physical addresses in RAM. • Placed between microprocessor and memory (RAM).",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "ES-Final-Revision.pdf",
    "id": 33
  },
  {
    "qnum": 3,
    "question": "Task isolation: Important in RTOS environments.",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "ES-Final-Revision.pdf",
    "id": 34
  },
  {
    "qnum": 3,
    "question": "Resource Management: Efficient use of processor time, as it frees the CPU to perform other tasks when no interrupt events are present.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 35
  },
  {
    "qnum": 3,
    "question": "ISR Execution: The microcontroller stops the current execution and jumps to the ISR corresponding to the interrupt.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 36
  },
  {
    "qnum": 3,
    "question": "Internal Interrupts: • Triggered by internal events like timer overflows, watchdog timeouts, or faults in the system. • Example: A timer overflow interrupt generated by the system clock.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 37
  },
  {
    "qnum": 3,
    "question": "It provides a simple master-slave relationship.",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 38
  },
  {
    "qnum": 3,
    "question": "There is no provision for error checking.",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 39
  },
  {
    "qnum": 3,
    "question": "Power Consumption: • If the device runs on battery, choose low-power protocols like Bluetooth Low Energy (BLE).",
    "options": [],
    "answer": null,
    "page": 28,
    "source": "ES-Final-Revision.pdf",
    "id": 40
  },
  {
    "qnum": 4,
    "question": "Draw Cache Memory and show levels in it? Solution:",
    "options": [],
    "answer": null,
    "page": 18,
    "source": "ES-Final-Revision.pdf",
    "id": 41
  },
  {
    "qnum": 4,
    "question": "Improved reliability and security. Lecture [12] 19 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "ES-Final-Revision.pdf",
    "id": 42
  },
  {
    "qnum": 4,
    "question": "Multitasking: Facilitates the execution of multiple tasks without needing multiple processors.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 43
  },
  {
    "qnum": 4,
    "question": "Context Saving: Registers and flags are saved before executing the ISR.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 44
  },
  {
    "qnum": 4,
    "question": "There is a provision for collision detection.",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 45
  },
  {
    "qnum": 4,
    "question": "It supports only 1 Master.",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 46
  },
  {
    "qnum": 4,
    "question": "Complexity: • Some protocols (like UART) are simpler to use, while others (like CAN or USB) can be more complex but offer better performance. 28 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 28,
    "source": "ES-Final-Revision.pdf",
    "id": 47
  },
  {
    "qnum": 5,
    "question": "Which feature of the floating gate allows it to retain stored data even when the power is turned off? The charge inside the floating gate is representing the bit value.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Itis directly connected to the control gate"
      },
      {
        "key": "b",
        "text": "It is surrounded by an oxide insulating layer"
      },
      {
        "key": "c",
        "text": "Itis made of highly conductive metal"
      },
      {
        "key": "d",
        "text": "It is connected to an external power source"
      }
    ],
    "answer": null,
    "page": 1,
    "source": "ES-Final-Revision.pdf",
    "id": 48
  },
  {
    "qnum": 5,
    "question": "What are the different levels of memory in a computer system, arranged in a hierarchy? Solution: 18 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 18,
    "source": "ES-Final-Revision.pdf",
    "id": 49
  },
  {
    "qnum": 5,
    "question": "ISR Completion: After the ISR is executed, the context is restored, and execution returns to the main program.",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 50
  },
  {
    "qnum": 5,
    "question": "It supports data broadcast.",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 51
  },
  {
    "qnum": 5,
    "question": "Noise may affect or corrupt the data.",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 52
  },
  {
    "qnum": 6,
    "question": "What is the difference between FPU, MPU, and MMU? Solution:",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "ES-Final-Revision.pdf",
    "id": 53
  },
  {
    "qnum": 7,
    "question": "Why is the term “Floating Gate” used to describe this type of transistor structure? In a Floating Gate MOSFET, there are three gates. [two] In a Floating Gate MOSFET, there are gates.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Because it is connected directly to the power supply"
      },
      {
        "key": "b",
        "text": "Because it floats freely inside the semiconductor"
      },
      {
        "key": "c",
        "text": "Because it is electrically isolated and surrounded by insulating materials"
      },
      {
        "key": "d",
        "text": "Because it moves physically within the transistor"
      },
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Control Gates"
      }
    ],
    "answer": null,
    "page": 1,
    "source": "ES-Final-Revision.pdf",
    "id": 54
  },
  {
    "qnum": 7,
    "question": "Draw a diagram illustrating the locations of the floating-point unit (FPU). Solution:",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "ES-Final-Revision.pdf",
    "id": 55
  },
  {
    "qnum": 8,
    "question": "What does the MPU (Memory Protection Unit) provide? Solution:",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "ES-Final-Revision.pdf",
    "id": 56
  },
  {
    "qnum": 9,
    "question": "Compare between Harvard Architecture and Von-Neumann Architecture. Solution:",
    "options": [],
    "answer": null,
    "page": 20,
    "source": "ES-Final-Revision.pdf",
    "id": 57
  },
  {
    "qnum": 10,
    "question": "| | EMBEDDED SYSTEMS - FINAL - REVISION - M.H.O",
    "options": [
      {
        "key": "b",
        "text": "Floating Gates"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "page": 1,
    "source": "ES-Final-Revision.pdf",
    "id": 58
  },
  {
    "qnum": 10,
    "question": "Draw the block diagram of Harvard Architecture and Von-Neumann Architecture. Solution: 20 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 20,
    "source": "ES-Final-Revision.pdf",
    "id": 59
  },
  {
    "qnum": 11,
    "question": "b. Source Gate",
    "options": [
      {
        "key": "b",
        "text": "Source Gate"
      },
      {
        "key": "c",
        "text": "Control Gate"
      },
      {
        "key": "d",
        "text": "Drain Gate"
      },
      {
        "key": "a",
        "text": "Programming state."
      }
    ],
    "answer": null,
    "page": 2,
    "source": "ES-Final-Revision.pdf",
    "id": 60
  },
  {
    "qnum": 11,
    "question": "Explain the difference between Von Neumann and Harvard architectures, highlighting their advantages and disadvantages. OR Discuss Von Neumann and Harvard architectures with respect to CPU–memory communication, hardware complexity, cost, and execution time. Solution: • Von Neumann Architecture: o The CPU cannot deal with two main components (ROM and RAM) at the same time. o It is less expensive. o Few numbers of cables. o A lot waste of time. • Harvard Architecture: o The CPU can deal with two main components (ROM and RAM) at the same time. o It is more expensive. o It needs more buses and cables for this parallel connection. o Does not waste time. Lecture [13]",
    "options": [],
    "answer": null,
    "page": 21,
    "source": "ES-Final-Revision.pdf",
    "id": 61
  },
  {
    "qnum": 12,
    "question": "b. Erasing state",
    "options": [
      {
        "key": "b",
        "text": "Erasing state"
      },
      {
        "key": "c",
        "text": "None of them."
      }
    ],
    "answer": null,
    "page": 2,
    "source": "ES-Final-Revision.pdf",
    "id": 62
  },
  {
    "qnum": 12,
    "question": "How to connect Input/ Output Harvard Way? OR: There are two ways to connect inputs/outputs using the Harvard architecture. Draw a block diagram for each. OR: Draw a block diagram for memory-mapped and port-mapped. Solution: 21 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 21,
    "source": "ES-Final-Revision.pdf",
    "id": 63
  },
  {
    "qnum": 13,
    "question": "Explain the two methods by which a CPU communicates with Input/output (I/O) devices. Solution:",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "ES-Final-Revision.pdf",
    "id": 64
  },
  {
    "qnum": 14,
    "question": "Erased state: Floating gate has no electrons → logic 1 b. False In a Floating Gate MOSFET, what logic value corresponds to the programmed state?",
    "options": [
      {
        "key": "a",
        "text": "Logic 1"
      }
    ],
    "answer": null,
    "page": 2,
    "source": "ES-Final-Revision.pdf",
    "id": 65
  },
  {
    "qnum": 14,
    "question": "Why do we use the Von Neumann architecture in PC? Why should we use Von Neumann in our PC? Solution:",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "ES-Final-Revision.pdf",
    "id": 66
  },
  {
    "qnum": 15,
    "question": "b. Logic 0",
    "options": [
      {
        "key": "b",
        "text": "Logic 0"
      },
      {
        "key": "c",
        "text": "High impedance"
      },
      {
        "key": "d",
        "text": "Undefined"
      },
      {
        "key": "a",
        "text": "Logic 0"
      }
    ],
    "answer": null,
    "page": 2,
    "source": "ES-Final-Revision.pdf",
    "id": 67
  },
  {
    "qnum": 15,
    "question": "Compare between Clock Systems (The system that generates the clock). Solution: Lecture [15]",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "ES-Final-Revision.pdf",
    "id": 68
  },
  {
    "qnum": 16,
    "question": "b. Logic 1",
    "options": [
      {
        "key": "b",
        "text": "Logic 1"
      },
      {
        "key": "c",
        "text": "Logic −1"
      },
      {
        "key": "d",
        "text": "Logic Z"
      }
    ],
    "answer": null,
    "page": 2,
    "source": "ES-Final-Revision.pdf",
    "id": 69
  },
  {
    "qnum": 16,
    "question": "What are the Interrupts? Solution: • Definition: An interrupt is a mechanism that temporarily halts the normal execution of a program to give attention to a high-priority task. • Basic Concept: A hardware or software signal that causes the processor to stop its current operation and execute a special routine (Interrupt Service Routine or ISR). Once the ISR finishes, the processor returns to the main program.",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "ES-Final-Revision.pdf",
    "id": 70
  },
  {
    "qnum": 17,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Burner"
      }
    ],
    "answer": null,
    "page": 2,
    "source": "ES-Final-Revision.pdf",
    "id": 71
  },
  {
    "qnum": 17,
    "question": "What is Polling? Solution: • Polling is a method where a device continuously checks the status of another device to determine if it needs attention. 23 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "ES-Final-Revision.pdf",
    "id": 72
  },
  {
    "qnum": 18,
    "question": "b. Flasher",
    "options": [
      {
        "key": "b",
        "text": "Flasher"
      },
      {
        "key": "c",
        "text": "Flash driver"
      },
      {
        "key": "d",
        "text": "All of the above"
      },
      {
        "key": "a",
        "text": "Mask programmable ROM."
      }
    ],
    "answer": null,
    "page": 2,
    "source": "ES-Final-Revision.pdf",
    "id": 73
  },
  {
    "qnum": 18,
    "question": "Why interrupts are important? Solution:",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 74
  },
  {
    "qnum": 19,
    "question": "b. PROM",
    "options": [
      {
        "key": "b",
        "text": "PROM"
      },
      {
        "key": "c",
        "text": "EPROM"
      },
      {
        "key": "d",
        "text": "All of the above."
      },
      {
        "key": "a",
        "text": "There is no way to fix the code bugs or reinstall the code on ROM after that."
      }
    ],
    "answer": null,
    "page": 2,
    "source": "ES-Final-Revision.pdf",
    "id": 75
  },
  {
    "qnum": 19,
    "question": "What are the Interrupt Processing Flow? Solution:",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 76
  },
  {
    "qnum": 20,
    "question": "b. There is no change to burn the code again on ROM.",
    "options": [
      {
        "key": "b",
        "text": "There is no change to burn the code again on ROM."
      },
      {
        "key": "c",
        "text": "There is no way to delete the code on ROM."
      },
      {
        "key": "d",
        "text": "All of the above"
      }
    ],
    "answer": null,
    "page": 2,
    "source": "ES-Final-Revision.pdf",
    "id": 77
  },
  {
    "qnum": 20,
    "question": "What are the Types of Interrupts? Solution:",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 78
  },
  {
    "qnum": 21,
    "question": "What is the Interrupt Classification? Solution:",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "ES-Final-Revision.pdf",
    "id": 79
  },
  {
    "qnum": 22,
    "question": "What is the Interrupt Service Routine (ISR)? and what are the Key Characteristics? Solution: • Definition: A special function executed in response to an interrupt. • Key Characteristics: o Interrupt Context: Runs outside the main program flow. o Quick Execution: Should be kept short and fast to minimize latency. o No Blocking Operations: Avoid long delays, I/O operations, or complex tasks. o No Interrupts within ISR: Generally, interrupts are disabled during ISR execution to prevent nesting.",
    "options": [],
    "answer": null,
    "page": 25,
    "source": "ES-Final-Revision.pdf",
    "id": 80
  },
  {
    "qnum": 23,
    "question": "Draw a block diagram of program execution without interrupt and with interrupt. Solution:",
    "options": [],
    "answer": null,
    "page": 25,
    "source": "ES-Final-Revision.pdf",
    "id": 81
  },
  {
    "qnum": 24,
    "question": "What is the Interrupt Nesting? and what is the use (purpose) of Interrupt Vector Table? Solution: • Interrupt Nesting: Higher-priority interrupts can preempt lower-priority ISRs. • Interrupt Vector Table: Determines the priority and routing of interrupts.",
    "options": [],
    "answer": null,
    "page": 25,
    "source": "ES-Final-Revision.pdf",
    "id": 82
  },
  {
    "qnum": 25,
    "question": "What is the difference between Masking and Disabling Interrupts? Solution: • Disabling Interrupts: Prevents all interrupts from being processed for a period. • Masking Interrupts: Disables specific interrupts based on priority levels. 25 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 25,
    "source": "ES-Final-Revision.pdf",
    "id": 83
  },
  {
    "qnum": 26,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Erasable"
      }
    ],
    "answer": null,
    "page": 3,
    "source": "ES-Final-Revision.pdf",
    "id": 84
  },
  {
    "qnum": 26,
    "question": "What are the Common Interrupts in Embedded Systems? Solution: • External Interrupts: From external devices like switches, sensors, etc. • Timer Interrupts: Generated by hardware timers to handle periodic tasks. • Watchdog Timer: A special timer to reset the system in case of software malfunction. • UART Interrupts: Used to manage serial communication events like data receipt.",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 85
  },
  {
    "qnum": 27,
    "question": "b. Save data long time (may be 10 years)",
    "options": [
      {
        "key": "b",
        "text": "Save data long time (may be 10 years)"
      },
      {
        "key": "c",
        "text": "The data on it is non-volatile."
      },
      {
        "key": "d",
        "text": "All of the above"
      },
      {
        "key": "a",
        "text": "Erasable"
      },
      {
        "key": "b",
        "text": "Save data long time (may be 10 years)"
      }
    ],
    "answer": null,
    "page": 3,
    "source": "ES-Final-Revision.pdf",
    "id": 86
  },
  {
    "qnum": 27,
    "question": "What is interrupt latency, and what factors affect it? Solution: • Definition: The time between the arrival of an interrupt and the execution of the corresponding ISR. • Factors Affecting Latency: o Interrupt Priority: Higher priority interrupts are processed first. o Context Switching: Saving and restoring processor state. o ISR Length: Longer ISRs increase latency for subsequent interrupts. Lecture [17]",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 87
  },
  {
    "qnum": 28,
    "question": "c. The data on it is non-volatile.",
    "options": [
      {
        "key": "c",
        "text": "The data on it is non-volatile."
      },
      {
        "key": "d",
        "text": "Data can be affected by radiation and noise, this radiation can corrupt the data,"
      }
    ],
    "answer": null,
    "page": 3,
    "source": "ES-Final-Revision.pdf",
    "id": 88
  },
  {
    "qnum": 28,
    "question": "What are the Features of I2C (Inter Integrated Circuit)? Solution:",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 89
  },
  {
    "qnum": 29,
    "question": "What are the Disadvantages of (Serial Peripheral Interface) SPI BUS? Solution:",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 90
  },
  {
    "qnum": 30,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "1000"
      }
    ],
    "answer": null,
    "page": 3,
    "source": "ES-Final-Revision.pdf",
    "id": 91
  },
  {
    "qnum": 30,
    "question": "What are the types of Communication Protocols in Embedded Systems? Compare between Serial Communication and Parallel Communication. Solution: • Serial Communication: o Data is sent bit by bit, one after another. o It uses fewer wires and is commonly used in embedded systems. • Parallel Communication: o Multiple bits are sent at the same time. o It requires more wires and is less commonly used in embedded systems because it is more complex and costly. 26 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "ES-Final-Revision.pdf",
    "id": 92
  },
  {
    "qnum": 31,
    "question": "b. 100,000",
    "options": [
      {
        "key": "b",
        "text": "100,000"
      },
      {
        "key": "c",
        "text": "10,000"
      },
      {
        "key": "d",
        "text": "1,000,000"
      }
    ],
    "answer": null,
    "page": 3,
    "source": "ES-Final-Revision.pdf",
    "id": 93
  },
  {
    "qnum": 31,
    "question": "Compare between on-board communication interface types. Compare between on-board I2C, SPI, and UART. Solution:",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "ES-Final-Revision.pdf",
    "id": 94
  },
  {
    "qnum": 32,
    "question": "b. External (outside microcontroller)",
    "options": [
      {
        "key": "b",
        "text": "External (outside microcontroller)"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "page": 4,
    "source": "ES-Final-Revision.pdf",
    "id": 95
  },
  {
    "qnum": 32,
    "question": "Compare between CAN (Controller Area Network) and USB (Universal Serial Bus) Solution:",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "ES-Final-Revision.pdf",
    "id": 96
  },
  {
    "qnum": 33,
    "question": "Compare between Bluetooth and Wi-Fi. Compare between Wireless Communication Protocols. Solution:",
    "options": [],
    "answer": null,
    "page": 28,
    "source": "ES-Final-Revision.pdf",
    "id": 97
  },
  {
    "qnum": 34,
    "question": "When designing an embedded system, what factors should be considered when selecting a communication protocol? OR: Explain the criteria used to select a communication protocol in embedded system design. Solution:",
    "options": [],
    "answer": null,
    "page": 28,
    "source": "ES-Final-Revision.pdf",
    "id": 98
  },
  {
    "qnum": 35,
    "question": "What is the difference between general purpose computer and microcontroller? Solution:",
    "options": [],
    "answer": null,
    "page": 29,
    "source": "ES-Final-Revision.pdf",
    "id": 99
  },
  {
    "qnum": 36,
    "question": "What are the important criteria for choosing a microcontroller? Solution: • It must meet the task efficiently and cost-effectively • Ease of developing products around it • Availability in the needed quantities now and in the future 29 EMBEDDED SYSTEMS – FINAL – REVISION – M.H.O",
    "options": [],
    "answer": null,
    "page": 29,
    "source": "ES-Final-Revision.pdf",
    "id": 100
  },
  {
    "qnum": 42,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Between the CPU and main memory"
      }
    ],
    "answer": null,
    "page": 4,
    "source": "ES-Final-Revision.pdf",
    "id": 101
  },
  {
    "qnum": 43,
    "question": "b. Between main memory and secondary storage",
    "options": [
      {
        "key": "b",
        "text": "Between main memory and secondary storage"
      },
      {
        "key": "c",
        "text": "Inside secondary storage"
      },
      {
        "key": "d",
        "text": "Outside the memory hierarchy"
      }
    ],
    "answer": null,
    "page": 4,
    "source": "ES-Final-Revision.pdf",
    "id": 102
  },
  {
    "qnum": 44,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Hit ratio."
      }
    ],
    "answer": null,
    "page": 5,
    "source": "ES-Final-Revision.pdf",
    "id": 103
  },
  {
    "qnum": 45,
    "question": "b. Bit ratio.",
    "options": [
      {
        "key": "b",
        "text": "Bit ratio."
      },
      {
        "key": "c",
        "text": "Access time."
      },
      {
        "key": "d",
        "text": "None of the above."
      }
    ],
    "answer": null,
    "page": 5,
    "source": "ES-Final-Revision.pdf",
    "id": 104
  },
  {
    "qnum": 46,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "L3"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "ES-Final-Revision.pdf",
    "id": 105
  },
  {
    "qnum": 47,
    "question": "b. L2",
    "options": [
      {
        "key": "b",
        "text": "L2"
      },
      {
        "key": "c",
        "text": "L1"
      },
      {
        "key": "d",
        "text": "Main Memory"
      },
      {
        "key": "a",
        "text": "L1"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "ES-Final-Revision.pdf",
    "id": 106
  },
  {
    "qnum": 48,
    "question": "b. L2",
    "options": [
      {
        "key": "b",
        "text": "L2"
      },
      {
        "key": "c",
        "text": "L3"
      },
      {
        "key": "d",
        "text": "RAM"
      },
      {
        "key": "a",
        "text": "Virtual memory"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "ES-Final-Revision.pdf",
    "id": 107
  },
  {
    "qnum": 49,
    "question": "b. Cache replacement policy",
    "options": [
      {
        "key": "b",
        "text": "Cache replacement policy"
      },
      {
        "key": "c",
        "text": "Cache coherence protocol"
      },
      {
        "key": "d",
        "text": "Pipelining"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "ES-Final-Revision.pdf",
    "id": 108
  },
  {
    "qnum": 51,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "FPU (Floating point unit)"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "ES-Final-Revision.pdf",
    "id": 109
  },
  {
    "qnum": 52,
    "question": "b. MPU (Memory Protection Un it)",
    "options": [
      {
        "key": "b",
        "text": "MPU (Memory Protection Un it)"
      },
      {
        "key": "c",
        "text": "MMU (Memory Management Unit)"
      },
      {
        "key": "d",
        "text": "None of the above"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "ES-Final-Revision.pdf",
    "id": 110
  },
  {
    "qnum": 53,
    "question": "b. Executing integer arithmetic only",
    "options": [
      {
        "key": "b",
        "text": "Executing integer arithmetic only"
      },
      {
        "key": "c",
        "text": "Performing floating-point mathematical operations"
      },
      {
        "key": "d",
        "text": "Managing memory allocation"
      },
      {
        "key": "a",
        "text": "Floating-point addition"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "ES-Final-Revision.pdf",
    "id": 111
  },
  {
    "qnum": 54,
    "question": "b. Floating-point multiplication",
    "options": [
      {
        "key": "b",
        "text": "Floating-point multiplication"
      },
      {
        "key": "c",
        "text": "Square root calculation"
      },
      {
        "key": "d",
        "text": "Integer comparison"
      },
      {
        "key": "a",
        "text": "Integrated inside the microprocessor."
      }
    ],
    "answer": null,
    "page": 6,
    "source": "ES-Final-Revision.pdf",
    "id": 112
  },
  {
    "qnum": 55,
    "question": "b. Integrated inside the microcontroller.",
    "options": [
      {
        "key": "b",
        "text": "Integrated inside the microcontroller."
      },
      {
        "key": "c",
        "text": "External."
      },
      {
        "key": "d",
        "text": "All of the above."
      },
      {
        "key": "a",
        "text": "Much faster performance."
      }
    ],
    "answer": null,
    "page": 6,
    "source": "ES-Final-Revision.pdf",
    "id": 113
  },
  {
    "qnum": 56,
    "question": "b. Higher precision.",
    "options": [
      {
        "key": "b",
        "text": "Higher precision."
      },
      {
        "key": "c",
        "text": "Lower CPU load (offloading math operations)."
      },
      {
        "key": "d",
        "text": "All of the above"
      },
      {
        "key": "a",
        "text": "FPU (Floating point unit)"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "ES-Final-Revision.pdf",
    "id": 114
  },
  {
    "qnum": 57,
    "question": "b. MPU (Memory Protection U nit)",
    "options": [
      {
        "key": "b",
        "text": "MPU (Memory Protection U nit)"
      },
      {
        "key": "c",
        "text": "MMU (Memory Management Unit)"
      },
      {
        "key": "d",
        "text": "None of the above"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "ES-Final-Revision.pdf",
    "id": 115
  },
  {
    "qnum": 59,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Memory regions (address ranges)"
      },
      {
        "key": "b",
        "text": "Access permissions (read, write, execute)"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "ES-Final-Revision.pdf",
    "id": 116
  },
  {
    "qnum": 60,
    "question": "c. Privilege levels (privileged, unprivileged)",
    "options": [
      {
        "key": "c",
        "text": "Privilege levels (privileged, unprivileged)"
      },
      {
        "key": "d",
        "text": "Memory attributes (cacheable, buffer able, strongly ordered, device type, etc.)"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "ES-Final-Revision.pdf",
    "id": 117
  },
  {
    "qnum": 62,
    "question": "c. Task isolation.",
    "options": [
      {
        "key": "c",
        "text": "Task isolation."
      },
      {
        "key": "d",
        "text": "Improved reliability and security."
      }
    ],
    "answer": null,
    "page": 7,
    "source": "ES-Final-Revision.pdf",
    "id": 118
  },
  {
    "qnum": 65,
    "question": "b. MPU (Memory Protection Unit)",
    "options": [
      {
        "key": "b",
        "text": "MPU (Memory Protection Unit)"
      },
      {
        "key": "c",
        "text": "MMU (Memory Management Unit)"
      },
      {
        "key": "d",
        "text": "None of the above"
      }
    ],
    "answer": null,
    "page": 7,
    "source": "ES-Final-Revision.pdf",
    "id": 119
  },
  {
    "qnum": 69,
    "question": "I/O devices.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "2"
      }
    ],
    "answer": null,
    "page": 7,
    "source": "ES-Final-Revision.pdf",
    "id": 120
  },
  {
    "qnum": 70,
    "question": "b. 3",
    "options": [
      {
        "key": "b",
        "text": "3"
      },
      {
        "key": "c",
        "text": "4"
      },
      {
        "key": "d",
        "text": "8"
      },
      {
        "key": "a",
        "text": "MRDC"
      }
    ],
    "answer": null,
    "page": 7,
    "source": "ES-Final-Revision.pdf",
    "id": 121
  },
  {
    "qnum": 71,
    "question": "b. MWTC",
    "options": [
      {
        "key": "b",
        "text": "MWTC"
      },
      {
        "key": "c",
        "text": "IORC"
      },
      {
        "key": "d",
        "text": "IOWC"
      }
    ],
    "answer": null,
    "page": 7,
    "source": "ES-Final-Revision.pdf",
    "id": 122
  },
  {
    "qnum": 72,
    "question": "b. IOWC",
    "options": [
      {
        "key": "b",
        "text": "IOWC"
      },
      {
        "key": "c",
        "text": "MRDC"
      },
      {
        "key": "d",
        "text": "IORC"
      },
      {
        "key": "a",
        "text": "IORC"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "ES-Final-Revision.pdf",
    "id": 123
  },
  {
    "qnum": 73,
    "question": "b. MRDC",
    "options": [
      {
        "key": "b",
        "text": "MRDC"
      },
      {
        "key": "c",
        "text": "IOWC"
      },
      {
        "key": "d",
        "text": "MWTC"
      },
      {
        "key": "a",
        "text": "IOWC"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "ES-Final-Revision.pdf",
    "id": 124
  },
  {
    "qnum": 74,
    "question": "b. MWTC",
    "options": [
      {
        "key": "b",
        "text": "MWTC"
      },
      {
        "key": "c",
        "text": "MRDC"
      },
      {
        "key": "d",
        "text": "IORC"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "ES-Final-Revision.pdf",
    "id": 125
  },
  {
    "qnum": 75,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "RAM addresses range from 0:255"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "ES-Final-Revision.pdf",
    "id": 126
  },
  {
    "qnum": 76,
    "question": "b. ROM addresses range from 256:511",
    "options": [
      {
        "key": "b",
        "text": "ROM addresses range from 256:511"
      },
      {
        "key": "c",
        "text": "Input/output addresses range from 512:1023"
      },
      {
        "key": "d",
        "text": "All of the above"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "ES-Final-Revision.pdf",
    "id": 127
  },
  {
    "qnum": 78,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Assembly language only"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "ES-Final-Revision.pdf",
    "id": 128
  },
  {
    "qnum": 79,
    "question": "b. Machine language only",
    "options": [
      {
        "key": "b",
        "text": "Machine language only"
      },
      {
        "key": "c",
        "text": "High-level language such as C"
      },
      {
        "key": "d",
        "text": "No programming language"
      },
      {
        "key": "a",
        "text": "Assembly language only"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "ES-Final-Revision.pdf",
    "id": 129
  },
  {
    "qnum": 80,
    "question": "b. Machine language only",
    "options": [
      {
        "key": "b",
        "text": "Machine language only"
      },
      {
        "key": "c",
        "text": "High-level language such as C"
      },
      {
        "key": "d",
        "text": "No programming language"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "ES-Final-Revision.pdf",
    "id": 130
  },
  {
    "qnum": 83,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "The CPU cannot deal with two main components (ROM and RAM) at the same time."
      },
      {
        "key": "b",
        "text": "It is less expensive."
      }
    ],
    "answer": null,
    "page": 9,
    "source": "ES-Final-Revision.pdf",
    "id": 131
  },
  {
    "qnum": 84,
    "question": "c. Few numbers of cables and",
    "options": [
      {
        "key": "c",
        "text": "Few numbers of cables and"
      },
      {
        "key": "d",
        "text": "A lot waste of time."
      },
      {
        "key": "a",
        "text": "The CPU can deal with two main components (ROM and RAM) at the same time."
      },
      {
        "key": "b",
        "text": "It is more expensive."
      }
    ],
    "answer": null,
    "page": 9,
    "source": "ES-Final-Revision.pdf",
    "id": 132
  },
  {
    "qnum": 85,
    "question": "c. It needs more buses and cables for this parallel connection.",
    "options": [
      {
        "key": "c",
        "text": "It needs more buses and cables for this parallel connection."
      },
      {
        "key": "d",
        "text": "Does not waste time."
      }
    ],
    "answer": null,
    "page": 9,
    "source": "ES-Final-Revision.pdf",
    "id": 133
  },
  {
    "qnum": 86,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Memory-Mapped."
      }
    ],
    "answer": null,
    "page": 9,
    "source": "ES-Final-Revision.pdf",
    "id": 134
  },
  {
    "qnum": 87,
    "question": "b. Port-Mapped.",
    "options": [
      {
        "key": "b",
        "text": "Port-Mapped."
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "page": 9,
    "source": "ES-Final-Revision.pdf",
    "id": 135
  },
  {
    "qnum": 88,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Because it has no control unit"
      }
    ],
    "answer": null,
    "page": 9,
    "source": "ES-Final-Revision.pdf",
    "id": 136
  },
  {
    "qnum": 89,
    "question": "b. Because it uses separate memories for data and instructions",
    "options": [
      {
        "key": "b",
        "text": "Because it uses separate memories for data and instructions"
      },
      {
        "key": "c",
        "text": "Because it cannot fetch instructions and access data at the same time"
      },
      {
        "key": "d",
        "text": "Because it has too many buses"
      }
    ],
    "answer": null,
    "page": 9,
    "source": "ES-Final-Revision.pdf",
    "id": 137
  },
  {
    "qnum": 92,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Because it uses separate buses for data and instructions"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "ES-Final-Revision.pdf",
    "id": 138
  },
  {
    "qnum": 93,
    "question": "b. Because it reduces the number of required wires and connections",
    "options": [
      {
        "key": "b",
        "text": "Because it reduces the number of required wires and connections"
      },
      {
        "key": "c",
        "text": "Because it cannot access RAM"
      },
      {
        "key": "d",
        "text": "Because it is faster than Harvard architecture"
      },
      {
        "key": "a",
        "text": "It means that this microcontroller data bus is n-bit."
      }
    ],
    "answer": null,
    "page": 10,
    "source": "ES-Final-Revision.pdf",
    "id": 139
  },
  {
    "qnum": 94,
    "question": "b. It means that this microcontroller address bus is n-bit.",
    "options": [
      {
        "key": "b",
        "text": "It means that this microcontroller address bus is n-bit."
      },
      {
        "key": "c",
        "text": "It means that this microcontroller control bus is n-bit."
      },
      {
        "key": "d",
        "text": "None of the above."
      }
    ],
    "answer": null,
    "page": 10,
    "source": "ES-Final-Revision.pdf",
    "id": 140
  },
  {
    "qnum": 95,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "High-level programming commands"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "ES-Final-Revision.pdf",
    "id": 141
  },
  {
    "qnum": 96,
    "question": "b. Machine-level binary code only",
    "options": [
      {
        "key": "b",
        "text": "Machine-level binary code only"
      },
      {
        "key": "c",
        "text": "Assembly language instructions"
      },
      {
        "key": "d",
        "text": "Microcontroller signals"
      },
      {
        "key": "a",
        "text": "Execute → Decode → Fetch"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "ES-Final-Revision.pdf",
    "id": 142
  },
  {
    "qnum": 97,
    "question": "b. Fetch → Decode → Execute",
    "options": [
      {
        "key": "b",
        "text": "Fetch → Decode → Execute"
      },
      {
        "key": "c",
        "text": "Decode → Fetch → Execute"
      },
      {
        "key": "d",
        "text": "Fetch → Execute → Decode"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "ES-Final-Revision.pdf",
    "id": 143
  },
  {
    "qnum": 99,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "It executes 8 instructions per second"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "ES-Final-Revision.pdf",
    "id": 144
  },
  {
    "qnum": 100,
    "question": "b. It performs 8 cycles per second",
    "options": [
      {
        "key": "b",
        "text": "It performs 8 cycles per second"
      },
      {
        "key": "c",
        "text": "It performs 8 million cycles per second"
      },
      {
        "key": "d",
        "text": "It executes one instruction every 8 seconds"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "ES-Final-Revision.pdf",
    "id": 145
  },
  {
    "qnum": 105,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "A mechanism that permanently stops program execution to handle a task"
      },
      {
        "key": "b",
        "text": "A mechanism that temporarily halts normal program execution to attend to a"
      }
    ],
    "answer": null,
    "page": 11,
    "source": "ES-Final-Revision.pdf",
    "id": 146
  },
  {
    "qnum": 106,
    "question": "high-priority task",
    "options": [
      {
        "key": "c",
        "text": "A method to speed up CPU performance"
      },
      {
        "key": "d",
        "text": "A type of memory used for high-speed operations"
      },
      {
        "key": "a",
        "text": "A method where a device interrupts the CPU when it needs attention"
      },
      {
        "key": "b",
        "text": "A method where a device continuously checks the status of another device to"
      }
    ],
    "answer": null,
    "page": 11,
    "source": "ES-Final-Revision.pdf",
    "id": 147
  },
  {
    "qnum": 107,
    "question": "determine if it needs attention.",
    "options": [
      {
        "key": "c",
        "text": "A method to increase the clock speed of the processor"
      },
      {
        "key": "d",
        "text": "A method where a device stores data without interacting with the CPU"
      },
      {
        "key": "a",
        "text": "Efficiency."
      },
      {
        "key": "b",
        "text": "Real-time Response."
      }
    ],
    "answer": null,
    "page": 11,
    "source": "ES-Final-Revision.pdf",
    "id": 148
  },
  {
    "qnum": 108,
    "question": "c. Resource Management.",
    "options": [
      {
        "key": "c",
        "text": "Resource Management."
      },
      {
        "key": "d",
        "text": "Multitasking."
      },
      {
        "key": "a",
        "text": "External Interrupt."
      }
    ],
    "answer": null,
    "page": 11,
    "source": "ES-Final-Revision.pdf",
    "id": 149
  },
  {
    "qnum": 109,
    "question": "b. Internal Interrupt.",
    "options": [
      {
        "key": "b",
        "text": "Internal Interrupt."
      },
      {
        "key": "c",
        "text": "Both of them."
      },
      {
        "key": "d",
        "text": "None of them."
      },
      {
        "key": "a",
        "text": "External Interrupt."
      }
    ],
    "answer": null,
    "page": 11,
    "source": "ES-Final-Revision.pdf",
    "id": 150
  },
  {
    "qnum": 110,
    "question": "b. Internal Interrupt.",
    "options": [
      {
        "key": "b",
        "text": "Internal Interrupt."
      },
      {
        "key": "c",
        "text": "Both of them."
      },
      {
        "key": "d",
        "text": "None of them."
      }
    ],
    "answer": null,
    "page": 11,
    "source": "ES-Final-Revision.pdf",
    "id": 151
  },
  {
    "qnum": 111,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Interrupt occurs → ISR execution → Context saving → Context restore"
      },
      {
        "key": "b",
        "text": "Interrupt occurs → Interrupt vector lookup → Context saving → ISR execution →"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "ES-Final-Revision.pdf",
    "id": 152
  },
  {
    "qnum": 112,
    "question": "Context restore",
    "options": [
      {
        "key": "c",
        "text": "Context saving → Interrupt occurs → ISR execution → Context restore"
      },
      {
        "key": "d",
        "text": "Interrupt vector lookup → Interrupt occurs → ISR execution → Context saving"
      },
      {
        "key": "a",
        "text": "Hardware interrupts"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "ES-Final-Revision.pdf",
    "id": 153
  },
  {
    "qnum": 113,
    "question": "b. Software interrupts",
    "options": [
      {
        "key": "b",
        "text": "Software interrupts"
      },
      {
        "key": "c",
        "text": "Internal interrupts"
      },
      {
        "key": "d",
        "text": "All of the above"
      },
      {
        "key": "a",
        "text": "Software interrupt"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "ES-Final-Revision.pdf",
    "id": 154
  },
  {
    "qnum": 114,
    "question": "b. Internal interrupt",
    "options": [
      {
        "key": "b",
        "text": "Internal interrupt"
      },
      {
        "key": "c",
        "text": "Hardware interrupt"
      },
      {
        "key": "d",
        "text": "System interrupt"
      },
      {
        "key": "a",
        "text": "Hardware interrupt"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "ES-Final-Revision.pdf",
    "id": 155
  },
  {
    "qnum": 115,
    "question": "b. External interrupt",
    "options": [
      {
        "key": "b",
        "text": "External interrupt"
      },
      {
        "key": "c",
        "text": "Software interrupt"
      },
      {
        "key": "d",
        "text": "Power interrupt"
      },
      {
        "key": "a",
        "text": "Hardware interrupts"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "ES-Final-Revision.pdf",
    "id": 156
  },
  {
    "qnum": 116,
    "question": "b. Software interrupts",
    "options": [
      {
        "key": "b",
        "text": "Software interrupts"
      },
      {
        "key": "c",
        "text": "Internal interrupts"
      },
      {
        "key": "d",
        "text": "External interrupts"
      },
      {
        "key": "a",
        "text": "Hardware and Software"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "ES-Final-Revision.pdf",
    "id": 157
  },
  {
    "qnum": 117,
    "question": "b. Internal and External",
    "options": [
      {
        "key": "b",
        "text": "Internal and External"
      },
      {
        "key": "c",
        "text": "Maskable and Non-maskable"
      },
      {
        "key": "d",
        "text": "Synchronous and Asynchronous"
      },
      {
        "key": "a",
        "text": "Non-Maskable Interrupt"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "ES-Final-Revision.pdf",
    "id": 158
  },
  {
    "qnum": 118,
    "question": "b. Internal Interrupt",
    "options": [
      {
        "key": "b",
        "text": "Internal Interrupt"
      },
      {
        "key": "c",
        "text": "Maskable Interrupt"
      },
      {
        "key": "d",
        "text": "Software Interrupt"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "ES-Final-Revision.pdf",
    "id": 159
  },
  {
    "qnum": 119,
    "question": "a. Maskable Interrupt c. Internal Interrupt",
    "options": [
      {
        "key": "a",
        "text": "Maskable Interrupt c. Internal Interrupt"
      },
      {
        "key": "b",
        "text": "Software Interrupt d. Non-Maskable Interrupt (NMI)"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "ES-Final-Revision.pdf",
    "id": 160
  },
  {
    "qnum": 120,
    "question": "b. Internal System Register",
    "options": [
      {
        "key": "b",
        "text": "Internal System Register"
      },
      {
        "key": "c",
        "text": "Interrupt Service Routine"
      },
      {
        "key": "d",
        "text": "Input Signal Register"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "ES-Final-Revision.pdf",
    "id": 161
  },
  {
    "qnum": 121,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "A function that runs continuously in the main program"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "ES-Final-Revision.pdf",
    "id": 162
  },
  {
    "qnum": 122,
    "question": "b. A special function executed in response to an interrupt",
    "options": [
      {
        "key": "b",
        "text": "A special function executed in response to an interrupt"
      },
      {
        "key": "c",
        "text": "A background task scheduled by the OS"
      },
      {
        "key": "d",
        "text": "A memory management routine"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "ES-Final-Revision.pdf",
    "id": 163
  },
  {
    "qnum": 124,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Disabling all interrupts permanently"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "ES-Final-Revision.pdf",
    "id": 164
  },
  {
    "qnum": 125,
    "question": "b. Disabling specific interrupts based on priority levels",
    "options": [
      {
        "key": "b",
        "text": "Disabling specific interrupts based on priority levels"
      },
      {
        "key": "c",
        "text": "Increasing interrupt priority"
      },
      {
        "key": "d",
        "text": "Executing interrupts in parallel"
      },
      {
        "key": "a",
        "text": "A timer used to measure execution time"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "ES-Final-Revision.pdf",
    "id": 165
  },
  {
    "qnum": 126,
    "question": "b. A special timer used to reset the system in case of software malfunction",
    "options": [
      {
        "key": "b",
        "text": "A special timer used to reset the system in case of software malfunction"
      },
      {
        "key": "c",
        "text": "A timer used to increase CPU speed"
      },
      {
        "key": "d",
        "text": "A clock used only for real-time operations"
      },
      {
        "key": "a",
        "text": "Control memory access"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "ES-Final-Revision.pdf",
    "id": 166
  },
  {
    "qnum": 127,
    "question": "b. Manage serial communication events such as data reception",
    "options": [
      {
        "key": "b",
        "text": "Manage serial communication events such as data reception"
      },
      {
        "key": "c",
        "text": "Reset the system during errors"
      },
      {
        "key": "d",
        "text": "Increase processor clock speed"
      },
      {
        "key": "a",
        "text": "The time required to execute an ISR"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "ES-Final-Revision.pdf",
    "id": 167
  },
  {
    "qnum": 128,
    "question": "b . The time between the arrival of an interrupt and the execution of the corresponding ISR",
    "options": [
      {
        "key": "c",
        "text": "The delay caused by polling"
      },
      {
        "key": "d",
        "text": "The time between two consecutive interrupts"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "ES-Final-Revision.pdf",
    "id": 168
  },
  {
    "qnum": 130,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Serial and Parallel interfaces"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "ES-Final-Revision.pdf",
    "id": 169
  },
  {
    "qnum": 131,
    "question": "b. On-board communication interface and External communication interface",
    "options": [
      {
        "key": "b",
        "text": "On-board communication interface and External communication interface"
      },
      {
        "key": "c",
        "text": "Wired and Wireless interfaces"
      },
      {
        "key": "d",
        "text": "Maskable and Non-maskable interfaces"
      },
      {
        "key": "a",
        "text": "I2C, SPI, UART, One Wire Interface"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "ES-Final-Revision.pdf",
    "id": 170
  },
  {
    "qnum": 132,
    "question": "b. Ethernet, Wi-Fi, Bluetooth",
    "options": [
      {
        "key": "b",
        "text": "Ethernet, Wi-Fi, Bluetooth"
      },
      {
        "key": "c",
        "text": "USB, HDMI, PCIe"
      },
      {
        "key": "d",
        "text": "Maskable and Non-Maskable Interrupts"
      },
      {
        "key": "a",
        "text": "I2C, SPI, UART"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "ES-Final-Revision.pdf",
    "id": 171
  },
  {
    "qnum": 133,
    "question": "b. RS232C, USB, Ethernet",
    "options": [
      {
        "key": "b",
        "text": "RS232C, USB, Ethernet"
      },
      {
        "key": "c",
        "text": "One Wire Interface, SPI"
      },
      {
        "key": "d",
        "text": "Maskable and Non-Maskable Interrupts"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "ES-Final-Revision.pdf",
    "id": 172
  },
  {
    "qnum": 135,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "10 kbps, 50 kbps, 100 kbps"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "ES-Final-Revision.pdf",
    "id": 173
  },
  {
    "qnum": 136,
    "question": "b. Standard (100 kbps), Fast mode (400 kbps), High Speed (3.4 Mbps)",
    "options": [
      {
        "key": "b",
        "text": "Standard (100 kbps), Fast mode (400 kbps), High Speed (3.4 Mbps)"
      },
      {
        "key": "c",
        "text": "1 Mbps, 10 Mbps, 100 Mbps"
      },
      {
        "key": "d",
        "text": "9600 bps, 115200 bps, 1 Mbps"
      },
      {
        "key": "a",
        "text": "It requires only 2 bus lines (SDA and SCL)"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "ES-Final-Revision.pdf",
    "id": 174
  },
  {
    "qnum": 137,
    "question": "b. It supports multiple data speed rates",
    "options": [
      {
        "key": "b",
        "text": "It supports multiple data speed rates"
      },
      {
        "key": "c",
        "text": "It provides a simple master-slave relationship"
      },
      {
        "key": "d",
        "text": "It requires a separate line for each device connected"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "ES-Final-Revision.pdf",
    "id": 175
  },
  {
    "qnum": 139,
    "question": "c. No provision for error checking",
    "options": [
      {
        "key": "c",
        "text": "No provision for error checking"
      },
      {
        "key": "d",
        "text": "Supports only 1 Master"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "ES-Final-Revision.pdf",
    "id": 176
  },
  {
    "qnum": 142,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Serial"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "ES-Final-Revision.pdf",
    "id": 177
  },
  {
    "qnum": 143,
    "question": "b. Parallel",
    "options": [
      {
        "key": "b",
        "text": "Parallel"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      },
      {
        "key": "a",
        "text": "Data is sent bit by bit, one after another, using fewer wires"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "ES-Final-Revision.pdf",
    "id": 178
  },
  {
    "qnum": 144,
    "question": "b. Multiple bits are sent at the same time, using more wires",
    "options": [
      {
        "key": "b",
        "text": "Multiple bits are sent at the same time, using more wires"
      },
      {
        "key": "c",
        "text": "It is more complex and costlier than parallel communication"
      },
      {
        "key": "d",
        "text": "It is rarely used in embedded systems"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "ES-Final-Revision.pdf",
    "id": 179
  },
  {
    "qnum": 145,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Data is sent bit by bit, one after another"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "ES-Final-Revision.pdf",
    "id": 180
  },
  {
    "qnum": 146,
    "question": "b. Multiple bits are sent at the same time, requiring more wires",
    "options": [
      {
        "key": "b",
        "text": "Multiple bits are sent at the same time, requiring more wires"
      },
      {
        "key": "c",
        "text": "It uses fewer wires and is commonly used in embedded systems"
      },
      {
        "key": "d",
        "text": "It is simpler and cheaper than serial communication"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "ES-Final-Revision.pdf",
    "id": 181
  },
  {
    "qnum": 149,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Bluetooth."
      }
    ],
    "answer": null,
    "page": 16,
    "source": "ES-Final-Revision.pdf",
    "id": 182
  },
  {
    "qnum": 150,
    "question": "b. Wi-Fi",
    "options": [
      {
        "key": "b",
        "text": "Wi-Fi"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "a",
        "text": "Distance."
      }
    ],
    "answer": null,
    "page": 16,
    "source": "ES-Final-Revision.pdf",
    "id": 183
  },
  {
    "qnum": 151,
    "question": "b. Data Rate.",
    "options": [
      {
        "key": "b",
        "text": "Data Rate."
      },
      {
        "key": "c",
        "text": "Power Consumption."
      },
      {
        "key": "d",
        "text": "Complexity."
      }
    ],
    "answer": null,
    "page": 16,
    "source": "ES-Final-Revision.pdf",
    "id": 184
  },
  {
    "qnum": 152,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Motorla."
      },
      {
        "key": "b",
        "text": "Intel’s 8051"
      }
    ],
    "answer": null,
    "page": 16,
    "source": "ES-Final-Revision.pdf",
    "id": 185
  },
  {
    "qnum": 153,
    "question": "c. Atmel’s AVR",
    "options": [
      {
        "key": "c",
        "text": "Atmel’s AVR"
      },
      {
        "key": "d",
        "text": "PIC"
      },
      {
        "key": "a",
        "text": "It must meet the task efficiently and cost-effectively"
      }
    ],
    "answer": null,
    "page": 16,
    "source": "ES-Final-Revision.pdf",
    "id": 186
  },
  {
    "qnum": 154,
    "question": "b. Ease of developing products around it",
    "options": [
      {
        "key": "b",
        "text": "Ease of developing products around it"
      },
      {
        "key": "c",
        "text": "Availability in the needed quantities now and in the future"
      },
      {
        "key": "d",
        "text": "All of the above"
      }
    ],
    "answer": null,
    "page": 16,
    "source": "ES-Final-Revision.pdf",
    "id": 187
  },
  {
    "qnum": 1,
    "question": "Embedded System (ES) is an electronic mechanical system which is designed to perform a specific function and is a combination of both hardware and firmware (Software).",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 188
  },
  {
    "qnum": 1,
    "question": "Embedded systems classified as fourth-generation, incorporating reconfigurable processors, are primarily aimed at achieving miniaturization and tight integration, as seen in modern smartphones.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 189
  },
  {
    "qnum": 1,
    "question": "| What are the components of any computing system? Solution: - Solution: Any computing system must consist of three Bus Set main things:",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 190
  },
  {
    "qnum": 1,
    "question": "Processor",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 191
  },
  {
    "qnum": 1,
    "question": "Soft Real time Systems: Missing a deadline may not be critical and can be tolerated to a certain degree.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 192
  },
  {
    "qnum": 1,
    "question": "Small-scale: e Simple in application need. ¢ Performance not time-critical. ¢ Built around low performance & low cost. « Example: an electronic toy",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 193
  },
  {
    "qnum": 1,
    "question": "Event Triggered: Activities within the system are dynamic and depend upon occurrence of different events.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 194
  },
  {
    "qnum": 1,
    "question": "Consumer Electronics: Camcorders, Cameras",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 195
  },
  {
    "qnum": 1,
    "question": "Data Collection/Storage/Representation",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 196
  },
  {
    "qnum": 1,
    "question": "Program Counter (PC): e Hold the address (location) of next instruction.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 197
  },
  {
    "qnum": 1,
    "question": "Address bus: * This determines the location in memory that the processor will read data from or write data to.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 198
  },
  {
    "qnum": 2,
    "question": "An embedded system is a combination of four things. [three]",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 199
  },
  {
    "qnum": 2,
    "question": "In the context of non-functional requirements, power consumption in embedded designs is often irrelevant for wall-plugged devices, allowing unrestricted energy use without impacting usability.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 200
  },
  {
    "qnum": 2,
    "question": "Memory",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 201
  },
  {
    "qnum": 2,
    "question": "| Compare between the General Purpose and Specific Purpose Computing Systems. Solution: [esing | System is used for multiple purpose. System is used for single purpose. e Laptop e Fridge ¢ Smartphones e Microwave e Servers e Airconditional",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 202
  },
  {
    "qnum": 2,
    "question": "Hard Real time systems: Missing a program/task execution time deadline can have catastrophic consequences (financial, human loss of life, etc.). , EMBEDDED SYSTEMS - MID - REVISION - M.H.O",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 203
  },
  {
    "qnum": 2,
    "question": "Medium-scale: « Slightly complex in hardware & firmware requirement. ¢ Built around medium performance & low cost. * Usually contain operating system. e Examples: Industrial machines",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 204
  },
  {
    "qnum": 2,
    "question": "Time Triggered: Activities within the system follow a statically computed schedule and thus by nature are predictable. 20 EMBEDDED SYSTEMS - MID - REVISION - M.H.O",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 205
  },
  {
    "qnum": 2,
    "question": "Household appliances: Washing machine, Refrigerator.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 206
  },
  {
    "qnum": 2,
    "question": "Data Communication",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 207
  },
  {
    "qnum": 2,
    "question": "Stack Pointer (SP): e SP Hold the last place (top) in the stack.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 208
  },
  {
    "qnum": 2,
    "question": "Data bus: ¢ This contains the contents that have been read from the memory location or are to be written into the memory location.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 209
  },
  {
    "qnum": 3,
    "question": "An embedded system is a combination of _________________",
    "options": [
      {
        "key": "a",
        "text": "Hardware"
      },
      {
        "key": "b",
        "text": "Software"
      },
      {
        "key": "c",
        "text": "Mechanical Component"
      },
      {
        "key": "d",
        "text": "All of the above"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 210
  },
  {
    "qnum": 3,
    "question": "When designing a system-on-chip (SoC) for a high-performance application like graphics- intensive deep learning, the inclusion of secondary processors such as GPU or DSP primarily serves to:",
    "options": [
      {
        "key": "a",
        "text": "Replace the need for memory and I/O peripherals entirely"
      },
      {
        "key": "b",
        "text": "Offload specific computations from the primary processor to enhance efficiency"
      },
      {
        "key": "c",
        "text": "Increase the overall size and cost without performance gains"
      },
      {
        "key": "d",
        "text": "Simplify the instruction set by reducing the role of the control unit"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 211
  },
  {
    "qnum": 3,
    "question": "| Compare between the Embedded Systems and General Computing Systems. Solution: . oo. . It is combination of special purpose It is combination of generic hardware . hardware and embedded OS for and general-purpose OS for executing . . variety applications. executing a specific set of applications. It contains general purpose operating | It may or may not contain system. operating system. Applications are alterable by the user. Applications are non-alterable by the user. a oe Application specific requirements [Power Commotion ove fs Xeponse Time | Not critical Critical for some applications. || EMBEDDED SYSTEMS - MID - REVISION - M.H.O What are the embedded system challenges (constrains)? What are the specific purpose system challenges (constrains)? Solution: © Power. © Cost. e Speed / time. e Size. 5, | Compare between the System Board (SB) and System on Chip (SoC) based on ES Challenges. Solution: [| sid System Board (SB) System on Chip (SoC) a Performance / Execution time Same Performance Compare between the GPU and DSP. Solution: = GPU: co Graphics Processing Unit (GPU) is a microprocessor. co GPU understand the instructions that related to graphics. = DSP: co Digital Signal Processor (DSP) is a microprocessor. co DSP deals with complex computations.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 212
  },
  {
    "qnum": 3,
    "question": "Large-scale: ¢ Highly complex hardware & firmware. Response is time-critical. e Ex: Mission critical applications. ee eee Highly Complex ‘ertomance new {not tmeenitical) Se ee Boampls Electronic toy Industrial machines | Mission critical applications.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 213
  },
  {
    "qnum": 3,
    "question": "Automotive industry: Anti-lock braking system (ABS), engine control.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 214
  },
  {
    "qnum": 3,
    "question": "Data (Signal) Processing",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 215
  },
  {
    "qnum": 3,
    "question": "Accumulator (ACC): e Store results from ALU temporarily.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 216
  },
  {
    "qnum": 3,
    "question": "Control bus: ¢ This manages the information flow between components indicating whether the operation is a read or a write and ensuring that the operation happens at the right time.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 217
  },
  {
    "qnum": 4,
    "question": "Embedded System (ES) is supposed to do one specific task only. Embedded system (ES) is designed to do a specific job only.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 218
  },
  {
    "qnum": 4,
    "question": "During the design process of a navigation device that updates position in under 0.25 seconds, the architecture phase must evaluate tradeoffs. A key consideration here would be balancing functional requirements like GPS data processing with non-functional ones such as:",
    "options": [
      {
        "key": "a",
        "text": "Prioritizing manufacturing cost and power consumption for portability"
      },
      {
        "key": "b",
        "text": "Allowing unlimited battery life without constraints"
      },
      {
        "key": "c",
        "text": "Ignoring user interface for purely backend operations"
      },
      {
        "key": "d",
        "text": "Focusing solely on software components without hardware integration"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 219
  },
  {
    "qnum": 4,
    "question": "Home automation & security systems: Air conditioners, sprinklers, fire alarms.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 220
  },
  {
    "qnum": 4,
    "question": "Monitoring",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 221
  },
  {
    "qnum": 4,
    "question": "Instruction Register (IR): e Stores instruction inside it, after fetch from memory. , EMBEDDED SYSTEMS - MID - REVISION - M.H.O",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 222
  },
  {
    "qnum": 5,
    "question": "An embedded system will always have a chip (either microprocessor or microcontroller) that has the code or software which drives the system.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 223
  },
  {
    "qnum": 5,
    "question": "A system-on-chip (SoC) offers superior configurability during the design phase compared to a system board, making it ideal for iterative changes in hardware layout. [non-configurability]",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 224
  },
  {
    "qnum": 5,
    "question": "Telecom: Cellular phones, telephone switches",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 225
  },
  {
    "qnum": 5,
    "question": "Control",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 226
  },
  {
    "qnum": 6,
    "question": "Embedded Systems are _____________",
    "options": [
      {
        "key": "a",
        "text": "Unique in character and behavior"
      },
      {
        "key": "b",
        "text": "With specialized hardware and software"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 227
  },
  {
    "qnum": 6,
    "question": "A \"Hard Real-Time\" system is fundamentally characterized by:",
    "options": [
      {
        "key": "a",
        "text": "The catastrophic consequences of missing a timing deadline."
      },
      {
        "key": "b",
        "text": "Using only CISC processor architecture."
      },
      {
        "key": "c",
        "text": "Having a very fast processor."
      },
      {
        "key": "d",
        "text": "The ability to run multiple operating systems simultaneously."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 228
  },
  {
    "qnum": 6,
    "question": "Computer peripherals: Printers, scanners.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 229
  },
  {
    "qnum": 6,
    "question": "Application Specific User Interface",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 230
  },
  {
    "qnum": 7,
    "question": "Any computing system must consist of three main things.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 231
  },
  {
    "qnum": 7,
    "question": "In a scenario where a household appliance must regulate environmental conditions based on sensor input while minimizing power usage, which component of an embedded system is primarily responsible for interpreting the firmware to adjust mechanical outputs like coolant release?",
    "options": [
      {
        "key": "a",
        "text": "The ALU within the processor"
      },
      {
        "key": "b",
        "text": "The chip holding the software that drives controls and monitoring"
      },
      {
        "key": "c",
        "text": "The infrared sensors for data collection"
      },
      {
        "key": "d",
        "text": "The chassis and outlet for physical support"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 232
  },
  {
    "qnum": 7,
    "question": "| What are the types of Applications? Compare between the applications types? Solution: Jesse Deals with with oe EMBEDDED SYSTEMS - MID - REVISION - M.H.O Compare between the Sensors and Actuators? Solution: It is a device uscd for the conversion of | It is a device that converts the clectrical physical events into the electrical signals. | signals into the physical events. “Input From | Environment The system Temperature sensors, T.ight sensor, Pressure sensor, Motion Sensor, Motors and Heaters Thermometer. , Input Conditioning Environment Unit of System Sensor . Output Conditioning a Actuator Classify the embedded system based on their generation. Solution: Embedded systems built around 8-bit microprocessors and 4-bit | |) ta1-velephone Keypads microcontrollers. Lmbedded Systems built around 16-bit microprocessors and 8 or | 5CADA ence (Supervisory Control and 16-bit microcontrollers, . Data Acquisition) Embedded Systems built around high performance 16/32-bit . - [Mira Generation | Microprocessors/controllers. Robotics, Networking.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 233
  },
  {
    "qnum": 7,
    "question": "Computer networking systems: Network routers and switches.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 234
  },
  {
    "qnum": 8,
    "question": "Any computing system must consist of _______________",
    "options": [
      {
        "key": "a",
        "text": "Processor"
      },
      {
        "key": "b",
        "text": "Memory"
      },
      {
        "key": "c",
        "text": "I/O"
      },
      {
        "key": "d",
        "text": "All of the above."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 235
  },
  {
    "qnum": 8,
    "question": "Imagine an automotive safety feature that prevents wheel lockup during braking by rapidly modulating pressure via sensors and an ECU. This exemplifies an embedded system's purpose in:",
    "options": [
      {
        "key": "a",
        "text": "Data communication over wireless networks for entertainment"
      },
      {
        "key": "b",
        "text": "Monitoring variables without imposing any control actions"
      },
      {
        "key": "c",
        "text": "Controlling physical variables based on input changes to maintain stability"
      },
      {
        "key": "d",
        "text": "Storing and representing data for long-term analysis only"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 236
  },
  {
    "qnum": 8,
    "question": "Healthcare: Different Kinds of Scanners, EEG, ECG machines.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 237
  },
  {
    "qnum": 9,
    "question": "Computing system is divided into two types: general purpose and specific purpose.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 238
  },
  {
    "qnum": 9,
    "question": "In the evolution of integrated circuits, a VLSI chip with millions of transistors enables wide functionality in embedded devices. This advancement most directly benefits systems by allowing:",
    "options": [
      {
        "key": "a",
        "text": "Dependence on external vacuum tubes for basic arithmetic"
      },
      {
        "key": "b",
        "text": "Elimination of all software layers in favor of hardware-only control"
      },
      {
        "key": "c",
        "text": "Larger physical sizes for better configurability during design"
      },
      {
        "key": "d",
        "text": "Integration of complex operations like signal processing in compact forms"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 239
  },
  {
    "qnum": 9,
    "question": "Banking & Retail: Automatic teller machines, point of sales.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 240
  },
  {
    "qnum": 10,
    "question": "The Embedded System and the general-purpose computer are at two extremes.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 241
  },
  {
    "qnum": 10,
    "question": "The Apollo Guidance Computer, as the first recognized embedded system, utilized a user interface resembling a calculator, demonstrating early integration of hardware and software for mission- critical tasks.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 242
  },
  {
    "qnum": 10,
    "question": "| Classify the embedded system based on deterministic behavior. Compare between the Soft Real time Systems and Hard Real time Systems. Solution:",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 243
  },
  {
    "qnum": 10,
    "question": "Card Readers: Barcode, smart card readers.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 244
  },
  {
    "qnum": 11,
    "question": "What are the components of embedded systems (ES)?",
    "options": [
      {
        "key": "a",
        "text": "System Board (SB)."
      },
      {
        "key": "b",
        "text": "System on Chip (SoC)"
      },
      {
        "key": "c",
        "text": "Both of them."
      },
      {
        "key": "d",
        "text": "None of them."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 245
  },
  {
    "qnum": 11,
    "question": "| Classify the embedded system based on Complexity & Performance. Solution:",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 246
  },
  {
    "qnum": 12,
    "question": "Breadboard is a board used to connect electronic components, such as wires, and processor, memory, and I/O preferences, to conduct various projects.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 247
  },
  {
    "qnum": 12,
    "question": ". . . Classify the embedded system based on Triggering. Compare between the Event triggered and Time triggered.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 248
  },
  {
    "qnum": 13,
    "question": "Integrated circuit (IC) combines many or all high-level function elements of an electronic device onto a single chip.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 249
  },
  {
    "qnum": 13,
    "question": "| What are the applications of the embedded systems? Solution:",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 250
  },
  {
    "qnum": 14,
    "question": "The 555 timer IC is an integrated circuit used in a many app.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 251
  },
  {
    "qnum": 14,
    "question": "| What are the purposes of the embedded systems? Solution:",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 252
  },
  {
    "qnum": 15,
    "question": "VLSI stands for __________",
    "options": [
      {
        "key": "a",
        "text": "Very Large-Scale Integrated Circuit"
      },
      {
        "key": "b",
        "text": "Very Large-System Integrated Circuit"
      },
      {
        "key": "c",
        "text": "Very Large-Scale Integrated Component"
      },
      {
        "key": "d",
        "text": "Very Learn-Scale Integrated Circuit"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 253
  },
  {
    "qnum": 15,
    "question": "| What are the Embedded System Design Process? Draw the diagram of the Embedded System Design Process. Solution: < Requirements _ ~~ Top-down Bottom-up design Y design = \"Specific ation aie << ————— Y See rd = Architectur —_ — E _Components _ Xe, . — Y —_— gf “System integration ~~ | | EMBEDDED SYSTEMS - MID - REVISION - M.H.O Solution: e Name e Purpose e Inputs ¢ Outputs ¢ Functions e Performance e Manufacturing cost e Power ¢ Physical size and weight",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 254
  },
  {
    "qnum": 16,
    "question": "VLSI is IC but with small numbers of gates. [large]",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 255
  },
  {
    "qnum": 17,
    "question": "VLSI benefits are ____________",
    "options": [
      {
        "key": "a",
        "text": "Small size"
      },
      {
        "key": "b",
        "text": "Wide range functionality."
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 256
  },
  {
    "qnum": 17,
    "question": "| Write the sample requirement form for GPS MODULE? Solution: * Name : GPS moving map * Purpose: Consumer-grade moving map for driving use * Inputs : Power button, two control buttons * Outputs : Back-lit LCD display 400 _ 600 * Functions : Uses 5-receiver GPS system; three user-selectable resolutions; always displays current latitude and longitude * Performance: Updates screen within 0.25 seconds upon movement * Manufacturing cost: $30 * Power: 100mW * Physical size and weight: No more than 2” _ 6,” 12 ounces",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 257
  },
  {
    "qnum": 18,
    "question": "Microprocessors, Microcontrollers, SoC, RAMs, Rom are ICs.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 258
  },
  {
    "qnum": 18,
    "question": "| What is the GPS moving map block diagram? Solution: V EGS oo receiver engine user | EMBEDDED SYSTEMS - MID - REVISION - M.H.O",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 259
  },
  {
    "qnum": 19,
    "question": "MPU stands for Microprocessor Unit.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 260
  },
  {
    "qnum": 19,
    "question": "| What is the GPS moving map hardware architecture? Solution: display frame “ory | buffer Y GPS receiver panel I/O",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 261
  },
  {
    "qnum": 20,
    "question": "MPU names are _____",
    "options": [
      {
        "key": "a",
        "text": "Processor"
      },
      {
        "key": "b",
        "text": "Microprocessor"
      },
      {
        "key": "c",
        "text": "CPU"
      },
      {
        "key": "d",
        "text": "All of the above"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 262
  },
  {
    "qnum": 20,
    "question": "| What is the GPS moving map software architecture? Solution: position database pixels renderer search 7 user A F timer interface",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 263
  },
  {
    "qnum": 21,
    "question": "CPU is the primary processor.",
    "options": [
      {
        "key": "a",
        "text": "True b. False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 264
  },
  {
    "qnum": 21,
    "question": "| Compare between microprocessor and microcontroller. Solution « Microprocessor: o Itis a general-purpose device that finds its application in most of the electronic devices. o Itis a dependent unit that requires other chips for its operation. o Itrequires external memory device to store set of instructions to carry out user-defined task. * Microcontroller: co Itis a specific purpose device which has specific task for specific device. o Itis an independent device that does not require any other specific chips. o_Ithas the ability to execute a stored set of instruction to carry out user-defined task.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 265
  },
  {
    "qnum": 22,
    "question": "GPU and DSP are the secondary processors.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 266
  },
  {
    "qnum": 22,
    "question": "| Compare between RISC and CISC. Solution csc No. of Instructions Understand less instructions | Understand many instructions Be EMBEDDED SYSTEMS - MID - REVISION - M.H.O",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 267
  },
  {
    "qnum": 23,
    "question": "MCU is a small computer on the same IC.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 268
  },
  {
    "qnum": 23,
    "question": "| Why RISC need Strong SW? Solution Because if it only understands (+ & -), then the instruction is *, so it needs strong compiler to convert * into many add operations. 2A. | Compare between Hard-wired and Memory-mapped. Compare between the ways for ID manufacturing. Solution « Hard-Wired: o Hard-Wired consists of set of logic gates, so ID is fast. co Hard-wired need strong compiler. o Hard-wired is RISC. « Memory-mapped: o Memory-mapped works by searching for instructions in memory. So, it takes time. o Memory-mapped need strong compiler. o Memory-mapped is CISC.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 269
  },
  {
    "qnum": 24,
    "question": "MCU stands for Microcontroller Unit.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 270
  },
  {
    "qnum": 25,
    "question": "MCU is a computing system, which consists of three things: Processor (MPU), Memory and I/O.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 271
  },
  {
    "qnum": 25,
    "question": "| Compare between the ISA (RISC & & CISC) based on ES challenges. Solution ae ALU: Small (understand less commands) | ALU: Big (understand many commands) asc” Esré HW (LD): Less HW (ID): High a aa TD: High (made from logic gates) TD: Tess",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 272
  },
  {
    "qnum": 26,
    "question": "MPU is a part of MCU.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 273
  },
  {
    "qnum": 26,
    "question": ". . A 2 Describe four specific purpose registers (SPR)? Solution",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 274
  },
  {
    "qnum": 27,
    "question": "Graphics Processing Unit (GPU) is a microcontroller. [microprocessor]",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 275
  },
  {
    "qnum": 27,
    "question": "| What are the types of bus in any processor system? Solution",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 276
  },
  {
    "qnum": 28,
    "question": "GPU stands for Graphics Processing Unit.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 277
  },
  {
    "qnum": 28,
    "question": "| Draw a diagram of memory types. What are the types of memory? Solution Mask SRAM Programmable E?PROM ROM",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 278
  },
  {
    "qnum": 29,
    "question": "Digital Signal Processor (DSP) is a microprocessor.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 279
  },
  {
    "qnum": 29,
    "question": "| Compare between the RAM and ROM. Compare between the Volatile Memory and Non-volatile Memory. Solution ¢ Volatile (RAM): co The data still there if the power is connected. o Itdoesn’t keep data if there is no power. e Non-Volatile (ROM): co The data still there if the power connected or disconnected. , EMBEDDED SYSTEMS - MID - REVISION - M.H.O",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 280
  },
  {
    "qnum": 30,
    "question": "DSP deals with complex computations.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 281
  },
  {
    "qnum": 30,
    "question": "Compare between the SRAM and DRAM based on advantages and disadvantages. Solution Based on Transistor. Tris simple hardware. ' ... | Low cost per bit. It doesn't need a refreshment circuit. Hich densi It is faster than DRAM. ba ty. . Low power consumption. one - It needs a refreshment circuit. Disadvantages Itis high cost per bit. It is slower than SRAM.",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 282
  },
  {
    "qnum": 31,
    "question": "Inside MP are _______",
    "options": [
      {
        "key": "a",
        "text": "ALU (Arithmetic and Logic Unit)"
      },
      {
        "key": "b",
        "text": "CU (Control Unit)"
      },
      {
        "key": "c",
        "text": "RF (Register Files"
      },
      {
        "key": "d",
        "text": "All of the above."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 283
  },
  {
    "qnum": 31,
    "question": "Compare between the SRAM and DRAM. Compare between the SRAM and DRAM based on ES challenges. Solution se ftw Bagh density a Ee ee Ce ee Higher (need refreshment circuit and the Lower : capacitor consume power) 6 EMBEDDED SYSTEMS - MID - REVISION - M.H.O",
    "options": [],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 284
  },
  {
    "qnum": 32,
    "question": "There are two types of Applications.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 285
  },
  {
    "qnum": 33,
    "question": "The type of applications _______",
    "options": [
      {
        "key": "a",
        "text": "BareMetal SW"
      },
      {
        "key": "b",
        "text": "OS Applications"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 286
  },
  {
    "qnum": 34,
    "question": "What types of applications does a System for Chip (SoC) deal with?",
    "options": [
      {
        "key": "a",
        "text": "BareMetal SW"
      },
      {
        "key": "b",
        "text": "OS Applications"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 287
  },
  {
    "qnum": 35,
    "question": "Sensor is a device used for the conversion of physical events into the electrical signals.",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 288
  },
  {
    "qnum": 36,
    "question": "It is a hardware device that takes the input from environment and gives to the system by converting it.",
    "options": [
      {
        "key": "a",
        "text": "Sensor."
      },
      {
        "key": "b",
        "text": "Actuator"
      },
      {
        "key": "c",
        "text": "Both of them."
      },
      {
        "key": "d",
        "text": "None of them."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 289
  },
  {
    "qnum": 37,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Sensor."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 290
  },
  {
    "qnum": 38,
    "question": "b. Actuator",
    "options": [
      {
        "key": "b",
        "text": "Actuator"
      },
      {
        "key": "c",
        "text": "Both of them."
      },
      {
        "key": "d",
        "text": "None of them."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 291
  },
  {
    "qnum": 39,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "On generation"
      },
      {
        "key": "b",
        "text": "On complexity & performance"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 292
  },
  {
    "qnum": 40,
    "question": "c. On deterministic behavior",
    "options": [
      {
        "key": "c",
        "text": "On deterministic behavior"
      },
      {
        "key": "d",
        "text": "On triggering"
      },
      {
        "key": "a",
        "text": "First generation."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 293
  },
  {
    "qnum": 41,
    "question": "b. Second generation",
    "options": [
      {
        "key": "b",
        "text": "Second generation"
      },
      {
        "key": "c",
        "text": "Third generation"
      },
      {
        "key": "d",
        "text": "Fourth generation"
      },
      {
        "key": "a",
        "text": "First generation."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 294
  },
  {
    "qnum": 44,
    "question": "b. Second generation",
    "options": [
      {
        "key": "b",
        "text": "Second generation"
      },
      {
        "key": "c",
        "text": "Third generation"
      },
      {
        "key": "d",
        "text": "Fourth generation"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 295
  },
  {
    "qnum": 45,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 296
  },
  {
    "qnum": 47,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Soft Real time Systems."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 297
  },
  {
    "qnum": 48,
    "question": "b. Hard Real time Systems.",
    "options": [
      {
        "key": "b",
        "text": "Hard Real time Systems."
      },
      {
        "key": "c",
        "text": "Event Triggered."
      },
      {
        "key": "d",
        "text": "Time Triggered."
      },
      {
        "key": "a",
        "text": "Soft Real time Systems."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 298
  },
  {
    "qnum": 49,
    "question": "b. Hard Real time Systems.",
    "options": [
      {
        "key": "b",
        "text": "Hard Real time Systems."
      },
      {
        "key": "c",
        "text": "Event Triggered."
      },
      {
        "key": "d",
        "text": "Time Triggered."
      },
      {
        "key": "a",
        "text": "Soft Real time Systems"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 299
  },
  {
    "qnum": 50,
    "question": "b. Hard Real time Systems",
    "options": [
      {
        "key": "b",
        "text": "Hard Real time Systems"
      },
      {
        "key": "c",
        "text": "Event Triggered."
      },
      {
        "key": "d",
        "text": "Time Triggered."
      },
      {
        "key": "a",
        "text": "Soft Real time Systems"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 300
  },
  {
    "qnum": 51,
    "question": "b. Hard Real time Systems",
    "options": [
      {
        "key": "b",
        "text": "Hard Real time Systems"
      },
      {
        "key": "c",
        "text": "Event Triggered."
      },
      {
        "key": "d",
        "text": "Time Triggered."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 301
  },
  {
    "qnum": 52,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Data Collection/Storage/Representation"
      },
      {
        "key": "b",
        "text": "Data Communication"
      },
      {
        "key": "c",
        "text": "Data (Signal) Processing"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 302
  },
  {
    "qnum": 53,
    "question": "d. Monitoring",
    "options": [
      {
        "key": "d",
        "text": "Monitoring"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 303
  },
  {
    "qnum": 54,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Performance."
      },
      {
        "key": "b",
        "text": "Cost."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 304
  },
  {
    "qnum": 55,
    "question": "c. Physical size and weight.",
    "options": [
      {
        "key": "c",
        "text": "Physical size and weight."
      },
      {
        "key": "d",
        "text": "Power consumption."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 305
  },
  {
    "qnum": 56,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Soft performance"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 306
  },
  {
    "qnum": 57,
    "question": "b. Hard deadlines",
    "options": [
      {
        "key": "b",
        "text": "Hard deadlines"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 307
  },
  {
    "qnum": 58,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Manufacturing cost."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 308
  },
  {
    "qnum": 59,
    "question": "b. Nonrecurring engineering (NRE) costs.",
    "options": [
      {
        "key": "b",
        "text": "Nonrecurring engineering (NRE) costs."
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 309
  },
  {
    "qnum": 64,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Hardware components"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 310
  },
  {
    "qnum": 65,
    "question": "b. Software components",
    "options": [
      {
        "key": "b",
        "text": "Software components"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      },
      {
        "key": "a",
        "text": "Microprocessor"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 311
  },
  {
    "qnum": 66,
    "question": "b. Microcontroller",
    "options": [
      {
        "key": "b",
        "text": "Microcontroller"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 312
  },
  {
    "qnum": 69,
    "question": "a. True b. False",
    "options": [
      {
        "key": "a",
        "text": "True b. False"
      },
      {
        "key": "a",
        "text": "Microprocessor"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 313
  },
  {
    "qnum": 75,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Control Unit."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 314
  },
  {
    "qnum": 76,
    "question": "b. Arithmetic Logic Unit.",
    "options": [
      {
        "key": "b",
        "text": "Arithmetic Logic Unit."
      },
      {
        "key": "c",
        "text": "Central Processing Unit."
      },
      {
        "key": "d",
        "text": "Register Files."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 315
  },
  {
    "qnum": 79,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Instruction Set and Control Unit"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 316
  },
  {
    "qnum": 80,
    "question": "b. Instruction Format and Address Bus",
    "options": [
      {
        "key": "b",
        "text": "Instruction Format and Address Bus"
      },
      {
        "key": "c",
        "text": "Instruction Set and Instruction Format"
      },
      {
        "key": "d",
        "text": "Opcode and Operand"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 317
  },
  {
    "qnum": 83,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Compiler and Interpreter"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 318
  },
  {
    "qnum": 84,
    "question": "b. Hardware (Instruction Decoder) and Software (compiler)",
    "options": [
      {
        "key": "b",
        "text": "Hardware (Instruction Decoder) and Software (compiler)"
      },
      {
        "key": "c",
        "text": "Memory and Register"
      },
      {
        "key": "d",
        "text": "Instruction Set and Data Bus"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 319
  },
  {
    "qnum": 86,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "RISC"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 320
  },
  {
    "qnum": 87,
    "question": "b. CISC",
    "options": [
      {
        "key": "b",
        "text": "CISC"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 321
  },
  {
    "qnum": 91,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Hard-wired"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 322
  },
  {
    "qnum": 92,
    "question": "b. Memory-mapped",
    "options": [
      {
        "key": "b",
        "text": "Memory-mapped"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 323
  },
  {
    "qnum": 104,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "(General Purpose Registers)"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 324
  },
  {
    "qnum": 105,
    "question": "b. (Special Purpose Registers) SPF/ (Special Functions Registers) SFR",
    "options": [
      {
        "key": "b",
        "text": "(Special Purpose Registers) SPF/ (Special Functions Registers) SFR"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 325
  },
  {
    "qnum": 106,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "GPR"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 326
  },
  {
    "qnum": 107,
    "question": "b. SPR",
    "options": [
      {
        "key": "b",
        "text": "SPR"
      },
      {
        "key": "c",
        "text": "Both of them"
      },
      {
        "key": "d",
        "text": "None of them"
      },
      {
        "key": "a",
        "text": "PC"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 327
  },
  {
    "qnum": 108,
    "question": "b. IR",
    "options": [
      {
        "key": "b",
        "text": "IR"
      },
      {
        "key": "c",
        "text": "SP"
      },
      {
        "key": "d",
        "text": "ACC"
      },
      {
        "key": "a",
        "text": "PC"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 328
  },
  {
    "qnum": 109,
    "question": "b. IR",
    "options": [
      {
        "key": "b",
        "text": "IR"
      },
      {
        "key": "c",
        "text": "SP"
      },
      {
        "key": "d",
        "text": "ACC"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 329
  },
  {
    "qnum": 110,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "PC"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 330
  },
  {
    "qnum": 111,
    "question": "b. SP",
    "options": [
      {
        "key": "b",
        "text": "SP"
      },
      {
        "key": "c",
        "text": "IR"
      },
      {
        "key": "d",
        "text": "ACC"
      },
      {
        "key": "a",
        "text": "PC"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 331
  },
  {
    "qnum": 112,
    "question": "b. SP",
    "options": [
      {
        "key": "b",
        "text": "SP"
      },
      {
        "key": "c",
        "text": "IR"
      },
      {
        "key": "d",
        "text": "ACC"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 332
  },
  {
    "qnum": 115,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "ADD && JMP"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 333
  },
  {
    "qnum": 116,
    "question": "b. SUB && INC",
    "options": [
      {
        "key": "b",
        "text": "SUB && INC"
      },
      {
        "key": "c",
        "text": "JMP && INC"
      },
      {
        "key": "d",
        "text": "AND && JMP"
      },
      {
        "key": "a",
        "text": "Program Counter (PC)"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 334
  },
  {
    "qnum": 117,
    "question": "b. Stack Pointer (SP)",
    "options": [
      {
        "key": "b",
        "text": "Stack Pointer (SP)"
      },
      {
        "key": "c",
        "text": "Instruction Register (IR)"
      },
      {
        "key": "d",
        "text": "Accumulator (ACC)"
      },
      {
        "key": "a",
        "text": "Memory"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 335
  },
  {
    "qnum": 118,
    "question": "b. I/O",
    "options": [
      {
        "key": "b",
        "text": "I/O"
      },
      {
        "key": "c",
        "text": "CPU"
      },
      {
        "key": "d",
        "text": "None"
      },
      {
        "key": "a",
        "text": "Only the address bus is 8 bits wide"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 336
  },
  {
    "qnum": 119,
    "question": "b. The width of memory registers is 8 bits, and the ALU can process two 8-bit operands",
    "options": [
      {
        "key": "b",
        "text": "The width of memory registers is 8 bits, and the ALU can process two 8-bit operands"
      },
      {
        "key": "c",
        "text": "The microprocessor can store only 8 instructions"
      },
      {
        "key": "d",
        "text": "Each instruction must be exactly 8 bits long"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 337
  },
  {
    "qnum": 121,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Address Bus"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 338
  },
  {
    "qnum": 122,
    "question": "b. Data Bus",
    "options": [
      {
        "key": "b",
        "text": "Data Bus"
      },
      {
        "key": "c",
        "text": "Control Bus"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 339
  },
  {
    "qnum": 123,
    "question": "a. Address Bus",
    "options": [
      {
        "key": "a",
        "text": "Address Bus"
      },
      {
        "key": "b",
        "text": "Data Bus"
      },
      {
        "key": "c",
        "text": "Control Bus"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 340
  },
  {
    "qnum": 125,
    "question": "a. True b. False",
    "options": [
      {
        "key": "a",
        "text": "True b. False"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 341
  },
  {
    "qnum": 126,
    "question": "a. Capacity c. Speed / Access time",
    "options": [
      {
        "key": "a",
        "text": "Capacity c. Speed / Access time"
      },
      {
        "key": "b",
        "text": "Organization d. All of the above"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 342
  },
  {
    "qnum": 129,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Volatile (RAM)"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 343
  },
  {
    "qnum": 130,
    "question": "b. Non-Volatile (ROM)",
    "options": [
      {
        "key": "b",
        "text": "Non-Volatile (ROM)"
      },
      {
        "key": "c",
        "text": "Hybrid (Mix between RAM and ROM)."
      },
      {
        "key": "d",
        "text": "All of the above."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 344
  },
  {
    "qnum": 133,
    "question": "a. True",
    "options": [
      {
        "key": "a",
        "text": "True"
      },
      {
        "key": "b",
        "text": "False"
      },
      {
        "key": "a",
        "text": "Capacitor"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 345
  },
  {
    "qnum": 134,
    "question": "b. Transistor",
    "options": [
      {
        "key": "b",
        "text": "Transistor"
      },
      {
        "key": "c",
        "text": "Both"
      },
      {
        "key": "d",
        "text": "None"
      },
      {
        "key": "a",
        "text": "Capacitor"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 346
  },
  {
    "qnum": 135,
    "question": "b. Transistor",
    "options": [
      {
        "key": "b",
        "text": "Transistor"
      },
      {
        "key": "c",
        "text": "Both"
      },
      {
        "key": "d",
        "text": "None"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 347
  },
  {
    "qnum": 138,
    "question": "D RAM cells.",
    "options": [
      {
        "key": "a",
        "text": "True b. False"
      },
      {
        "key": "a",
        "text": "That both Microprocessor (CPU) and Refreshment Circuit access the memory."
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 348
  },
  {
    "qnum": 139,
    "question": "b. The CPU access the memory.",
    "options": [
      {
        "key": "b",
        "text": "The CPU access the memory."
      },
      {
        "key": "c",
        "text": "The Refreshment circuit accesses the memory."
      },
      {
        "key": "d",
        "text": "None"
      },
      {
        "key": "a",
        "text": "CPU"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 349
  },
  {
    "qnum": 140,
    "question": "b. Refreshment circuit",
    "options": [
      {
        "key": "b",
        "text": "Refreshment circuit"
      },
      {
        "key": "c",
        "text": "None"
      }
    ],
    "answer": null,
    "source": "ES_Mid_Revision_2025.pdf",
    "id": 350
  },
  {
    "qnum": 1,
    "question": "Why is ROM technically described as \"program memory\"?",
    "options": [
      {
        "key": "A",
        "text": "Because it has a faster access time than RAM."
      },
      {
        "key": "B",
        "text": "Because it is volatile and clears data upon restart."
      },
      {
        "key": "C",
        "text": "Because it is designed to hold the code."
      },
      {
        "key": "D",
        "text": "Because it uses P-regions for data storage."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 351
  },
  {
    "qnum": 2,
    "question": "Which feature primarily differentiates a Floating Gate MOSFET (FGM) from a conventional MOSFET?",
    "options": [
      {
        "key": "A",
        "text": "The FGM lacks a Source and Drain region."
      },
      {
        "key": "B",
        "text": "The FGM has a gate that is electrically isolated and not directly connected to control"
      },
      {
        "key": "C",
        "text": "The FGM allows current to flow from the P-region to the N-region without voltage."
      },
      {
        "key": "D",
        "text": "The FGM cannot store a binary value."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 352
  },
  {
    "qnum": 3,
    "question": "What implies the \"non-volatile\" nature of the Floating Gate MOSFET?",
    "options": [
      {
        "key": "A",
        "text": "The continuous application of power to the gate."
      },
      {
        "key": "B",
        "text": "The flow of electrons from Source to Drain."
      },
      {
        "key": "C",
        "text": "The connection of the gate to the ground (P region)."
      },
      {
        "key": "D",
        "text": "The oxide layer surrounding the gate."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 353
  },
  {
    "qnum": 4,
    "question": "Why is the term \"Floating\" used to describe the gate in this specific transistor structure?",
    "options": [
      {
        "key": "A",
        "text": "Because it is suspended between two isolating materials."
      },
      {
        "key": "B",
        "text": "Because it physically moves between the source and drain."
      },
      {
        "key": "C",
        "text": "Because it floats on top of the N+ regions without touching the P body."
      },
      {
        "key": "D",
        "text": "Because its voltage fluctuates randomly."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 354
  },
  {
    "qnum": 5,
    "question": "In the standard MOSFET structure described, what is the function of the voltage applied to the gate?",
    "options": [
      {
        "key": "A",
        "text": "It charges the P region to become an insulator."
      },
      {
        "key": "B",
        "text": "It permanently stores data in the drain."
      },
      {
        "key": "C",
        "text": "It creates a conductive path for electrons to flow between the source and drain."
      },
      {
        "key": "D",
        "text": "It converts the N+ regions into P regions."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 355
  },
  {
    "qnum": 6,
    "question": "Which statement correctly compares the access time of ROM and RAM?",
    "options": [
      {
        "key": "A",
        "text": "ROM is faster than RAM."
      },
      {
        "key": "B",
        "text": "ROM and RAM have the same access time."
      },
      {
        "key": "C",
        "text": "ROM is slower than RAM."
      },
      {
        "key": "D",
        "text": "ROM access time is variable, while RAM is constant."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 356
  },
  {
    "qnum": 7,
    "question": "What is the function of the oxide layer surrounding the floating gate?",
    "options": [
      {
        "key": "A",
        "text": "It conducts electricity to the gate."
      },
      {
        "key": "B",
        "text": "It acts as the drain for the current."
      },
      {
        "key": "C",
        "text": "It converts the charge into heat."
      },
      {
        "key": "D",
        "text": "It allows the gate to retain charge by isolating it."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 357
  },
  {
    "qnum": 8,
    "question": "Why is ROM considered non-volatile memory?",
    "options": [
      {
        "key": "A",
        "text": "Because it uses RAM internally"
      },
      {
        "key": "B",
        "text": "Because it stores data using electric current continuously"
      },
      {
        "key": "C",
        "text": "Because it retains stored information even when power is removed"
      },
      {
        "key": "D",
        "text": "Because it has a faster access time than RAM"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 358
  },
  {
    "qnum": 9,
    "question": "In a Floating Gate MOSFET, what represents the bit value (0 or 1)?",
    "options": [
      {
        "key": "A",
        "text": "The voltage of the drain."
      },
      {
        "key": "B",
        "text": "The size of the P region."
      },
      {
        "key": "C",
        "text": "The speed of the electron flow."
      },
      {
        "key": "D",
        "text": "The charge stored inside the floating gate."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 359
  },
  {
    "qnum": 10,
    "question": "Why is the \"Floating Gate\" capable of non-volatile storage?",
    "options": [
      {
        "key": "A",
        "text": "It is constantly powered by a small battery inside the chip."
      },
      {
        "key": "B",
        "text": "It is surrounded by an insulating oxide layer that traps charge even without power."
      },
      {
        "key": "C",
        "text": "It is connected to the ground, allowing current to flow continuously."
      },
      {
        "key": "D",
        "text": "It is made of magnetic material that resists electrical chan"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 360
  },
  {
    "qnum": 11,
    "question": "Physically, what happens to the electrons during the \"Programming State\"?",
    "options": [
      {
        "key": "A",
        "text": "They are repelled from the Floating Gate into the Source."
      },
      {
        "key": "B",
        "text": "They are neutralized by positive charges in the Control Gate."
      },
      {
        "key": "C",
        "text": "They flow freely from Source to Drain without stopping."
      },
      {
        "key": "D",
        "text": "They break through the first isolating region and get trapped in the Floating Gate."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 361
  },
  {
    "qnum": 12,
    "question": "If a Floating Gate contains trapped negative charges (electrons), how does the system interpret this state?",
    "options": [
      {
        "key": "A",
        "text": "As a Logic 1 (Erased State)."
      },
      {
        "key": "B",
        "text": "As a Logic 0 (Programmed State)."
      },
      {
        "key": "C",
        "text": "As a \"High Impedance\" state."
      },
      {
        "key": "D",
        "text": "As a system error."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 362
  },
  {
    "qnum": 13,
    "question": "Which physics principle explains the \"Erasing\" mechanism ?",
    "options": [
      {
        "key": "A",
        "text": "Gravity pulling electrons down to the ground."
      },
      {
        "key": "B",
        "text": "Magnetic fields repelling the electrons."
      },
      {
        "key": "C",
        "text": "Unlike poles attract."
      },
      {
        "key": "D",
        "text": "Heat expanding the oxide layer to release charge."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 363
  },
  {
    "qnum": 14,
    "question": "To erase the data (reset to Logic 1), what specific voltage condition is applied?",
    "options": [
      {
        "key": "A",
        "text": "High positive voltage is applied to the Drain."
      },
      {
        "key": "B",
        "text": "High negative voltage is applied to the Control Gate."
      },
      {
        "key": "C",
        "text": "Power is completely removed from the circuit."
      },
      {
        "key": "D",
        "text": "The Source and Drain are short-circuited."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 364
  },
  {
    "qnum": 15,
    "question": "In the \"Programmed State,\" the value of the bit is considered _____, and the charge in the floating gate is _____.",
    "options": [
      {
        "key": "A",
        "text": "One; Positive"
      },
      {
        "key": "B",
        "text": "Zero; Positive"
      },
      {
        "key": "C",
        "text": "One; Negative"
      },
      {
        "key": "D",
        "text": "Zero; Negative"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 365
  },
  {
    "qnum": 16,
    "question": "What is the function of the \"Control Gate\" in a Floating Gate MOSFET?",
    "options": [
      {
        "key": "A",
        "text": "To store the data permanently."
      },
      {
        "key": "B",
        "text": "To connect directly to the floating gate to charge it."
      },
      {
        "key": "C",
        "text": "To isolate the transistor from the rest of the circuit."
      },
      {
        "key": "D",
        "text": "To apply voltage that influences the floating gate."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 366
  },
  {
    "qnum": 17,
    "question": "How is code physically written onto a standard ROM chip when using a \"burner\" or \"flasher\"?",
    "options": [
      {
        "key": "A",
        "text": "The burner uses magnetic fields to align electrons."
      },
      {
        "key": "B",
        "text": "The burner applies high voltage to physically break an isolator."
      },
      {
        "key": "C",
        "text": "The burner uses a laser to etch the surface of the chip."
      },
      {
        "key": "D",
        "text": "The burner sends standard 5V logic signals to request a data save."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 367
  },
  {
    "qnum": 18,
    "question": "You are designing a cheap electronic toy for children that will be mass-produced (1 million units). The code will never change. Which memory type is most cost-effective?",
    "options": [
      {
        "key": "A",
        "text": "PROM"
      },
      {
        "key": "B",
        "text": "RAM"
      },
      {
        "key": "C",
        "text": "Mask Programmable ROM"
      },
      {
        "key": "D",
        "text": "Flash Memory"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 368
  },
  {
    "qnum": 19,
    "question": "A software engineer discovers a critical bug in the code of a device that uses Mask Programmable ROM. What is the only solution?",
    "options": [
      {
        "key": "A",
        "text": "Send a software update to the user to overwrite the bad code."
      },
      {
        "key": "B",
        "text": "Use a high-voltage burner to reset the chip."
      },
      {
        "key": "C",
        "text": "The entire chip must be discarded and replaced with a new one."
      },
      {
        "key": "D",
        "text": "Erase the specific sector containing the bug and rewrite it."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 369
  },
  {
    "qnum": 20,
    "question": "What is the fundamental difference between Mask Programmable ROM and PROM regarding who performs the programming?",
    "options": [
      {
        "key": "A",
        "text": "Mask ROM is programmed by the user; PROM is programmed by the factory."
      },
      {
        "key": "B",
        "text": "Mask ROM is programmed by the factory; PROM is programmed by the user."
      },
      {
        "key": "C",
        "text": "Both are programmed by the user, but PROM is faster."
      },
      {
        "key": "D",
        "text": "Both are programmed by the factory, but Mask ROM is cheaper."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 370
  },
  {
    "qnum": 21,
    "question": "In a PROM chip, the memory structure is based on \"Fuses.\" If a fuse is \"burned,\" what logical value does it represent ?",
    "options": [
      {
        "key": "A",
        "text": "Logic 0"
      },
      {
        "key": "B",
        "text": "Logic 1"
      },
      {
        "key": "C",
        "text": "High Impedance"
      },
      {
        "key": "D",
        "text": "It returns to a blank state"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 371
  },
  {
    "qnum": 22,
    "question": "Why is PROM considered an \"OTP\" (One Time Programmable) memory?",
    "options": [
      {
        "key": "A",
        "text": "Because it requires a password (OTP) to access."
      },
      {
        "key": "B",
        "text": "Because it can only be read one time before self-destructing."
      },
      {
        "key": "C",
        "text": "Because once the internal fuses are burned, they cannot be physically restored."
      },
      {
        "key": "D",
        "text": "Because it can only store one byte of data."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 372
  },
  {
    "qnum": 23,
    "question": "Which device is used to write or \"burn\" code onto a ROM chip?",
    "options": [
      {
        "key": "A",
        "text": "The Microprocessor"
      },
      {
        "key": "B",
        "text": "The Compiler"
      },
      {
        "key": "C",
        "text": "The Burner or Flasher"
      },
      {
        "key": "D",
        "text": "The Operating System"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 373
  },
  {
    "qnum": 24,
    "question": "What is the advantage of EPROM over the PROM and Mask ROM ?",
    "options": [
      {
        "key": "A",
        "text": "It is cheaper to manufacture in large quantities."
      },
      {
        "key": "B",
        "text": "It has a faster access time than RAM."
      },
      {
        "key": "C",
        "text": "It does not require any power to retain data."
      },
      {
        "key": "D",
        "text": "The chip can be erased and reprogrammed multiple times."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 374
  },
  {
    "qnum": 25,
    "question": "Why is it necessary to cover the window of an EPROM chip when it is in use (not being erased)?",
    "options": [
      {
        "key": "A",
        "text": "To keep the chip warm."
      },
      {
        "key": "B",
        "text": "To prevent external radiation and noise from accidentally corrupting the data."
      },
      {
        "key": "C",
        "text": "To prevent the ultraviolet light from leaking out of the chip."
      },
      {
        "key": "D",
        "text": "Because the window is conductive and might short-circuit the board."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 375
  },
  {
    "qnum": 26,
    "question": "Why is Flash memory preferred over E^2PROM for mass storage devices despite having lower endurance?",
    "options": [
      {
        "key": "A",
        "text": "Because Flash uses byte-level access which is more precise."
      },
      {
        "key": "B",
        "text": "Because Flash is significantly cheaper per bit, allowing for higher density."
      },
      {
        "key": "C",
        "text": "Because Flash never wears out, unlike E^2PROM."
      },
      {
        "key": "D",
        "text": "Because Flash is volatile and faster to clear."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 376
  },
  {
    "qnum": 27,
    "question": "What is the primary operational trade-off you face when writing data to Flash memory compared to E^2PROM?",
    "options": [
      {
        "key": "A",
        "text": "Flash requires a battery to write data."
      },
      {
        "key": "B",
        "text": "Flash cannot store binary code, only text."
      },
      {
        "key": "C",
        "text": "Flash is much slower to read than E^2PROM."
      },
      {
        "key": "D",
        "text": "To change a single piece of data in Flash, you must erase and rewrite an entire"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 377
  },
  {
    "qnum": 28,
    "question": "NVRAM is described as having the advantages of both RAM and ROM How is this physically achieved in the \"SRAM + Battery\" type?",
    "options": [
      {
        "key": "A",
        "text": "It uses a special magnetic material that doesn't need power."
      },
      {
        "key": "B",
        "text": "It uses a standard volatile SRAM chip but keeps it powered continuously using a"
      },
      {
        "key": "C",
        "text": "It writes data to a hard drive immediately."
      },
      {
        "key": "D",
        "text": "It uses a capacitor that generates electricity from heat."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 378
  },
  {
    "qnum": 29,
    "question": "Regarding \"Endurance\" (the number of times memory can be erased/written), which scenario correctly matches the memory type?",
    "options": [
      {
        "key": "A",
        "text": "E^2PROM is best for frequently updated configuration data because it has higher"
      },
      {
        "key": "B",
        "text": "Flash is best for data that changes every second because it has high endurance"
      },
      {
        "key": "C",
        "text": "Both have infinite endurance and never degrade."
      },
      {
        "key": "D",
        "text": "NVRAM has the lowest endurance of all types."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 379
  },
  {
    "qnum": 30,
    "question": "Why is Flash memory generally considered faster for large data transfers than E^2PROM?",
    "options": [
      {
        "key": "A",
        "text": "Because Flash uses \"Block Access,\" dealing with large chunks of data at once."
      },
      {
        "key": "B",
        "text": "Because Flash is located inside the CPU registers."
      },
      {
        "key": "C",
        "text": "Because E^2PROM requires a manual switch to be erased."
      },
      {
        "key": "D",
        "text": "Because Flash uses a battery to boost speed."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 380
  },
  {
    "qnum": 31,
    "question": "In the hybrid NVRAM type defined as \"(SRAM + E^2PROM + Small Battery)\", what occurs exactly when the main power is disconnected?",
    "options": [
      {
        "key": "A",
        "text": "The data is lost immediately, as SRAM is volatile."
      },
      {
        "key": "B",
        "text": "The battery powers the system indefinitely to keep the SRAM running."
      },
      {
        "key": "C",
        "text": "The system uses the battery energy to transfer critical data from the volatile SRAM"
      },
      {
        "key": "D",
        "text": "The E^2PROM transfers its empty space to the SRAM."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 381
  },
  {
    "qnum": 32,
    "question": "If you have a variable stored in Flash memory and you want to change its value from 0 to 1, why is this operation complex?",
    "options": [
      {
        "key": "A",
        "text": "Because Flash is Read-Only and cannot be changed."
      },
      {
        "key": "B",
        "text": "Because you must erase the whole block which sets bits to 1."
      },
      {
        "key": "C",
        "text": "Because you need a UV light to erase Flash memory."
      },
      {
        "key": "D",
        "text": "Because Flash memory is volatile and the data doesn't exist."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 382
  },
  {
    "qnum": 33,
    "question": "How does the CPU interact differently with Internal E^2PROM versus External E^2PROM?",
    "options": [
      {
        "key": "A",
        "text": "Internal is accessed via communication protocols (like I2C/SPI); External is on the"
      },
      {
        "key": "B",
        "text": "Internal is accessed directly via the master bus; External requires communication"
      },
      {
        "key": "C",
        "text": "There is no difference; both are accessed exactly the same way."
      },
      {
        "key": "D",
        "text": "External E^2PROM is wireless."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 383
  },
  {
    "qnum": 34,
    "question": "CPU speed is faster than RAM speed. What problem does this speed mismatch create that Cache Memory solves?",
    "options": [
      {
        "key": "A",
        "text": "The CPU heats up waiting for the RAM."
      },
      {
        "key": "B",
        "text": "The RAM overwrites data because the CPU is too fast."
      },
      {
        "key": "C",
        "text": "The CPU wastes time waiting for data to arrive from the slower main memory."
      },
      {
        "key": "D",
        "text": "The Bus system gets overloaded with too much data."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 384
  },
  {
    "qnum": 35,
    "question": "When the CPU requests a specific address (e.g., 3001), the Cache controller fetches that address plus the next few addresses (e.g., 3002, 3003). What is the reasoning behind this behavior?",
    "options": [
      {
        "key": "A",
        "text": "To fill up the empty space in the Cache as quickly as possible."
      },
      {
        "key": "B",
        "text": "To test if the RAM is working correctly."
      },
      {
        "key": "C",
        "text": "Because it is highly probable that the CPU will need the sequential instructions/data"
      },
      {
        "key": "D",
        "text": "Because the bus cannot transfer a single address alone; it must transfer a block."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 385
  },
  {
    "qnum": 36,
    "question": "If the \"Hit Ratio\" of a system is very low (e.g., 10%), what does this indicate about the system's performance?",
    "options": [
      {
        "key": "A",
        "text": "The system is performing excellently; the CPU rarely accesses RAM."
      },
      {
        "key": "B",
        "text": "The system experiences frequent cache misses."
      },
      {
        "key": "C",
        "text": "The Cache memory is too large."
      },
      {
        "key": "D",
        "text": "The CPU is running too slowly."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 386
  },
  {
    "qnum": 37,
    "question": "What is the specific role of the \"Controller\" inside the Cache system?",
    "options": [
      {
        "key": "A",
        "text": "To manage the logic of fetching addresses from main memory."
      },
      {
        "key": "B",
        "text": "To permanently store the Operating System code."
      },
      {
        "key": "C",
        "text": "To increase the voltage going to the CPU."
      },
      {
        "key": "D",
        "text": "To calculate the mathematical operations for the CPU."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 387
  },
  {
    "qnum": 38,
    "question": "Physically, where is the Cache Memory located in the computer architecture described?",
    "options": [
      {
        "key": "A",
        "text": "Inside the Hard Disk Drive."
      },
      {
        "key": "B",
        "text": "Strictly on the motherboard, far away from the CPU."
      },
      {
        "key": "C",
        "text": "Between the RAM and the Hard Disk."
      },
      {
        "key": "D",
        "text": "Between the CPU and the Main Memory."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 388
  },
  {
    "qnum": 39,
    "question": "In a scenario where a \"Cache Miss\" occurs, what is the immediate next step the system must take?",
    "options": [
      {
        "key": "A",
        "text": "The system crashes and restarts."
      },
      {
        "key": "B",
        "text": "The Controller fetches the required data from the slower Main Memory into"
      },
      {
        "key": "C",
        "text": "The CPU skips that instruction and moves to the next one."
      },
      {
        "key": "D",
        "text": "The data is marked as \"deleted.\""
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 389
  },
  {
    "qnum": 40,
    "question": "Physically, Cache Memory is constructed using which type of technology?",
    "options": [
      {
        "key": "A",
        "text": "Static RAM"
      },
      {
        "key": "B",
        "text": "Dynamic RAM"
      },
      {
        "key": "C",
        "text": "Flash Memory"
      },
      {
        "key": "D",
        "text": "Magnetic Tape"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 390
  },
  {
    "qnum": 41,
    "question": "Why is Cache Memory typically smaller in size compared to Main Memory?",
    "options": [
      {
        "key": "A",
        "text": "Because it is slower."
      },
      {
        "key": "B",
        "text": "Because it is high cost per bit ."
      },
      {
        "key": "C",
        "text": "Because the CPU cannot address large memories."
      },
      {
        "key": "D",
        "text": "Because it is volatile."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 391
  },
  {
    "qnum": 42,
    "question": "A CPU makes 200 memory references (access attempts). If the data is found in the Cache 170 times (Hits) and not found 30 times (Misses), what is the Hit Ratio?",
    "options": [
      {
        "key": "A",
        "text": "15%"
      },
      {
        "key": "B",
        "text": "30%"
      },
      {
        "key": "C",
        "text": "85%"
      },
      {
        "key": "D",
        "text": "90%"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 392
  },
  {
    "qnum": 43,
    "question": "In a multi-core processor architecture, where is Level 1 (L1) cache typically located?",
    "options": [
      {
        "key": "A",
        "text": "Outside the microprocessor on the motherboard."
      },
      {
        "key": "B",
        "text": "Inside the MCU but shared between all cores."
      },
      {
        "key": "C",
        "text": "Inside each individual core."
      },
      {
        "key": "D",
        "text": "On the hard drive controller."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 393
  },
  {
    "qnum": 44,
    "question": "Which of the following correctly orders the memory types from FASTEST to SLOWEST ?",
    "options": [
      {
        "key": "A",
        "text": "L3 Cache > L2 Cache > L1 Cache > RAM"
      },
      {
        "key": "B",
        "text": "RAM > L1 Cache > Register Files > ROM"
      },
      {
        "key": "C",
        "text": "Register Files > L1 Cache > L2 Cache > L3 Cache"
      },
      {
        "key": "D",
        "text": "ROM > RAM > L3 Cache > Register Files"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 394
  },
  {
    "qnum": 45,
    "question": "How is the \"notification\" for cache coherence physically managed?",
    "options": [
      {
        "key": "A",
        "text": "The Operating System sends a software interrupt."
      },
      {
        "key": "B",
        "text": "The Cache Controller of the modifying core communicates with the controllers"
      },
      {
        "key": "C",
        "text": "The user must manually update the variable."
      },
      {
        "key": "D",
        "text": "The L3 cache overwrites L1 automatically every second."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 395
  },
  {
    "qnum": 46,
    "question": "What major problem can occur in multi-core processors when Core 1 and Core 2 cache the same address?",
    "options": [
      {
        "key": "A",
        "text": "Data inconsistency."
      },
      {
        "key": "B",
        "text": "One core will stop working."
      },
      {
        "key": "C",
        "text": "The processor will overheat immediately."
      },
      {
        "key": "D",
        "text": "The L3 cache will become full."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 396
  },
  {
    "qnum": 47,
    "question": "If Core 1 modifies a value in its L1 cache that is also stored in Core 2's cache, which mechanism ensures that Core 2 is notified of this change?",
    "options": [
      {
        "key": "A",
        "text": "Cache Miss"
      },
      {
        "key": "B",
        "text": "Cache Coherence"
      },
      {
        "key": "C",
        "text": "Block Access"
      },
      {
        "key": "D",
        "text": "Register Files"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 397
  },
  {
    "qnum": 48,
    "question": "Why does the FPU \"lowers CPU load\"?",
    "options": [
      {
        "key": "A",
        "text": "Because the FPU takes over the job of cooling the processor."
      },
      {
        "key": "B",
        "text": "Because the FPU shuts down the main CPU during calculations."
      },
      {
        "key": "C",
        "text": "Because the main CPU can offload complex math tasks to the FPU."
      },
      {
        "key": "D",
        "text": "Because the FPU increases the clock speed of the entire system."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 398
  },
  {
    "qnum": 49,
    "question": "You are comparing a modern Intel Core processor with an ancient Intel 8086 system. Regarding the FPU, what is the key architectural difference?",
    "options": [
      {
        "key": "A",
        "text": "The modern processor has no FPU; the 8086 had a built-in one."
      },
      {
        "key": "B",
        "text": "The modern processor has the FPU integrated inside the chip; the 8086"
      },
      {
        "key": "C",
        "text": "The modern processor uses software for math; the 8086 used hardware."
      },
      {
        "key": "D",
        "text": "Both systems use external FPU chips."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 399
  },
  {
    "qnum": 50,
    "question": "Which of the following applications would see the massive performance improvement by adding an FPU to the hardware?",
    "options": [
      {
        "key": "A",
        "text": "A 3D flight simulator game involving complex physics."
      },
      {
        "key": "B",
        "text": "A digital thermometer display."
      },
      {
        "key": "C",
        "text": "A simple text editor (Notepad)."
      },
      {
        "key": "D",
        "text": "A basic calculator doing 1 + 1."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 400
  },
  {
    "qnum": 51,
    "question": "If a system lacks a hardware FPU, how does it handle a calculation like square_root(3.14)?",
    "options": [
      {
        "key": "A",
        "text": "It returns an error and crashes."
      },
      {
        "key": "B",
        "text": "It approximates the result using integer estimation, which is very fast."
      },
      {
        "key": "C",
        "text": "It performs the calculation using software algorithms on the main CPU, which is"
      },
      {
        "key": "D",
        "text": "It sends the data to the RAM to calculate."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 401
  },
  {
    "qnum": 52,
    "question": "Why are Trigonometric functions listed as FPU functions?",
    "options": [
      {
        "key": "A",
        "text": "Because they are simple additions."
      },
      {
        "key": "B",
        "text": "Because they are integer-based logic operations."
      },
      {
        "key": "C",
        "text": "Because they involve complex non-linear mathematical curves requiring"
      },
      {
        "key": "D",
        "text": "Because they are used to control the fan speed."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 402
  },
  {
    "qnum": 53,
    "question": "Which of the following best describes the logical sequence of a memory operation when an MPU is present?",
    "options": [
      {
        "key": "A",
        "text": "Access Cache → Check MPU → Access RAM."
      },
      {
        "key": "B",
        "text": "CPU initiates access → MPU validates permissions → Access proceeds to RAM."
      },
      {
        "key": "C",
        "text": "CPU writes to RAM → MPU checks the data later for errors."
      },
      {
        "key": "D",
        "text": "MPU encrypts address → CPU decrypts address → Access RAM."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 403
  },
  {
    "qnum": 54,
    "question": "The MPU's location. Which statement is physically accurate?",
    "options": [
      {
        "key": "A",
        "text": "The MPU is a hardware component integrated inside the microcontroller."
      },
      {
        "key": "B",
        "text": "The MPU is a software program running in the background."
      },
      {
        "key": "C",
        "text": "The MPU is a separate chip soldered on the motherboard between the CPU"
      },
      {
        "key": "D",
        "text": "The MPU is located inside the power supply unit to control voltage."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 404
  },
  {
    "qnum": 55,
    "question": "What happens if the MPU detects a violation (e.g., a program tries to write to a Read-Only region)?",
    "options": [
      {
        "key": "A",
        "text": "The access is blocked, preventing the memory modification."
      },
      {
        "key": "B",
        "text": "The access is allowed, but a warning is logged"
      },
      {
        "key": "C",
        "text": "The CPU automatically shuts down permanently."
      },
      {
        "key": "D",
        "text": "The MPU modifies the data to make it safe."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 405
  },
  {
    "qnum": 56,
    "question": "If an Operating System (OS) wants to ensure that a specific memory region containing \"Kernel Code\" cannot be modified by a user application, how does it use the MPU?",
    "options": [
      {
        "key": "A",
        "text": "It physically removes the write wires from that memory region."
      },
      {
        "key": "B",
        "text": "It configures the MPU registers to mark that region as \"Read-Only\" for"
      },
      {
        "key": "C",
        "text": "It moves the Kernel Code to the Hard Drive."
      },
      {
        "key": "D",
        "text": "It tells the Cache to stop working for that region."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 406
  },
  {
    "qnum": 57,
    "question": "By restricting which parts of memory a program can read or write, the MPU helps achieve:",
    "options": [
      {
        "key": "A",
        "text": "Higher voltage consumption."
      },
      {
        "key": "B",
        "text": "Fault isolation and system security."
      },
      {
        "key": "C",
        "text": "Faster internet speeds."
      },
      {
        "key": "D",
        "text": "Larger storage capacity."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 407
  },
  {
    "qnum": 58,
    "question": "In a complex system running both Linux and an RTOS on the same microcontroller, what is the primary function of the MPU in this specific context?",
    "options": [
      {
        "key": "A",
        "text": "To increase the clock speed for the Linux kernel."
      },
      {
        "key": "B",
        "text": "To act as a network bridge between the two operating systems."
      },
      {
        "key": "C",
        "text": "To physically map and enforce memory ranges so that Linux and RTOS."
      },
      {
        "key": "D",
        "text": "To merge the two operating systems into a single code base."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 408
  },
  {
    "qnum": 59,
    "question": "where is the \"Hypervisor\" layer placed in the system hierarchy?",
    "options": [
      {
        "key": "A",
        "text": "On top of the Operating Systems (Application layer)."
      },
      {
        "key": "B",
        "text": "Inside the Cloud."
      },
      {
        "key": "C",
        "text": "Beneath each Operating System (between the OS and the hardware)."
      },
      {
        "key": "D",
        "text": "Inside the MPU registers."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 409
  },
  {
    "qnum": 60,
    "question": "If a task running in \"User Mode\" (Unprivileged) attempts to write data to a memory region configured as \"Read-Only\" and \"Privileged Access Only,\" what is the immediate hardware consequence described?",
    "options": [
      {
        "key": "A",
        "text": "The system generates a \"Bus Fault,\" and the system is stopped."
      },
      {
        "key": "B",
        "text": "The MPU automatically fixes the permission and allows the write."
      },
      {
        "key": "C",
        "text": "The data is written to a temporary buffer instead."
      },
      {
        "key": "D",
        "text": "The CPU switches to a backup core."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 410
  },
  {
    "qnum": 61,
    "question": "How does the physical nature of the MPU?",
    "options": [
      {
        "key": "A",
        "text": "It is a software script running inside the Linux kernel."
      },
      {
        "key": "B",
        "text": "It is a hardware circuit that splits RAM into ranges of addresses."
      },
      {
        "key": "C",
        "text": "It is an external firewall device connected via USB."
      },
      {
        "key": "D",
        "text": "It is a type of volatile cache memory."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 411
  },
  {
    "qnum": 62,
    "question": "If you configure a memory region as \"Executable allowed\" but \"Read-Only,\" which of the following actions is valid?",
    "options": [
      {
        "key": "A",
        "text": "Running a program code stored in that region."
      },
      {
        "key": "B",
        "text": "Saving a new variable value into that region."
      },
      {
        "key": "C",
        "text": "Deleting the region."
      },
      {
        "key": "D",
        "text": "Both A and B."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 412
  },
  {
    "qnum": 63,
    "question": "Which of the following is NOT listed as a direct provision/benefit of the MPU?",
    "options": [
      {
        "key": "A",
        "text": "Fault detection."
      },
      {
        "key": "B",
        "text": "Memory protection."
      },
      {
        "key": "C",
        "text": "Increasing the physical size of the RAM."
      },
      {
        "key": "D",
        "text": "Improved reliability and security."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 413
  },
  {
    "qnum": 64,
    "question": "What is the core function of the Memory Management Unit (MMU)?",
    "options": [
      {
        "key": "A",
        "text": "To increase the physical size of the RAM chip."
      },
      {
        "key": "B",
        "text": "To translate virtual addresses used by software into physical addresses in hardware."
      },
      {
        "key": "C",
        "text": "To protect the CPU from overheating."
      },
      {
        "key": "D",
        "text": "To manage the voltage supply to the memory."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 414
  },
  {
    "qnum": 65,
    "question": "In the context of MMU and Paging, where is the \"rest\" of the application data stored when it is not currently active in the 1 GB physical RAM?",
    "options": [
      {
        "key": "A",
        "text": "It is deleted permanently."
      },
      {
        "key": "B",
        "text": "It is stored in the CPU registers."
      },
      {
        "key": "C",
        "text": "It is stored on the ROM."
      },
      {
        "key": "D",
        "text": "It is stored in the Disk."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 415
  },
  {
    "qnum": 66,
    "question": "If you are selecting a microcontroller for a project and you absolutely need to run a standard desktop-style Linux distribution, which two features does the text say you must check for?",
    "options": [
      {
        "key": "A",
        "text": "Core Speed and Presence of an MMU."
      },
      {
        "key": "B",
        "text": "RAM size and WiFi capability."
      },
      {
        "key": "C",
        "text": "Presence of an FPU and Bluetooth."
      },
      {
        "key": "D",
        "text": "Battery life and Screen resolution."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 416
  },
  {
    "qnum": 67,
    "question": "Without an MMU, how does a standard microcontroller handle memory addresses?",
    "options": [
      {
        "key": "A",
        "text": "It uses virtual addresses just like a PC."
      },
      {
        "key": "B",
        "text": "It uses physical addresses directly."
      },
      {
        "key": "C",
        "text": "It cannot use RAM at all."
      },
      {
        "key": "D",
        "text": "It uses cloud storage."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 417
  },
  {
    "qnum": 68,
    "question": "Why is the presence of an MMU considered a critical factor for running full operating systems like Linux on a microcontroller?",
    "options": [
      {
        "key": "A",
        "text": "Because Linux requires virtual memory management to map its processes and"
      },
      {
        "key": "B",
        "text": "Because Linux cannot run on ARM processors."
      },
      {
        "key": "C",
        "text": "Because the MMU contains the Linux kernel code."
      },
      {
        "key": "D",
        "text": "Because Linux requires a touch screen."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 418
  },
  {
    "qnum": 69,
    "question": "You have a system with only 1 GB of physical RAM, but you want to run a large game that requires 8 GB of memory space. How does the MMU handle this situation?",
    "options": [
      {
        "key": "A",
        "text": "It compresses the game’s 8 GB memory requirements into 1 GB using file compression"
      },
      {
        "key": "B",
        "text": "It uses virtual memory to give the application the illusion of 8 GB of memory, while managing"
      },
      {
        "key": "C",
        "text": "It expands the system’s RAM by downloading additional memory resources from the internet."
      },
      {
        "key": "D",
        "text": "It prevents the application from running and causes an immediate system crash."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 419
  },
  {
    "qnum": 70,
    "question": "In the flow of operation described for a dual-core system, the Core communicates with the OS, and then the access request is sent to:",
    "options": [
      {
        "key": "A",
        "text": "The hard drive controller to directly read or write data."
      },
      {
        "key": "B",
        "text": "The Hypervisor, then the MPU to validate the address range."
      },
      {
        "key": "C",
        "text": "The user interface layer to request permission for access."
      },
      {
        "key": "D",
        "text": "The neighboring core to synchronize execution and memory access."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 420
  },
  {
    "qnum": 71,
    "question": "What is the name of the technique used by the Operating System to manage memory chunks between RAM and Disk?",
    "options": [
      {
        "key": "A",
        "text": "Paging"
      },
      {
        "key": "B",
        "text": "Caching"
      },
      {
        "key": "C",
        "text": "Thrashing"
      },
      {
        "key": "D",
        "text": "Polling"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 421
  },
  {
    "qnum": 72,
    "question": "If a microcontroller lacks an MMU, which limitation is it most likely to face regarding Operating Systems?",
    "options": [
      {
        "key": "A",
        "text": "It cannot perform math operations."
      },
      {
        "key": "B",
        "text": "It cannot use interruptions."
      },
      {
        "key": "C",
        "text": "It cannot run standard, full-featured operating systems like Linux."
      },
      {
        "key": "D",
        "text": "It consumes too much power."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 422
  },
  {
    "qnum": 73,
    "question": "Control Bus signals described (Active Low), if the system is currently performing a \"Memory Write\" operation, what logic levels would you expect to see on the control lines?",
    "options": [
      {
        "key": "A",
        "text": "All lines are set to 0."
      },
      {
        "key": "B",
        "text": "All lines are set to 1."
      },
      {
        "key": "C",
        "text": "The specific Write line ( MWTC) is 0, and all other lines are 1."
      },
      {
        "key": "D",
        "text": "The specific Write line ( MWTC) is 1, and all other lines are 0."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 423
  },
  {
    "qnum": 74,
    "question": "Which bus is responsible for carrying the actual instruction code or variable value between the CPU and Memory?",
    "options": [
      {
        "key": "A",
        "text": "Address Bus"
      },
      {
        "key": "B",
        "text": "Control Bus"
      },
      {
        "key": "C",
        "text": "Data Bus"
      },
      {
        "key": "D",
        "text": "System Clock"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 424
  },
  {
    "qnum": 75,
    "question": "When the CPU wants to send a document to a Printer (Output Device), how do the buses behave?",
    "options": [
      {
        "key": "A",
        "text": "Address Bus selects the Printer; Data Bus carries text from CPU to Printer;"
      },
      {
        "key": "B",
        "text": "Address Bus selects the Printer; Data Bus reads status from Printer; Control"
      },
      {
        "key": "C",
        "text": "The CPU waits for the Printer to take control of the Address Bus."
      },
      {
        "key": "D",
        "text": "The Control Bus carries the actual text data."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 425
  },
  {
    "qnum": 76,
    "question": "What is the definition of \"Active Low\" logic ?",
    "options": [
      {
        "key": "A",
        "text": "The signal is active when the voltage is High (Logic 1)."
      },
      {
        "key": "B",
        "text": "The signal is active when the voltage is Low (Logic 0)."
      },
      {
        "key": "C",
        "text": "The signal is active only when the system is powered down."
      },
      {
        "key": "D",
        "text": "The signal is always 0, regardless of activity."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 426
  },
  {
    "qnum": 77,
    "question": "Why does the text distinguish between \"MRDC\" (Memory Read) and \"IORC\" (I/O Read) instead of just having one universal \"Read\" signal?",
    "options": [
      {
        "key": "A",
        "text": "Because Memory and Peripherals are addressed differently and need distinct"
      },
      {
        "key": "B",
        "text": "Because I/O devices are faster than Memory."
      },
      {
        "key": "C",
        "text": "Because the Data Bus cannot handle I/O data."
      },
      {
        "key": "D",
        "text": "Because MRDC is for writing and IORC is for reading."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 427
  },
  {
    "qnum": 78,
    "question": "If the CPU places the value 0x1000 on the Address Bus and asserts the MRDC (Read) signal, what is the expected response?",
    "options": [
      {
        "key": "A",
        "text": "The RAM at location 0x1000 will overwrite the CPU."
      },
      {
        "key": "B",
        "text": "The Memory at address 0x1000 will place its stored data onto the Data Bus for"
      },
      {
        "key": "C",
        "text": "The Printer will print the number 1000."
      },
      {
        "key": "D",
        "text": "The specific address 0x1000 is erased."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 428
  },
  {
    "qnum": 79,
    "question": "The CPU is connected to Memory using a \"Bus Set.\" What are the three specific buses that make up this set?",
    "options": [
      {
        "key": "A",
        "text": "Input Bus, Output Bus, Power Bus"
      },
      {
        "key": "B",
        "text": "Address Bus, Control Bus, Data Bus"
      },
      {
        "key": "C",
        "text": "RAM Bus, ROM Bus, CPU Bus"
      },
      {
        "key": "D",
        "text": "System Bus, Universal Bus, Serial Bus"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 429
  },
  {
    "qnum": 80,
    "question": "Which of the following best describes the directionality of the \"Data Bus\" in a general sense?",
    "options": [
      {
        "key": "A",
        "text": "Uni-Directional (Microprocessor → RAM)"
      },
      {
        "key": "B",
        "text": "Uni-Directional (ROM → Microprocessor)"
      },
      {
        "key": "C",
        "text": "Bi-Directional (RAM → Microprocessor)"
      },
      {
        "key": "D",
        "text": "Omni-Directional"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 430
  },
  {
    "qnum": 81,
    "question": "When the microprocessor interacts specifically with ROM (Read Only Memory), how does the Data Bus behave?",
    "options": [
      {
        "key": "A",
        "text": "It remains Bi-Directional."
      },
      {
        "key": "B",
        "text": "It becomes Uni-Directional (Microprocessor reads from ROM only)."
      },
      {
        "key": "C",
        "text": "It becomes Uni-Directional (Microprocessor writes to ROM only)."
      },
      {
        "key": "D",
        "text": "It disconnects completely."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 431
  },
  {
    "qnum": 82,
    "question": "What is the direction of the \"Address Bus\"?",
    "options": [
      {
        "key": "A",
        "text": "Bi-Directional (CPU ↔ Memory)"
      },
      {
        "key": "B",
        "text": "Omni-Directional"
      },
      {
        "key": "C",
        "text": "Uni-Directional"
      },
      {
        "key": "D",
        "text": "It depends on the voltage."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 432
  },
  {
    "qnum": 83,
    "question": "Which control signal is used specifically for writing data to RAM?",
    "options": [
      {
        "key": "A",
        "text": "MRDC"
      },
      {
        "key": "B",
        "text": "IORC"
      },
      {
        "key": "C",
        "text": "MWTC"
      },
      {
        "key": "D",
        "text": "ALC"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 433
  },
  {
    "qnum": 84,
    "question": "Why is the Data Bus considered \"Bi-Directional\" when connecting to RAM, but effectively \"Uni-Directional\" when connecting to ROM?",
    "options": [
      {
        "key": "A",
        "text": "Because ROM is faster than RAM."
      },
      {
        "key": "B",
        "text": "Because the CPU can both Read from and Write to RAM, but can only Read"
      },
      {
        "key": "C",
        "text": "Because ROM uses a different voltage than RAM."
      },
      {
        "key": "D",
        "text": "Because the Address Bus interferes with the ROM data."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 434
  },
  {
    "qnum": 85,
    "question": "In a Von-Neumann system, if the CPU is currently executing an instruction fetched from ROM, can it immediately fetch data from RAM at the exact same instant?",
    "options": [
      {
        "key": "A",
        "text": "Yes, because RAM and ROM have different address ranges."
      },
      {
        "key": "B",
        "text": "Yes, because the bus is split into two channels."
      },
      {
        "key": "C",
        "text": "No, because there is only one bus set."
      },
      {
        "key": "D",
        "text": "No, because RAM is slower than ROM."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 435
  },
  {
    "qnum": 86,
    "question": "The Von-Neumann as \"Memory Mapped.\" What does this imply for the addresses of RAM and ROM?",
    "options": [
      {
        "key": "A",
        "text": "They have distinct, non-overlapping ranges ."
      },
      {
        "key": "B",
        "text": "They have identical addresses ."
      },
      {
        "key": "C",
        "text": "The CPU cannot distinguish between them."
      },
      {
        "key": "D",
        "text": "They are mapped to different ports on the motherboard."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 436
  },
  {
    "qnum": 87,
    "question": "Why is the Harvard Architecture described as being able to solve the \"bottleneck\" found in Von-Neumann systems?",
    "options": [
      {
        "key": "A",
        "text": "Because it uses a faster CPU clock."
      },
      {
        "key": "B",
        "text": "Because the CPU is connected with two different address buses."
      },
      {
        "key": "C",
        "text": "Because it removes ROM entirely from the system."
      },
      {
        "key": "D",
        "text": "Because it compresses the data on the bus."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 437
  },
  {
    "qnum": 88,
    "question": "Which assembly instructions indicate that the CPU is communicating with RAM in a Harvard system?",
    "options": [
      {
        "key": "A",
        "text": "Load / Store"
      },
      {
        "key": "B",
        "text": "Read / Write"
      },
      {
        "key": "C",
        "text": "Input / Output"
      },
      {
        "key": "D",
        "text": "Fetch / Decode"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 438
  },
  {
    "qnum": 89,
    "question": "If you are writing software for a Harvard-based controller and you use the assembly instructions \"Read\" or \"Write\", which memory is the target?",
    "options": [
      {
        "key": "A",
        "text": "RAM"
      },
      {
        "key": "B",
        "text": "The Hard Disk"
      },
      {
        "key": "C",
        "text": "ROM"
      },
      {
        "key": "D",
        "text": "The Cache"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 439
  },
  {
    "qnum": 90,
    "question": "Regarding writing to memory: The text states that the CPU cannot natively \"Write\" to ROM during normal operation. How is code typically placed onto a Flash ROM initially?",
    "options": [
      {
        "key": "A",
        "text": "The CPU uses the \"Store\" command."
      },
      {
        "key": "B",
        "text": "Using an additional part like a \"burner\" or flash driver to burn the program."
      },
      {
        "key": "C",
        "text": "The RAM copies itself to the ROM automatically."
      },
      {
        "key": "D",
        "text": "It is impossible to write to Flash memory."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 440
  },
  {
    "qnum": 91,
    "question": "Which architecture allows the specific advantage of \"Completing a fetch cycle in ROM while simultaneously accessing data in RAM\"?",
    "options": [
      {
        "key": "A",
        "text": "Von-Neumann Architecture"
      },
      {
        "key": "B",
        "text": "Single-Bus Architecture"
      },
      {
        "key": "C",
        "text": "Harvard Architecture"
      },
      {
        "key": "D",
        "text": "Memory-Mapped Architecture"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 441
  },
  {
    "qnum": 92,
    "question": "What is the defining characteristic of the Von Neumann architecture in terms of memory organization?",
    "options": [
      {
        "key": "A",
        "text": "It separates data memory and instruction memory into two independent memory"
      },
      {
        "key": "B",
        "text": "It uses a single shared memory system where instructions, data, and I/O devices"
      },
      {
        "key": "C",
        "text": "It implements a port-mapped addressing scheme with overlapping address ranges."
      },
      {
        "key": "D",
        "text": "It relies on wireless connections between the CPU and memory components."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 442
  },
  {
    "qnum": 93,
    "question": "In the Harvard Architecture, RAM and ROM are described as having the \"same address range\" (e.g., both might have an address 100). How does this affect the CPU?",
    "options": [
      {
        "key": "A",
        "text": "The CPU causes a system failure due to an address conflict between memories."
      },
      {
        "key": "B",
        "text": "The CPU relies on the specific software instruction being executed to"
      },
      {
        "key": "C",
        "text": "The CPU arbitrarily selects one of the available memories to access."
      },
      {
        "key": "D",
        "text": "The CPU combines the contents of both memories into a single data output."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 443
  },
  {
    "qnum": 94,
    "question": "In a Von-Neumann system, if RAM uses addresses 0-255 and ROM uses 256- 511, what is this configuration called?",
    "options": [
      {
        "key": "A",
        "text": "Port Mapped"
      },
      {
        "key": "B",
        "text": "Memory Mapped"
      },
      {
        "key": "C",
        "text": "Cloud Storage"
      },
      {
        "key": "D",
        "text": "Virtual Memory"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 444
  },
  {
    "qnum": 95,
    "question": "Why is the Harvard Architecture generally capable of higher performance and easier pipelining compared to Von-Neumann?",
    "options": [
      {
        "key": "A",
        "text": "Because it runs at a higher voltage."
      },
      {
        "key": "B",
        "text": "Because it uses a single shared bus that streamlines the data flow."
      },
      {
        "key": "C",
        "text": "Because it has separate buses for Instructions and Data, allowing simultaneous"
      },
      {
        "key": "D",
        "text": "Because it is cheaper to manufacture."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 445
  },
  {
    "qnum": 96,
    "question": "If your project has a very strict budget and minimizing hardware cost (fewer cables/pins) is the #1 priority, which architecture should you choose?",
    "options": [
      {
        "key": "A",
        "text": "Harvard Architecture"
      },
      {
        "key": "B",
        "text": "Von-Neumann Architecture"
      },
      {
        "key": "C",
        "text": "Dual-Core Architecture"
      },
      {
        "key": "D",
        "text": "Pipeline Architecture"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 446
  },
  {
    "qnum": 97,
    "question": "What is the primary cause of the \"waste of time\" described in the Von- Neumann architecture?",
    "options": [
      {
        "key": "A",
        "text": "The CPU must wait for the single bus to become free."
      },
      {
        "key": "B",
        "text": "The cables are too long, causing signal delay."
      },
      {
        "key": "C",
        "text": "The CPU is constantly modifying its own code."
      },
      {
        "key": "D",
        "text": "The ROM is physically disconnected from the system."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 447
  },
  {
    "qnum": 98,
    "question": "\"No memory alignment problems\" as a benefit of Harvard Architecture. Why is this the case?",
    "options": [
      {
        "key": "A",
        "text": "Because the separate memory systems reduce conflicts between code and data"
      },
      {
        "key": "B",
        "text": "Because the memory is arranged in a circle."
      },
      {
        "key": "C",
        "text": "Because Von-Neumann systems do not use memory addresses."
      },
      {
        "key": "D",
        "text": "Because it uses a single shared bus for everything."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 448
  },
  {
    "qnum": 99,
    "question": "Why does the Harvard Architecture require \"more cables\" on the motherboard or chip?",
    "options": [
      {
        "key": "A",
        "text": "Because the cables must be thicker to handle the speed."
      },
      {
        "key": "B",
        "text": "Because it needs two independent sets of buses for parallel connection."
      },
      {
        "key": "C",
        "text": "To connect the external power supply."
      },
      {
        "key": "D",
        "text": "Because it uses older, inefficient technology."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 449
  },
  {
    "qnum": 100,
    "question": "In a Von Neumann system, which feature enables the use of self-modifying code?",
    "options": [
      {
        "key": "A",
        "text": "The high implementation cost of the system allows advanced processing features."
      },
      {
        "key": "B",
        "text": "The system does not distinguish between an instruction and a data value, as they"
      },
      {
        "key": "C",
        "text": "The physical separation of RAM and ROM prevents unintended code modification."
      },
      {
        "key": "D",
        "text": "The CPU pipeline automatically alters program instructions during execution."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(1) MCQ.pdf",
    "id": 450
  },
  {
    "qnum": 1,
    "question": "In a Harvard Architecture system configured for Memory-Mapped I/O, which assembly instructions does the CPU use to communicate with Input/Output peripherals?",
    "options": [
      {
        "key": "A",
        "text": "IN and OUT"
      },
      {
        "key": "B",
        "text": "READ and WRITE"
      },
      {
        "key": "C",
        "text": "LOAD and STORE"
      },
      {
        "key": "D",
        "text": "PUSH and POP"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 451
  },
  {
    "qnum": 2,
    "question": "If you are a programmer prioritizing \"Ease of Development\" (writing in C Language) over maximum hardware speed, which connection method/bus would you choose according to the \"2nd architecture\"?",
    "options": [
      {
        "key": "A",
        "text": "Bus no. 3 (Port-Mapped)"
      },
      {
        "key": "B",
        "text": "Bus no. 1 (Memory-Mapped)"
      },
      {
        "key": "C",
        "text": "The ROM Bus"
      },
      {
        "key": "D",
        "text": "A Wireless connection"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 452
  },
  {
    "qnum": 3,
    "question": "In a Port-Mapped architecture, how does the CPU distinguish between accessing RAM address 0x100 and I/O Port address 0x100?",
    "options": [
      {
        "key": "A",
        "text": "It uses the specific instruction type to activate the correct bus."
      },
      {
        "key": "B",
        "text": "It checks if the address is odd or even."
      },
      {
        "key": "C",
        "text": "It cannot distinguish them; this causes a system crash."
      },
      {
        "key": "D",
        "text": "It relies on the compiler to change the address number."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 453
  },
  {
    "qnum": 4,
    "question": "What is the major performance advantage of using Port-Mapped I/O (Bus set no. 3) compared to Memory-Mapped?",
    "options": [
      {
        "key": "A",
        "text": "It allows the CPU to access RAM, ROM, and I/O simultaneously."
      },
      {
        "key": "B",
        "text": "It allows the use of Python scripts."
      },
      {
        "key": "C",
        "text": "It reduces the number of pins on the chip."
      },
      {
        "key": "D",
        "text": "It merges RAM and I/O into one memory."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 454
  },
  {
    "qnum": 5,
    "question": "When using Memory-Mapped I/O, how are the addresses of RAM and I/O organized?",
    "options": [
      {
        "key": "A",
        "text": "They share the exact same address numbers."
      },
      {
        "key": "B",
        "text": "I/O does not have addresses."
      },
      {
        "key": "C",
        "text": "They are mapped to different ranges within the same map."
      },
      {
        "key": "D",
        "text": "RAM takes all addresses, and I/O uses a separate cable."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 455
  },
  {
    "qnum": 6,
    "question": "In \"Memory-Mapped\" I/O connection, which assembly instructions does the CPU use to communicate with I/O devices?",
    "options": [
      {
        "key": "A",
        "text": "Read & Write"
      },
      {
        "key": "B",
        "text": "In & Out"
      },
      {
        "key": "C",
        "text": "Load & Store"
      },
      {
        "key": "D",
        "text": "Push & Pop"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 456
  },
  {
    "qnum": 7,
    "question": "In a \"Port-Mapped\" system, how does the CPU know which component (RAM, ROM, or I/O) it is addressing?",
    "options": [
      {
        "key": "A",
        "text": "By the specific address number only."
      },
      {
        "key": "B",
        "text": "By the specific assembly instruction used."
      },
      {
        "key": "C",
        "text": "By checking the device temperature."
      },
      {
        "key": "D",
        "text": "It relies on the operating system to guess."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 457
  },
  {
    "qnum": 8,
    "question": "In a Von Neumann PC, once the Operating System is loaded, the processor interacts almost exclusively with the RAM. What does this imply about the nature of \"data\" and \"instructions\" in this architecture?",
    "options": [
      {
        "key": "A",
        "text": "They must be stored in separate physical chips to avoid corruption."
      },
      {
        "key": "B",
        "text": "They share the same communication pathway, potentially creating a bottleneck."
      },
      {
        "key": "C",
        "text": "The processor cannot distinguish between a command and a piece of data."
      },
      {
        "key": "D",
        "text": "The Hard Disk becomes the primary Fetch source for the Pipelining process."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 458
  },
  {
    "qnum": 9,
    "question": "Consider a processor with a 3-stage pipeline (Fetch, Decode, Execute). During the 3rd clock cycle of a program's execution, what is the status of the first three instructions?",
    "options": [
      {
        "key": "A",
        "text": "Instruction 1 is fetching, Instruction 2 is decoding, Instruction 3 is executing."
      },
      {
        "key": "B",
        "text": "Instruction 1 is executing, Instruction 2 is decoding, Instruction 3 is fetching."
      },
      {
        "key": "C",
        "text": "All three instructions are being executed simultaneously to save time."
      },
      {
        "key": "D",
        "text": "The CPU is idle while waiting for the first instruction to finish the full cycle."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 459
  },
  {
    "qnum": 10,
    "question": "If a specific architecture \"cannot support pipelining\", what is the most likely consequence for its performance?",
    "options": [
      {
        "key": "A",
        "text": "The CPU will produce more heat."
      },
      {
        "key": "B",
        "text": "The bus width will automatically decrease to 32-bits."
      },
      {
        "key": "C",
        "text": "The CPU will be unable to load the Operating System from the Hard Disk."
      },
      {
        "key": "D",
        "text": "Each instruction must completely finish all stages before the next one begins."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 460
  },
  {
    "qnum": 11,
    "question": "Why is Harvard architecture more \"suitable\" for Microcontrollers dealing with ROM and Flash?",
    "options": [
      {
        "key": "A",
        "text": "Flash memory requires two wires while RAM requires only one."
      },
      {
        "key": "B",
        "text": "Harvard allows simultaneous access to permanent program code and temporary data."
      },
      {
        "key": "C",
        "text": "ROM cannot be used in a Von Neumann architecture."
      },
      {
        "key": "D",
        "text": "Flash memory is too large to fit on a PC motherboard."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 461
  },
  {
    "qnum": 12,
    "question": "A system encounters a \"huge number of wires\" (64 × 2) due to its high bit-count. This is a critique of which architectural choice in a large-scale system?",
    "options": [
      {
        "key": "A",
        "text": "Using separate buses for data and instructions in a large-scale system."
      },
      {
        "key": "B",
        "text": "Using Instruction Pipelining in a 64-bit PC."
      },
      {
        "key": "C",
        "text": "Using a single bus (Von Neumann) for both RAM and I/O."
      },
      {
        "key": "D",
        "text": "Loading the OS into the RAM instead of the ROM."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 462
  },
  {
    "qnum": 13,
    "question": "Based on the logic of the text, if we moved a PC's processor and RAM onto a single, microscopic silicon chip (System on Chip), which architecture would become more attractive?",
    "options": [
      {
        "key": "A",
        "text": "Von Neumann, because the scale is now small."
      },
      {
        "key": "B",
        "text": "Von Neumann, because Flash memory is only used in large PCs."
      },
      {
        "key": "C",
        "text": "Neither, as pipelining only works on large motherboards."
      },
      {
        "key": "D",
        "text": "Harvard, because the \"space between components\" issues are resolved."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 463
  },
  {
    "qnum": 14,
    "question": "A developer writes a program strictly in C-Language without using any special assembly commands. When compiled, the code accesses I/O devices using standard pointer operations. Which I/O connection method is this system using?",
    "options": [
      {
        "key": "A",
        "text": "Port-Mapped I/O, because C is a high-level language."
      },
      {
        "key": "B",
        "text": "Memory-Mapped I/O, because the compiler converts C code into Load & Store instructions."
      },
      {
        "key": "C",
        "text": "Port-Mapped I/O, because it requires a specific range of addresses."
      },
      {
        "key": "D",
        "text": "The \"2nd Way\" using Bus Set 3."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 464
  },
  {
    "qnum": 15,
    "question": "Consider a system where the RAM has addresses 0x0000 to 0xFFFF. In a Memory-Mapped design, if you add an I/O device, what happens to the available memory space?",
    "options": [
      {
        "key": "A",
        "text": "The memory space doubles."
      },
      {
        "key": "B",
        "text": "Nothing changes; RAM and I/O overlap perfectly."
      },
      {
        "key": "C",
        "text": "The I/O device gets a totally separate address 0x0000."
      },
      {
        "key": "D",
        "text": "You must sacrifice a portion of the RAM addresses to map the I/O device."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 465
  },
  {
    "qnum": 16,
    "question": "You are designing a high-speed controller that must read a sensor value (Input) and update a variable in memory (RAM) in the exact same clock cycle. Which architecture must you choose?",
    "options": [
      {
        "key": "A",
        "text": "Memory-Mapped, because it uses a single bus for simplicity."
      },
      {
        "key": "B",
        "text": "Memory-Mapped, because Load and Store are faster than In and Out."
      },
      {
        "key": "C",
        "text": "Von Neumann, because it is faster than Harvard."
      },
      {
        "key": "D",
        "text": "Port-Mapped, because it uses different bus sets for RAM and I/O."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 466
  },
  {
    "qnum": 17,
    "question": "If you were designing a system where minimizing the physical number of traces/wires on the PCB motherboard is the critical constraint , which architecture is the logical choice?",
    "options": [
      {
        "key": "A",
        "text": "Von Neumann Architecture"
      },
      {
        "key": "B",
        "text": "Harvard Architecture"
      },
      {
        "key": "C",
        "text": "Modified Harvard Architecture"
      },
      {
        "key": "D",
        "text": "Dual-Port Architecture"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 467
  },
  {
    "qnum": 18,
    "question": "In a pipelined processor, while the CPU is decoding the first instruction, what is typically happening to the second instruction?",
    "options": [
      {
        "key": "A",
        "text": "It is being Executed."
      },
      {
        "key": "B",
        "text": "It is being Fetched."
      },
      {
        "key": "C",
        "text": "It is waiting in the Hard Disk."
      },
      {
        "key": "D",
        "text": "It is being erased."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 468
  },
  {
    "qnum": 19,
    "question": "You have a microcontroller rated at 12 MIPS. If this microcontroller is a standard RISC machine, what can you infer about its Clock Speed?",
    "options": [
      {
        "key": "A",
        "text": "It is running at exactly 1 MHz."
      },
      {
        "key": "B",
        "text": "It is likely running close to 12 MHz."
      },
      {
        "key": "C",
        "text": "It must be running at 24 MHz because of the Von Neumann bottleneck."
      },
      {
        "key": "D",
        "text": "It is running at 4 MHz because there are 3 stages (F, D, E)."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 469
  },
  {
    "qnum": 20,
    "question": "A system architect is debugging a processor design. They notice that every time the CPU attempts to \"Fetch\" a new instruction while simultaneously writing a result to memory, the system pauses (stalls). What is the most likely architectural cause of this bottleneck?",
    "options": [
      {
        "key": "A",
        "text": "The system is using Harvard Architecture, which requires two separate cycles for safety."
      },
      {
        "key": "B",
        "text": "The system is using a Von Neumann, creating a resource conflict between the code and data."
      },
      {
        "key": "C",
        "text": "The processor is running in RISC mode, which is too fast for the memory."
      },
      {
        "key": "D",
        "text": "The pipeline depth is too short."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 470
  },
  {
    "qnum": 21,
    "question": "Given two microcontrollers running at the exact same clock frequency (e.g., 16 MHz), one utilizing RISC architecture and the other CISC. Which architecture achieves a higher MIPS rating, and what is the primary reason?",
    "options": [
      {
        "key": "A",
        "text": "RISC; because it supports pipelining, allowing most instructions to execute in a single clock"
      },
      {
        "key": "B",
        "text": "CISC; because its instructions naturally require multiple clock cycles to complete."
      },
      {
        "key": "C",
        "text": "CISC; because it eliminates the need to access RAM during execution."
      },
      {
        "key": "D",
        "text": "RISC; because it uses Von Neumann architecture which is inherently faster for calculation."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 471
  },
  {
    "qnum": 22,
    "question": "A developer is writing a program to add two large numbers (e.g., 50,000 + 50,000) which requires 16 bits of data. If they use an \"8-bit Microcontroller\" as defined in the text, how will the Arithmetic Logic Unit (ALU) handle this operation?",
    "options": [
      {
        "key": "A",
        "text": "It will execute the addition in a single cycle because the clock speed is fast enough."
      },
      {
        "key": "B",
        "text": "It will automatically upgrade the bus width to 16-bits for this instruction."
      },
      {
        "key": "C",
        "text": "It must divide the operation into multiple steps."
      },
      {
        "key": "D",
        "text": "It will fail because an 8-bit microcontroller cannot handle numbers larger than 255."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 472
  },
  {
    "qnum": 23,
    "question": "If T (Period) represents the time of one cycle, and the system clock frequency is 8 MHz, how is T calculated?",
    "options": [
      {
        "key": "A",
        "text": "T = 8,000,000 seconds"
      },
      {
        "key": "B",
        "text": "T = 1 / 8 seconds"
      },
      {
        "key": "C",
        "text": "T = 1 / 8,000,000 seconds"
      },
      {
        "key": "D",
        "text": "T = 8 × 10⁶ seconds"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 473
  },
  {
    "qnum": 24,
    "question": "If you have a 64-bit microcontroller, what is the size of the two operands that enter the ALU?",
    "options": [
      {
        "key": "A",
        "text": "One is 32-bit and the other is 32-bit."
      },
      {
        "key": "B",
        "text": "Each operand is 8-bit."
      },
      {
        "key": "C",
        "text": "Each operand is 64-bit."
      },
      {
        "key": "D",
        "text": "The operand size depends on the clock speed."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 474
  },
  {
    "qnum": 25,
    "question": "A student uses MATLAB to model a processor's behavior. Which method of clock generation ?",
    "options": [
      {
        "key": "A",
        "text": "Circuit Generation."
      },
      {
        "key": "B",
        "text": "Simulation."
      },
      {
        "key": "C",
        "text": "Code Generation (Arduino)."
      },
      {
        "key": "D",
        "text": "Manual Logic Gate construction."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 475
  },
  {
    "qnum": 26,
    "question": "In a RISC architecture where \"one instruction takes one cycle,\" if you increase the Clock Frequency from 8 MHz to 16 MHz, what happens to the execution speed (MIPS)?",
    "options": [
      {
        "key": "A",
        "text": "It doubles."
      },
      {
        "key": "B",
        "text": "It stays the same."
      },
      {
        "key": "C",
        "text": "It decreases by half."
      },
      {
        "key": "D",
        "text": "It becomes unstable."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 476
  },
  {
    "qnum": 27,
    "question": "In the acronym MIPS (Millions Instructions Per Second), what type of \"Instructions\" are being counted?",
    "options": [
      {
        "key": "A",
        "text": "C++ lines of code."
      },
      {
        "key": "B",
        "text": "High-level language statements."
      },
      {
        "key": "C",
        "text": "Assembly instructions."
      },
      {
        "key": "D",
        "text": "User mouse clicks."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 477
  },
  {
    "qnum": 28,
    "question": "You are designing a toy controller that will be used inside a heavy industrial drill. The device will experience extreme physical shaking and vibration constantly. Based on the \"Noise Immunity (Vibration)\" spec, which clock source is the safest choice to avoid mechanical failure?",
    "options": [
      {
        "key": "A",
        "text": "RC Oscillator"
      },
      {
        "key": "B",
        "text": "Ceramic Resonator"
      },
      {
        "key": "C",
        "text": "Crystal Oscillator"
      },
      {
        "key": "D",
        "text": "Neither; all oscillators fail under vibration."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 478
  },
  {
    "qnum": 29,
    "question": "A USB communication module requires the clock signal to stabilize extremely quickly (lowest settling time) as soon as the device powers on to prevent connection errors. Which component offers the fastest startup performance?",
    "options": [
      {
        "key": "A",
        "text": "RC Oscillator"
      },
      {
        "key": "B",
        "text": "Ceramic Resonator"
      },
      {
        "key": "C",
        "text": "Crystal Oscillator"
      },
      {
        "key": "D",
        "text": "Neither."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 479
  },
  {
    "qnum": 30,
    "question": "Why are Ceramic Resonators and Crystal Oscillators classified as \"Mechanical\", unlike the \"Electrical\" RC Oscillator?",
    "options": [
      {
        "key": "A",
        "text": "Because they rely on magnetic field interactions inside conductive materials to generate"
      },
      {
        "key": "B",
        "text": "Because they function by physically vibrating a natural material to generate the wave."
      },
      {
        "key": "C",
        "text": "Because they generate oscillations using only electrical resistance and capacitance effects."
      },
      {
        "key": "D",
        "text": "Because they depend on purely electronic charge movement without any physical"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 480
  },
  {
    "qnum": 31,
    "question": "A satellite navigation system requires precise timing that is unaffected by the extreme heat and cold of space (Temperature Immunity). Which component should be immediately disqualified?",
    "options": [
      {
        "key": "A",
        "text": "Crystal Oscillator"
      },
      {
        "key": "B",
        "text": "Ceramic Resonator"
      },
      {
        "key": "C",
        "text": "RC Oscillator"
      },
      {
        "key": "D",
        "text": "Both A and B"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 481
  },
  {
    "qnum": 32,
    "question": "An engineer notices that their clock signal becomes unstable and frequency drifts whenever the device is placed near a strong magnet or heavy electrical machinery (high EMI). What is the most likely culprit?",
    "options": [
      {
        "key": "A",
        "text": "The system is using a Crystal Oscillator."
      },
      {
        "key": "B",
        "text": "The system is using a Ceramic Resonator."
      },
      {
        "key": "C",
        "text": "The system is using an RC Oscillator."
      },
      {
        "key": "D",
        "text": "The system is using a 555 timer with a Crystal."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 482
  },
  {
    "qnum": 33,
    "question": "What is the relationship between \"Settling Time\" and \"Performance\" according to the Crystal Oscillator description?",
    "options": [
      {
        "key": "A",
        "text": "As performance increases , the time it takes to stabilize increases."
      },
      {
        "key": "B",
        "text": "As performance increases , the time it takes to stabilize decreases."
      },
      {
        "key": "C",
        "text": "Settling time is constant across all devices."
      },
      {
        "key": "D",
        "text": "High accuracy requires a long settling time to \"warm up.\""
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 483
  },
  {
    "qnum": 34,
    "question": "Which of the following components are primarily used in an RC Oscillator feedback network to generate a clock signal?",
    "options": [
      {
        "key": "A",
        "text": "Inductors and Capacitors"
      },
      {
        "key": "B",
        "text": "Resistors and Capacitors"
      },
      {
        "key": "C",
        "text": "Crystals and Resistors"
      },
      {
        "key": "D",
        "text": "Ceramic Resonators and Amplifiers"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 484
  },
  {
    "qnum": 35,
    "question": "The Embedded Systems commonly use a Harvard CPU internally (separate buses for Code and Data), yet I/O devices are \"Memory Mapped\" into the Data space. What is the practical consequence of this design for a programmer?",
    "options": [
      {
        "key": "A",
        "text": "The programmer must use special IN and OUT assembly instructions to talk to the GPIO."
      },
      {
        "key": "B",
        "text": "The programmer treats I/O registers exactly like variables in RAM, using Load and Store."
      },
      {
        "key": "C",
        "text": "The CPU must stop fetching code instructions whenever it communicates with an I/O device."
      },
      {
        "key": "D",
        "text": "The I/O devices are mapped into the \"Program Memory\" space, making them read-only."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 485
  },
  {
    "qnum": 36,
    "question": "A digital designer is verifying the System Bus connection. The CPU attempts to send a command to a GPIO peripheral. In this specific transaction, how are the roles defined?",
    "options": [
      {
        "key": "A",
        "text": "CPU is Slave; GPIO is Master."
      },
      {
        "key": "B",
        "text": "CPU is Master; System Bus is Master; GPIO is Master."
      },
      {
        "key": "C",
        "text": "CPU is Master ; GPIO is Slave."
      },
      {
        "key": "D",
        "text": "GPIO is Master ; CPU is Slave."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 486
  },
  {
    "qnum": 37,
    "question": "A GPIO peripheral has a designated Base Address of 0x4000. The register capable of toggling the output pin is located at Offset 0x04. What address must the CPU place on the address bus to write to this specific register?",
    "options": [
      {
        "key": "A",
        "text": "0x4004"
      },
      {
        "key": "B",
        "text": "0x0004"
      },
      {
        "key": "C",
        "text": "0x4000"
      },
      {
        "key": "D",
        "text": "0x3FFC"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 487
  },
  {
    "qnum": 38,
    "question": "If a system were using \"Port Mapped\" I/O instead of the \"Memory Mapped\" method , how would the CPU's interaction with the I/O change?",
    "options": [
      {
        "key": "A",
        "text": "The CPU would require distinct instructions separate from the RAM."
      },
      {
        "key": "B",
        "text": "The CPU would use the same Load / Store instructions but with different addresses."
      },
      {
        "key": "C",
        "text": "The I/O devices would sit inside the ROM address space instead of the RAM space."
      },
      {
        "key": "D",
        "text": "The CPU would need to be a Von Neumann architecture."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 488
  },
  {
    "qnum": 39,
    "question": "In a bus architecture connecting a CPU to a GPIO peripheral, which role does the CPU's port play?",
    "options": [
      {
        "key": "A",
        "text": "Slave Port ."
      },
      {
        "key": "B",
        "text": "Master Port."
      },
      {
        "key": "C",
        "text": "Neutral Port."
      },
      {
        "key": "D",
        "text": "Router Port."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 489
  },
  {
    "qnum": 40,
    "question": "In an embedded system with a Harvard CPU, where do I/O peripherals typically appear?",
    "options": [
      {
        "key": "A",
        "text": "Inside the program address space (Flash/ROM)."
      },
      {
        "key": "B",
        "text": "On a dedicated I/O bus separate from memory."
      },
      {
        "key": "C",
        "text": "Inside the data address space (RAM space)."
      },
      {
        "key": "D",
        "text": "Within the CPU registers."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 490
  },
  {
    "qnum": 41,
    "question": "If the CPU is the \"Master to AXI\" and the System Bus interface is the \"Slave to AXI,\" who is responsible for ensuring the data reaches the correct destination?",
    "options": [
      {
        "key": "A",
        "text": "The CPU (Master), because it schedules all internal transfers and directly forwards data to"
      },
      {
        "key": "B",
        "text": "The AXI Slave port, because it decodes the address and routes the traffic to the correct"
      },
      {
        "key": "C",
        "text": "The GPIO Peripheral, because it interprets bus signals and redirects transactions across the"
      },
      {
        "key": "D",
        "text": "The Programmer, because they define the memory map and manually control data routing"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 491
  },
  {
    "qnum": 42,
    "question": "Consider a scenario where two different GPIO ports (Port A and Port B) are connected to the same System Bus. Port A has Base 0x1000. Port B has Base 0x2000. Both have a Direction Register (DR) at Offset 0x00. How does the CPU distinguish between writing to Port A's DR versus Port B's DR?",
    "options": [
      {
        "key": "A",
        "text": "It cannot distinguish; writing to Offset 0x00 writes to both."
      },
      {
        "key": "B",
        "text": "By the Base Address portion."
      },
      {
        "key": "C",
        "text": "By sending a special \"Select Port\" command before the \"Write Data\" command."
      },
      {
        "key": "D",
        "text": "By using different bus wires for each port."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 492
  },
  {
    "qnum": 43,
    "question": "A developer is reading the TRM for a new microcontroller. They find the \"Memory Map\" section, but it only lists the Base Address for the GPIO Port A (0x4000) and its Size (0x400). Why does the Memory Map section not typically list the specific address of the \"Direction Register\"?",
    "options": [
      {
        "key": "A",
        "text": "Because the specific register addresses are calculated using Offsets found in the detailed"
      },
      {
        "key": "B",
        "text": "Because the Direction Register is located in the CPU, not the peripheral."
      },
      {
        "key": "C",
        "text": "Because the Direction Register address is dynamic and changes every time the device"
      },
      {
        "key": "D",
        "text": "Because the TRM is missing critical information."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 493
  },
  {
    "qnum": 44,
    "question": "What is the function of the registers within a peripheral?",
    "options": [
      {
        "key": "A",
        "text": "To execute the physical hardware process directly."
      },
      {
        "key": "B",
        "text": "To store the Technical Reference Manual (TRM)."
      },
      {
        "key": "C",
        "text": "To allow the software to control the hardware by writing 0 or 1."
      },
      {
        "key": "D",
        "text": "To generate the clock signal for the bus."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 494
  },
  {
    "qnum": 45,
    "question": "What crucial information does the Embedded System Engineer look up in the TRM?",
    "options": [
      {
        "key": "A",
        "text": "The price of the microcontroller."
      },
      {
        "key": "B",
        "text": "The bus addresses and GPIO register offsets."
      },
      {
        "key": "C",
        "text": "The source code for the operating system."
      },
      {
        "key": "D",
        "text": "The physical dimensions of the chip."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 495
  },
  {
    "qnum": 46,
    "question": "In the TRM sections described, what does \"Section 1: Memory Mapped\" typically contain?",
    "options": [
      {
        "key": "A",
        "text": "The specific offsets for the Direction Register only."
      },
      {
        "key": "B",
        "text": "The power consumption metrics."
      },
      {
        "key": "C",
        "text": "The C++ code for the drivers."
      },
      {
        "key": "D",
        "text": "The base address and size for all peripherals."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 496
  },
  {
    "qnum": 47,
    "question": "When connecting a CPU to a system bus of type AXI, how should the CPU interface be configured?",
    "options": [
      {
        "key": "A",
        "text": "Master to AXI"
      },
      {
        "key": "B",
        "text": "Slave to AXI"
      },
      {
        "key": "C",
        "text": "Master to Peripheral"
      },
      {
        "key": "D",
        "text": "Slave to Peripheral"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 497
  },
  {
    "qnum": 48,
    "question": "A System Integrator is trying to connect a generic \"M1\" Master to a \"GPIO\" Slave. The Master speaks \"Protocol X\" and the Slave speaks \"Protocol AHP\". If they connect them directly wire-to-wire, communication fails. According to the text, what architectural component is missing?",
    "options": [
      {
        "key": "A",
        "text": "A Bus Matrix"
      },
      {
        "key": "B",
        "text": "An AXI Interconnect"
      },
      {
        "key": "C",
        "text": "A Bridge"
      },
      {
        "key": "D",
        "text": "A second CPU to translate"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 498
  },
  {
    "qnum": 49,
    "question": "The CPU core is internally Harvard (separate buses for code/data), yet the programmer sees a Memory Mapped (Von Neumann-style) unified address space. Which hardware component is responsible for creating this \"illusion\"?",
    "options": [
      {
        "key": "A",
        "text": "The ALU"
      },
      {
        "key": "B",
        "text": "The Bus Matrix"
      },
      {
        "key": "C",
        "text": "The GPIO Slave"
      },
      {
        "key": "D",
        "text": "The Bridge"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 499
  },
  {
    "qnum": 50,
    "question": "In a complex AXI system, the text states that the CPU, DSP, and GPU are all \"Masters\". If the AXI Interconnect (the bus itself) sits in the middle, how does the Interconnect define its relationship to these Masters?",
    "options": [
      {
        "key": "A",
        "text": "The Interconnect acts as a Master to them."
      },
      {
        "key": "B",
        "text": "The Interconnect provides \"Slave Interfaces\" to accept commands from the CPU, DSP, and GPU."
      },
      {
        "key": "C",
        "text": "The Interconnect selectively processes requests and services only one processing unit at a time."
      },
      {
        "key": "D",
        "text": "The Interconnect converts all Masters into Slaves."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 500
  },
  {
    "qnum": 51,
    "question": "A designer is writing Verilog code for a System Bus. They decide to add a new GPU (Master) to the system. According to the logic in the text, what must be added to the Bus Interconnect design to support this new GPU?",
    "options": [
      {
        "key": "A",
        "text": "A new Slave Interface on the bus to receive transactions from the GPU"
      },
      {
        "key": "B",
        "text": "A new Master Port on the bus to control the GPU"
      },
      {
        "key": "C",
        "text": "A new Bridge to convert the GPU to a CPU"
      },
      {
        "key": "D",
        "text": "Nothing; the bus automatically detects new hardware"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 501
  },
  {
    "qnum": 52,
    "question": "What component is required if a slave peripheral uses an interface type (e.g., AHP) that is different from the system bus master's interface?",
    "options": [
      {
        "key": "A",
        "text": "A Bus Matrix"
      },
      {
        "key": "B",
        "text": "A Bridge"
      },
      {
        "key": "C",
        "text": "A DSP"
      },
      {
        "key": "D",
        "text": "An Arbiter"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 502
  },
  {
    "qnum": 53,
    "question": "An Interrupt \"temporarily halts the normal execution.\" If the processor is in the middle of a mathematical calculation when an interrupt occurs, what happens after the special routine (ISR) is finished?",
    "options": [
      {
        "key": "A",
        "text": "The processor restarts the mathematical calculation from the very beginning."
      },
      {
        "key": "B",
        "text": "The processor abandons the calculation and moves to the next task in the main program."
      },
      {
        "key": "C",
        "text": "The processor returns to the main program and resumes the calculation."
      },
      {
        "key": "D",
        "text": "The processor shuts down to prevent data corruption."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 503
  },
  {
    "qnum": 54,
    "question": "A critical safety sensor in a factory must trigger an alarm immediately if a machine overheats. Why is \"Polling\" considered risky for this specific \"high-priority task\"?",
    "options": [
      {
        "key": "A",
        "text": "Polling depends on periodic software checks, which are inherently slower than direct"
      },
      {
        "key": "B",
        "text": "Polling, the processor might not check the sensor status in time to prevent an accident."
      },
      {
        "key": "C",
        "text": "Polling interrupts the main program too frequently."
      },
      {
        "key": "D",
        "text": "Polling cannot read data from sensors, only from serial ports."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 504
  },
  {
    "qnum": 55,
    "question": "A battery-powered embedded system needs to conserve energy. Why would an engineer prefer using an \"Interrupt\" over \"Polling\" to detect a button press that happens only once a day?",
    "options": [
      {
        "key": "A",
        "text": "Because Polling requires the CPU to \"continuously check\" the button status in a loop, wasting"
      },
      {
        "key": "B",
        "text": "Because interrupts are handled entirely in software and reduce the need for continuous"
      },
      {
        "key": "C",
        "text": "Because Polling cannot detect high-priority tasks."
      },
      {
        "key": "D",
        "text": "Because Interrupts allow the device to stop the current operation permanently."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 505
  },
  {
    "qnum": 56,
    "question": "What is the name of the special routine that the processor executes when an interrupt occurs?",
    "options": [
      {
        "key": "A",
        "text": "Polling Loop"
      },
      {
        "key": "B",
        "text": "Main Program"
      },
      {
        "key": "C",
        "text": "Interrupt Service Routine"
      },
      {
        "key": "D",
        "text": "Status Register"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 506
  },
  {
    "qnum": 57,
    "question": "How does \"Polling\" determine if a device needs attention?",
    "options": [
      {
        "key": "A",
        "text": "The device sends a high-priority signal to the CPU."
      },
      {
        "key": "B",
        "text": "The device forces the CPU to stop its current operation immediately."
      },
      {
        "key": "C",
        "text": "The processor waits for a user to manually input a command."
      },
      {
        "key": "D",
        "text": "The processor continuously checks the status of the device in a loop."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 507
  },
  {
    "qnum": 58,
    "question": "In the \"Interrupt Processing Flow,\" step 4 involves \"Context Saving\" (registers and flags). If a poorly written ISR skips this step, but executes the rest of the routine perfectly, what is the most likely outcome when the CPU returns to the main program?",
    "options": [
      {
        "key": "A",
        "text": "The main program will run faster because it skipped a step."
      },
      {
        "key": "B",
        "text": "The main program may crash or produce incorrect calculation results."
      },
      {
        "key": "C",
        "text": "The Interrupt Vector Table will point to the wrong address."
      },
      {
        "key": "D",
        "text": "The hardware sensor will stop generating signals."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 508
  },
  {
    "qnum": 59,
    "question": "Compare \"Software Interrupts\" and \"Internal Interrupts\". Which scenario best fits a \"Software Interrupt\"?",
    "options": [
      {
        "key": "A",
        "text": "The voltage drops below 3.3V, triggering a Brown-out reset."
      },
      {
        "key": "B",
        "text": "A wire is disconnected from the GPIO pin."
      },
      {
        "key": "C",
        "text": "A timer hardware module reaches its maximum count (Overflow)."
      },
      {
        "key": "D",
        "text": "The user's code intentionally executes a specific command to request a service from the OS."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 509
  },
  {
    "qnum": 60,
    "question": "If an \"External Interrupt\" (e.g., from a sensor) occurs exactly while the CPU is executing Step 4 (Context Saving) of a previous interrupt, what typically happens (assuming standard priority logic)?",
    "options": [
      {
        "key": "A",
        "text": "The CPU must finish the critical context-saving."
      },
      {
        "key": "B",
        "text": "The CPU immediately abandons saving context and jumps to the new interrupt."
      },
      {
        "key": "C",
        "text": "The new interrupt is deleted and ignored forever."
      },
      {
        "key": "D",
        "text": "The Vector Table is erased."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 510
  },
  {
    "qnum": 61,
    "question": "A battery-powered system is designed to detect a rare intrusion event that happens perhaps once a year. Why is an Interrupt-based design superior to Polling in terms of \"Efficiency\" for this specific scenario?",
    "options": [
      {
        "key": "A",
        "text": "Because interrupts allow the CPU to sleep and conserve battery until the event occurs."
      },
      {
        "key": "B",
        "text": "Because polling requires the CPU to increase its clock speed to catch the event."
      },
      {
        "key": "C",
        "text": "Because interrupts generate more power for the battery when the signal arrives."
      },
      {
        "key": "D",
        "text": "Because polling stops the intrusion sensor from functioning correctly in the dark."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 511
  },
  {
    "qnum": 62,
    "question": "A student claims that a single-core microcontroller using interrupts is performing \"Parallel Processing\" (doing two things at the exact same instant). Based on definition of \"Multitasking,\" why is this statement technically incorrect?",
    "options": [
      {
        "key": "A",
        "text": "Because the processor creates an illusion of parallelism by rapid context switching."
      },
      {
        "key": "B",
        "text": "Because interrupts block all other tasks until the system is fully reset."
      },
      {
        "key": "C",
        "text": "Because parallel processing requires the use of Software Interrupts only."
      },
      {
        "key": "D",
        "text": "Because the Interrupt Vector Table prevents two tasks from loading at once."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 512
  },
  {
    "qnum": 63,
    "question": "Consider a safety system for an airbag. Why is \"Real-time Response\" (a benefit of Interrupts) considered critical here, making Polling a dangerous choice?",
    "options": [
      {
        "key": "A",
        "text": "Polling loops might be stuck executing other code when the crash happens, delaying the"
      },
      {
        "key": "B",
        "text": "Polling generates too much heat, which could accidentally trigger the airbag explosives."
      },
      {
        "key": "C",
        "text": "Interrupts are the only mechanism that can read data from a mechanical crash sensor."
      },
      {
        "key": "D",
        "text": "Interrupts allow the airbag to deploy before the crash actually happens (predictive)."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 513
  },
  {
    "qnum": 64,
    "question": "Which of the following scenarios describes a \"Software Interrupt\" as, rather than an Internal or Hardware interrupt?",
    "options": [
      {
        "key": "A",
        "text": "A temperature sensor sends a high voltage signal to a pin."
      },
      {
        "key": "B",
        "text": "A watchdog timer overflows because the system hung."
      },
      {
        "key": "C",
        "text": "A user program executes a specific instruction to request a service."
      },
      {
        "key": "D",
        "text": "A button is pressed by the user to reset the screen."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 514
  },
  {
    "qnum": 65,
    "question": "If an ISR (Interrupt Service Routine) is written with a while(1) infinite loop inside it, how does this affect the \"Resource Management\" of the processor?",
    "options": [
      {
        "key": "A",
        "text": "It improves management by keeping the CPU focused on one task."
      },
      {
        "key": "B",
        "text": "It fails to return control, causing the main program to hang indefinitely."
      },
      {
        "key": "C",
        "text": "It allows the main program to run in the background simultaneously."
      },
      {
        "key": "D",
        "text": "It forces the processor to create a new thread for the main program."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 515
  },
  {
    "qnum": 66,
    "question": "How does \"Context Switching\" enable the \"Multitasking\" capability ?",
    "options": [
      {
        "key": "A",
        "text": "By allowing the ISR to run on a separate processor core."
      },
      {
        "key": "B",
        "text": "By permanently deleting the old task to make room for the new one."
      },
      {
        "key": "C",
        "text": "By saving the old task's state so it can be seamlessly resumed later."
      },
      {
        "key": "D",
        "text": "By increasing the clock speed to run both tasks in the same cycle."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 516
  },
  {
    "qnum": 67,
    "question": "A \"Watchdog Timeout\" is classified as an \"Internal Interrupt.\", what is the function of this specific type of interrupt?",
    "options": [
      {
        "key": "A",
        "text": "To read external user inputs from keyboards or mice."
      },
      {
        "key": "B",
        "text": "To recover the system from errors or software faults."
      },
      {
        "key": "C",
        "text": "To generate a clock signal for external peripherals."
      },
      {
        "key": "D",
        "text": "To facilitate communication between two different chips."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 517
  },
  {
    "qnum": 68,
    "question": "In the \"Interrupt Processing Flow,\" what is the functional relationship between the \"Interrupt Signal\" and the \"Interrupt Vector Lookup\"?",
    "options": [
      {
        "key": "A",
        "text": "The Signal is the physical trigger; the Lookup is finding where the code is."
      },
      {
        "key": "B",
        "text": "The Signal executes the code; the Lookup saves the register context."
      },
      {
        "key": "C",
        "text": "The Signal restores the context; the Lookup generates the trigger."
      },
      {
        "key": "D",
        "text": "The Signal is software-only; the Lookup is hardware-only."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 518
  },
  {
    "qnum": 69,
    "question": "A system designer wants to ensure the CPU is not wasting energy by constantly checking if a button has been pressed. Which approach should they use to improve \"Efficiency\"?",
    "options": [
      {
        "key": "A",
        "text": "Increase the clock speed of the Polling loop."
      },
      {
        "key": "B",
        "text": "Use an Interrupt mechanism."
      },
      {
        "key": "C",
        "text": "Use a second processor just for the button."
      },
      {
        "key": "D",
        "text": "Remove the button from the system."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 519
  },
  {
    "qnum": 70,
    "question": "What is the correct logical sequence of events when an interrupt occurs?",
    "options": [
      {
        "key": "A",
        "text": "Execute ISR → Save Context → Lookup Vector → Trigger."
      },
      {
        "key": "B",
        "text": "Trigger → Lookup Vector → Save Context → Execute ISR → Restore Context."
      },
      {
        "key": "C",
        "text": "Trigger → Restore Context → Execute ISR → Save Context."
      },
      {
        "key": "D",
        "text": "Execute ISR → Trigger → Return to Main."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 520
  },
  {
    "qnum": 71,
    "question": "What is the specific function of the \"Interrupt Vector Table\"?",
    "options": [
      {
        "key": "A",
        "text": "It saves the current state of the registers."
      },
      {
        "key": "B",
        "text": "It maps each interrupt source to its corresponding Interrupt Service Routine (ISR)."
      },
      {
        "key": "C",
        "text": "It generates the clock signal for the system."
      },
      {
        "key": "D",
        "text": "It acts as a buffer for sensor data."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 521
  },
  {
    "qnum": 72,
    "question": "During a \"Critical Section\" of code where a shared variable is being updated, the programmer chooses to \"Disable Interrupts\" globally. What is the primary risk if this disabled period lasts too long?",
    "options": [
      {
        "key": "A",
        "text": "The Interrupt Vector Table will be erased from memory due to inactivity."
      },
      {
        "key": "B",
        "text": "The microcontroller will enter a sleep mode and fail to wake up again."
      },
      {
        "key": "C",
        "text": "Important external events might be missed or delayed beyond their valid window."
      },
      {
        "key": "D",
        "text": "The shared variable will become read-only and cannot be updated by the main program."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 522
  },
  {
    "qnum": 73,
    "question": "A system has two interrupts: a \"Timer\" (High Priority) and a \"Button\" (Low Priority). If the user presses the button, and the Timer interrupt fires while the Button ISR is already executing, what happens in a system that supports \"Interrupt Nesting\"?",
    "options": [
      {
        "key": "A",
        "text": "The Button ISR is paused, the Timer ISR executes to completion."
      },
      {
        "key": "B",
        "text": "The Timer ISR is ignored until the Button ISR finishes because the button was pressed first."
      },
      {
        "key": "C",
        "text": "The system resets because two interrupts cannot be active at the same time."
      },
      {
        "key": "D",
        "text": "The Timer ISR and Button ISR execute simultaneously on the same processor core."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 523
  },
  {
    "qnum": 74,
    "question": "What is the functional difference between \"Disabling Interrupts\" and \"Masking Interrupts\" ?",
    "options": [
      {
        "key": "A",
        "text": "Disabling turns off the power to the CPU; Masking turns off the power to the peripherals."
      },
      {
        "key": "B",
        "text": "Disabling affects the Vector Table; Masking affects the Context Switching mechanism."
      },
      {
        "key": "C",
        "text": "Disabling stops all interrupts; Masking disables only specific interrupts based on priority."
      },
      {
        "key": "D",
        "text": "Disabling is permanent until reboot; Masking is temporary for a few milliseconds."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 524
  },
  {
    "qnum": 75,
    "question": "Why are \"Memory Errors\" (like ECC faults) typically assigned to Non-Maskable Interrupts (NMI) instead of Maskable Interrupts?",
    "options": [
      {
        "key": "A",
        "text": "Because memory errors are low-priority events that can be handled whenever the CPU is"
      },
      {
        "key": "B",
        "text": "Because if the memory is corrupted, the system cannot safely execute any other code."
      },
      {
        "key": "C",
        "text": "Because Maskable Interrupts cannot access the RAM, only the Flash memory."
      },
      {
        "key": "D",
        "text": "Because NMIs are faster to execute than Maskable interrupts."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 525
  },
  {
    "qnum": 76,
    "question": "What is the function of a Watchdog Timer in an embedded system?",
    "options": [
      {
        "key": "A",
        "text": "To handle periodic tasks by generating regular hardware interrupts."
      },
      {
        "key": "B",
        "text": "To manage serial communication events such as data reception."
      },
      {
        "key": "C",
        "text": "To reset the system automatically in case of a software malfunction."
      },
      {
        "key": "D",
        "text": "To process signals from external devices like switches and sensors."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 526
  },
  {
    "qnum": 77,
    "question": "How does the length of an Interrupt Service Routine (ISR) affect system performance?",
    "options": [
      {
        "key": "A",
        "text": "Longer ISRs increase the latency for subsequent waiting interrupts."
      },
      {
        "key": "B",
        "text": "Longer ISRs decrease the time required for context switching."
      },
      {
        "key": "C",
        "text": "Shorter ISRs prevent the processor from saving its state correctly."
      },
      {
        "key": "D",
        "text": "Shorter ISRs cause the Watchdog Timer to reset the system often."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 527
  },
  {
    "qnum": 78,
    "question": "Which of the following is classified as an \"External Communication Interface\"?",
    "options": [
      {
        "key": "A",
        "text": "I2C"
      },
      {
        "key": "B",
        "text": "SPI"
      },
      {
        "key": "C",
        "text": "RS232 C"
      },
      {
        "key": "D",
        "text": "UART"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 528
  },
  {
    "qnum": 79,
    "question": "A system architect is designing a circuit that requires simultaneous transmission and reception of data (Full Duplex) between a microcontroller and a high-speed memory card. The number of available pins is not a concern. Based on the text, which interface is the optimal choice and why?",
    "options": [
      {
        "key": "A",
        "text": "I2C; because it uses only two wires, simplifying the board layout significantly."
      },
      {
        "key": "B",
        "text": "SPI; because it supports Full Duplex mode allowing simultaneous data flow."
      },
      {
        "key": "C",
        "text": "UART; because it can handle interrupts and manage device speed efficiently."
      },
      {
        "key": "D",
        "text": "I2C; because it supports a \"High Speed\" mode of 3.4 Mbps for the memory."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 529
  },
  {
    "qnum": 80,
    "question": "UART is described as \"Asynchronous\" and \"does not need a clock signal.\" If two devices are communicating via UART, how do they ensure they are reading the data bits correctly without a shared clock?",
    "options": [
      {
        "key": "A",
        "text": "They use the \"Parity Bit\" to effectively synchronize the timing of every single bit."
      },
      {
        "key": "B",
        "text": "They use \"Start and Stop bits\" to frame the data and separate it from the silence."
      },
      {
        "key": "C",
        "text": "They rely on the \"Interrupts\" from the mouse to trigger the reading of each byte."
      },
      {
        "key": "D",
        "text": "They share a hidden \"Universal Serial Bus\" clock line inside the hardware chip."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 530
  },
  {
    "qnum": 81,
    "question": "What is the primary physical characteristic of the I2C bus architecture?",
    "options": [
      {
        "key": "A",
        "text": "It uses four wires for full-duplex data transmission."
      },
      {
        "key": "B",
        "text": "It uses separate transmit and receive lines without a clock."
      },
      {
        "key": "C",
        "text": "It uses a single wire for both data and clock signals."
      },
      {
        "key": "D",
        "text": "It uses two bi-directional wires: SDA and SCL."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 531
  },
  {
    "qnum": 82,
    "question": "How does the Serial Peripheral Interface (SPI) handle data transmission?",
    "options": [
      {
        "key": "A",
        "text": "It operates in full duplex mode, sending and receiving data simultaneously."
      },
      {
        "key": "B",
        "text": "It operates in half duplex mode, sending data only one way at a time."
      },
      {
        "key": "C",
        "text": "It operates asynchronously without requiring a synchronized clock signal."
      },
      {
        "key": "D",
        "text": "It operates using a single master and single slave on a two-wire bus."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 532
  },
  {
    "qnum": 83,
    "question": "Which of the following is listed as a major disadvantage of using the SPI bus?",
    "options": [
      {
        "key": "A",
        "text": "It has a very low data transfer speed compared to I2C."
      },
      {
        "key": "B",
        "text": "It lacks a built-in acknowledgement mechanism for data transfer."
      },
      {
        "key": "C",
        "text": "It requires complex voltage shifting for standard operation."
      },
      {
        "key": "D",
        "text": "It supports collision detection which slows down the bus."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 533
  },
  {
    "qnum": 84,
    "question": "What is the hardware function of a UART regarding data format conversion?",
    "options": [
      {
        "key": "A",
        "text": "It converts parallel bytes from the computer into a serial bit stream."
      },
      {
        "key": "B",
        "text": "It converts analog audio signals into digital data for the CPU."
      },
      {
        "key": "C",
        "text": "It converts high-voltage external signals to low-voltage internal logic."
      },
      {
        "key": "D",
        "text": "It converts USB data packets into Ethernet frames for networking."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 534
  },
  {
    "qnum": 85,
    "question": "How does UART typically handle error checking for transmissions?",
    "options": [
      {
        "key": "A",
        "text": "It requests a re-transmission for every packet sent."
      },
      {
        "key": "B",
        "text": "It uses a complex 32-bit Cyclic Redundancy Check (CRC)."
      },
      {
        "key": "C",
        "text": "It adds a parity bit to the signal and checks incoming bytes."
      },
      {
        "key": "D",
        "text": "It relies entirely on the user to visually verify the data."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 535
  },
  {
    "qnum": 86,
    "question": "Which interface is described as common for high-speed communication with memory cards?",
    "options": [
      {
        "key": "A",
        "text": "I2C"
      },
      {
        "key": "B",
        "text": "UART"
      },
      {
        "key": "C",
        "text": "SPI"
      },
      {
        "key": "D",
        "text": "One Wire Interface"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 536
  },
  {
    "qnum": 87,
    "question": "A designer is building a compact smartwatch where the circuit board is extremely small. They choose Serial Communication over Parallel Communication. What is the primary architectural justification for this decision?",
    "options": [
      {
        "key": "A",
        "text": "Serial Communication sends multiple bits at the same time, making the watch run faster and smoother."
      },
      {
        "key": "B",
        "text": "Serial Communication requires \"fewer wires\" and is less complex/costly."
      },
      {
        "key": "C",
        "text": "Serial Communication is the only method that supports \"tough\" protocols like CAN, which are required"
      },
      {
        "key": "D",
        "text": "Parallel Communication is illegal to use in modern embedded systems due to its high power"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 537
  },
  {
    "qnum": 88,
    "question": "What is the role of a communication protocol in an embedded system?",
    "options": [
      {
        "key": "A",
        "text": "To physically connect different sensors to the power supply unit."
      },
      {
        "key": "B",
        "text": "To provide a set of rules that ensures smooth data exchange without errors."
      },
      {
        "key": "C",
        "text": "To compile the system's software code into machine language."
      },
      {
        "key": "D",
        "text": "To increase the processing speed of the central microcontroller unit."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 538
  },
  {
    "qnum": 89,
    "question": "Which of the following best describes the \"Serial Communication\" method?",
    "options": [
      {
        "key": "A",
        "text": "Data is sent bit by bit, one after another, using fewer wires."
      },
      {
        "key": "B",
        "text": "Multiple bits are sent at the same time using many wires."
      },
      {
        "key": "C",
        "text": "Data is stored permanently in the device's Read-Only Memory."
      },
      {
        "key": "D",
        "text": "Signals are transmitted wirelessly without any physical connections."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 539
  },
  {
    "qnum": 90,
    "question": "Which protocol is described in the text as \"tough\" and frequently used in cars and factories?",
    "options": [
      {
        "key": "A",
        "text": "UART"
      },
      {
        "key": "B",
        "text": "SPI"
      },
      {
        "key": "C",
        "text": "I2C"
      },
      {
        "key": "D",
        "text": "CAN"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 540
  },
  {
    "qnum": 91,
    "question": "Why is Parallel Communication less commonly used in embedded systems compared to Serial Communication?",
    "options": [
      {
        "key": "A",
        "text": "Because it is much slower than serial communication methods."
      },
      {
        "key": "B",
        "text": "Because it cannot handle error checking or data validation."
      },
      {
        "key": "C",
        "text": "Because it requires more wires and is more complex and costly."
      },
      {
        "key": "D",
        "text": "Because it is only compatible with very old analog sensors."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 541
  },
  {
    "qnum": 92,
    "question": "What are the key factors to consider when choosing a communication protocol?",
    "options": [
      {
        "key": "A",
        "text": "The physical size and weight of the microcontroller chip."
      },
      {
        "key": "B",
        "text": "The brand popularity of the specific sensor manufacturer."
      },
      {
        "key": "C",
        "text": "The required data speed, transmission distance, and reliability."
      },
      {
        "key": "D",
        "text": "The number of user buttons available on the interface panel."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 542
  },
  {
    "qnum": 93,
    "question": "An engineer is designing an \"Airbag Deployment System\" for a luxury vehicle. The system must operate reliably despite heavy electrical noise from the engine and must continue functioning even if minor faults occur on the bus. Which protocol is the mandatory choice here?",
    "options": [
      {
        "key": "A",
        "text": "SPI; because it is the fastest protocol available for real-time safety systems."
      },
      {
        "key": "B",
        "text": "Wi-Fi; because it avoids physical wires that could be cut during a crash."
      },
      {
        "key": "C",
        "text": "CAN; because it is explicitly \"fault-tolerant\" and robust against noise interference."
      },
      {
        "key": "D",
        "text": "USB; because it can provide power to the airbag sensors directly."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 543
  },
  {
    "qnum": 94,
    "question": "You are developing a portable \"Heart Rate Monitor\" that runs on a small coin-cell battery. The device needs to send small packets of data to a phone nearby (within 5 meters). Why is Bluetooth (BLE) a better engineering choice than Wi-Fi for this specific application?",
    "options": [
      {
        "key": "A",
        "text": "Bluetooth has a range of up to 100km, making it safer for medical use."
      },
      {
        "key": "B",
        "text": "Wi-Fi cannot transfer medical data due to security restrictions in the protocol."
      },
      {
        "key": "C",
        "text": "Bluetooth Low Energy is optimized for \"low power consumption,\" extending battery life"
      },
      {
        "key": "D",
        "text": "Wi-Fi requires a wired connection to the internet, which limits portability."
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 544
  },
  {
    "qnum": 95,
    "question": "A student needs to transfer 4GB of video files from a drone camera to a computer as fast as possible. They have the option to use I2C, UART, or USB. Based on the \"Data Rate\" selection criteria , which should they choose?",
    "options": [
      {
        "key": "A",
        "text": "I2C"
      },
      {
        "key": "B",
        "text": "USB"
      },
      {
        "key": "C",
        "text": "UART"
      },
      {
        "key": "D",
        "text": "BLE"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 545
  },
  {
    "qnum": 96,
    "question": "When designing a system, which protocols are recommended if you need to send a lot of data quickly?",
    "options": [
      {
        "key": "A",
        "text": "I2C or USB"
      },
      {
        "key": "B",
        "text": "UART or Zigbee"
      },
      {
        "key": "C",
        "text": "SPI or USB"
      },
      {
        "key": "D",
        "text": "CAN or LoRa"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 546
  },
  {
    "qnum": 97,
    "question": "Which set of protocols does as \"good choices\" for short-distance communication?",
    "options": [
      {
        "key": "A",
        "text": "Wi-Fi or LoRa"
      },
      {
        "key": "B",
        "text": "UART or SPI"
      },
      {
        "key": "C",
        "text": "CAN or USB"
      },
      {
        "key": "D",
        "text": "GPS or 5G"
      }
    ],
    "answer": null,
    "source": "Embedded Systems Final P(2) MCQ.pdf",
    "id": 547
  },
  {
    "qnum": 1,
    "question": "What are the two types of computing systems?",
    "options": [
      {
        "key": "A",
        "text": "General purpose and Specific purpose"
      },
      {
        "key": "B",
        "text": "General purpose and Hybrid purpose"
      },
      {
        "key": "C",
        "text": "Specific purpose and Hybrid purpose"
      }
    ],
    "answer": null,
    "page": 4,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 548
  },
  {
    "qnum": 1,
    "question": "Computing systems are divided into two types: General purpose and Specific purpose. True",
    "options": [],
    "answer": null,
    "page": 4,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 549
  },
  {
    "qnum": 1,
    "question": "Which of the following is an example of a general-purpose system?",
    "options": [
      {
        "key": "A",
        "text": "Laptop"
      },
      {
        "key": "B",
        "text": "Fridge"
      },
      {
        "key": "C",
        "text": "Microwave"
      }
    ],
    "answer": null,
    "page": 4,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 550
  },
  {
    "qnum": 1,
    "question": "Which of the following is a constraint for embedded systems?",
    "options": [
      {
        "key": "A",
        "text": "Power"
      },
      {
        "key": "B",
        "text": "Color | P age4"
      }
    ],
    "answer": null,
    "page": 4,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 551
  },
  {
    "qnum": 1,
    "question": "Color is a constraint for embedded systems. False",
    "options": [],
    "answer": null,
    "page": 5,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 552
  },
  {
    "qnum": 1,
    "question": "What is a breadboard used for?",
    "options": [
      {
        "key": "A",
        "text": "Connecting electronic components"
      },
      {
        "key": "B",
        "text": "Baking bread"
      },
      {
        "key": "C",
        "text": "Writing software code"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 553
  },
  {
    "qnum": 1,
    "question": "A breadboard is used to connect electronic components such as wires, processors, memory, and I/O preferences. True",
    "options": [],
    "answer": null,
    "page": 5,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 554
  },
  {
    "qnum": 1,
    "question": "What does SoC stand for?",
    "options": [
      {
        "key": "A",
        "text": "System on Chip"
      },
      {
        "key": "B",
        "text": "System on Circuit"
      },
      {
        "key": "C",
        "text": "System on Computer"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 555
  },
  {
    "qnum": 1,
    "question": "An Integrated Circuit (IC) combines many or all high-level function elements of an electronic device onto a single chip. True",
    "options": [],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 556
  },
  {
    "qnum": 1,
    "question": "Which of the following is less expensive?",
    "options": [
      {
        "key": "A",
        "text": "System board"
      },
      {
        "key": "B",
        "text": "System on Chip"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 557
  },
  {
    "qnum": 1,
    "question": "System boards are larger in size compared to System on Chips. True",
    "options": [],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 558
  },
  {
    "qnum": 1,
    "question": "Which of the following is configurable?",
    "options": [
      {
        "key": "A",
        "text": "System board"
      },
      {
        "key": "B",
        "text": "System on Chip"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 559
  },
  {
    "qnum": 1,
    "question": "System boards can be edited during the system's design phase. True",
    "options": [],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 560
  },
  {
    "qnum": 1,
    "question": "What is an example of an Integrated Circuit (IC)?",
    "options": [
      {
        "key": "A",
        "text": "Timer 555"
      },
      {
        "key": "B",
        "text": "Breadboard"
      },
      {
        "key": "C",
        "text": "Hard Disk | P age6"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 561
  },
  {
    "qnum": 1,
    "question": "The 555 timer IC is used in many applications of timer, delay, and pulse generation. True",
    "options": [],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 562
  },
  {
    "qnum": 1,
    "question": "What does VLSI stand for?",
    "options": [
      {
        "key": "A",
        "text": "Very Large-Scale Integration"
      },
      {
        "key": "B",
        "text": "Very Large-Scale Integrated Circuit"
      },
      {
        "key": "C",
        "text": "Very Large-Scale Interface"
      }
    ],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 563
  },
  {
    "qnum": 1,
    "question": "VLSI stands for Very Large-Scale Integrated Circuit. True",
    "options": [],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 564
  },
  {
    "qnum": 1,
    "question": "Which of the following is an IC?",
    "options": [
      {
        "key": "A",
        "text": "Microprocessor"
      },
      {
        "key": "B",
        "text": "Hard Disk"
      },
      {
        "key": "C",
        "text": "Breadboard"
      }
    ],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 565
  },
  {
    "qnum": 1,
    "question": "Microprocessors, Microcontrollers, and SoCs are examples of ICs. True",
    "options": [],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 566
  },
  {
    "qnum": 1,
    "question": "What does MPU stand for?",
    "options": [
      {
        "key": "A",
        "text": "Microprocessor Unit"
      },
      {
        "key": "B",
        "text": "Memory Processing Unit"
      },
      {
        "key": "C",
        "text": "Microcontroller Unit"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 567
  },
  {
    "qnum": 1,
    "question": "An MPU is a processor in the computing system. True",
    "options": [],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 568
  },
  {
    "qnum": 1,
    "question": "What is the primary (Master) processor in a system called?",
    "options": [
      {
        "key": "A",
        "text": "GPU"
      },
      {
        "key": "B",
        "text": "DSP"
      },
      {
        "key": "C",
        "text": "CPU"
      }
    ],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 569
  },
  {
    "qnum": 1,
    "question": "The CPU is the master processor, and other microprocessors like GPU and DSP are secondary processors. True",
    "options": [],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 570
  },
  {
    "qnum": 1,
    "question": "What is an MCU?",
    "options": [
      {
        "key": "A",
        "text": "Microcontroller Unit"
      },
      {
        "key": "B",
        "text": "Memory Control Unit"
      },
      {
        "key": "C",
        "text": "Microprocessor Unit"
      }
    ],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 571
  },
  {
    "qnum": 1,
    "question": "An MCU is a small computer on a single IC. True",
    "options": [],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 572
  },
  {
    "qnum": 1,
    "question": "What is the role of the GPU in a system?",
    "options": [
      {
        "key": "A",
        "text": "Assist in graphics operations"
      },
      {
        "key": "B",
        "text": "Primary processor"
      },
      {
        "key": "C",
        "text": "Memory unit"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 573
  },
  {
    "qnum": 1,
    "question": "The GPU assists the primary processor in graphics operations. True",
    "options": [],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 574
  },
  {
    "qnum": 1,
    "question": "What does DSP stand for?",
    "options": [
      {
        "key": "A",
        "text": "Digital Signal Processor"
      },
      {
        "key": "B",
        "text": "Digital System Processor"
      },
      {
        "key": "C",
        "text": "Data Signal Processor"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 575
  },
  {
    "qnum": 1,
    "question": "The DSP deals with complex computations. True",
    "options": [],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 576
  },
  {
    "qnum": 1,
    "question": "Which of the following is a part of the MP?",
    "options": [
      {
        "key": "A",
        "text": "ALU (Arithmetic and Logic Unit)"
      },
      {
        "key": "B",
        "text": "CU (Control Unit)"
      },
      {
        "key": "C",
        "text": "RF (Register Files)"
      },
      {
        "key": "D",
        "text": "All of them"
      }
    ],
    "answer": null,
    "page": 11,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 577
  },
  {
    "qnum": 1,
    "question": "The ALU is responsible for arithmetic and logical operations. True",
    "options": [],
    "answer": null,
    "page": 11,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 578
  },
  {
    "qnum": 1,
    "question": "What is the benefit of having a DSP in a system?",
    "options": [
      {
        "key": "A",
        "text": "Decrease load on the primary processor"
      },
      {
        "key": "B",
        "text": "Increase load on the primary processor"
      },
      {
        "key": "C",
        "text": "Decrease memory usage"
      }
    ],
    "answer": null,
    "page": 11,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 579
  },
  {
    "qnum": 1,
    "question": "What is a System on Chip (S",
    "options": [
      {
        "key": "C",
        "text": "?"
      },
      {
        "key": "A",
        "text": "A high-performance MCU"
      },
      {
        "key": "B",
        "text": "A type of breadboard"
      },
      {
        "key": "C",
        "text": "A type of memory"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 580
  },
  {
    "qnum": 1,
    "question": "A System on Chip (S",
    "options": [
      {
        "key": "C",
        "text": "is a high-performance MCU. True"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 581
  },
  {
    "qnum": 1,
    "question": "What are the two types of applications for embedded systems?",
    "options": [
      {
        "key": "A",
        "text": "BareMetal SW and OS Applications"
      },
      {
        "key": "B",
        "text": "Cloud Computing and OS Applications"
      },
      {
        "key": "C",
        "text": "BareMetal SW and Cloud Computing"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 582
  },
  {
    "qnum": 1,
    "question": "BareMetal SW deals with hardware directly. True",
    "options": [],
    "answer": null,
    "page": 12,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 583
  },
  {
    "qnum": 1,
    "question": "Which type of application does SoC deal with?",
    "options": [
      {
        "key": "A",
        "text": "OS Applications"
      },
      {
        "key": "B",
        "text": "BareMetal SW"
      },
      {
        "key": "C",
        "text": "Cloud Computing | P age12"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 584
  },
  {
    "qnum": 1,
    "question": "SoC deals with OS Applications because we need a microcontroller with high performance. True",
    "options": [],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 585
  },
  {
    "qnum": 1,
    "question": "SoC deals with Non BareMetal SW because we need a microcontroller with high performance. True",
    "options": [],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 586
  },
  {
    "qnum": 1,
    "question": "Which of the following is not a type of application for embedded systems?",
    "options": [
      {
        "key": "A",
        "text": "BareMetal SW"
      },
      {
        "key": "B",
        "text": "OS Applications"
      },
      {
        "key": "C",
        "text": "Cloud Computing"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 587
  },
  {
    "qnum": 1,
    "question": "BareMetal SW not require a microcontroller with high performance. True",
    "options": [],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 588
  },
  {
    "qnum": 1,
    "question": "Which type of application does BareMetal SW deal with?",
    "options": [
      {
        "key": "A",
        "text": "Not highly performance microcontroller"
      },
      {
        "key": "B",
        "text": "High performance microcontroller"
      },
      {
        "key": "C",
        "text": "Medium performance microcontroller"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 589
  },
  {
    "qnum": 1,
    "question": "BareMetal SW deals with not highly performance microcontroller. True",
    "options": [],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 590
  },
  {
    "qnum": 1,
    "question": "Which of the following is not a component of an SoC?",
    "options": [
      {
        "key": "A",
        "text": "GPU"
      },
      {
        "key": "B",
        "text": "DSP"
      },
      {
        "key": "C",
        "text": "Hard Disk | P age13"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 591
  },
  {
    "qnum": 1,
    "question": "Arduino kit is an example of a kit used in embedded systems. True",
    "options": [],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 592
  },
  {
    "qnum": 1,
    "question": "What is an ECU?",
    "options": [
      {
        "key": "A",
        "text": "Electrical Control Unit"
      },
      {
        "key": "B",
        "text": "Electronic Control Unit"
      },
      {
        "key": "C",
        "text": "Embedded Control Unit"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 593
  },
  {
    "qnum": 1,
    "question": "An ECU stands for Electronic Control Unit. True",
    "options": [],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 594
  },
  {
    "qnum": 1,
    "question": "What is the role of an actuator in an embedded system?",
    "options": [
      {
        "key": "A",
        "text": "Convert electrical signals into physical events"
      },
      {
        "key": "B",
        "text": "Convert physical events into electrical signals"
      },
      {
        "key": "C",
        "text": "Manage memory"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 595
  },
  {
    "qnum": 1,
    "question": "An actuator converts electrical signals into physical events. True",
    "options": [],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 596
  },
  {
    "qnum": 1,
    "question": "Which of the following is not a component of an embedded system?",
    "options": [
      {
        "key": "A",
        "text": "IC"
      },
      {
        "key": "B",
        "text": "Hard Disk"
      },
      {
        "key": "C",
        "text": "MCU"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 597
  },
  {
    "qnum": 1,
    "question": "An IC is a component of an embedded system. True",
    "options": [],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 598
  },
  {
    "qnum": 1,
    "question": "What is the role of the CPU in a computing system?",
    "options": [
      {
        "key": "A",
        "text": "Primary processor"
      },
      {
        "key": "B",
        "text": "Memory unit"
      },
      {
        "key": "C",
        "text": "I/O device"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 599
  },
  {
    "qnum": 1,
    "question": "The CPU is the primary processor in a computing system. True",
    "options": [],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 600
  },
  {
    "qnum": 1,
    "question": "What is the role of the processor in a computing system?",
    "options": [
      {
        "key": "A",
        "text": "Fetch, Decode, Execute"
      },
      {
        "key": "B",
        "text": "Store, Retrieve, Delete"
      },
      {
        "key": "C",
        "text": "Manage memory, I/O, Network | P age15"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 601
  },
  {
    "qnum": 1,
    "question": "The role of the processor includes fetching, decoding, and executing instructions. True",
    "options": [],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 602
  },
  {
    "qnum": 1,
    "question": "What is stored in ROM?",
    "options": [
      {
        "key": "A",
        "text": "Instructions in 0,1 format"
      },
      {
        "key": "B",
        "text": "Data in hexadecimal format"
      },
      {
        "key": "C",
        "text": "Programs in assembly language"
      }
    ],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 603
  },
  {
    "qnum": 1,
    "question": "Instructions are stored in ROM in 0,1 format. True",
    "options": [],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 604
  },
  {
    "qnum": 1,
    "question": "What is the first step in the instruction life cycle?",
    "options": [
      {
        "key": "A",
        "text": "Fetch"
      },
      {
        "key": "B",
        "text": "Decode"
      },
      {
        "key": "C",
        "text": "Execute"
      }
    ],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 605
  },
  {
    "qnum": 1,
    "question": "The first step in the instruction life cycle is Fetch. True",
    "options": [],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 606
  },
  {
    "qnum": 1,
    "question": "What is the role of the program counter in the instruction life cycle?",
    "options": [
      {
        "key": "A",
        "text": "To contain the memory address of the next instruction"
      },
      {
        "key": "B",
        "text": "To store the current instruction"
      },
      {
        "key": "C",
        "text": "To execute the instruction"
      }
    ],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 607
  },
  {
    "qnum": 1,
    "question": "The program counter contains the memory address of the next instruction. True",
    "options": [],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 608
  },
  {
    "qnum": 1,
    "question": "Who fetches the instruction in a microprocessor?",
    "options": [
      {
        "key": "A",
        "text": "Arithmetic and Logic Unit (ALU)"
      },
      {
        "key": "B",
        "text": "Control Unit (CU)"
      },
      {
        "key": "C",
        "text": "Memory Unit"
      }
    ],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 609
  },
  {
    "qnum": 1,
    "question": "The Control Unit (CU) fetches the instruction from ROM. True",
    "options": [],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 610
  },
  {
    "qnum": 1,
    "question": "Why is it hard to deal with the Bus directly?",
    "options": [
      {
        "key": "A",
        "text": "Because it is slow"
      },
      {
        "key": "B",
        "text": "Because it is complex"
      },
      {
        "key": "C",
        "text": "Because it is expensive"
      }
    ],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 611
  },
  {
    "qnum": 1,
    "question": "The connection between the memory and CPU is using the Bus. True",
    "options": [],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 612
  },
  {
    "qnum": 1,
    "question": "What is meant by decoding the instruction?",
    "options": [
      {
        "key": "A",
        "text": "Understanding the instruction to send it to execution"
      },
      {
        "key": "B",
        "text": "Storing the instruction in memory"
      },
      {
        "key": "C",
        "text": "Fetching the instruction from memory"
      }
    ],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 613
  },
  {
    "qnum": 1,
    "question": "Decoding the instruction means understanding it to send it to execution. True",
    "options": [],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 614
  },
  {
    "qnum": 1,
    "question": "What is the second step in the instruction life cycle?",
    "options": [
      {
        "key": "A",
        "text": "Decode"
      },
      {
        "key": "B",
        "text": "Fetch"
      },
      {
        "key": "C",
        "text": "Execute"
      }
    ],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 615
  },
  {
    "qnum": 1,
    "question": "The second step in the instruction life cycle is Decode. True",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 616
  },
  {
    "qnum": 1,
    "question": "What is the role of the Control Unit (CU) in the instruction life cycle?",
    "options": [
      {
        "key": "A",
        "text": "Fetch the instruction"
      },
      {
        "key": "B",
        "text": "Execute the instruction"
      },
      {
        "key": "C",
        "text": "Store the instruction"
      }
    ],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 617
  },
  {
    "qnum": 1,
    "question": "Where are the results of the ALU stored in old processors?",
    "options": [
      {
        "key": "A",
        "text": "Accumulator"
      },
      {
        "key": "B",
        "text": "General purpose registers"
      },
      {
        "key": "C",
        "text": "Memory"
      }
    ],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 618
  },
  {
    "qnum": 1,
    "question": "The ALU executes the results of operations such as ADD. True",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 619
  },
  {
    "qnum": 1,
    "question": "What is the purpose of the Instruction Set?",
    "options": [
      {
        "key": "A",
        "text": "To understand that the instruction contains an ADD operation"
      },
      {
        "key": "B",
        "text": "To store the instruction in memory"
      },
      {
        "key": "C",
        "text": "To fetch the instruction from memory"
      }
    ],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 620
  },
  {
    "qnum": 1,
    "question": "The Instruction Set helps understand that the instruction contains an ADD operation. True",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 621
  },
  {
    "qnum": 1,
    "question": "Why is using C language better than using assembly language?",
    "options": [
      {
        "key": "A",
        "text": "Because assembly language varies depending on different microprocessors"
      },
      {
        "key": "B",
        "text": "Because C language is faster"
      },
      {
        "key": "C",
        "text": "Because assembly language is easier to understand"
      }
    ],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 622
  },
  {
    "qnum": 1,
    "question": "Using assembly language is better than using C language because it is faster. False",
    "options": [],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 623
  },
  {
    "qnum": 1,
    "question": "What happens if the instruction is * in Microprocessor?",
    "options": [
      {
        "key": "A",
        "text": "The compiler converts it into many add operations"
      },
      {
        "key": "B",
        "text": "The instruction is executed directly"
      },
      {
        "key": "C",
        "text": "The instruction is ignored"
      }
    ],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 624
  },
  {
    "qnum": 1,
    "question": "If the instruction is * in Microprocessor 1, the compiler converts it into many add operations. True",
    "options": [],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 625
  },
  {
    "qnum": 1,
    "question": "What are the two main types of Instruction Set Architecture (ISA)?",
    "options": [
      {
        "key": "A",
        "text": "RISC and CISC"
      },
      {
        "key": "B",
        "text": "RICS and CICS"
      },
      {
        "key": "C",
        "text": "RISC and CICS"
      }
    ],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 626
  },
  {
    "qnum": 1,
    "question": "RISC stands for Reduced Instruction Set Computing. True",
    "options": [],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 627
  },
  {
    "qnum": 1,
    "question": "Which type of ISA has a smaller number of instructions?",
    "options": [
      {
        "key": "a",
        "text": "RISC"
      },
      {
        "key": "b",
        "text": "CISC"
      },
      {
        "key": "c",
        "text": "Both"
      },
      {
        "key": "d",
        "text": "None of the above"
      }
    ],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 628
  },
  {
    "qnum": 1,
    "question": "RISC ISAs have a larger number of instructions compared to CISC ISAs. False",
    "options": [],
    "answer": null,
    "page": 21,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 629
  },
  {
    "qnum": 1,
    "question": "What is the role of the Instruction Decoder (ID)?",
    "options": [
      {
        "key": "A",
        "text": "To understand the instruction"
      },
      {
        "key": "B",
        "text": "To execute the instruction"
      },
      {
        "key": "C",
        "text": "To store the instruction"
      }
    ],
    "answer": null,
    "page": 21,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 630
  },
  {
    "qnum": 1,
    "question": "RISC needs a strong compiler to convert complex instructions into simpler ones. True",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 631
  },
  {
    "qnum": 1,
    "question": "What is a characteristic of Hard-Wired ID?",
    "options": [
      {
        "key": "A",
        "text": "Consists of a set of logic gates"
      },
      {
        "key": "B",
        "text": "Stores instructions in memory"
      },
      {
        "key": "C",
        "text": "Takes time to search for instructions"
      }
    ],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 632
  },
  {
    "qnum": 1,
    "question": "Hard-Wired ID consists of a set of logic gates. True",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 633
  },
  {
    "qnum": 1,
    "question": "What is the size of the Instruction Decoder (ID) in RISC?",
    "options": [
      {
        "key": "A",
        "text": "Bigger"
      },
      {
        "key": "B",
        "text": "Smaller"
      },
      {
        "key": "C",
        "text": "Same as CISC"
      }
    ],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 634
  },
  {
    "qnum": 1,
    "question": "The Instruction Decoder (ID) in RISC is bigger than in CISC. True",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 635
  },
  {
    "qnum": 1,
    "question": "What is the performance time in RISC?",
    "options": [
      {
        "key": "A",
        "text": "Time in conversion"
      },
      {
        "key": "B",
        "text": "Time in search"
      },
      {
        "key": "C",
        "text": "Time in execution"
      }
    ],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 636
  },
  {
    "qnum": 1,
    "question": "The performance time in RISC is time in conversion. True",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 637
  },
  {
    "qnum": 1,
    "question": "Which type of ISA is used in embedded systems?",
    "options": [
      {
        "key": "A",
        "text": "RISC"
      },
      {
        "key": "B",
        "text": "CISC"
      },
      {
        "key": "C",
        "text": "Both RISC and CISC"
      }
    ],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 638
  },
  {
    "qnum": 1,
    "question": "RISC is used in embedded systems. True",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 639
  },
  {
    "qnum": 1,
    "question": "What are the two types of Register files?",
    "options": [
      {
        "key": "A",
        "text": "General Purpose Registers (GPR) and Special Purpose Registers (SPR)"
      },
      {
        "key": "B",
        "text": "General Purpose Registers (GPR) and Specific Purpose Registers (SPR)"
      },
      {
        "key": "C",
        "text": "General Purpose Registers (GPR) and Special Functions Registers (SFR)"
      }
    ],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 640
  },
  {
    "qnum": 1,
    "question": "There are two types of Register files: General Purpose Registers (GPR) and Special Purpose Registers (SPR). True",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 641
  },
  {
    "qnum": 1,
    "question": "What is the role of the Program Counter (PC)?",
    "options": [
      {
        "key": "A",
        "text": "To hold the address of the next instruction"
      },
      {
        "key": "B",
        "text": "To store data temporarily"
      },
      {
        "key": "C",
        "text": "To execute instructions"
      }
    ],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 642
  },
  {
    "qnum": 1,
    "question": "The Program Counter (PC) holds the address of the next instruction. True",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 643
  },
  {
    "qnum": 1,
    "question": "What is the role of the Accumulator (ACC)?",
    "options": [
      {
        "key": "A",
        "text": "To store results from the ALU temporarily"
      },
      {
        "key": "B",
        "text": "To store instructions permanently"
      },
      {
        "key": "C",
        "text": "To execute instructions | P age24"
      }
    ],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 644
  },
  {
    "qnum": 1,
    "question": "The Accumulator (ACC) stores results from the ALU temporarily. True",
    "options": [],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 645
  },
  {
    "qnum": 1,
    "question": "What is the role of jump instructions like JMP?",
    "options": [
      {
        "key": "A",
        "text": "To alter the flow of execution"
      },
      {
        "key": "B",
        "text": "To perform arithmetic computations"
      },
      {
        "key": "C",
        "text": "To store data temporarily"
      }
    ],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 646
  },
  {
    "qnum": 1,
    "question": "Jump instructions like JMP alter the flow of execution. True",
    "options": [],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 647
  },
  {
    "qnum": 1,
    "question": "What is the role of the increment instruction (INC) in certain processor designs?",
    "options": [
      {
        "key": "A",
        "text": "To add 1 to a register without invoking the ALU"
      },
      {
        "key": "B",
        "text": "To subtract 1 from a register without invoking the ALU"
      },
      {
        "key": "C",
        "text": "To multiply a register by 2 without invoking the ALU"
      }
    ],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 648
  },
  {
    "qnum": 1,
    "question": "The increment instruction (INC) adds 1 to a register without invoking the ALU in certain processor designs. True",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 649
  },
  {
    "qnum": 1,
    "question": "What is the role of memory in a computing system?",
    "options": [
      {
        "key": "A",
        "text": "To store data and instructions"
      },
      {
        "key": "B",
        "text": "To execute instructions"
      },
      {
        "key": "C",
        "text": "To perform arithmetic computations"
      }
    ],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 650
  },
  {
    "qnum": 1,
    "question": "Memory stores data and instructions in a computing system. True",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 651
  },
  {
    "qnum": 1,
    "question": "What is the solution if the two operands are larger than 8 bits in an 8-bit architecture?",
    "options": [
      {
        "key": "A",
        "text": "Slicing"
      },
      {
        "key": "B",
        "text": "Multiplication"
      },
      {
        "key": "C",
        "text": "Division"
      }
    ],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 652
  },
  {
    "qnum": 1,
    "question": "Slicing is the solution if the two operands are larger than 8 bits in an 8-bit architecture. True",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 653
  },
  {
    "qnum": 1,
    "question": "What does accessing the memory mean?",
    "options": [
      {
        "key": "A",
        "text": "Reading or writing on it"
      },
      {
        "key": "B",
        "text": "Executing instructions"
      },
      {
        "key": "C",
        "text": "Performing arithmetic computations"
      }
    ],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 654
  },
  {
    "qnum": 1,
    "question": "Accessing the memory means reading or writing on it. True",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 655
  },
  {
    "qnum": 1,
    "question": "What is the basic memory element?",
    "options": [
      {
        "key": "A",
        "text": "ALU"
      },
      {
        "key": "B",
        "text": "D Flip Flop"
      },
      {
        "key": "C",
        "text": "Register"
      }
    ],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 656
  },
  {
    "qnum": 1,
    "question": "The basic memory element is a D Flip Flop. True",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 657
  },
  {
    "qnum": 1,
    "question": "What does a clock signal in digital electronics do?",
    "options": [
      {
        "key": "A",
        "text": "Keeps a constant high state"
      },
      {
        "key": "B",
        "text": "Repeats in a regular pattern"
      },
      {
        "key": "C",
        "text": "Keeps a constant low state"
      },
      {
        "key": "D",
        "text": "Changes randomly | P age27"
      }
    ],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 658
  },
  {
    "qnum": 1,
    "question": "A clock signal in digital electronics keeps a constant high state. o False",
    "options": [],
    "answer": null,
    "page": 28,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 659
  },
  {
    "qnum": 1,
    "question": "Why do we need a clock in digital circuits?",
    "options": [
      {
        "key": "A",
        "text": "To keep the system powered"
      },
      {
        "key": "B",
        "text": "To organize when things should happen"
      },
      {
        "key": "C",
        "text": "To increase the voltage"
      },
      {
        "key": "D",
        "text": "To decrease the current"
      }
    ],
    "answer": null,
    "page": 28,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 660
  },
  {
    "qnum": 1,
    "question": "What happens when the clock rate increases in a computer?",
    "options": [
      {
        "key": "A",
        "text": "Computer speed decreases"
      },
      {
        "key": "B",
        "text": "Computer speed increases"
      },
      {
        "key": "C",
        "text": "Computer speed remains the same"
      },
      {
        "key": "D",
        "text": "Computer speed fluctuates"
      }
    ],
    "answer": null,
    "page": 29,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 661
  },
  {
    "qnum": 1,
    "question": "The clock rate has no effect on computer speed. o False",
    "options": [],
    "answer": null,
    "page": 29,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 662
  },
  {
    "qnum": 1,
    "question": "What does the clock signal help ensure in a digital circuit?",
    "options": [
      {
        "key": "A",
        "text": "The system runs faster"
      },
      {
        "key": "B",
        "text": "The system consumes less power"
      },
      {
        "key": "C",
        "text": "Everything happens in an orderly manner"
      }
    ],
    "answer": null,
    "page": 29,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 663
  },
  {
    "qnum": 1,
    "question": "The clock signal ensures that everything happens at the right time in an orderly manner. o True",
    "options": [],
    "answer": null,
    "page": 29,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 664
  },
  {
    "qnum": 1,
    "question": "What is the role of a D Flip-Flop in digital circuits?",
    "options": [
      {
        "key": "A",
        "text": "To increase voltage"
      },
      {
        "key": "B",
        "text": "To decrease current"
      },
      {
        "key": "C",
        "text": "To store one bit of data"
      },
      {
        "key": "D",
        "text": "To generate heat"
      }
    ],
    "answer": null,
    "page": 30,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 665
  },
  {
    "qnum": 1,
    "question": "How does the clock work in digital circuits?",
    "options": [
      {
        "key": "A",
        "text": "By increasing voltage"
      },
      {
        "key": "B",
        "text": "By decreasing current"
      },
      {
        "key": "C",
        "text": "By repeating a signal in a consistent pattern"
      }
    ],
    "answer": null,
    "page": 30,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 666
  },
  {
    "qnum": 1,
    "question": "What happens when the clock signal changes in a D Flip-Flop?",
    "options": [
      {
        "key": "A",
        "text": "The value at D is copied and stored in Q"
      },
      {
        "key": "B",
        "text": "The value at Q is deleted"
      },
      {
        "key": "C",
        "text": "The value at D is increased"
      },
      {
        "key": "D",
        "text": "The value at Q is decreased"
      }
    ],
    "answer": null,
    "page": 31,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 667
  },
  {
    "qnum": 1,
    "question": "The value at Q in a D Flip-Flop changes continuously. o False",
    "options": [],
    "answer": null,
    "page": 31,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 668
  },
  {
    "qnum": 1,
    "question": "Why is the clock important in digital circuits?",
    "options": [
      {
        "key": "A",
        "text": "To increase voltage"
      },
      {
        "key": "B",
        "text": "To decrease current"
      },
      {
        "key": "C",
        "text": "To keep everything in sync"
      },
      {
        "key": "D",
        "text": "To generate heat"
      }
    ],
    "answer": null,
    "page": 31,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 669
  },
  {
    "qnum": 1,
    "question": "The clock keeps everything in sync in the circuit. o True | P age31",
    "options": [],
    "answer": null,
    "page": 31,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 670
  },
  {
    "qnum": 1,
    "question": "What is each bit in memory composed of?",
    "options": [
      {
        "key": "A",
        "text": "D Flip-Flops"
      },
      {
        "key": "B",
        "text": "JK Flip-Flops"
      },
      {
        "key": "C",
        "text": "SR Flip-Flops"
      },
      {
        "key": "D",
        "text": "T Flip-Flops"
      }
    ],
    "answer": null,
    "page": 32,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 671
  },
  {
    "qnum": 1,
    "question": "Each bit in memory is composed of JK Flip-Flops. o False",
    "options": [],
    "answer": null,
    "page": 32,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 672
  },
  {
    "qnum": 1,
    "question": "How are CPU and memory connected?",
    "options": [
      {
        "key": "A",
        "text": "Using a bus set"
      },
      {
        "key": "B",
        "text": "Using a single wire"
      },
      {
        "key": "C",
        "text": "Using a direct connection"
      },
      {
        "key": "D",
        "text": "Using a wireless connection"
      }
    ],
    "answer": null,
    "page": 32,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 673
  },
  {
    "qnum": 1,
    "question": "CPU and memory are connected using a single wire. o False",
    "options": [],
    "answer": null,
    "page": 33,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 674
  },
  {
    "qnum": 1,
    "question": "What does the data bus contain?",
    "options": [
      {
        "key": "A",
        "text": "The address of the memory location"
      },
      {
        "key": "B",
        "text": "The contents read from or written to the memory location"
      },
      {
        "key": "C",
        "text": "The control signals"
      },
      {
        "key": "D",
        "text": "The power supply"
      }
    ],
    "answer": null,
    "page": 33,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 675
  },
  {
    "qnum": 1,
    "question": "What is the bus size?",
    "options": [
      {
        "key": "A",
        "text": "The number of wires in the bus"
      },
      {
        "key": "B",
        "text": "The length of the bus"
      },
      {
        "key": "C",
        "text": "The number of data bits transferred at once"
      },
      {
        "key": "D",
        "text": "The voltage level of the bus | P age33"
      }
    ],
    "answer": null,
    "page": 33,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 676
  },
  {
    "qnum": 1,
    "question": "The bus size is the number of wires in the bus. o False",
    "options": [],
    "answer": null,
    "page": 34,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 677
  },
  {
    "qnum": 1,
    "question": "What is an example of a bus size?",
    "options": [
      {
        "key": "A",
        "text": "8-bit"
      },
      {
        "key": "B",
        "text": "32-bit"
      },
      {
        "key": "D",
        "text": "64-bit"
      }
    ],
    "answer": null,
    "page": 34,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 678
  },
  {
    "qnum": 1,
    "question": "A 32-bit bus size means the bus can transfer 32 bits of data at once. o True",
    "options": [],
    "answer": null,
    "page": 34,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 679
  },
  {
    "qnum": 1,
    "question": "What is an example of a load operation?",
    "options": [
      {
        "key": "A",
        "text": "Reading data from memory"
      },
      {
        "key": "B",
        "text": "Writing data to memory"
      },
      {
        "key": "C",
        "text": "Increasing voltage"
      },
      {
        "key": "D",
        "text": "Decreasing current"
      }
    ],
    "answer": null,
    "page": 35,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 680
  },
  {
    "qnum": 1,
    "question": "Read time is generally less than write time. o True",
    "options": [],
    "answer": null,
    "page": 35,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 681
  },
  {
    "qnum": 1,
    "question": "What determines memory size?",
    "options": [
      {
        "key": "A",
        "text": "Data bus"
      },
      {
        "key": "B",
        "text": "Control bus"
      },
      {
        "key": "C",
        "text": "Address line in address bus"
      },
      {
        "key": "D",
        "text": "Power supply"
      }
    ],
    "answer": null,
    "page": 35,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 682
  },
  {
    "qnum": 1,
    "question": "Address line in address bus determines memory size. o True | P age35",
    "options": [],
    "answer": null,
    "page": 35,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 683
  },
  {
    "qnum": 1,
    "question": "What is the role of a port in a microcontroller?",
    "options": [
      {
        "key": "A",
        "text": "Increase voltage"
      },
      {
        "key": "B",
        "text": "Decrease current"
      },
      {
        "key": "C",
        "text": "Deal with the external world"
      },
      {
        "key": "D",
        "text": "Generate heat"
      }
    ],
    "answer": null,
    "page": 36,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 684
  },
  {
    "qnum": 1,
    "question": "A port in a microcontroller allows it to deal with the external world. o True",
    "options": [],
    "answer": null,
    "page": 36,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 685
  },
  {
    "qnum": 1,
    "question": "What is a transistor (MOSFET) used for?",
    "options": [
      {
        "key": "A",
        "text": "Increase voltage"
      },
      {
        "key": "B",
        "text": "Decrease current"
      },
      {
        "key": "C",
        "text": "Logic operations"
      },
      {
        "key": "D",
        "text": "Generate heat"
      }
    ],
    "answer": null,
    "page": 36,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 686
  },
  {
    "qnum": 1,
    "question": "A MOSFET is used for logic operations. True",
    "options": [],
    "answer": null,
    "page": 37,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 687
  },
  {
    "qnum": 1,
    "question": "What are the three types of memory?",
    "options": [
      {
        "key": "A",
        "text": "Volatile, Non-Volatile, Hybrid"
      },
      {
        "key": "B",
        "text": "Static, Dynamic, Hybrid"
      },
      {
        "key": "C",
        "text": "Read, Write, Hybrid"
      },
      {
        "key": "D",
        "text": "Fast, Slow, Hybrid"
      }
    ],
    "answer": null,
    "page": 37,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 688
  },
  {
    "qnum": 1,
    "question": "Volatile memory retains data when power is disconnected. o False",
    "options": [],
    "answer": null,
    "page": 37,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 689
  },
  {
    "qnum": 1,
    "question": "What is RAM also known as?",
    "options": [
      {
        "key": "A",
        "text": "Read & Write Memory"
      },
      {
        "key": "B",
        "text": "Read-Only Memory"
      },
      {
        "key": "C",
        "text": "Static Memory"
      },
      {
        "key": "D",
        "text": "Dynamic Memory | P age37"
      }
    ],
    "answer": null,
    "page": 37,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 690
  },
  {
    "qnum": 1,
    "question": "RAM is also known as Read & Write Memory. o True",
    "options": [],
    "answer": null,
    "page": 38,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 691
  },
  {
    "qnum": 1,
    "question": "What are the two types of RAM?",
    "options": [
      {
        "key": "A",
        "text": "SRAM and DRAM"
      },
      {
        "key": "B",
        "text": "Static and Dynamic"
      },
      {
        "key": "C",
        "text": "Read and Write"
      }
    ],
    "answer": null,
    "page": 38,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 692
  },
  {
    "qnum": 1,
    "question": "There are two types of RAM: SRAM and DRAM. o True",
    "options": [],
    "answer": null,
    "page": 38,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 693
  },
  {
    "qnum": 1,
    "question": "What is the primary issue with using capacitors in DRAM?",
    "options": [
      {
        "key": "A",
        "text": "They lose capacitance over time"
      },
      {
        "key": "B",
        "text": "They increase voltage"
      },
      {
        "key": "C",
        "text": "They decrease current"
      },
      {
        "key": "D",
        "text": "They generate heat"
      }
    ],
    "answer": null,
    "page": 39,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 694
  },
  {
    "qnum": 1,
    "question": "Capacitors in DRAM lose capacitance over time. o True",
    "options": [],
    "answer": null,
    "page": 39,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 695
  },
  {
    "qnum": 1,
    "question": "Why is DRAM slower than SRAM?",
    "options": [
      {
        "key": "A",
        "text": "Because DRAM has higher priority to access memory than CPU"
      },
      {
        "key": "B",
        "text": "Because DRAM uses more power"
      },
      {
        "key": "C",
        "text": "Because DRAM generates more heat"
      },
      {
        "key": "D",
        "text": "Because DRAM is smaller"
      }
    ],
    "answer": null,
    "page": 39,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 696
  },
  {
    "qnum": 1,
    "question": "DRAM is slower than SRAM because it has higher priority to access memory than CPU. o True | P age39",
    "options": [],
    "answer": null,
    "page": 39,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 697
  },
  {
    "qnum": 1,
    "question": "What is the primary advantage of SRAM over DRAM?",
    "options": [
      {
        "key": "A",
        "text": "Lower cost per bit"
      },
      {
        "key": "B",
        "text": "Higher density"
      },
      {
        "key": "C",
        "text": "Faster speed"
      },
      {
        "key": "D",
        "text": "Lower power consumption"
      }
    ],
    "answer": null,
    "page": 40,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 698
  },
  {
    "qnum": 1,
    "question": "SRAM is faster than DRAM. o True",
    "options": [],
    "answer": null,
    "page": 40,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 699
  },
  {
    "qnum": 1,
    "question": "What type of memory retains data when power is disconnected?",
    "options": [
      {
        "key": "A",
        "text": "Volatile memory"
      },
      {
        "key": "B",
        "text": "Non-volatile memory"
      },
      {
        "key": "C",
        "text": "Hybrid memory"
      },
      {
        "key": "D",
        "text": "Dynamic memory"
      }
    ],
    "answer": null,
    "page": 40,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 700
  },
  {
    "qnum": 1,
    "question": "What does RAM stand for?",
    "options": [
      {
        "key": "A",
        "text": "Read Access Memory"
      },
      {
        "key": "B",
        "text": "Random Access Memory"
      },
      {
        "key": "C",
        "text": "Read & Write Memory"
      },
      {
        "key": "D",
        "text": "Random Access Memory"
      }
    ],
    "answer": null,
    "page": 41,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 701
  },
  {
    "qnum": 1,
    "question": "What type of memory is ROM? o a) Volatile memory o b) Non-volatile memory o c) Temporary memory o d) Cache memory",
    "options": [],
    "answer": null,
    "page": 41,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 702
  },
  {
    "qnum": 1,
    "question": "ROM is a type of volatile memory. False",
    "options": [],
    "answer": null,
    "page": 41,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 703
  },
  {
    "qnum": 1,
    "question": "What is a floating gate MOSFET? o a) A type of RAM o b) A type of transistor with an isolated gate that can store charge o c) A type of capacitor o d) A type of resistor | P age41",
    "options": [],
    "answer": null,
    "page": 41,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 704
  },
  {
    "qnum": 1,
    "question": "The floating gate in a MOSFET is connected directly to the control circuitry. False",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 705
  },
  {
    "qnum": 1,
    "question": "What is the first step to understand how a floating gate MOSFET works? o a) Programming process o b) Erasing process o c) Basic structure of MOSFET o d) Reading data",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 706
  },
  {
    "qnum": 1,
    "question": "The programming state means the bit is now programmed and contains the charge value. True",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 707
  },
  {
    "qnum": 1,
    "question": "What is the normal case when the charge in the floating gate is released? o a) Programming state o b) Erasing state o c) Idle state o d) Active state | P age42",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 708
  },
  {
    "qnum": 1,
    "question": "The drain is connected to the ground during the erasing process. True",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 709
  },
  {
    "qnum": 1,
    "question": "Who writes the code on ROM? o a) The user o b) The processor o c) The burner, flasher, or flash driver o d) The operating system",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 710
  },
  {
    "qnum": 1,
    "question": "The processor can write data on ROM. False",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 711
  },
  {
    "qnum": 1,
    "question": "What does PROM stand for? o a) Programmable Read-Only Memory o b) Permanent Read-Only Memory o c) Primary Read-Only Memory o d) Portable Read-Only Memory | P age43",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 712
  },
  {
    "qnum": 1,
    "question": "PROM can be programmed multiple times. False",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 713
  },
  {
    "qnum": 1,
    "question": "What is the main advantage of EPROM? o a) It is volatile o b) It can be erased and reprogrammed multiple times o c) It is cheaper than other ROM types o d) It is faster than RAM",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 714
  },
  {
    "qnum": 1,
    "question": "EPROM data can be affected by radiation and noise. True",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 715
  },
  {
    "qnum": 1,
    "question": "What type of memory is SRAM? o a) Volatile o b) Non-volatile o c) Hybrid o d) Permanent | P age44",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 716
  },
  {
    "qnum": 1,
    "question": "SRAM is a type of non-volatile memory. False",
    "options": [],
    "answer": null,
    "page": 45,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 717
  },
  {
    "qnum": 1,
    "question": "What does the charge in the floating gate represent in the programming state? o a) One o b) Zero o c) Both zero and one o d) None",
    "options": [],
    "answer": null,
    "page": 45,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 718
  },
  {
    "qnum": 1,
    "question": "What is the state called when the floating gate contains a positive charge? o a) Erasing state o b) Programming state o c) Idle state o d) Active state",
    "options": [],
    "answer": null,
    "page": 45,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 719
  },
  {
    "qnum": 1,
    "question": "The floating gate will contain a negative charge in the erasing state. False",
    "options": [],
    "answer": null,
    "page": 45,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 720
  },
  {
    "qnum": 1,
    "question": "What is the main characteristic of Flash memory? o a) It is volatile o b) It is non-volatile o c) It is used only in microcontrollers o d) It cannot be erased",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 721
  },
  {
    "qnum": 1,
    "question": "Flash memory is a type of volatile memory. False",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 722
  },
  {
    "qnum": 1,
    "question": "What is the main characteristic of NVRAM? o a) It is volatile o b) It is non-volatile o c) It is used only in microcontrollers o d) It cannot be erased",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 723
  },
  {
    "qnum": 1,
    "question": "NVRAM is a type of volatile memory. False",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 724
  },
  {
    "qnum": 1,
    "question": "What is the main characteristic of Hybrid memory(𝑬𝟐PROM)? o a) It is volatile o b) It combines features of both volatile and non-volatile memory o c) It is used only in microcontrollers o d) It cannot be erased",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 725
  },
  {
    "qnum": 1,
    "question": "Hybrid memory (𝑬𝟐PROM) is a type of volatile memory. False",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 726
  },
  {
    "qnum": 1,
    "question": "What is NVRAM composed of? o a) DRAM and Battery o b) SRAM and Battery o c) Flash and Battery o d) EEPROM and Battery",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 727
  },
  {
    "qnum": 1,
    "question": "What is the main characteristic of cache memory? o a) It is volatile o b) It is non-volatile o c) It is used only in microcontrollers o d) It cannot be erased",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 728
  },
  {
    "qnum": 1,
    "question": "Cache memory is a type of volatile memory. False",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 729
  },
  {
    "qnum": 1,
    "question": "What is the main characteristic of SRAM? o a) It is volatile o b) It is non-volatile o c) It is used only in microcontrollers o d) It cannot be erased",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 730
  },
  {
    "qnum": 1,
    "question": "What is the main characteristic of DRAM? o a) It is volatile o b) It is non-volatile o c) It is used only in microcontrollers o d) It cannot be erased",
    "options": [],
    "answer": null,
    "page": 48,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 731
  },
  {
    "qnum": 1,
    "question": "What is the main characteristic of EEPROM? o a) It is volatile o b) It is non-volatile o c) It is used only in microcontrollers o d) It cannot be erased",
    "options": [],
    "answer": null,
    "page": 48,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 732
  },
  {
    "qnum": 1,
    "question": "EEPROM is a type of volatile memory. False",
    "options": [],
    "answer": null,
    "page": 48,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 733
  },
  {
    "qnum": 1,
    "question": "What is the fastest level of cache memory? o a) Level 2 (L2) o b) Level 3 (L3) o c) Level 1 (L1) o d) Level 4 (L4)",
    "options": [],
    "answer": null,
    "page": 48,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 734
  },
  {
    "qnum": 1,
    "question": "Level 1 (L1) cache is slower than Level 2 (L2). False",
    "options": [],
    "answer": null,
    "page": 49,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 735
  },
  {
    "qnum": 1,
    "question": "What is the solution to the problem of caches in multiple cores containing the same addresses with different values? o a) Increasing cache size o b) Reducing cache speed o c) Cache coherence o d) Using only one core",
    "options": [],
    "answer": null,
    "page": 49,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 736
  },
  {
    "qnum": 1,
    "question": "Which component is the fastest in a computer system? o a) Main memory (RAM) o b) Hard disk drive (HDD) o c) Register files o d) Cache memory",
    "options": [],
    "answer": null,
    "page": 49,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 737
  },
  {
    "qnum": 1,
    "question": "Register files are faster than cache memory. True",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 738
  },
  {
    "qnum": 1,
    "question": "What is an interrupt? o a) A method of continuous checking o b) A mechanism that temporarily halts the normal execution of a program to give attention to a high-priority task o c) A type of memory o d) A type of processor",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 739
  },
  {
    "qnum": 1,
    "question": "An interrupt is a mechanism that temporarily halts the normal execution of a program. True",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 740
  },
  {
    "qnum": 1,
    "question": "What is polling? o a) A method where a device continuously checks the status of another device o b) A type of interrupt o c) A type of memory o d) A type of processor | P age50",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 741
  },
  {
    "qnum": 1,
    "question": "Polling is a method where a device continuously checks the status of another device. True",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 742
  },
  {
    "qnum": 1,
    "question": "Why are interrupts important? o a) They slow down the system o b) They prevent the need for constantly checking for conditions (polling) o c) They increase power consumption o d) They reduce system efficiency",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 743
  },
  {
    "qnum": 1,
    "question": "Interrupts prevent the need for constantly checking for conditions (polling). True",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 744
  },
  {
    "qnum": 1,
    "question": "What can generate interrupts? o a) Only external devices o b) Only software o c) Both external devices and software o d) Only the processor | P age51",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 745
  },
  {
    "qnum": 1,
    "question": "Interrupts can be generated by both external devices and software. True",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 746
  },
  {
    "qnum": 1,
    "question": "What is the first step in the interrupt processing flow? o a) ISR execution o b) Context saving o c) Interrupt occurs o d) Interrupt vector lookup",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 747
  },
  {
    "qnum": 1,
    "question": "The first step in the interrupt processing flow is ISR execution. False",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 748
  },
  {
    "qnum": 1,
    "question": "What are hardware interrupts triggered by? o a) External devices o b) Software commands o c) Timers | P age52",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 749
  },
  {
    "qnum": 1,
    "question": "Hardware interrupts are triggered by external devices. True",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 750
  },
  {
    "qnum": 1,
    "question": "What are maskable interrupts? o a) Interrupts that cannot be disabled o b) Interrupts that can be disabled or \"masked\" by the processor o c) Interrupts that are always high priority o d) Interrupts that are triggered by software",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 751
  },
  {
    "qnum": 1,
    "question": "Maskable interrupts can be disabled by the processor. True",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 752
  },
  {
    "qnum": 1,
    "question": "What is an Interrupt Service Routine (ISR)? o a) A method of continuous checking o b) A special function executed in response to an interrupt o c) A type of memory o d) A type of processor | P age53",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 753
  },
  {
    "qnum": 1,
    "question": "An ISR is a special function executed in response to an interrupt. True",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 754
  },
  {
    "qnum": 1,
    "question": "What determines the priority and routing of interrupts? o a) Context switching o b) Interrupt Vector Table o c) Polling routine o d) Main program",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 755
  },
  {
    "qnum": 1,
    "question": "The Interrupt Vector Table determines the priority and routing of interrupts. True",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 756
  },
  {
    "qnum": 1,
    "question": "What is the purpose of disabling interrupts? o a) To increase power consumption o b) To prevent all interrupts from being processed for a period o c) To reduce system efficiency o d) To increase polling frequency | P age54",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 757
  },
  {
    "qnum": 1,
    "question": "Disabling interrupts prevents all interrupts from being processed for a period. True",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 758
  },
  {
    "qnum": 1,
    "question": "What are external interrupts triggered by? o a) External devices like switches, sensors, etc. o b) Internal timers o c) Software commands o d) System errors",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 759
  },
  {
    "qnum": 1,
    "question": "External interrupts are triggered by internal timers. False",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 760
  },
  {
    "qnum": 1,
    "question": "What is the first step in handling a timer interrupt? o a) Enable global interrupts o b) Write ISR o c) Configure timer o d) Enable timer interrupt | P age55",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 761
  },
  {
    "qnum": 1,
    "question": "The first step in handling a timer interrupt is to configure the timer. True",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 762
  },
  {
    "qnum": 1,
    "question": "What is interrupt latency? o a) The time between system startup and shutdown o b) The time taken to execute an ISR o c) The time between the arrival of an interrupt and the execution of the corresponding ISR o d) The time taken to poll a device",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 763
  },
  {
    "qnum": 1,
    "question": "Interrupt latency is the time between the arrival of an interrupt and the execution of the corresponding ISR. True",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 764
  },
  {
    "qnum": 1,
    "question": "What is critical section management? o a) Protecting shared resources during ISR execution o b) Increasing polling frequency | P age56",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 765
  },
  {
    "qnum": 1,
    "question": "Critical section management involves protecting shared resources during ISR execution. True",
    "options": [],
    "answer": null,
    "page": 57,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 766
  },
  {
    "qnum": 1,
    "question": "What allows real-time efficient handling of external and internal events? o a) Interrupts allow real-time efficient handling of external and internal events. o b) Polling allows real-time efficient handling of external and internal events. o c) Context switching allows real-time efficient handling of external and internal events. o d) System uptime allows real-time efficient handling of external and internal events.",
    "options": [],
    "answer": null,
    "page": 57,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 767
  },
  {
    "qnum": 1,
    "question": "Interrupts allow real-time efficient handling of external and internal events. True | P age57",
    "options": [],
    "answer": null,
    "page": 57,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 768
  },
  {
    "qnum": 1,
    "question": "What helps different parts of embedded systems talk to each other smoothly? o a) Communication protocols help different parts of embedded systems talk to each other smoothly. o b) Polling helps different parts of embedded systems talk to each other smoothly. o c) Context switching helps different parts of embedded systems talk to each other smoothly. o d) System uptime helps different parts of embedded systems talk to each other smoothly.",
    "options": [],
    "answer": null,
    "page": 58,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 769
  },
  {
    "qnum": 1,
    "question": "Communication protocols help different parts of embedded systems talk to each other smoothly. True",
    "options": [],
    "answer": null,
    "page": 58,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 770
  },
  {
    "qnum": 1,
    "question": "What helps devices in embedded systems like sensors and controllers talk to each other? o a) Polling o b) Communication protocols o c) Context switching | P age58",
    "options": [],
    "answer": null,
    "page": 58,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 771
  },
  {
    "qnum": 1,
    "question": "Communication protocols help devices in embedded systems like sensors and controllers talk to each other. True",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 772
  },
  {
    "qnum": 1,
    "question": "What is I2C good for? o a) Long-distance communication o b) Short distances and only needs two wires o c) High-speed data transfer o d) Connecting many devices",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 773
  },
  {
    "qnum": 1,
    "question": "I2C is good for short distances and only needs two wires. True",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 774
  },
  {
    "qnum": 1,
    "question": "What is a protocol in embedded systems? o a) A type of memory o b) A type of processor o c) A set of rules that helps different parts of the system to talk to each other smoothly | P age59",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 775
  },
  {
    "qnum": 1,
    "question": "Protocols in embedded systems ensure that data is exchanged correctly without errors. True",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 776
  },
  {
    "qnum": 1,
    "question": "What is key to making sure an embedded system works reliably and can grow if needed? o a) Increasing power consumption o b) Picking the right protocols o c) Reducing system efficiency o d) Slowing down communication",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 777
  },
  {
    "qnum": 1,
    "question": "Picking the right protocols is key to making sure an embedded system works reliably and can grow if needed. True",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 778
  },
  {
    "qnum": 1,
    "question": "What do communication protocols help devices in embedded systems do? o a) Increase power consumption o b) Talk to each other smoothly o c) Reduce system efficiency o d) Slow down communication | P age60",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 779
  },
  {
    "qnum": 1,
    "question": "What are the two types of communication in embedded systems? o a) Serial and parallel communication o b) Wired and wireless communication o c) High-speed and low-speed communication o d) Short-distance and long-distance communication",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 780
  },
  {
    "qnum": 1,
    "question": "Serial communication sends data bit by bit, one after another. True",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 781
  },
  {
    "qnum": 1,
    "question": "What are the two main categories of communication protocols in embedded systems? o a) Serial and parallel o b) Wired and wireless o c) High-speed and low-speed o d) Short-distance and long-distance",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 782
  },
  {
    "qnum": 1,
    "question": "UART is a simple protocol that sends data one bit at a time. True",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 783
  },
  {
    "qnum": 1,
    "question": "What does I2C use for communication? o a) One wire o b) Two wires: one for data (SDA) and one for clock (SCL) o c) Three wires o d) Four wires",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 784
  },
  {
    "qnum": 1,
    "question": "I2C uses two wires: one for data (SDA) and one for clock (SCL). True",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 785
  },
  {
    "qnum": 1,
    "question": "How many wires does SPI use? o a) One o b) Two o c) Three o d) Four",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 786
  },
  {
    "qnum": 1,
    "question": "SPI is known for fast communication and connecting many devices. True",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 787
  },
  {
    "qnum": 1,
    "question": "What is CAN used for? o a) Home appliances o b) Personal computers o c) Automotive systems and industrial machines o d) Mobile phones | P age62",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 788
  },
  {
    "qnum": 1,
    "question": "CAN is used for automotive systems and industrial machines. True",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 789
  },
  {
    "qnum": 1,
    "question": "What is USB used for? o a) Low-speed communication o b) High-speed communication and connecting a wide variety of devices o c) Short-distance communication o d) One-on-one communication",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 790
  },
  {
    "qnum": 1,
    "question": "USB is used for high-speed communication and connecting a wide variety of devices. True",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 791
  },
  {
    "qnum": 1,
    "question": "What is Bluetooth used for? o a) Long-distance communication o b) Short-distance communication o c) High-speed data transfer o d) Connecting many devices | P age63",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 792
  },
  {
    "qnum": 1,
    "question": "Bluetooth is used for short-distance communication. True",
    "options": [],
    "answer": null,
    "page": 64,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 793
  },
  {
    "qnum": 1,
    "question": "What is Wi-Fi used for? o a) Low-speed communication o b) High-speed wireless communication and connecting devices to the internet o c) Short-distance communication o d) One-on-one communication",
    "options": [],
    "answer": null,
    "page": 64,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 794
  },
  {
    "qnum": 1,
    "question": "Wi-Fi is used for high-speed wireless communication and connecting devices to the internet. True",
    "options": [],
    "answer": null,
    "page": 64,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 795
  },
  {
    "qnum": 1,
    "question": "Distance, data rate, and power consumption are factors to consider when choosing a communication protocol for an embedded system. True",
    "options": [],
    "answer": null,
    "page": 65,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 796
  },
  {
    "qnum": 1,
    "question": "Which protocol is suitable for low power consumption? o a) Wi-Fi o b) Bluetooth Low Energy (BLE) o c) USB o d) SPI",
    "options": [],
    "answer": null,
    "page": 65,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 797
  },
  {
    "qnum": 1,
    "question": "Bluetooth Low Energy (BLE) is suitable for low power consumption. True",
    "options": [],
    "answer": null,
    "page": 65,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 798
  },
  {
    "qnum": 1,
    "question": "The first recognized embedded system is: A. Intel 4004 B. ENIAC C. Apollo Guidance Computer (AGC) D. IBM PC",
    "options": [],
    "answer": null,
    "page": 67,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 799
  },
  {
    "qnum": 1,
    "question": "The AGC interface (DSKY) looked similar to a calculator keypad. True",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 800
  },
  {
    "qnum": 1,
    "question": "Which of the following is an example of a consumer-electronics embedded system? A. Engine control unit B. Camera C. ATM D. Printer",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 801
  },
  {
    "qnum": 1,
    "question": "Embedded system applications are limited to a few domains. False",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 802
  },
  {
    "qnum": 1,
    "question": "Embedded systems with control functionality must include: A. Only sensors B. Only actuators C. Both sensors and actuators D. Neither sensors nor actuators",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 803
  },
  {
    "qnum": 1,
    "question": "A control embedded system uses sensors to detect changes and actuators to apply corrections. True",
    "options": [],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 804
  },
  {
    "qnum": 1,
    "question": "The system specification acts mainly as:",
    "options": [
      {
        "key": "A",
        "text": "A rough design document for programmers"
      },
      {
        "key": "B",
        "text": "A contract between the customer and the architects"
      },
      {
        "key": "C",
        "text": "A replacement for testing"
      },
      {
        "key": "D",
        "text": "A debugging tool"
      }
    ],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 805
  },
  {
    "qnum": 1,
    "question": "A specification must be written carefully because it acts as a contract between customer and architect. True",
    "options": [],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 806
  },
  {
    "qnum": 2,
    "question": "Which type of computing system can install many applications?",
    "options": [
      {
        "key": "A",
        "text": "General purpose"
      },
      {
        "key": "B",
        "text": "Specific purpose"
      },
      {
        "key": "C",
        "text": "Hybrid purpose"
      }
    ],
    "answer": null,
    "page": 4,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 807
  },
  {
    "qnum": 2,
    "question": "General purpose systems are used for a single purpose. False",
    "options": [],
    "answer": null,
    "page": 4,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 808
  },
  {
    "qnum": 2,
    "question": "Which of the following is an example of a specific-purpose system?",
    "options": [
      {
        "key": "A",
        "text": "Laptop"
      },
      {
        "key": "B",
        "text": "Smartphone"
      },
      {
        "key": "C",
        "text": "Microwave"
      }
    ],
    "answer": null,
    "page": 4,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 809
  },
  {
    "qnum": 2,
    "question": "Which of the following is not a constraint for embedded systems?",
    "options": [
      {
        "key": "A",
        "text": "Cost"
      },
      {
        "key": "B",
        "text": "Speed"
      },
      {
        "key": "C",
        "text": "Color"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 810
  },
  {
    "qnum": 2,
    "question": "Size is a challenge for embedded systems. True",
    "options": [],
    "answer": null,
    "page": 5,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 811
  },
  {
    "qnum": 2,
    "question": "Which of the following is not a component connected on a breadboard?",
    "options": [
      {
        "key": "A",
        "text": "Wires"
      },
      {
        "key": "B",
        "text": "Processor"
      },
      {
        "key": "C",
        "text": "Hard Disk"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 812
  },
  {
    "qnum": 2,
    "question": "A breadboard is used to write software code. False",
    "options": [],
    "answer": null,
    "page": 5,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 813
  },
  {
    "qnum": 2,
    "question": "What is an Integrated Circuit (IC)?",
    "options": [
      {
        "key": "A",
        "text": "A single chip combining many high-level function elements"
      },
      {
        "key": "B",
        "text": "A separate component mounted to a motherboard"
      },
      {
        "key": "C",
        "text": "A type of breadboard | P age5"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 814
  },
  {
    "qnum": 2,
    "question": "An SoC is larger in size compared to a system board. False",
    "options": [],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 815
  },
  {
    "qnum": 2,
    "question": "Which of the following consumes more power?",
    "options": [
      {
        "key": "A",
        "text": "System board"
      },
      {
        "key": "B",
        "text": "System on Chip"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 816
  },
  {
    "qnum": 2,
    "question": "System boards consume more power compared to System on Chips. True",
    "options": [],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 817
  },
  {
    "qnum": 2,
    "question": "Which of the following is not configurable?",
    "options": [
      {
        "key": "A",
        "text": "System board"
      },
      {
        "key": "B",
        "text": "System on Chip"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 818
  },
  {
    "qnum": 2,
    "question": "System on Chips can be edited during the system's design phase. False",
    "options": [],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 819
  },
  {
    "qnum": 2,
    "question": "What is the 555 timer IC used for?",
    "options": [
      {
        "key": "A",
        "text": "Baking bread"
      },
      {
        "key": "B",
        "text": "Timer, delay, and pulse generation applications"
      },
      {
        "key": "C",
        "text": "Writing software code"
      }
    ],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 820
  },
  {
    "qnum": 2,
    "question": "The 555 timer IC is not popular due to its flexibility and price. False",
    "options": [],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 821
  },
  {
    "qnum": 2,
    "question": "What is a characteristic of VLSI?",
    "options": [
      {
        "key": "A",
        "text": "Small size"
      },
      {
        "key": "B",
        "text": "Large size"
      },
      {
        "key": "C",
        "text": "Medium size"
      }
    ],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 822
  },
  {
    "qnum": 2,
    "question": "VLSI has a small size and wide range functionality. True",
    "options": [],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 823
  },
  {
    "qnum": 2,
    "question": "Which of the following is not an IC?",
    "options": [
      {
        "key": "A",
        "text": "Microcontroller"
      },
      {
        "key": "B",
        "text": "RAM"
      },
      {
        "key": "C",
        "text": "Hard Disk | P age7"
      }
    ],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 824
  },
  {
    "qnum": 2,
    "question": "Hard Disks are examples of ICs. False",
    "options": [],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 825
  },
  {
    "qnum": 2,
    "question": "What is an MPU?",
    "options": [
      {
        "key": "A",
        "text": "A processor in the computing system"
      },
      {
        "key": "B",
        "text": "A type of memory"
      },
      {
        "key": "C",
        "text": "A type of I/O device"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 826
  },
  {
    "qnum": 2,
    "question": "A Hard Disk is a name for MPU. False",
    "options": [],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 827
  },
  {
    "qnum": 2,
    "question": "Which of the following is a secondary (Slave) processor?",
    "options": [
      {
        "key": "A",
        "text": "CPU"
      },
      {
        "key": "B",
        "text": "GPU"
      },
      {
        "key": "C",
        "text": "RAM"
      }
    ],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 828
  },
  {
    "qnum": 2,
    "question": "The system can have multiple CPUs. False",
    "options": [],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 829
  },
  {
    "qnum": 2,
    "question": "What does an MCU consist of?",
    "options": [
      {
        "key": "A",
        "text": "Processor, Memory, I/O"
      },
      {
        "key": "B",
        "text": "Processor, Storage, Network"
      },
      {
        "key": "C",
        "text": "Memory, Storage, Network"
      }
    ],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 830
  },
  {
    "qnum": 2,
    "question": "An MCU consists of a processor, memory, and I/O. True",
    "options": [],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 831
  },
  {
    "qnum": 2,
    "question": "What does GPU stand for?",
    "options": [
      {
        "key": "A",
        "text": "Graphics Processing Unit"
      },
      {
        "key": "B",
        "text": "General Processing Unit"
      },
      {
        "key": "C",
        "text": "Graphics Performance Unit"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 832
  },
  {
    "qnum": 2,
    "question": "The GPU is occasionally called Visual Processing Unit. True",
    "options": [],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 833
  },
  {
    "qnum": 2,
    "question": "What is the role of the DSP in a system?",
    "options": [
      {
        "key": "A",
        "text": "Deal with complex computations"
      },
      {
        "key": "B",
        "text": "Primary processor"
      },
      {
        "key": "C",
        "text": "Memory unit"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 834
  },
  {
    "qnum": 2,
    "question": "The DSP is the primary processor in a system. False",
    "options": [],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 835
  },
  {
    "qnum": 2,
    "question": "Which of the following is not a part of the MP?",
    "options": [
      {
        "key": "A",
        "text": "ALU"
      },
      {
        "key": "B",
        "text": "CU"
      },
      {
        "key": "C",
        "text": "Hard Disk"
      }
    ],
    "answer": null,
    "page": 11,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 836
  },
  {
    "qnum": 2,
    "question": "The CU is responsible for arithmetic and logical operations. False",
    "options": [],
    "answer": null,
    "page": 11,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 837
  },
  {
    "qnum": 2,
    "question": "for computations like (Fourier transform), ………. deal with the computations.",
    "options": [
      {
        "key": "A",
        "text": "GPU"
      },
      {
        "key": "B",
        "text": "DSP"
      },
      {
        "key": "C",
        "text": "CPU"
      }
    ],
    "answer": null,
    "page": 11,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 838
  },
  {
    "qnum": 2,
    "question": "The DSP decreases the load on the primary processor. True",
    "options": [],
    "answer": null,
    "page": 11,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 839
  },
  {
    "qnum": 2,
    "question": "Which of the following is a characteristic of an SoC?",
    "options": [
      {
        "key": "A",
        "text": "High performance"
      },
      {
        "key": "B",
        "text": "Large size"
      },
      {
        "key": "C",
        "text": "High cost"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 840
  },
  {
    "qnum": 2,
    "question": "An SoC integrates multiple components into a single chip. True",
    "options": [],
    "answer": null,
    "page": 12,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 841
  },
  {
    "qnum": 2,
    "question": "Which type of application deals with hardware directly?",
    "options": [
      {
        "key": "A",
        "text": "BareMetal SW"
      },
      {
        "key": "B",
        "text": "OS Applications"
      },
      {
        "key": "C",
        "text": "Cloud Computing"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 842
  },
  {
    "qnum": 2,
    "question": "OS Applications require a microcontroller with high performance. True",
    "options": [],
    "answer": null,
    "page": 12,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 843
  },
  {
    "qnum": 2,
    "question": "Why does SoC deal with OS Applications?",
    "options": [
      {
        "key": "A",
        "text": "Because we need a microcontroller with high performance"
      },
      {
        "key": "B",
        "text": "Because we need a microcontroller with low performance"
      },
      {
        "key": "C",
        "text": "Because we need a microcontroller with medium performance"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 844
  },
  {
    "qnum": 2,
    "question": "SoC deals with BareMetal SW because we need a microcontroller with high performance. False",
    "options": [],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 845
  },
  {
    "qnum": 2,
    "question": "Cloud Computing is a type of application for embedded systems. False",
    "options": [],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 846
  },
  {
    "qnum": 2,
    "question": "Which type of application does OS Applications deal with?",
    "options": [
      {
        "key": "A",
        "text": "High performance microcontroller"
      },
      {
        "key": "B",
        "text": "Not highly performance microcontroller"
      },
      {
        "key": "C",
        "text": "Medium performance microcontroller"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 847
  },
  {
    "qnum": 2,
    "question": "OS Applications deal with high performance microcontroller. True",
    "options": [],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 848
  },
  {
    "qnum": 2,
    "question": "SoC stands for System on Chip. True",
    "options": [],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 849
  },
  {
    "qnum": 2,
    "question": "How many ECUs can a large system like a car consist of?",
    "options": [
      {
        "key": "A",
        "text": "At least 100"
      },
      {
        "key": "B",
        "text": "At least 200"
      },
      {
        "key": "C",
        "text": "At least 300"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 850
  },
  {
    "qnum": 2,
    "question": "A large system like a car can consist of at least 200 ECUs. True",
    "options": [],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 851
  },
  {
    "qnum": 2,
    "question": "Which of the following is an example of an actuator?",
    "options": [
      {
        "key": "A",
        "text": "Motor"
      },
      {
        "key": "B",
        "text": "Temperature sensor"
      },
      {
        "key": "C",
        "text": "Light sensor"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 852
  },
  {
    "qnum": 2,
    "question": "A motor is an example of an actuator. True",
    "options": [],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 853
  },
  {
    "qnum": 2,
    "question": "What does MCU stand for?",
    "options": [
      {
        "key": "A",
        "text": "Microcontroller Unit"
      },
      {
        "key": "B",
        "text": "Memory Control Unit"
      },
      {
        "key": "C",
        "text": "Microprocessor Unit"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 854
  },
  {
    "qnum": 2,
    "question": "A Hard Disk is a component of an embedded system. False",
    "options": [],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 855
  },
  {
    "qnum": 2,
    "question": "What does CPU stand for?",
    "options": [
      {
        "key": "A",
        "text": "Central Processing Unit"
      },
      {
        "key": "B",
        "text": "Control Processing Unit"
      },
      {
        "key": "C",
        "text": "Compute Processing Unit"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 856
  },
  {
    "qnum": 2,
    "question": "CPU stands for Central Processing Unit. True",
    "options": [],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 857
  },
  {
    "qnum": 2,
    "question": "What does PC stand for in the context of a processor?",
    "options": [
      {
        "key": "A",
        "text": "Program Counter"
      },
      {
        "key": "B",
        "text": "Personal Computer"
      },
      {
        "key": "C",
        "text": "Processing Core"
      }
    ],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 858
  },
  {
    "qnum": 2,
    "question": "The Program Counter (PC) is a register in the register files. True",
    "options": [],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 859
  },
  {
    "qnum": 2,
    "question": "What does the program counter contain?",
    "options": [
      {
        "key": "A",
        "text": "The memory address of the next instruction"
      },
      {
        "key": "B",
        "text": "The value of the current instruction"
      },
      {
        "key": "C",
        "text": "The result of the last computation"
      }
    ],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 860
  },
  {
    "qnum": 2,
    "question": "The program counter contains the memory address of the next instruction to be executed. True",
    "options": [],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 861
  },
  {
    "qnum": 2,
    "question": "What does the CPU reference before fetching an instruction from memory?",
    "options": [
      {
        "key": "A",
        "text": "Program counter"
      },
      {
        "key": "B",
        "text": "Instruction register"
      },
      {
        "key": "C",
        "text": "Memory address register"
      }
    ],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 862
  },
  {
    "qnum": 2,
    "question": "The CPU references the instruction register before fetching an instruction from memory. False",
    "options": [],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 863
  },
  {
    "qnum": 2,
    "question": "What is the next instruction referred to in the instruction life cycle?",
    "options": [
      {
        "key": "A",
        "text": "The instruction to be executed after the current one"
      },
      {
        "key": "B",
        "text": "The current instruction being executed"
      },
      {
        "key": "C",
        "text": "The previous instruction that was executed"
      }
    ],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 864
  },
  {
    "qnum": 2,
    "question": "The next instruction is the one to be executed after the current one. True",
    "options": [],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 865
  },
  {
    "qnum": 2,
    "question": "From where does the CU fetch the instruction?",
    "options": [
      {
        "key": "A",
        "text": "RAM"
      },
      {
        "key": "B",
        "text": "ROM"
      },
      {
        "key": "C",
        "text": "Hard Disk"
      }
    ],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 866
  },
  {
    "qnum": 2,
    "question": "The fetched instruction is stored in the Program Counter (PC). False",
    "options": [],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 867
  },
  {
    "qnum": 2,
    "question": "What is the easy way to fetch instructions?",
    "options": [
      {
        "key": "A",
        "text": "Fetch from memory to register inside CPU"
      },
      {
        "key": "B",
        "text": "Fetch directly from the Bus"
      },
      {
        "key": "C",
        "text": "Fetch from I/O devices"
      }
    ],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 868
  },
  {
    "qnum": 2,
    "question": "It is easy to deal with the Bus directly. False",
    "options": [],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 869
  },
  {
    "qnum": 2,
    "question": "What signal does the CU send to the ALU after decoding the instruction?",
    "options": [
      {
        "key": "A",
        "text": "Add, Subtract, etc."
      },
      {
        "key": "B",
        "text": "Fetch, Decode, Execute"
      },
      {
        "key": "C",
        "text": "Store, Retrieve, Delete"
      }
    ],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 870
  },
  {
    "qnum": 2,
    "question": "The CU sends a signal to the ALU after decoding the instruction. True",
    "options": [],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 871
  },
  {
    "qnum": 2,
    "question": "The two pieces of information needed to decode the instruction are Instruction Set and Instruction Format. True",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 872
  },
  {
    "qnum": 2,
    "question": "Where are the results of the ALU stored in new microprocessors?",
    "options": [
      {
        "key": "A",
        "text": "Any empty register in general purpose registers"
      },
      {
        "key": "B",
        "text": "Accumulator"
      },
      {
        "key": "C",
        "text": "Memory"
      }
    ],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 873
  },
  {
    "qnum": 2,
    "question": "In old processors, the results of the ALU are stored in the Accumulator. True",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 874
  },
  {
    "qnum": 2,
    "question": "What does the Instruction Decoder (ID) do after decoding the instruction?",
    "options": [
      {
        "key": "A",
        "text": "Sends a signal to the ALU"
      },
      {
        "key": "B",
        "text": "Stores the instruction in memory"
      },
      {
        "key": "C",
        "text": "Fetches the instruction from memory"
      }
    ],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 875
  },
  {
    "qnum": 2,
    "question": "The Instruction Decoder (ID) stores the instruction in memory after decoding it. False",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 876
  },
  {
    "qnum": 2,
    "question": "Each microprocessor has different machine language to understand. True",
    "options": [],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 877
  },
  {
    "qnum": 2,
    "question": "What does RISC stand for?",
    "options": [
      {
        "key": "A",
        "text": "Reduced Instruction Set Computing"
      },
      {
        "key": "B",
        "text": "Reduced Instruction Set Compiler"
      },
      {
        "key": "C",
        "text": "Reduced Instruction Set Controller"
      }
    ],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 878
  },
  {
    "qnum": 2,
    "question": "CISC stands for Complex Instruction Set Computing. True",
    "options": [],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 879
  },
  {
    "qnum": 2,
    "question": "Which type of ISA requires a more complex compiler?",
    "options": [
      {
        "key": "a",
        "text": "RISC"
      },
      {
        "key": "b",
        "text": "CISC"
      },
      {
        "key": "c",
        "text": "Both"
      },
      {
        "key": "d",
        "text": "None of the above"
      }
    ],
    "answer": null,
    "page": 21,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 880
  },
  {
    "qnum": 2,
    "question": "CISC ISAs require more complex compilers compared to RISC ISAs. False",
    "options": [],
    "answer": null,
    "page": 21,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 881
  },
  {
    "qnum": 2,
    "question": "What are the two ways for ID manufacturing?",
    "options": [
      {
        "key": "A",
        "text": "Hard-Wired and Memory-Mapped"
      },
      {
        "key": "B",
        "text": "Software and Hardware"
      },
      {
        "key": "C",
        "text": "RISC and CISC | P age21"
      }
    ],
    "answer": null,
    "page": 21,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 882
  },
  {
    "qnum": 2,
    "question": "The Instruction Decoder (ID) is responsible for executing the instruction. False",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 883
  },
  {
    "qnum": 2,
    "question": "What is a characteristic of Memory-Mapped ID?",
    "options": [
      {
        "key": "A",
        "text": "Stores instructions in memory"
      },
      {
        "key": "B",
        "text": "Consists of a set of logic gates"
      },
      {
        "key": "C",
        "text": "Needs a strong compiler"
      }
    ],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 884
  },
  {
    "qnum": 2,
    "question": "Hard-Wired consists of set of logic gates, so ID is fast. True",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 885
  },
  {
    "qnum": 2,
    "question": "What is the size of the ALU in CISC?",
    "options": [
      {
        "key": "A",
        "text": "Big"
      },
      {
        "key": "B",
        "text": "Small"
      },
      {
        "key": "C",
        "text": "Same as RISC"
      }
    ],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 886
  },
  {
    "qnum": 2,
    "question": "The ALU in CISC is small. False",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 887
  },
  {
    "qnum": 2,
    "question": "What is the power consumption of the ALU in RISC?",
    "options": [
      {
        "key": "A",
        "text": "Less"
      },
      {
        "key": "B",
        "text": "High"
      },
      {
        "key": "C",
        "text": "Same as CISC"
      }
    ],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 888
  },
  {
    "qnum": 2,
    "question": "The power consumption of the ALU in RISC is high. False",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 889
  },
  {
    "qnum": 2,
    "question": "Which type of ISA is used in high-performance computers?",
    "options": [
      {
        "key": "A",
        "text": "RISC"
      },
      {
        "key": "B",
        "text": "CISC"
      },
      {
        "key": "C",
        "text": "Both RISC and CISC"
      }
    ],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 890
  },
  {
    "qnum": 2,
    "question": "CISC is used in high-performance computers. True",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 891
  },
  {
    "qnum": 2,
    "question": "What is the role of General-Purpose Registers (GPR)?",
    "options": [
      {
        "key": "A",
        "text": "To store data temporarily"
      },
      {
        "key": "B",
        "text": "To store instructions permanently"
      },
      {
        "key": "C",
        "text": "To execute instructions"
      }
    ],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 892
  },
  {
    "qnum": 2,
    "question": "General Purpose Registers (GPR) store data temporarily. True",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 893
  },
  {
    "qnum": 2,
    "question": "What is the role of the Stack Pointer (SP)?",
    "options": [
      {
        "key": "A",
        "text": "To store the memory address of the last data element added to the stack"
      },
      {
        "key": "B",
        "text": "To store the address of the next instruction"
      },
      {
        "key": "C",
        "text": "To execute instructions"
      }
    ],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 894
  },
  {
    "qnum": 2,
    "question": "The Stack Pointer (SP) stores the memory address of the last data element added to the stack. True",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 895
  },
  {
    "qnum": 2,
    "question": "What is the role of the Process Status Word (PSW)?",
    "options": [
      {
        "key": "A",
        "text": "To store flags representing the status of the last ALU operation"
      },
      {
        "key": "B",
        "text": "To store instructions permanently"
      },
      {
        "key": "C",
        "text": "To execute instructions"
      }
    ],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 896
  },
  {
    "qnum": 2,
    "question": "The Instruction Register (IR) stores instructions after fetching from memory. True",
    "options": [],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 897
  },
  {
    "qnum": 2,
    "question": "What is the role of the Program Counter (PC) in jump instructions?",
    "options": [
      {
        "key": "A",
        "text": "To point to a new address in memory"
      },
      {
        "key": "B",
        "text": "To store the result of the last ALU operation"
      },
      {
        "key": "C",
        "text": "To execute the instruction"
      }
    ],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 898
  },
  {
    "qnum": 2,
    "question": "The Program Counter (PC) points to a new address in memory in jump instructions. True",
    "options": [],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 899
  },
  {
    "qnum": 2,
    "question": "What is the role of specialized hardware in certain processor designs?",
    "options": [
      {
        "key": "A",
        "text": "To perform simple operations like incrementing a register without invoking the ALU"
      },
      {
        "key": "B",
        "text": "To perform complex operations like multiplication without invoking the ALU"
      },
      {
        "key": "C",
        "text": "To store data temporarily"
      }
    ],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 900
  },
  {
    "qnum": 2,
    "question": "Specialized hardware performs simple operations like incrementing a register without invoking the ALU in certain processor designs. True",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 901
  },
  {
    "qnum": 2,
    "question": "What is the width of the memory register in an 8-bit architecture?",
    "options": [
      {
        "key": "A",
        "text": "8 bits"
      },
      {
        "key": "B",
        "text": "16 bits"
      },
      {
        "key": "C",
        "text": "32 bits"
      }
    ],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 902
  },
  {
    "qnum": 2,
    "question": "The width of the memory register in an 8-bit architecture is 16 bits. False",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 903
  },
  {
    "qnum": 2,
    "question": "What is the size of each location in an 8-bit architecture?",
    "options": [
      {
        "key": "A",
        "text": "1 byte"
      },
      {
        "key": "B",
        "text": "2 bytes"
      },
      {
        "key": "C",
        "text": "4 bytes"
      }
    ],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 904
  },
  {
    "qnum": 2,
    "question": "Each location in an 8-bit architecture is 2 bytes. False",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 905
  },
  {
    "qnum": 2,
    "question": "What is access time in memory?",
    "options": [
      {
        "key": "A",
        "text": "The time it takes to read or write on memory"
      },
      {
        "key": "B",
        "text": "The time it takes to execute instructions"
      },
      {
        "key": "C",
        "text": "The time it takes to perform arithmetic computations"
      }
    ],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 906
  },
  {
    "qnum": 2,
    "question": "Access time is the time it takes to execute instructions. False",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 907
  },
  {
    "qnum": 2,
    "question": "What is the input of a D Flip Flop?",
    "options": [
      {
        "key": "A",
        "text": "D"
      },
      {
        "key": "B",
        "text": "Q"
      },
      {
        "key": "C",
        "text": "R"
      }
    ],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 908
  },
  {
    "qnum": 2,
    "question": "The input of a D Flip Flop is Q. False",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 909
  },
  {
    "qnum": 2,
    "question": "How can a clock signal be described in a computer system?",
    "options": [
      {
        "key": "A",
        "text": "Like a heartbeat"
      },
      {
        "key": "B",
        "text": "Like a random pulse"
      },
      {
        "key": "C",
        "text": "Like a constant high signal"
      },
      {
        "key": "D",
        "text": "Like a constant low signal"
      }
    ],
    "answer": null,
    "page": 28,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 910
  },
  {
    "qnum": 2,
    "question": "The clock signal can be thought of as the heartbeat of a computer system. o True",
    "options": [],
    "answer": null,
    "page": 28,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 911
  },
  {
    "qnum": 2,
    "question": "What does the clock signal help ensure in a digital circuit?",
    "options": [
      {
        "key": "A",
        "text": "Everything happens in an orderly manner"
      },
      {
        "key": "B",
        "text": "The system runs faster"
      },
      {
        "key": "C",
        "text": "The system consumes less power"
      },
      {
        "key": "D",
        "text": "The system generates more heat"
      }
    ],
    "answer": null,
    "page": 28,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 912
  },
  {
    "qnum": 2,
    "question": "What is a clock edge?",
    "options": [
      {
        "key": "A",
        "text": "When the clock signal stays high"
      },
      {
        "key": "B",
        "text": "When the clock signal stays low"
      },
      {
        "key": "C",
        "text": "When the clock switches from Low to High or vice versa"
      },
      {
        "key": "D",
        "text": "When the clock signal stops"
      }
    ],
    "answer": null,
    "page": 29,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 913
  },
  {
    "qnum": 2,
    "question": "A clock edge occurs when the clock signal switches from Low to High or vice versa. o True",
    "options": [],
    "answer": null,
    "page": 29,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 914
  },
  {
    "qnum": 2,
    "question": "How does the clock work with a D Flip-Flop?",
    "options": [
      {
        "key": "A",
        "text": "It stores multiple bits of data"
      },
      {
        "key": "B",
        "text": "It decides when to store data"
      },
      {
        "key": "C",
        "text": "It deletes data"
      },
      {
        "key": "D",
        "text": "It increases voltage"
      }
    ],
    "answer": null,
    "page": 29,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 915
  },
  {
    "qnum": 2,
    "question": "The clock signal is compared to a light turning on and off in a consistent pattern. o True",
    "options": [],
    "answer": null,
    "page": 29,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 916
  },
  {
    "qnum": 2,
    "question": "How does a D Flip-Flop store data?",
    "options": [
      {
        "key": "A",
        "text": "By increasing voltage"
      },
      {
        "key": "B",
        "text": "By decreasing current"
      },
      {
        "key": "C",
        "text": "By using the clock signal to decide when to store data"
      },
      {
        "key": "D",
        "text": "By generating heat"
      }
    ],
    "answer": null,
    "page": 30,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 917
  },
  {
    "qnum": 2,
    "question": "What does a high (1) signal mean in a clock?",
    "options": [
      {
        "key": "A",
        "text": "The signal is off"
      },
      {
        "key": "B",
        "text": "The signal is low"
      },
      {
        "key": "C",
        "text": "The signal is on"
      },
      {
        "key": "D",
        "text": "The signal is random"
      }
    ],
    "answer": null,
    "page": 30,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 918
  },
  {
    "qnum": 2,
    "question": "How long does the value at Q stay the same in a D Flip-Flop?",
    "options": [
      {
        "key": "A",
        "text": "Until the next voltage increase"
      },
      {
        "key": "B",
        "text": "Until the next current decrease"
      },
      {
        "key": "C",
        "text": "Until the next clock edge"
      },
      {
        "key": "D",
        "text": "Until the next heat generation"
      }
    ],
    "answer": null,
    "page": 31,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 919
  },
  {
    "qnum": 2,
    "question": "The D Flip-Flop \"remembers\" the data at D only at the moment the clock changes. o True",
    "options": [],
    "answer": null,
    "page": 31,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 920
  },
  {
    "qnum": 2,
    "question": "What would happen without the clock in digital circuits?",
    "options": [
      {
        "key": "A",
        "text": "There would be no way to control when things happen"
      },
      {
        "key": "B",
        "text": "The system would run faster"
      },
      {
        "key": "C",
        "text": "The system would consume less power"
      },
      {
        "key": "D",
        "text": "The system would generate more heat"
      }
    ],
    "answer": null,
    "page": 31,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 921
  },
  {
    "qnum": 2,
    "question": "Without the clock, there would be no way to control when things happen. o True",
    "options": [],
    "answer": null,
    "page": 32,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 922
  },
  {
    "qnum": 2,
    "question": "How many D Flip-Flops construct an 8-bit register?",
    "options": [
      {
        "key": "A",
        "text": "4"
      },
      {
        "key": "B",
        "text": "6"
      },
      {
        "key": "C",
        "text": "8"
      },
      {
        "key": "D",
        "text": "10"
      }
    ],
    "answer": null,
    "page": 32,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 923
  },
  {
    "qnum": 2,
    "question": "An 8-bit register is constructed using 8 D Flip-Flops. o True",
    "options": [],
    "answer": null,
    "page": 32,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 924
  },
  {
    "qnum": 2,
    "question": "What are the components of the bus set?",
    "options": [
      {
        "key": "A",
        "text": "Data bus, power bus, control bus"
      },
      {
        "key": "B",
        "text": "Data bus, address bus, control bus"
      },
      {
        "key": "C",
        "text": "Data bus, signal bus, control bus"
      },
      {
        "key": "D",
        "text": "Data bus, voltage bus, control bus | P age32"
      }
    ],
    "answer": null,
    "page": 32,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 925
  },
  {
    "qnum": 2,
    "question": "The bus set includes a data bus, address bus, and control bus. o True",
    "options": [],
    "answer": null,
    "page": 33,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 926
  },
  {
    "qnum": 2,
    "question": "What does the control bus manage?",
    "options": [
      {
        "key": "A",
        "text": "The data transfer speed"
      },
      {
        "key": "B",
        "text": "The power consumption"
      },
      {
        "key": "C",
        "text": "The information flow between components"
      },
      {
        "key": "D",
        "text": "The voltage levels"
      }
    ],
    "answer": null,
    "page": 33,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 927
  },
  {
    "qnum": 2,
    "question": "How many wires can a bus have?",
    "options": [
      {
        "key": "A",
        "text": "8 or 16"
      },
      {
        "key": "B",
        "text": "16 or 32"
      },
      {
        "key": "C",
        "text": "32 or 64"
      },
      {
        "key": "D",
        "text": "64 or 128"
      }
    ],
    "answer": null,
    "page": 34,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 928
  },
  {
    "qnum": 2,
    "question": "A bus can have 16 or 32 wires. o True",
    "options": [],
    "answer": null,
    "page": 34,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 929
  },
  {
    "qnum": 2,
    "question": "What does a 32-bit bus size indicate?",
    "options": [
      {
        "key": "A",
        "text": "The bus has 8 wires"
      },
      {
        "key": "B",
        "text": "The bus has 16 wires"
      },
      {
        "key": "C",
        "text": "The bus can transfer 32 bits of data at once"
      },
      {
        "key": "D",
        "text": "The bus can transfer 64 bits of data at once"
      }
    ],
    "answer": null,
    "page": 34,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 930
  },
  {
    "qnum": 2,
    "question": "A 64-bit bus size means the bus can transfer 32 bits of data at once. o False",
    "options": [],
    "answer": null,
    "page": 34,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 931
  },
  {
    "qnum": 2,
    "question": "What is an example of a store operation?",
    "options": [
      {
        "key": "A",
        "text": "Reading data from memory"
      },
      {
        "key": "B",
        "text": "Writing data to memory"
      },
      {
        "key": "C",
        "text": "Increasing voltage"
      },
      {
        "key": "D",
        "text": "Decreasing current"
      }
    ],
    "answer": null,
    "page": 35,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 932
  },
  {
    "qnum": 2,
    "question": "Write operation may have to clear data in memory first. o True",
    "options": [],
    "answer": null,
    "page": 35,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 933
  },
  {
    "qnum": 2,
    "question": "What are the three key advantages of memory?",
    "options": [
      {
        "key": "A",
        "text": "Voltage, current, heat"
      },
      {
        "key": "B",
        "text": "Capacity, speed, organization"
      },
      {
        "key": "C",
        "text": "Size, weight, color"
      },
      {
        "key": "D",
        "text": "Power, efficiency, cost"
      }
    ],
    "answer": null,
    "page": 35,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 934
  },
  {
    "qnum": 2,
    "question": "The three key advantages of memory are capacity, speed, and organization. o True",
    "options": [],
    "answer": null,
    "page": 36,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 935
  },
  {
    "qnum": 2,
    "question": "What does the CPU need to deal with the external world?",
    "options": [
      {
        "key": "A",
        "text": "Port"
      },
      {
        "key": "B",
        "text": "Bus"
      },
      {
        "key": "C",
        "text": "Memory"
      },
      {
        "key": "D",
        "text": "Clock"
      }
    ],
    "answer": null,
    "page": 36,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 936
  },
  {
    "qnum": 2,
    "question": "The CPU does not need a port to deal with the external world. o False",
    "options": [],
    "answer": null,
    "page": 36,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 937
  },
  {
    "qnum": 2,
    "question": "How many pins does a MOSFET have?",
    "options": [
      {
        "key": "A",
        "text": "2"
      },
      {
        "key": "B",
        "text": "3"
      },
      {
        "key": "C",
        "text": "4"
      },
      {
        "key": "D",
        "text": "5 | P age36"
      }
    ],
    "answer": null,
    "page": 36,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 938
  },
  {
    "qnum": 2,
    "question": "A MOSFET has 3 pins. True",
    "options": [],
    "answer": null,
    "page": 37,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 939
  },
  {
    "qnum": 2,
    "question": "What is an example of volatile memory?",
    "options": [
      {
        "key": "A",
        "text": "RAM"
      },
      {
        "key": "B",
        "text": "ROM"
      },
      {
        "key": "C",
        "text": "Hybrid"
      },
      {
        "key": "D",
        "text": "Flash"
      }
    ],
    "answer": null,
    "page": 37,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 940
  },
  {
    "qnum": 2,
    "question": "Non-volatile memory retains data when power is disconnected. o True",
    "options": [],
    "answer": null,
    "page": 37,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 941
  },
  {
    "qnum": 2,
    "question": "Why is RAM faster than ROM?",
    "options": [
      {
        "key": "A",
        "text": "Because of the components it consists of"
      },
      {
        "key": "B",
        "text": "Because it uses more power"
      },
      {
        "key": "C",
        "text": "Because it generates more heat"
      },
      {
        "key": "D",
        "text": "Because it is smaller"
      }
    ],
    "answer": null,
    "page": 38,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 942
  },
  {
    "qnum": 2,
    "question": "RAM is slower than ROM. o False",
    "options": [],
    "answer": null,
    "page": 38,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 943
  },
  {
    "qnum": 2,
    "question": "What is DRAM based on?",
    "options": [
      {
        "key": "A",
        "text": "Transistor"
      },
      {
        "key": "B",
        "text": "Capacitor"
      },
      {
        "key": "C",
        "text": "Resistor"
      },
      {
        "key": "D",
        "text": "Inductor"
      }
    ],
    "answer": null,
    "page": 38,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 944
  },
  {
    "qnum": 2,
    "question": "DRAM is based on capacitors. o True",
    "options": [],
    "answer": null,
    "page": 38,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 945
  },
  {
    "qnum": 2,
    "question": "What is needed to prevent charge leakage in DRAM?",
    "options": [
      {
        "key": "A",
        "text": "Voltage regulator"
      },
      {
        "key": "B",
        "text": "Refreshment circuit"
      },
      {
        "key": "C",
        "text": "Current limiter"
      },
      {
        "key": "D",
        "text": "Heat sink"
      }
    ],
    "answer": null,
    "page": 39,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 946
  },
  {
    "qnum": 2,
    "question": "A refreshment circuit is needed to prevent charge leakage in DRAM. o True",
    "options": [],
    "answer": null,
    "page": 39,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 947
  },
  {
    "qnum": 2,
    "question": "What are the advantages of DRAM?",
    "options": [
      {
        "key": "A",
        "text": "High cost, low density, high power consumption"
      },
      {
        "key": "B",
        "text": "Low cost, high density, low power consumption"
      },
      {
        "key": "C",
        "text": "High cost, high density, high power consumption"
      },
      {
        "key": "D",
        "text": "Low cost, low density, low power consumption"
      }
    ],
    "answer": null,
    "page": 39,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 948
  },
  {
    "qnum": 2,
    "question": "DRAM has low cost per bit and high density. o True",
    "options": [],
    "answer": null,
    "page": 40,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 949
  },
  {
    "qnum": 2,
    "question": "Why is SRAM used in embedded systems despite its high cost?",
    "options": [
      {
        "key": "A",
        "text": "Because it is faster"
      },
      {
        "key": "B",
        "text": "Because it is cheaper"
      },
      {
        "key": "C",
        "text": "Because it consumes more power"
      },
      {
        "key": "D",
        "text": "Because it generates more heat"
      }
    ],
    "answer": null,
    "page": 40,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 950
  },
  {
    "qnum": 2,
    "question": "SRAM is used in embedded systems because it is cheaper. o False",
    "options": [],
    "answer": null,
    "page": 40,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 951
  },
  {
    "qnum": 2,
    "question": "What type of memory does not retain data when power is disconnected?",
    "options": [
      {
        "key": "A",
        "text": "Non-volatile memory"
      },
      {
        "key": "B",
        "text": "Hybrid memory"
      },
      {
        "key": "C",
        "text": "Volatile memory"
      },
      {
        "key": "D",
        "text": "Static memory | P age40"
      }
    ],
    "answer": null,
    "page": 40,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 952
  },
  {
    "qnum": 2,
    "question": "What is the access time of ROM compared to RAM? o a) Faster o b) Slower o c) Same o d) Variable",
    "options": [],
    "answer": null,
    "page": 41,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 953
  },
  {
    "qnum": 2,
    "question": "The access time of ROM is faster than RAM. False",
    "options": [],
    "answer": null,
    "page": 41,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 954
  },
  {
    "qnum": 2,
    "question": "What surrounds the floating gate in a floating gate MOSFET? o a) Metal layer o b) Oxide layer o c) Semiconductor layer o d) Insulator layer",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 955
  },
  {
    "qnum": 2,
    "question": "The floating gate can retain charge even when power is removed. True",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 956
  },
  {
    "qnum": 2,
    "question": "What happens during the programming process of a floating gate MOSFET? o a) Data is erased o b) Data is read o c) Charge is stored in the floating gate o d) Voltage is applied to the drain",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 957
  },
  {
    "qnum": 2,
    "question": "The floating gate will lose its charge when power is disconnected. False",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 958
  },
  {
    "qnum": 2,
    "question": "What happens when a high voltage is applied to the drain? o a) The floating gate retains its charge o b) The charge in the floating gate is released o c) The control gate is activated o d) The source is grounded",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 959
  },
  {
    "qnum": 2,
    "question": "The floating gate will contain a positive charge in the programming state. False",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 960
  },
  {
    "qnum": 2,
    "question": "What is the main characteristic of Mask Programmable ROM? o a) It can be reprogrammed o b) It is erasable o c) It is programmed once and cannot be changed o d) It is volatile",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 961
  },
  {
    "qnum": 2,
    "question": "Mask Programmable ROM can be reprogrammed if there are bugs. False",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 962
  },
  {
    "qnum": 2,
    "question": "Who installs the code on PROM? o a) The factory o b) The user o c) The processor o d) The operating system",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 963
  },
  {
    "qnum": 2,
    "question": "Each fuse in PROM represents a bit value. True",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 964
  },
  {
    "qnum": 2,
    "question": "What can affect the data stored in EPROM? o a) Voltage fluctuations o b) Radiation and noise o c) Temperature changes o d) Humidity",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 965
  },
  {
    "qnum": 2,
    "question": "EPROM can be erased using high voltage. False",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 966
  },
  {
    "qnum": 2,
    "question": "Which of the following is a type of non-volatile memory? o a) DRAM o b) SRAM o c) Mask Programmable ROM o d) Cache memory",
    "options": [],
    "answer": null,
    "page": 45,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 967
  },
  {
    "qnum": 2,
    "question": "Mask Programmable ROM is a type of non-volatile memory. True",
    "options": [],
    "answer": null,
    "page": 45,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 968
  },
  {
    "qnum": 2,
    "question": "What happens when high voltage is applied to the drain during the erasing process? o a) The floating gate retains its charge o b) The charge in the floating gate is released o c) The control gate is activated o d) The source is grounded",
    "options": [],
    "answer": null,
    "page": 45,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 969
  },
  {
    "qnum": 2,
    "question": "What does the bit hold after the programming state? o a) Zero o b) One o c) Both zero and one o d) None",
    "options": [],
    "answer": null,
    "page": 45,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 970
  },
  {
    "qnum": 2,
    "question": "What is the endurance of Flash memory? o a) 10,000 times o b) 50,000 times o c) 100,000 times o d) 1,000,000 times",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 971
  },
  {
    "qnum": 2,
    "question": "Flash memory can be erased and reprogrammed multiple times. True",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 972
  },
  {
    "qnum": 2,
    "question": "NVRAM can be erased and reprogrammed multiple times. True",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 973
  },
  {
    "qnum": 2,
    "question": "What is the endurance of Hybrid memory (𝑬𝟐PROM)? o a) 10,000 times o b) 50,000 times o c) 100,000 times o d) 1,000,000 times | P age46",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 974
  },
  {
    "qnum": 2,
    "question": "Hybrid memory (𝑬𝟐PROM) can be erased and reprogrammed multiple times. True",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 975
  },
  {
    "qnum": 2,
    "question": "What is the access type of cache memory? o a) Block access o b) Byte access o c) Word access o d) Page access",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 976
  },
  {
    "qnum": 2,
    "question": "Cache memory can be erased and reprogrammed multiple times. True",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 977
  },
  {
    "qnum": 2,
    "question": "when CPU request and address from cache and it did not find it. It is known by ………….. o a) Cache Hit o b) Cache Miss",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 978
  },
  {
    "qnum": 2,
    "question": "What is the access type of EEPROM? o a) Block access o b) Byte access o c) Word access o d) Page access",
    "options": [],
    "answer": null,
    "page": 48,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 979
  },
  {
    "qnum": 2,
    "question": "EEPROM can be erased and reprogrammed multiple times. True",
    "options": [],
    "answer": null,
    "page": 48,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 980
  },
  {
    "qnum": 2,
    "question": "Where is Level 1 (L1) cache located? o a) Outside the microprocessor o b) Inside the main memory o c) Inside each core of the microprocessor o d) In the secondary storage | P age48",
    "options": [],
    "answer": null,
    "page": 48,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 981
  },
  {
    "qnum": 2,
    "question": "Each core in a microprocessor contains its own Level 1 (L1) cache. True",
    "options": [],
    "answer": null,
    "page": 49,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 982
  },
  {
    "qnum": 2,
    "question": "What does cache coherence ensure? o a) Faster access to data o b) Reduced power consumption o c) Consistency of data across multiple caches o d) Increased storage capacity",
    "options": [],
    "answer": null,
    "page": 49,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 983
  },
  {
    "qnum": 2,
    "question": "Each cache has SRAM and a controller to manage coherence. True",
    "options": [],
    "answer": null,
    "page": 49,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 984
  },
  {
    "qnum": 2,
    "question": "Which component is faster than ROM but slower than register files? o a) Hard disk drive (HDD) o b) Main memory (RAM) o c) Cache memory | P age49",
    "options": [],
    "answer": null,
    "page": 49,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 985
  },
  {
    "qnum": 2,
    "question": "RAM is faster than ROM. True",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 986
  },
  {
    "qnum": 2,
    "question": "What is the special routine executed when an interrupt occurs? o a) Main program o b) Polling routine o c) Interrupt Service Routine (ISR) o d) Context switch",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 987
  },
  {
    "qnum": 2,
    "question": "The processor does not return to the main program after executing the ISR. False",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 988
  },
  {
    "qnum": 2,
    "question": "What does polling involve? o a) Executing an ISR o b) Sending requests or queries to a device and waiting for a response o c) Halting the processor o d) Context switching",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 989
  },
  {
    "qnum": 2,
    "question": "Polling involves sending requests or queries to a device and waiting for a response. True",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 990
  },
  {
    "qnum": 2,
    "question": "How do interrupts contribute to real-time response? o a) By slowing down the processor o b) By allowing the system to respond to external events in real time o c) By increasing polling frequency o d) By reducing the number of tasks",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 991
  },
  {
    "qnum": 2,
    "question": "Interrupts allow the system to respond to external events in real time. True",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 992
  },
  {
    "qnum": 2,
    "question": "What is an example of an external interrupt? o a) A sensor sending a signal to the microcontroller o b) A timer interrupt o c) A software command o d) A system error",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 993
  },
  {
    "qnum": 2,
    "question": "A sensor sending a signal to the microcontroller is an example of an internal interrupt. False",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 994
  },
  {
    "qnum": 2,
    "question": "What happens during the ISR execution step? o a) The processor saves its state o b) The microcontroller stops the current execution and jumps to the ISR o c) The processor returns to the main program o d) The interrupt signal is ignored",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 995
  },
  {
    "qnum": 2,
    "question": "During the ISR execution step, the microcontroller stops the current execution and jumps to the ISR. True",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 996
  },
  {
    "qnum": 2,
    "question": "What are software interrupts initiated by? o a) External devices o b) Program commands o c) Sensors o d) Communication interfaces",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 997
  },
  {
    "qnum": 2,
    "question": "Software interrupts are initiated by program commands. True",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 998
  },
  {
    "qnum": 2,
    "question": "What is an example of a maskable interrupt? o a) Power failure o b) Timer interrupt o c) Memory error o d) System crash",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 999
  },
  {
    "qnum": 2,
    "question": "Timer interrupts are an example of non-maskable interrupts. False",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1000
  },
  {
    "qnum": 2,
    "question": "What should be avoided within an ISR? o a) Quick execution o b) Long delays, I/O operations, or complex tasks o c) Short execution o d) Context switching",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1001
  },
  {
    "qnum": 2,
    "question": "Long delays, I/O operations, or complex tasks should be avoided within an ISR. True",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1002
  },
  {
    "qnum": 2,
    "question": "What is interrupt nesting? o a) Disabling all interrupts o b) Higher-priority interrupts preempting lower-priority ISRs o c) Executing multiple ISRs simultaneously o d) Ignoring lower-priority interrupts",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1003
  },
  {
    "qnum": 2,
    "question": "Interrupt nesting allows higher-priority interrupts to preempt lower-priority ISRs. True",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1004
  },
  {
    "qnum": 2,
    "question": "When might you disable interrupts? o a) During normal operation o b) During critical code execution or when updating shared resources o c) When the system is idle o d) During power-up",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1005
  },
  {
    "qnum": 2,
    "question": "Masking interrupts disables all interrupts regardless of priority levels. False",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1006
  },
  {
    "qnum": 2,
    "question": "What generates timer interrupts? o a) External devices o b) Hardware timers to handle periodic tasks o c) Software commands o d) User input",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1007
  },
  {
    "qnum": 2,
    "question": "Timer interrupts are generated by hardware timers to handle periodic tasks. True",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1008
  },
  {
    "qnum": 2,
    "question": "What should be done after configuring the timer for an interrupt? o a) Write ISR o b) Enable global interrupts o c) Enable timer interrupt in the interrupt controller o d) Execute main program",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1009
  },
  {
    "qnum": 2,
    "question": "After configuring the timer, you should enable global interrupts before enabling the timer interrupt in the interrupt controller. False",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1010
  },
  {
    "qnum": 2,
    "question": "Which factor affects interrupt latency? o a) System uptime o b) Polling frequency o c) Interrupt priority o d) System temperature",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1011
  },
  {
    "qnum": 2,
    "question": "Interrupt priority does not affect latency. False",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1012
  },
  {
    "qnum": 2,
    "question": "What are nested interrupts? o a) Disabling all interrupts o b) Managing the nesting of multiple interrupts for high-priority tasks o c) Executing multiple ISRs simultaneously o d) Ignoring lower-priority interrupts",
    "options": [],
    "answer": null,
    "page": 57,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1013
  },
  {
    "qnum": 2,
    "question": "Nested interrupts involve managing the nesting of multiple interrupts for high-priority tasks. True",
    "options": [],
    "answer": null,
    "page": 57,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1014
  },
  {
    "qnum": 2,
    "question": "What is crucial for embedded systems development? o a) Understanding interrupt types, priority, and flow of execution is crucial for embedded systems development. o b) Understanding polling types, priority, and flow of execution is crucial for embedded systems development. o c) Understanding context switching types, priority, and flow of execution is crucial for embedded systems development.",
    "options": [],
    "answer": null,
    "page": 57,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1015
  },
  {
    "qnum": 2,
    "question": "Understanding polling types, priority, and flow of execution is crucial for embedded systems development. False",
    "options": [],
    "answer": null,
    "page": 58,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1016
  },
  {
    "qnum": 2,
    "question": "What ensures that data is exchanged correctly without errors between sensors, controllers, and other hardware? o a) Communication protocols ensure that data is exchanged correctly without errors between sensors, controllers, and other hardware. o b) Polling ensures that data is exchanged correctly without errors between sensors, controllers, and other hardware. o c) Context switching ensures that data is exchanged correctly without errors between sensors, controllers, and other hardware. o d) System uptime ensures that data is exchanged correctly without errors between sensors, controllers, and other hardware.",
    "options": [],
    "answer": null,
    "page": 58,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1017
  },
  {
    "qnum": 2,
    "question": "Polling ensures that data is exchanged correctly without errors between sensors, controllers, and other hardware. False",
    "options": [],
    "answer": null,
    "page": 58,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1018
  },
  {
    "qnum": 2,
    "question": "What is UART used for? o a) Connecting many devices o b) One-on-one communication o c) Long-distance communication o d) High-speed data transfer",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1019
  },
  {
    "qnum": 2,
    "question": "UART is used for one-on-one communication. True",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1020
  },
  {
    "qnum": 2,
    "question": "What is CAN commonly used in? o a) Home appliances o b) Cars and factories o c) Personal computers o d) Mobile phones",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1021
  },
  {
    "qnum": 2,
    "question": "CAN is commonly used in cars and factories. True",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1022
  },
  {
    "qnum": 2,
    "question": "Why are protocols important in embedded systems? o a) They increase power consumption o b) They reduce system efficiency o c) They ensure that data is exchanged correctly without errors o d) They slow down communication",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1023
  },
  {
    "qnum": 2,
    "question": "Protocols decide how data looks when it should be sent and how errors are handled. True",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1024
  },
  {
    "qnum": 2,
    "question": "What helps different systems work together smoothly? o a) Increasing power consumption o b) Following communication protocols o c) Reducing system efficiency o d) Slowing down communication",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1025
  },
  {
    "qnum": 2,
    "question": "Following communication protocols helps different systems work together smoothly. True",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1026
  },
  {
    "qnum": 2,
    "question": "What is serial communication? o a) Sending multiple bits at the same time o b) Sending data bit by bit, one after another o c) Using more wires o d) Less commonly used in embedded systems",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1027
  },
  {
    "qnum": 2,
    "question": "Parallel communication sends multiple bits at the same time. True",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1028
  },
  {
    "qnum": 2,
    "question": "What is UART? o a) A type of memory o b) A type of processor o c) A simple protocol that sends data one bit at a time o d) A type of software",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1029
  },
  {
    "qnum": 2,
    "question": "UART uses two wires: one for sending data (TX) and one for receiving data (RX). True",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1030
  },
  {
    "qnum": 2,
    "question": "What is a key feature of I2C? o a) Multiple devices can share the same bus (data line) o b) It uses more wires o c) It is less commonly used in embedded systems o d) It requires a clock signal",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1031
  },
  {
    "qnum": 2,
    "question": "Multiple devices can share the same bus (data line) in I2C. True",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1032
  },
  {
    "qnum": 2,
    "question": "What are the four wires used in SPI? o a) TX, RX, SDA, SCL o b) MOSI, MISO, SCK, SS o c) TX, RX, SCK, SS o d) MOSI, MISO, SDA, SCL",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1033
  },
  {
    "qnum": 2,
    "question": "SPI uses four wires: MOSI, MISO, SCK, and SS. True",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1034
  },
  {
    "qnum": 2,
    "question": "What is a key feature of CAN? o a) It is used for long-distance communication o b) It is known for high-speed data transfer o c) It is fault-tolerant and used for real-time communication o d) It is used for one-on-one communication",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1035
  },
  {
    "qnum": 2,
    "question": "CAN is fault-tolerant and used for real-time communication. True",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1036
  },
  {
    "qnum": 2,
    "question": "What is a key feature of USB? o a) It uses fewer wires o b) It is less commonly used in embedded systems o c) It can transfer data at very high speeds and provide power to connected devices o d) It does not need a clock signal",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1037
  },
  {
    "qnum": 2,
    "question": "USB can transfer data at very high speeds and provide power to connected devices. True",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1038
  },
  {
    "qnum": 2,
    "question": "What is a key feature of Bluetooth? o a) High power consumption o b) Low power consumption (especially Bluetooth Low Energy or BLE) o c) Long range o d) High-speed data transfer",
    "options": [],
    "answer": null,
    "page": 64,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1039
  },
  {
    "qnum": 2,
    "question": "Bluetooth has high power consumption. False",
    "options": [],
    "answer": null,
    "page": 64,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1040
  },
  {
    "qnum": 2,
    "question": "What is a key feature of Wi-Fi? o a) Low power consumption o b) High-speed data transfer o c) Short range o d) Low-speed data transfer",
    "options": [],
    "answer": null,
    "page": 64,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1041
  },
  {
    "qnum": 2,
    "question": "Wi-Fi has low power consumption. False",
    "options": [],
    "answer": null,
    "page": 64,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1042
  },
  {
    "qnum": 2,
    "question": "Which protocol is suitable for short distances? o a) Wi-Fi b) UART or SPI c) LoRa d) Bluetooth",
    "options": [],
    "answer": null,
    "page": 65,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1043
  },
  {
    "qnum": 2,
    "question": "UART or SPI are suitable protocols for short distances. True",
    "options": [],
    "answer": null,
    "page": 65,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1044
  },
  {
    "qnum": 2,
    "question": "Which protocol is simpler to use? o a) CAN o b) USB o c) UART o d) SPI",
    "options": [],
    "answer": null,
    "page": 65,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1045
  },
  {
    "qnum": 2,
    "question": "UART is simpler to use compared to CAN or USB. True",
    "options": [],
    "answer": null,
    "page": 65,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1046
  },
  {
    "qnum": 2,
    "question": "The AGC used approximately how many ICs? A. 50 B. 500 C. 5000 D. 50,000",
    "options": [],
    "answer": null,
    "page": 67,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1047
  },
  {
    "qnum": 2,
    "question": "Intel 4004 was the world’s first general-purpose 8-bit microprocessor. False",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1048
  },
  {
    "qnum": 2,
    "question": "Washing machines and refrigerators fall under which application area of embedded systems? A. Telecom B. Household appliances C. Computer networking D. Security systems",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1049
  },
  {
    "qnum": 2,
    "question": "Refrigerators are considered household embedded systems. True",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1050
  },
  {
    "qnum": 2,
    "question": "In a control-based embedded system, sensors are mainly used to: A. Generate heat B. Capture changes in environmental variables C. Store data permanently D. Provide power to actuators",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1051
  },
  {
    "qnum": 2,
    "question": "Monitoring systems can control variables. False",
    "options": [],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1052
  },
  {
    "qnum": 2,
    "question": "A good system specification must be:",
    "options": [
      {
        "key": "A",
        "text": "Complex and difficult for customers to understand"
      },
      {
        "key": "B",
        "text": "Very short and vague"
      },
      {
        "key": "C",
        "text": "Precise and understandable for verification"
      },
      {
        "key": "D",
        "text": "Only written by programmers"
      }
    ],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1053
  },
  {
    "qnum": 2,
    "question": "The GPS map database is responsible for rendering pixels on the display. False",
    "options": [],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1054
  },
  {
    "qnum": 2,
    "question": "Interrupt Vector Lookup: The interrupt controller checks the interrupt vector table. 3.ISR Execution: The microcontroller stops the current execution and jumps to the ISR corresponding to the interrupt.",
    "options": [],
    "answer": null,
    "page": 84,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1055
  },
  {
    "qnum": 3,
    "question": "Which type of computing system is used for a single purpose?",
    "options": [
      {
        "key": "A",
        "text": "General purpose"
      },
      {
        "key": "B",
        "text": "Specific purpose"
      },
      {
        "key": "C",
        "text": "Hybrid purpose"
      }
    ],
    "answer": null,
    "page": 4,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1056
  },
  {
    "qnum": 3,
    "question": "Specific purpose systems are used for a single purpose. True",
    "options": [],
    "answer": null,
    "page": 4,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1057
  },
  {
    "qnum": 3,
    "question": "Which of the following is a challenge for embedded systems?",
    "options": [
      {
        "key": "A",
        "text": "Size"
      },
      {
        "key": "B",
        "text": "Weight"
      },
      {
        "key": "C",
        "text": "Color"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1058
  },
  {
    "qnum": 3,
    "question": "What is the purpose of a breadboard in embedded systems?",
    "options": [
      {
        "key": "A",
        "text": "To connect electronic components for various projects"
      },
      {
        "key": "B",
        "text": "To bake bread"
      },
      {
        "key": "C",
        "text": "To write software code"
      }
    ],
    "answer": null,
    "page": 5,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1059
  },
  {
    "qnum": 3,
    "question": "Which of the following is not a characteristic of an SoC?",
    "options": [
      {
        "key": "A",
        "text": "Larger size"
      },
      {
        "key": "B",
        "text": "Less expensive"
      },
      {
        "key": "C",
        "text": "High performance"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1060
  },
  {
    "qnum": 3,
    "question": "An SoC is less expensive compared to a system board. True",
    "options": [],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1061
  },
  {
    "qnum": 3,
    "question": "System on Chips are more expensive compared to System boards. False",
    "options": [],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1062
  },
  {
    "qnum": 3,
    "question": "Which of the following can be edited during the system's design phase?",
    "options": [
      {
        "key": "A",
        "text": "System board"
      },
      {
        "key": "B",
        "text": "System on Chip"
      }
    ],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1063
  },
  {
    "qnum": 3,
    "question": "Configurability is a characteristic of system boards. True",
    "options": [],
    "answer": null,
    "page": 6,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1064
  },
  {
    "qnum": 3,
    "question": "Why is the 555 timer IC popular?",
    "options": [
      {
        "key": "A",
        "text": "Flexibility and price"
      },
      {
        "key": "B",
        "text": "Size and color"
      },
      {
        "key": "C",
        "text": "Speed and weight"
      }
    ],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1065
  },
  {
    "qnum": 3,
    "question": "The 555 timer IC is an example of an Integrated Circuit (IC). True",
    "options": [],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1066
  },
  {
    "qnum": 3,
    "question": "What is a benefit of VLSI?",
    "options": [
      {
        "key": "A",
        "text": "Wide range functionality"
      },
      {
        "key": "B",
        "text": "High cost"
      },
      {
        "key": "C",
        "text": "Limited functionality"
      }
    ],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1067
  },
  {
    "qnum": 3,
    "question": "VLSI is not an Integrated Circuit (IC). False",
    "options": [],
    "answer": null,
    "page": 7,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1068
  },
  {
    "qnum": 3,
    "question": "Which of the following is an example of an IC?",
    "options": [
      {
        "key": "A",
        "text": "SoC"
      },
      {
        "key": "B",
        "text": "Breadboard"
      },
      {
        "key": "C",
        "text": "Hard Disk"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1069
  },
  {
    "qnum": 3,
    "question": "RAMs and ROMs are examples of ICs. True",
    "options": [],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1070
  },
  {
    "qnum": 3,
    "question": "Which of the following is a name for MPU?",
    "options": [
      {
        "key": "A",
        "text": "Processor"
      },
      {
        "key": "B",
        "text": "Microprocessor"
      },
      {
        "key": "C",
        "text": "CPU"
      },
      {
        "key": "D",
        "text": "All of them"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1071
  },
  {
    "qnum": 3,
    "question": "Processor and Microprocessor are names for MPU. True",
    "options": [],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1072
  },
  {
    "qnum": 3,
    "question": "What is the role of the CPU in a system with multiple microprocessors?",
    "options": [
      {
        "key": "A",
        "text": "Primary processor"
      },
      {
        "key": "B",
        "text": "Secondary processor"
      },
      {
        "key": "C",
        "text": "Memory unit"
      }
    ],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1073
  },
  {
    "qnum": 3,
    "question": "The GPU is a secondary processor. True",
    "options": [],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1074
  },
  {
    "qnum": 3,
    "question": "Which of the following is a component of an MCU?",
    "options": [
      {
        "key": "A",
        "text": "Processor"
      },
      {
        "key": "B",
        "text": "Hard Disk"
      },
      {
        "key": "C",
        "text": "Network"
      }
    ],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1075
  },
  {
    "qnum": 3,
    "question": "An MCU consists of a processor, storage, and network. False",
    "options": [],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1076
  },
  {
    "qnum": 3,
    "question": "Which of the following is not a role of the GPU?",
    "options": [
      {
        "key": "A",
        "text": "Assist in graphics operations"
      },
      {
        "key": "B",
        "text": "Primary processor"
      },
      {
        "key": "C",
        "text": "Occasionally called Visual Processing Unit"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1077
  },
  {
    "qnum": 3,
    "question": "The GPU is the primary processor in a system. False",
    "options": [],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1078
  },
  {
    "qnum": 3,
    "question": "Which of the following is not a role of the DSP?",
    "options": [
      {
        "key": "A",
        "text": "Deal with complex computations"
      },
      {
        "key": "B",
        "text": "Primary processor"
      },
      {
        "key": "C",
        "text": "Assist in graphics operations"
      }
    ],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1079
  },
  {
    "qnum": 3,
    "question": "The DSP assists in graphics operations. False | P age10",
    "options": [],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1080
  },
  {
    "qnum": 3,
    "question": "What does ALU stand for?",
    "options": [
      {
        "key": "A",
        "text": "Arithmetic and Logic Unit"
      },
      {
        "key": "B",
        "text": "Arithmetic and Linear Unit"
      },
      {
        "key": "C",
        "text": "Arithmetic and Logical Unit"
      }
    ],
    "answer": null,
    "page": 11,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1081
  },
  {
    "qnum": 3,
    "question": "What is the role of the ALU in a system?",
    "options": [
      {
        "key": "A",
        "text": "Perform arithmetic and logical operations"
      },
      {
        "key": "B",
        "text": "Control unit operations"
      },
      {
        "key": "C",
        "text": "Manage memory"
      }
    ],
    "answer": null,
    "page": 11,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1082
  },
  {
    "qnum": 3,
    "question": "The ALU is a part of the MP inside MP. True",
    "options": [],
    "answer": null,
    "page": 11,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1083
  },
  {
    "qnum": 3,
    "question": "The DSP is the primary processor in a system. False | P age11",
    "options": [],
    "answer": null,
    "page": 11,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1084
  },
  {
    "qnum": 3,
    "question": "What is the role of an SoC in a system?",
    "options": [
      {
        "key": "A",
        "text": "Integrate multiple components into a single chip"
      },
      {
        "key": "B",
        "text": "Serve as a primary processor"
      },
      {
        "key": "C",
        "text": "Manage memory"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1085
  },
  {
    "qnum": 3,
    "question": "Which type of application requires a microcontroller with high performance?",
    "options": [
      {
        "key": "A",
        "text": "OS Applications"
      },
      {
        "key": "B",
        "text": "BareMetal SW"
      },
      {
        "key": "C",
        "text": "Cloud Computing"
      }
    ],
    "answer": null,
    "page": 12,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1086
  },
  {
    "qnum": 3,
    "question": "Which of the following is not a reason for SoC dealing with OS Applications?",
    "options": [
      {
        "key": "A",
        "text": "High performance"
      },
      {
        "key": "B",
        "text": "Low performance"
      },
      {
        "key": "C",
        "text": "High configurability"
      }
    ],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1087
  },
  {
    "qnum": 3,
    "question": "High performance is a reason for SoC dealing with OS Applications. True -------------------------------------------------------------------------------------------------------------------------------",
    "options": [],
    "answer": null,
    "page": 13,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1088
  },
  {
    "qnum": 3,
    "question": "Hard Disk is a component of an SoC. False",
    "options": [],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1089
  },
  {
    "qnum": 3,
    "question": "What is the role of sensors in an embedded system?",
    "options": [
      {
        "key": "A",
        "text": "Convert physical events into electrical signals"
      },
      {
        "key": "B",
        "text": "Convert electrical signals into physical events"
      },
      {
        "key": "C",
        "text": "Manage memory"
      }
    ],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1090
  },
  {
    "qnum": 3,
    "question": "Sensors convert electrical signals into physical events. False",
    "options": [],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1091
  },
  {
    "qnum": 3,
    "question": "Sensors convert electrical signals into physical events. False | P age14",
    "options": [],
    "answer": null,
    "page": 14,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1092
  },
  {
    "qnum": 3,
    "question": "Which of the following is a component of an embedded system?",
    "options": [
      {
        "key": "A",
        "text": "IC"
      },
      {
        "key": "B",
        "text": "Hard Disk"
      },
      {
        "key": "C",
        "text": "Network"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1093
  },
  {
    "qnum": 3,
    "question": "An MCU stands for Microcontroller Unit. True",
    "options": [],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1094
  },
  {
    "qnum": 3,
    "question": "Which of the following is not a component of a computing system?",
    "options": [
      {
        "key": "A",
        "text": "CPU"
      },
      {
        "key": "B",
        "text": "Memory"
      },
      {
        "key": "C",
        "text": "Hard Disk"
      }
    ],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1095
  },
  {
    "qnum": 3,
    "question": "A Hard Disk is a component of a computing system. False",
    "options": [],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1096
  },
  {
    "qnum": 3,
    "question": "Which of the following is not a part of the instruction life cycle?",
    "options": [
      {
        "key": "A",
        "text": "Fetch"
      },
      {
        "key": "B",
        "text": "Decode"
      },
      {
        "key": "C",
        "text": "Store"
      }
    ],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1097
  },
  {
    "qnum": 3,
    "question": "Storing is a part of the instruction life cycle. False",
    "options": [],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1098
  },
  {
    "qnum": 3,
    "question": "What happens to the program counter after the CPU fetches an instruction?",
    "options": [
      {
        "key": "A",
        "text": "It is increased by 1"
      },
      {
        "key": "B",
        "text": "It is reset to 0"
      },
      {
        "key": "C",
        "text": "It is decreased by 1 | P age16"
      }
    ],
    "answer": null,
    "page": 16,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1099
  },
  {
    "qnum": 3,
    "question": "After fetching an instruction, the program counter is increased by 1. True",
    "options": [],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1100
  },
  {
    "qnum": 3,
    "question": "What does the CPU do after fetching an instruction?",
    "options": [
      {
        "key": "A",
        "text": "Increases the program counter by 1"
      },
      {
        "key": "B",
        "text": "Decreases the program counter by 1"
      },
      {
        "key": "C",
        "text": "Resets the program counter to 0"
      }
    ],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1101
  },
  {
    "qnum": 3,
    "question": "After the CPU fetches the instruction, it increases the program counter by 1 so it points to the next instruction in the program's sequence. True",
    "options": [],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1102
  },
  {
    "qnum": 3,
    "question": "Where is the instruction stored after being fetched by the CU?",
    "options": [
      {
        "key": "A",
        "text": "Instruction Register (IR)"
      },
      {
        "key": "B",
        "text": "Program Counter (PC)"
      },
      {
        "key": "C",
        "text": "Memory Address Register (MAR) | P age17"
      }
    ],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1103
  },
  {
    "qnum": 3,
    "question": "The Instruction Register (IR) is inside the microprocessor. True",
    "options": [],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1104
  },
  {
    "qnum": 3,
    "question": "What is the role of the Instruction Decoder (ID) inside the CU?",
    "options": [
      {
        "key": "A",
        "text": "Decode the instruction"
      },
      {
        "key": "B",
        "text": "Execute the instruction"
      },
      {
        "key": "C",
        "text": "Store the instruction"
      }
    ],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1105
  },
  {
    "qnum": 3,
    "question": "The Instruction Decoder (ID) decodes the instruction to send it to execution. True",
    "options": [],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1106
  },
  {
    "qnum": 3,
    "question": "What are the two pieces of information needed to decode the instruction?",
    "options": [
      {
        "key": "A",
        "text": "Instruction Set and Instruction Format"
      },
      {
        "key": "B",
        "text": "Instruction Code and Instruction Address"
      },
      {
        "key": "C",
        "text": "Instruction Data and Instruction Type"
      }
    ],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1107
  },
  {
    "qnum": 3,
    "question": "The two pieces of information needed to decode the instruction are Instruction Code and Instruction Address. False | P age18",
    "options": [],
    "answer": null,
    "page": 18,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1108
  },
  {
    "qnum": 3,
    "question": "The Instruction Decoder (ID) executes the instruction. False",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1109
  },
  {
    "qnum": 3,
    "question": "In new microprocessors, the results of the ALU are stored in memory. False",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1110
  },
  {
    "qnum": 3,
    "question": "The two pieces of information needed to decode the instruction are Instruction Set and Instruction Format. True | P age19",
    "options": [],
    "answer": null,
    "page": 19,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1111
  },
  {
    "qnum": 3,
    "question": "the assembly language will vary depending on different microprocessors. True",
    "options": [],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1112
  },
  {
    "qnum": 3,
    "question": "What does CISC stand for?",
    "options": [
      {
        "key": "A",
        "text": "Complex Instruction Set Computing"
      },
      {
        "key": "B",
        "text": "Complex Instruction Set Compiler"
      },
      {
        "key": "C",
        "text": "Complex Instruction Set Controller"
      }
    ],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1113
  },
  {
    "qnum": 3,
    "question": "RISC and CISC are the same types of ISA. False",
    "options": [],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1114
  },
  {
    "qnum": 3,
    "question": "Why does RISC need a strong compiler?",
    "options": [
      {
        "key": "a",
        "text": "To convert complex instructions into simpler ones"
      },
      {
        "key": "b",
        "text": "To convert simple instructions into complex ones"
      },
      {
        "key": "c",
        "text": "To optimize code for performance"
      },
      {
        "key": "d",
        "text": "To manage memory efficiently"
      }
    ],
    "answer": null,
    "page": 21,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1115
  },
  {
    "qnum": 3,
    "question": "RISC ISAs rely on hardware for instruction execution, while CISC ISAs rely on software. False",
    "options": [],
    "answer": null,
    "page": 21,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1116
  },
  {
    "qnum": 3,
    "question": "The two ways for ID manufacturing are Hard-Wired and Memory-Mapped. True",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1117
  },
  {
    "qnum": 3,
    "question": "Which type of ISA uses Hard-Wired ID?",
    "options": [
      {
        "key": "A",
        "text": "RISC"
      },
      {
        "key": "B",
        "text": "CISC"
      },
      {
        "key": "C",
        "text": "Both RISC and CISC"
      }
    ],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1118
  },
  {
    "qnum": 3,
    "question": "Hard-Wired consists of set of logic gates, so ID is slow. False",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1119
  },
  {
    "qnum": 3,
    "question": "What is the cost of the software (compiler) in RISC?",
    "options": [
      {
        "key": "A",
        "text": "High"
      },
      {
        "key": "B",
        "text": "Low"
      },
      {
        "key": "C",
        "text": "Same as CISC | P age22"
      }
    ],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1120
  },
  {
    "qnum": 3,
    "question": "The cost of the software (compiler) in RISC is high. True",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1121
  },
  {
    "qnum": 3,
    "question": "What is the power consumption of the ID in CISC?",
    "options": [
      {
        "key": "A",
        "text": "Less"
      },
      {
        "key": "B",
        "text": "High"
      },
      {
        "key": "C",
        "text": "Same as RISC"
      }
    ],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1122
  },
  {
    "qnum": 3,
    "question": "The power consumption of the ID in CISC is less. True",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1123
  },
  {
    "qnum": 3,
    "question": "Why is RISC used in embedded systems?",
    "options": [
      {
        "key": "A",
        "text": "Because it needs less number of instructions"
      },
      {
        "key": "B",
        "text": "Because it is high performance"
      },
      {
        "key": "C",
        "text": "Because it is cheaper"
      }
    ],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1124
  },
  {
    "qnum": 3,
    "question": "RISC is used in embedded systems because it is high performance. False | P age23",
    "options": [],
    "answer": null,
    "page": 23,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1125
  },
  {
    "qnum": 3,
    "question": "What is an example of data stored in GPR?",
    "options": [
      {
        "key": "A",
        "text": "ALU results"
      },
      {
        "key": "B",
        "text": "Program instructions"
      },
      {
        "key": "C",
        "text": "Memory addresses"
      }
    ],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1126
  },
  {
    "qnum": 3,
    "question": "Program instructions are stored in General Purpose Registers (GPR). False",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1127
  },
  {
    "qnum": 3,
    "question": "What is the stack used for?",
    "options": [
      {
        "key": "A",
        "text": "To store temporary data in a LIFO manner"
      },
      {
        "key": "B",
        "text": "To store instructions permanently"
      },
      {
        "key": "C",
        "text": "To execute instructions"
      }
    ],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1128
  },
  {
    "qnum": 3,
    "question": "The stack is used to store instructions permanently. False",
    "options": [],
    "answer": null,
    "page": 24,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1129
  },
  {
    "qnum": 3,
    "question": "The Process Status Word (PSW) stores instructions permanently. False",
    "options": [],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1130
  },
  {
    "qnum": 3,
    "question": "What is the role of the increment instruction (INC)?",
    "options": [
      {
        "key": "A",
        "text": "To subtract 1 from a register or memory location"
      },
      {
        "key": "B",
        "text": "To add 1 to a register or memory location"
      },
      {
        "key": "C",
        "text": "To multiply a register or memory location by 2"
      }
    ],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1131
  },
  {
    "qnum": 3,
    "question": "The increment instruction (INC) subtracts 1 from a register or memory location. False",
    "options": [],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1132
  },
  {
    "qnum": 3,
    "question": "What is the role of the ALU in certain processor designs? | P age25",
    "options": [],
    "answer": null,
    "page": 25,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1133
  },
  {
    "qnum": 3,
    "question": "The ALU performs simple operations like incrementing a register in certain processor designs. False",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1134
  },
  {
    "qnum": 3,
    "question": "What is the maximum size of operands in the ALU in an 8-bit architecture?",
    "options": [
      {
        "key": "A",
        "text": "8 bits"
      },
      {
        "key": "B",
        "text": "16 bits"
      },
      {
        "key": "C",
        "text": "32 bits"
      }
    ],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1135
  },
  {
    "qnum": 3,
    "question": "The maximum size of operands in the ALU in an 8-bit architecture is 8 bits. True",
    "options": [],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1136
  },
  {
    "qnum": 3,
    "question": "What value does each bit hold in an 8-bit architecture?",
    "options": [
      {
        "key": "A",
        "text": "0 or 1"
      },
      {
        "key": "B",
        "text": "0 or 2"
      },
      {
        "key": "C",
        "text": "1 or 2 | P age26"
      }
    ],
    "answer": null,
    "page": 26,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1137
  },
  {
    "qnum": 3,
    "question": "Each bit holds a value of 0 or 1 in an 8-bit architecture. True",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1138
  },
  {
    "qnum": 3,
    "question": "Which access time is bigger, write or read?",
    "options": [
      {
        "key": "A",
        "text": "Write access time"
      },
      {
        "key": "B",
        "text": "Read access time"
      },
      {
        "key": "C",
        "text": "Both are the same"
      }
    ],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1139
  },
  {
    "qnum": 3,
    "question": "Write access time is bigger than read access time. True",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1140
  },
  {
    "qnum": 3,
    "question": "What is the output of a D Flip Flop?",
    "options": [
      {
        "key": "A",
        "text": "Q B) D C) R"
      }
    ],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1141
  },
  {
    "qnum": 3,
    "question": "The output of a D Flip Flop is Q. True",
    "options": [],
    "answer": null,
    "page": 27,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1142
  },
  {
    "qnum": 3,
    "question": "What happens every time the clock switches from Low to High or vice versa?",
    "options": [
      {
        "key": "A",
        "text": "Clock edge"
      },
      {
        "key": "B",
        "text": "Clock pulse"
      },
      {
        "key": "C",
        "text": "Clock cycle"
      },
      {
        "key": "D",
        "text": "Clock period"
      }
    ],
    "answer": null,
    "page": 28,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1143
  },
  {
    "qnum": 3,
    "question": "A clock edge occurs every time the clock switches from Low to High or vice versa. o True",
    "options": [],
    "answer": null,
    "page": 28,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1144
  },
  {
    "qnum": 3,
    "question": "What is the clock signal compared ?",
    "options": [
      {
        "key": "A",
        "text": "A light turning on and off"
      },
      {
        "key": "B",
        "text": "A constant high signal"
      },
      {
        "key": "C",
        "text": "A constant low signal"
      },
      {
        "key": "D",
        "text": "A random pulse o The clock signal is not necessary for organizing tasks in a digital circuit. False o The clock signal ensures that everything happens at the right time in an orderly manner. True o The clock signal is compared to a light turning on and off in a consistent pattern.True | P age28"
      }
    ],
    "answer": null,
    "page": 28,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1145
  },
  {
    "qnum": 3,
    "question": "Why is a clock signal important in digital circuits?",
    "options": [
      {
        "key": "A",
        "text": "To increase voltage"
      },
      {
        "key": "B",
        "text": "To decrease current"
      },
      {
        "key": "C",
        "text": "To control when actions happen"
      },
      {
        "key": "D",
        "text": "To generate heat"
      }
    ],
    "answer": null,
    "page": 29,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1146
  },
  {
    "qnum": 3,
    "question": "The clock signal is not necessary for controlling actions in digital circuits. o False",
    "options": [],
    "answer": null,
    "page": 29,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1147
  },
  {
    "qnum": 3,
    "question": "The D Flip-Flop uses the clock signal to delete data. o False | P age29",
    "options": [],
    "answer": null,
    "page": 29,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1148
  },
  {
    "qnum": 3,
    "question": "What happens to the value at Q in a D Flip-Flop when the clock changes?",
    "options": [
      {
        "key": "A",
        "text": "It increases voltage"
      },
      {
        "key": "B",
        "text": "It decreases current"
      },
      {
        "key": "C",
        "text": "It copies and stores the value at D"
      },
      {
        "key": "D",
        "text": "It generates heat o A D Flip-Flop can store multiple bits of data. False o The value at Q in a D Flip-Flop stays the same until the next clock edge happens. True o The D Flip-Flop uses the clock signal to decide when to store data. True"
      }
    ],
    "answer": null,
    "page": 30,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1149
  },
  {
    "qnum": 3,
    "question": "What does a low (0) signal mean in a clock?",
    "options": [
      {
        "key": "A",
        "text": "The signal is on"
      },
      {
        "key": "B",
        "text": "The signal is high"
      },
      {
        "key": "C",
        "text": "The signal is off"
      },
      {
        "key": "D",
        "text": "The signal is random o The clock signal repeats in a consistent pattern. True o A high (1) signal means the clock signal is off. False o A low (0) signal means the clock signal is off. True | P age30"
      }
    ],
    "answer": null,
    "page": 30,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1150
  },
  {
    "qnum": 3,
    "question": "What does the D Flip-Flop \"remember\"?",
    "options": [
      {
        "key": "A",
        "text": "The voltage level"
      },
      {
        "key": "B",
        "text": "The current level"
      },
      {
        "key": "C",
        "text": "The data at D at the moment the clock changes"
      },
      {
        "key": "D",
        "text": "The heat generated"
      }
    ],
    "answer": null,
    "page": 31,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1151
  },
  {
    "qnum": 3,
    "question": "The value at Q stays the same until the next clock edge happens. o True",
    "options": [],
    "answer": null,
    "page": 31,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1152
  },
  {
    "qnum": 3,
    "question": "What does the clock ensure in digital circuits?",
    "options": [
      {
        "key": "A",
        "text": "The system runs faster"
      },
      {
        "key": "B",
        "text": "The system consumes less power"
      },
      {
        "key": "C",
        "text": "Everything happens in a well-defined, timed sequence"
      },
      {
        "key": "D",
        "text": "The system generates more heat"
      }
    ],
    "answer": null,
    "page": 31,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1153
  },
  {
    "qnum": 3,
    "question": "The clock ensures that everything happens in a random sequence. o False",
    "options": [],
    "answer": null,
    "page": 32,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1154
  },
  {
    "qnum": 3,
    "question": "What is the basic memory element in digital circuits?",
    "options": [
      {
        "key": "A",
        "text": "JK Flip-Flop"
      },
      {
        "key": "B",
        "text": "SR Flip-Flop"
      },
      {
        "key": "C",
        "text": "D Flip-Flop"
      },
      {
        "key": "D",
        "text": "T Flip-Flop"
      }
    ],
    "answer": null,
    "page": 32,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1155
  },
  {
    "qnum": 3,
    "question": "The basic memory element in digital circuits is a D Flip-Flop. o True",
    "options": [],
    "answer": null,
    "page": 32,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1156
  },
  {
    "qnum": 3,
    "question": "What is the role of the address bus?",
    "options": [
      {
        "key": "A",
        "text": "To transfer data"
      },
      {
        "key": "B",
        "text": "To determine the location in memory"
      },
      {
        "key": "C",
        "text": "To control the flow of information"
      },
      {
        "key": "D",
        "text": "To manage power consumption"
      }
    ],
    "answer": null,
    "page": 33,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1157
  },
  {
    "qnum": 3,
    "question": "The address bus determines the location in memory that the processor will read from or write to. o True",
    "options": [],
    "answer": null,
    "page": 33,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1158
  },
  {
    "qnum": 3,
    "question": "What does the control bus indicate?",
    "options": [
      {
        "key": "A",
        "text": "The data transfer speed"
      },
      {
        "key": "B",
        "text": "The power consumption"
      },
      {
        "key": "C",
        "text": "Whether the operation is a read or a write"
      },
      {
        "key": "D",
        "text": "The voltage levels o The data bus contains the address of the memory location. False o The control bus manages the information flow between components. True o The control bus indicates whether the operation is a read or a write. True"
      }
    ],
    "answer": null,
    "page": 33,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1159
  },
  {
    "qnum": 3,
    "question": "What does the bus size determine?",
    "options": [
      {
        "key": "A",
        "text": "The voltage level"
      },
      {
        "key": "B",
        "text": "The power consumption"
      },
      {
        "key": "C",
        "text": "The amount of data transferred at once"
      },
      {
        "key": "D",
        "text": "The length of the bus"
      }
    ],
    "answer": null,
    "page": 34,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1160
  },
  {
    "qnum": 3,
    "question": "The bus size determines the amount of data transferred at once. o True",
    "options": [],
    "answer": null,
    "page": 34,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1161
  },
  {
    "qnum": 3,
    "question": "What does a 64-bit bus size indicate?",
    "options": [
      {
        "key": "A",
        "text": "The bus has 8 wires"
      },
      {
        "key": "B",
        "text": "The bus has 16 wires"
      },
      {
        "key": "C",
        "text": "The bus can transfer 32 bits of data"
      },
      {
        "key": "D",
        "text": "The bus can transfer 64 bits of data at once"
      }
    ],
    "answer": null,
    "page": 34,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1162
  },
  {
    "qnum": 3,
    "question": "The bus size is unrelated to the amount of data transferred. o False | P age34",
    "options": [],
    "answer": null,
    "page": 34,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1163
  },
  {
    "qnum": 3,
    "question": "Why is read time generally less than write time?",
    "options": [
      {
        "key": "A",
        "text": "Read operation is just reading"
      },
      {
        "key": "B",
        "text": "Write operation is just writing"
      },
      {
        "key": "C",
        "text": "Read operation increases voltage"
      },
      {
        "key": "D",
        "text": "Write operation decreases current"
      }
    ],
    "answer": null,
    "page": 35,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1164
  },
  {
    "qnum": 3,
    "question": "Read operation is more complex than write operation. o False",
    "options": [],
    "answer": null,
    "page": 35,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1165
  },
  {
    "qnum": 3,
    "question": "How can memory be organized if you have only 4K memory but need 16K?",
    "options": [
      {
        "key": "A",
        "text": "Increase voltage"
      },
      {
        "key": "B",
        "text": "Decrease current"
      },
      {
        "key": "C",
        "text": "Connect four 4K memories"
      },
      {
        "key": "D",
        "text": "Generate heat"
      }
    ],
    "answer": null,
    "page": 35,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1166
  },
  {
    "qnum": 3,
    "question": "Memory cannot be organized to increase capacity. o False",
    "options": [],
    "answer": null,
    "page": 36,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1167
  },
  {
    "qnum": 3,
    "question": "What is an example of a device that a port can deal with?",
    "options": [
      {
        "key": "A",
        "text": "LED"
      },
      {
        "key": "B",
        "text": "Capacitor"
      },
      {
        "key": "C",
        "text": "Resistor"
      },
      {
        "key": "D",
        "text": "Inductor"
      }
    ],
    "answer": null,
    "page": 36,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1168
  },
  {
    "qnum": 3,
    "question": "An LED is an example of a device that a port can deal with. o True",
    "options": [],
    "answer": null,
    "page": 36,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1169
  },
  {
    "qnum": 3,
    "question": "What are the pins of a MOSFET called?",
    "options": [
      {
        "key": "A",
        "text": "Source, Gate, Drain"
      },
      {
        "key": "B",
        "text": "Source, Gate, Drain"
      },
      {
        "key": "C",
        "text": "Source, Gate, Base"
      },
      {
        "key": "D",
        "text": "Source, Gate, Emitter"
      }
    ],
    "answer": null,
    "page": 37,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1170
  },
  {
    "qnum": 3,
    "question": "The pins of a MOSFET are called Source, Gate, Base. False",
    "options": [],
    "answer": null,
    "page": 37,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1171
  },
  {
    "qnum": 3,
    "question": "What is an example of non-volatile memory?",
    "options": [
      {
        "key": "A",
        "text": "RAM"
      },
      {
        "key": "B",
        "text": "ROM"
      },
      {
        "key": "C",
        "text": "Hybrid"
      },
      {
        "key": "D",
        "text": "Flash"
      }
    ],
    "answer": null,
    "page": 37,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1172
  },
  {
    "qnum": 3,
    "question": "Hybrid memory is a mix between RAM and ROM. o True",
    "options": [],
    "answer": null,
    "page": 37,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1173
  },
  {
    "qnum": 3,
    "question": "What is the primary function of RAM?",
    "options": [
      {
        "key": "A",
        "text": "Increase voltage"
      },
      {
        "key": "B",
        "text": "Decrease current"
      },
      {
        "key": "C",
        "text": "Store data temporarily"
      },
      {
        "key": "D",
        "text": "Generate heat"
      }
    ],
    "answer": null,
    "page": 38,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1174
  },
  {
    "qnum": 3,
    "question": "RAM stores data temporarily. o True",
    "options": [],
    "answer": null,
    "page": 38,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1175
  },
  {
    "qnum": 3,
    "question": "What is SRAM based on?",
    "options": [
      {
        "key": "A",
        "text": "Transistor"
      },
      {
        "key": "B",
        "text": "Capacitor"
      },
      {
        "key": "C",
        "text": "Resistor"
      },
      {
        "key": "D",
        "text": "Inductor"
      }
    ],
    "answer": null,
    "page": 38,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1176
  },
  {
    "qnum": 3,
    "question": "SRAM is based on capacitors. o False | P age38",
    "options": [],
    "answer": null,
    "page": 38,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1177
  },
  {
    "qnum": 3,
    "question": "Who has the highest priority to access memory in DRAM?",
    "options": [
      {
        "key": "A",
        "text": "Refreshment circuit"
      },
      {
        "key": "B",
        "text": "CPU"
      },
      {
        "key": "C",
        "text": "Data bus"
      },
      {
        "key": "D",
        "text": "Control bus"
      }
    ],
    "answer": null,
    "page": 39,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1178
  },
  {
    "qnum": 3,
    "question": "The CPU has the highest priority to access memory in DRAM. o False",
    "options": [],
    "answer": null,
    "page": 39,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1179
  },
  {
    "qnum": 3,
    "question": "What are the disadvantages of SRAM?",
    "options": [
      {
        "key": "A",
        "text": "Low cost per bit"
      },
      {
        "key": "B",
        "text": "High density"
      },
      {
        "key": "C",
        "text": "High cost per bit"
      },
      {
        "key": "D",
        "text": "Low power consumption"
      }
    ],
    "answer": null,
    "page": 39,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1180
  },
  {
    "qnum": 3,
    "question": "SRAM has low cost per bit. o False",
    "options": [],
    "answer": null,
    "page": 40,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1181
  },
  {
    "qnum": 3,
    "question": "How many transistors does a flip-flop in SRAM use?",
    "options": [
      {
        "key": "A",
        "text": "2 transistors"
      },
      {
        "key": "B",
        "text": "4 transistors"
      },
      {
        "key": "C",
        "text": "6 transistors"
      },
      {
        "key": "D",
        "text": "8 transistors"
      }
    ],
    "answer": null,
    "page": 40,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1182
  },
  {
    "qnum": 3,
    "question": "A flip-flop in SRAM uses 6 transistors. o True",
    "options": [],
    "answer": null,
    "page": 40,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1183
  },
  {
    "qnum": 3,
    "question": "Hybrid memory combines characteristics of both RAM and ROM. o True",
    "options": [],
    "answer": null,
    "page": 41,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1184
  },
  {
    "qnum": 3,
    "question": "What technology is ROM based on? o a) Bipolar Junction Transistor (BJT) o b) Floating Gate MOSFET (FGM) o c) CMOS o d) TTL",
    "options": [],
    "answer": null,
    "page": 41,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1185
  },
  {
    "qnum": 3,
    "question": "ROM is based on floating gate MOSFET technology. True",
    "options": [],
    "answer": null,
    "page": 41,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1186
  },
  {
    "qnum": 3,
    "question": "What does the charge in the floating gate represent? o a) Voltage o b) Current o c) Binary information (0 or 1) o d) Resistance",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1187
  },
  {
    "qnum": 3,
    "question": "Conventional MOSFETs have a floating gate. False",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1188
  },
  {
    "qnum": 3,
    "question": "What is the state called when the floating gate contains a negative charge? o a) Erasing state o b) Programming state o c) Idle state o d) Active state",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1189
  },
  {
    "qnum": 3,
    "question": "The charge in the floating gate is trapped between two isolating regions. True",
    "options": [],
    "answer": null,
    "page": 42,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1190
  },
  {
    "qnum": 3,
    "question": "What does the bit hold after the erasing state? o a) One o b) Zero o c) Both zero and one o d) None",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1191
  },
  {
    "qnum": 3,
    "question": "The charge in the floating gate is attracted to the drain during the erasing state. True",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1192
  },
  {
    "qnum": 3,
    "question": "What is the BIOS chip an example of? o a) EPROM o b) PROM o c) Mask Programmable ROM o d) SRAM",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1193
  },
  {
    "qnum": 3,
    "question": "The BIOS chip is an example of Mask Programmable ROM. True",
    "options": [],
    "answer": null,
    "page": 43,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1194
  },
  {
    "qnum": 3,
    "question": "What does a burned fuse in PROM represent? o a) One o b) Zero o c) Both zero and one o d) None",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1195
  },
  {
    "qnum": 3,
    "question": "The user installs the code on PROM. True",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1196
  },
  {
    "qnum": 3,
    "question": "How can data on EPROM be erased? o a) By applying high voltage o b) By using ultraviolet beams o c) By grounding the source o d) By heating the chip",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1197
  },
  {
    "qnum": 3,
    "question": "EPROM is a type of volatile memory. False",
    "options": [],
    "answer": null,
    "page": 44,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1198
  },
  {
    "qnum": 3,
    "question": "What is a characteristic of hybrid memory? o a) It is volatile o b) It combines features of both volatile and non-volatile memory o c) It is used only in microcontrollers o d) It cannot be erased",
    "options": [],
    "answer": null,
    "page": 45,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1199
  },
  {
    "qnum": 3,
    "question": "Hybrid memory combines features of both volatile and non-volatile memory. True",
    "options": [],
    "answer": null,
    "page": 45,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1200
  },
  {
    "qnum": 3,
    "question": "The bit holds a zero value in the programming state. True | P age45",
    "options": [],
    "answer": null,
    "page": 45,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1201
  },
  {
    "qnum": 3,
    "question": "What is the access type of Flash memory? o a) Block access o b) Byte access o c) Word access o d) Page access",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1202
  },
  {
    "qnum": 3,
    "question": "Flash memory has a high endurance of 10,000 cycles. True",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1203
  },
  {
    "qnum": 3,
    "question": "NVRAM is faster than ROM True",
    "options": [],
    "answer": null,
    "page": 46,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1204
  },
  {
    "qnum": 3,
    "question": "What is the access type of Hybrid memory (𝑬𝟐PROM)? o a) Block access o b) Byte access o c) Word access o d) Page access",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1205
  },
  {
    "qnum": 3,
    "question": "Hybrid memory (𝑬𝟐PROM) combines features of both volatile and non-volatile memory. True",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1206
  },
  {
    "qnum": 3,
    "question": "when CPU request and address from cache and it finds it. It is known by ………….. o a) Cache Hit o b) Cache Miss | P age47",
    "options": [],
    "answer": null,
    "page": 47,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1207
  },
  {
    "qnum": 3,
    "question": "What is the endurance of EEPROM? o a) 10,000 times o b) 50,000 times o c) 100,000 times o d) 1,000,000 times",
    "options": [],
    "answer": null,
    "page": 48,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1208
  },
  {
    "qnum": 3,
    "question": "EEPROM has a high endurance of 100,000 cycles. True",
    "options": [],
    "answer": null,
    "page": 48,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1209
  },
  {
    "qnum": 3,
    "question": "What is the main issue with caches in multiple cores? o a) They are too slow o b) They are too expensive o c) They may contain the same set of addresses with different values o d) They cannot be accessed simultaneously",
    "options": [],
    "answer": null,
    "page": 49,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1210
  },
  {
    "qnum": 3,
    "question": "Cache coherence ensures that changes in one cache are reflected in other caches. True",
    "options": [],
    "answer": null,
    "page": 49,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1211
  },
  {
    "qnum": 3,
    "question": "What component does each cache have to manage coherence? o a) Memory controller o b) Data bus o c) SRAM and a controller o d) Address decoder",
    "options": [],
    "answer": null,
    "page": 49,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1212
  },
  {
    "qnum": 3,
    "question": "Cache coherence reduces the need for multiple cores in a microprocessor. False",
    "options": [],
    "answer": null,
    "page": 49,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1213
  },
  {
    "qnum": 3,
    "question": "What type of memory does not require buses for CPU access? o a) Main memory (RAM) o b) Hard disk drive (HDD) o c) Register files o d) Cache memory",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1214
  },
  {
    "qnum": 3,
    "question": "Cache memory requires buses for CPU access. False",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1215
  },
  {
    "qnum": 3,
    "question": "What happens after the ISR finishes? o a) The processor shuts down o b) The processor starts a new program o c) The processor returns to the main program o d) The processor enters an idle state",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1216
  },
  {
    "qnum": 3,
    "question": "An ISR is a special routine executed when an interrupt occurs. True",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1217
  },
  {
    "qnum": 3,
    "question": "What is an example of polling? o a) Executing an ISR o b) A microcontroller polling a sensor to read its value o c) Halting the processor o d) Context switching",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1218
  },
  {
    "qnum": 3,
    "question": "Polling is the same as executing an ISR. False",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1219
  },
  {
    "qnum": 3,
    "question": "How do interrupts facilitate multitasking? o a) By using multiple processors o b) By allowing the execution of multiple tasks without needing multiple processors o d) By reducing the number of tasks o c) By increasing polling frequency",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1220
  },
  {
    "qnum": 3,
    "question": "Interrupts reduce system efficiency. False",
    "options": [],
    "answer": null,
    "page": 51,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1221
  },
  {
    "qnum": 3,
    "question": "What is an example of an internal interrupt? o a) A button press o b) A timer overflow o c) A sensor signal o d) A communication interface",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1222
  },
  {
    "qnum": 3,
    "question": "A timer overflow is an example of an internal interrupt. True",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1223
  },
  {
    "qnum": 3,
    "question": "What happens after the ISR is executed? o a) The processor shuts down o b) The processor starts a new program o c) The context is restored, and execution returns to the main program o d) The processor enters an idle state",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1224
  },
  {
    "qnum": 3,
    "question": "After the ISR is executed, the context is restored, and execution returns to the main program. True",
    "options": [],
    "answer": null,
    "page": 52,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1225
  },
  {
    "qnum": 3,
    "question": "What are internal interrupts triggered by? o a) External devices o b) Software commands o c) Internal events like timer overflows o d) User input",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1226
  },
  {
    "qnum": 3,
    "question": "Internal interrupts are triggered by external events. False",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1227
  },
  {
    "qnum": 3,
    "question": "What are non-maskable interrupts (NMI)? o a) Interrupts that can be disabled o b) Interrupts that cannot be disabled and are used for critical errors or system events o c) Interrupts that are always low priority o d) Interrupts that are triggered by software",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1228
  },
  {
    "qnum": 3,
    "question": "Non-maskable interrupts are used for critical errors or system events and cannot be disabled. True",
    "options": [],
    "answer": null,
    "page": 53,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1229
  },
  {
    "qnum": 3,
    "question": "Why should ISRs be kept short and fast? o a) To increase power consumption o b) To reduce system efficiency o c) To minimize latency o d) To increase polling frequency",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1230
  },
  {
    "qnum": 3,
    "question": "ISRs should be kept short and fast to increase polling frequency. False",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1231
  },
  {
    "qnum": 3,
    "question": "What is an example of interrupt nesting? o a) A button press interrupt preempting a timer interrupt o b) A timer interrupt with high priority preempting an ISR for a button press o c) Executing multiple ISRs simultaneously o d) Ignoring lower-priority interrupts",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1232
  },
  {
    "qnum": 3,
    "question": "Executing multiple ISRs simultaneously is an example of interrupt nesting. False",
    "options": [],
    "answer": null,
    "page": 54,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1233
  },
  {
    "qnum": 3,
    "question": "What does masking interrupts do? o a) Disables all interrupts o b) Disables specific interrupts based on priority levels o c) Increases interrupt frequency o d) Reduces system efficiency",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1234
  },
  {
    "qnum": 3,
    "question": "Interrupts are often disabled during critical code execution or when updating shared resources. True",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1235
  },
  {
    "qnum": 3,
    "question": "What is the purpose of a watchdog timer? o a) To handle periodic tasks o b) To manage serial communication events o c) To reset the system in case of software malfunction o d) To increase polling frequency",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1236
  },
  {
    "qnum": 3,
    "question": "A watchdog timer resets the system in case of software malfunction. True",
    "options": [],
    "answer": null,
    "page": 55,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1237
  },
  {
    "qnum": 3,
    "question": "When is the interrupt service routine executed for a timer interrupt? o a) When the system starts up o b) When the main program finishes o c) When the timer overflows o d) When an external device sends a signal",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1238
  },
  {
    "qnum": 3,
    "question": "The interrupt service routine for a timer interrupt is executed when the timer overflows. True",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1239
  },
  {
    "qnum": 3,
    "question": "How does ISR length affect interrupt latency? o a) Longer ISRs increase latency for subsequent interrupts o b) Shorter ISRs increase latency for subsequent interrupts o c) ISR length does not affect latency o d) ISR length only affects polling frequency",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1240
  },
  {
    "qnum": 3,
    "question": "Longer ISRs increase latency for subsequent interrupts. True",
    "options": [],
    "answer": null,
    "page": 56,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1241
  },
  {
    "qnum": 3,
    "question": "What ensures that interrupt handling meets real-time application requirements? o a) Polling frequency o b) System uptime o c) Real-time constraints o d) System temperature",
    "options": [],
    "answer": null,
    "page": 57,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1242
  },
  {
    "qnum": 3,
    "question": "Real-time constraints ensure that interrupt handling meets real-time application requirements. True",
    "options": [],
    "answer": null,
    "page": 57,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1243
  },
  {
    "qnum": 3,
    "question": "What is essential for reliable and efficient interrupt handling? o a) Proper ISR design is essential for reliable and efficient interrupt handling. o b) Proper polling design is essential for reliable and efficient interrupt handling. o c) Proper context switching design is essential for reliable and efficient interrupt handling. o d) Proper system uptime design is essential for reliable and efficient interrupt handling.",
    "options": [],
    "answer": null,
    "page": 57,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1244
  },
  {
    "qnum": 3,
    "question": "Proper ISR design is essential for reliable and efficient interrupt handling. True",
    "options": [],
    "answer": null,
    "page": 58,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1245
  },
  {
    "qnum": 3,
    "question": "What decides how data looks when it should be sent, and how errors are handled? o a) Communication protocols decide how data looks when it should be sent, and how errors are handled. o b) Polling decides how data looks when it should be sent, and how errors are handled. o c) Context switching decides how data looks when it should be sent, and how errors are handled. o d) System uptime decides how data looks when it should be sent, and how errors are handled.",
    "options": [],
    "answer": null,
    "page": 58,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1246
  },
  {
    "qnum": 3,
    "question": "What is SPI known for? o a) Fast communication and connecting many devices o b) Short-distance communication o c) Low-speed data transfer o d) One-on-one communication",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1247
  },
  {
    "qnum": 3,
    "question": "SPI is known for short-distance communication. False",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1248
  },
  {
    "qnum": 3,
    "question": "What is a key characteristic of I2C? o a) It only needs two wires o b) It is used for long-distance communication o c) It is known for high-speed data transfer o d) It is used for one-on-one communication",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1249
  },
  {
    "qnum": 3,
    "question": "I2C is known for high-speed data transfer. False",
    "options": [],
    "answer": null,
    "page": 59,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1250
  },
  {
    "qnum": 3,
    "question": "What do protocols decide in embedded systems? o a) How fast data is processed o b) How data looks when it should be sent and how errors are handled o c) How memory is allocated",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1251
  },
  {
    "qnum": 3,
    "question": "Protocols increase power consumption in embedded systems. False",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1252
  },
  {
    "qnum": 3,
    "question": "What is often used in embedded systems to do their job well? o a) A mix of protocols o b) A single protocol o c) No protocols o d) Only hardware",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1253
  },
  {
    "qnum": 3,
    "question": "Embedded systems often use a single protocol to do their job well. False",
    "options": [],
    "answer": null,
    "page": 60,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1254
  },
  {
    "qnum": 3,
    "question": "What is parallel communication? o a) Sending multiple bits at the same time o b) Sending data bit by bit, one after another o c) Using fewer wires o d) More commonly used in embedded systems",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1255
  },
  {
    "qnum": 3,
    "question": "Serial communication uses more wires than parallel communication. False",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1256
  },
  {
    "qnum": 3,
    "question": "What does UART use for sending and receiving data? o a) One wire o b) Two wires: one for sending data (TX) and one for receiving data (RX) o c) Three wires o d) Four wires",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1257
  },
  {
    "qnum": 3,
    "question": "UART needs a clock signal to synchronize the data. False | P age61",
    "options": [],
    "answer": null,
    "page": 61,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1258
  },
  {
    "qnum": 3,
    "question": "What is I2C often used to connect? o a) Sensors and peripherals to microcontrollers o b) Memory cards o c) High-speed communication devices o d) Personal computers",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1259
  },
  {
    "qnum": 3,
    "question": "I2C is often used to connect sensors and peripherals to microcontrollers. True",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1260
  },
  {
    "qnum": 3,
    "question": "SPI is a half-duplex communication protocol. False",
    "options": [],
    "answer": null,
    "page": 62,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1261
  },
  {
    "qnum": 3,
    "question": "Where is CAN commonly used? o a) Home appliances o b) Cars, industrial machines, and other safety-critical systems o c) Personal computers o d) Mobile phones",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1262
  },
  {
    "qnum": 3,
    "question": "CAN is commonly used in personal computers. False",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1263
  },
  {
    "qnum": 3,
    "question": "What devices commonly use USB? o a) Keyboards, cameras, and flash drives o b) Sensors and peripherals o c) Memory cards o d) Personal computers",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1264
  },
  {
    "qnum": 3,
    "question": "USB is less commonly used in embedded systems. False",
    "options": [],
    "answer": null,
    "page": 63,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1265
  },
  {
    "qnum": 3,
    "question": "What devices commonly use Bluetooth? o a) Wireless headphones, heart rate monitors, and smartwatches o b) Sensors and peripherals o c) Memory cards o d) Personal computers",
    "options": [],
    "answer": null,
    "page": 64,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1266
  },
  {
    "qnum": 3,
    "question": "Bluetooth is commonly used in wireless headphones, heart rate monitors, and smartwatches. True",
    "options": [],
    "answer": null,
    "page": 64,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1267
  },
  {
    "qnum": 3,
    "question": "What devices commonly use Wi-Fi? o a) Smart home systems, cameras, and computers o b) Sensors and peripherals o c) Memory cards o d) Personal computers",
    "options": [],
    "answer": null,
    "page": 64,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1268
  },
  {
    "qnum": 3,
    "question": "Wi-Fi is commonly used in smart home systems, cameras, and computers. True What factors should be considered when choosing a communication protocol for an embedded system? o a) Distance o b) Data rate o c) Power consumption o d) All of the above | P age64",
    "options": [],
    "answer": null,
    "page": 64,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1269
  },
  {
    "qnum": 3,
    "question": "Which protocol is suitable for high data rates? o a) I2C b) SPI or USB c) Bluetooth d) UART",
    "options": [],
    "answer": null,
    "page": 65,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1270
  },
  {
    "qnum": 3,
    "question": "I2C is suitable for high data rates. False",
    "options": [],
    "answer": null,
    "page": 65,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1271
  },
  {
    "qnum": 3,
    "question": "Which protocol offers better performance but is more complex? o a) UART o b) CAN or USB o c) I2C o d) Bluetooth",
    "options": [],
    "answer": null,
    "page": 65,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1272
  },
  {
    "qnum": 3,
    "question": "CAN or USB offer better performance but are more complex than UART. True Imagine an automotive safety feature that prevents wheel lockup during braking by rapidly modulating pressure via sensors and an ECU. This exemplifies an embedded system's purpose in:",
    "options": [
      {
        "key": "a",
        "text": "Monitoring variables without imposing any control actions"
      },
      {
        "key": "b",
        "text": "Controlling physical variables based on input changes to maintain stability"
      },
      {
        "key": "c",
        "text": "Storing and representing data for long-term analysis only"
      },
      {
        "key": "d",
        "text": "Data communication over wireless networks for entertainment"
      }
    ],
    "answer": null,
    "page": 65,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1273
  },
  {
    "qnum": 3,
    "question": "The UI of the AGC was called: A. LCD Panel B. DSKY C. AGUI D. MKUI",
    "options": [],
    "answer": null,
    "page": 67,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1274
  },
  {
    "qnum": 3,
    "question": "ASICs are designed for general-purpose use. False",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1275
  },
  {
    "qnum": 3,
    "question": "The Anti-lock Braking System (ABS) is mainly used in: A. Medical devices B. Automotive industry C. Home automation D. Telecom networks",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1276
  },
  {
    "qnum": 3,
    "question": "ABS uses sensors and an ECU to prevent wheel lock. True",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1277
  },
  {
    "qnum": 3,
    "question": "The actuator in a control embedded system is responsible for: A. Measuring input changes B. Delivering control action to maintain the required range C. Filtering noise signals D. Performing user interface functions | P age73",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1278
  },
  {
    "qnum": 3,
    "question": "Application-Specific UI systems contain standard, general-purpose interfaces. False",
    "options": [],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1279
  },
  {
    "qnum": 3,
    "question": "Which of the following is not part of a GPS system specification?",
    "options": [
      {
        "key": "A",
        "text": "Data from GPS satellites"
      },
      {
        "key": "B",
        "text": "Internal CPU temperature logs"
      },
      {
        "key": "C",
        "text": "Map data"
      },
      {
        "key": "D",
        "text": "User interface operations"
      }
    ],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1280
  },
  {
    "qnum": 3,
    "question": "In architecture design, non-functional specifications must be considered. True",
    "options": [],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1281
  },
  {
    "qnum": 4,
    "question": "Microprocessors, Microcontrollers, SoC, RAMs, Rom are ICs. True",
    "options": [],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1282
  },
  {
    "qnum": 4,
    "question": "Which of the following is a name for MPU in old?",
    "options": [
      {
        "key": "A",
        "text": "Processor"
      },
      {
        "key": "B",
        "text": "Microprocessor"
      },
      {
        "key": "C",
        "text": "CPU"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1283
  },
  {
    "qnum": 4,
    "question": "Transistor is smaller than vacuum tubes. True | P age8",
    "options": [],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1284
  },
  {
    "qnum": 4,
    "question": "if the system has many microprocessors, so the primary one is the CPU True",
    "options": [],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1285
  },
  {
    "qnum": 4,
    "question": "MPU (Microprocessor Unit) is a part of MCU (Microcontroller Unit) True | P age9",
    "options": [],
    "answer": null,
    "page": 9,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1286
  },
  {
    "qnum": 4,
    "question": "The ALU is a part of the processor. True",
    "options": [],
    "answer": null,
    "page": 15,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1287
  },
  {
    "qnum": 4,
    "question": "After the CPU fetches the instruction, it increases the program counter by 1 so it points to the Current instruction in the program's sequence. False",
    "options": [],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1288
  },
  {
    "qnum": 4,
    "question": "C language is better than using assembly language. True",
    "options": [],
    "answer": null,
    "page": 20,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1289
  },
  {
    "qnum": 4,
    "question": "Which of the following is true about CISC ISAs?",
    "options": [
      {
        "key": "a",
        "text": "They have a smaller number of instructions compared to RISC."
      },
      {
        "key": "b",
        "text": "They require simpler compilers compared to RISC."
      },
      {
        "key": "c",
        "text": "They execute instructions faster than RISC."
      },
      {
        "key": "d",
        "text": "They are more power-efficient than RISC."
      }
    ],
    "answer": null,
    "page": 21,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1290
  },
  {
    "qnum": 4,
    "question": "CISC ISAs aim to reduce the number of instructions per program. True",
    "options": [],
    "answer": null,
    "page": 21,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1291
  },
  {
    "qnum": 4,
    "question": "Memory-Mapped ID stores instructions in memory. True",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1292
  },
  {
    "qnum": 4,
    "question": "In cache Memory L1 is the fastest. True",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1293
  },
  {
    "qnum": 4,
    "question": "The Intel 4004 microprocessor was introduced in: A. 1969 B. 1971 C. 1975 D. 1980",
    "options": [],
    "answer": null,
    "page": 67,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1294
  },
  {
    "qnum": 4,
    "question": "Fourth-generation embedded systems focus on system miniaturization and integration. True",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1295
  },
  {
    "qnum": 4,
    "question": "The main purpose of ABS is to: A. Improve fuel economy B. Prevent wheel lock during braking C. Enhance engine horsepower D. Reduce tire wear only",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1296
  },
  {
    "qnum": 4,
    "question": "Feeling a pulsing sensation in the brake pedal indicates ABS activation. True",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1297
  },
  {
    "qnum": 4,
    "question": "Which of the following is a typical example of a control-functionality embedded system? A. ECG machine B. Router C. Air conditioner D. Printer",
    "options": [],
    "answer": null,
    "page": 74,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1298
  },
  {
    "qnum": 4,
    "question": "The design process of an embedded system begins with defining requirements. True",
    "options": [],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1299
  },
  {
    "qnum": 4,
    "question": "Architecture design determines:",
    "options": [
      {
        "key": "A",
        "text": "Only the software components"
      },
      {
        "key": "B",
        "text": "Only the hardware components"
      },
      {
        "key": "C",
        "text": "Major hardware and software components"
      },
      {
        "key": "D",
        "text": "Only data flow between satellites"
      }
    ],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1300
  },
  {
    "qnum": 4,
    "question": "The GPS Receiver determines the current location using satellite signals. True",
    "options": [],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1301
  },
  {
    "qnum": 5,
    "question": "Which of the following is a name for MPU in new?",
    "options": [
      {
        "key": "A",
        "text": "Processor"
      },
      {
        "key": "B",
        "text": "Microprocessor"
      },
      {
        "key": "C",
        "text": "CPU"
      }
    ],
    "answer": null,
    "page": 8,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1302
  },
  {
    "qnum": 5,
    "question": "MCU is a part of MPU False",
    "options": [],
    "answer": null,
    "page": 10,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1303
  },
  {
    "qnum": 5,
    "question": "After fetching an instruction, the CPU decreases the program counter by 1. False",
    "options": [],
    "answer": null,
    "page": 17,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1304
  },
  {
    "qnum": 5,
    "question": "What is the primary difference between RISC and CISC ISAs in terms of instruction complexity?",
    "options": [
      {
        "key": "a",
        "text": "RISC uses complex instructions, while CISC uses simple instructions."
      },
      {
        "key": "b",
        "text": "RISC uses fixed-length instructions, while CISC uses variable-length instructions."
      },
      {
        "key": "c",
        "text": "RISC uses less instructions, while CISC uses many instructions."
      },
      {
        "key": "d",
        "text": "RISC uses more addressing modes than CISC."
      }
    ],
    "answer": null,
    "page": 21,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1305
  },
  {
    "qnum": 5,
    "question": "RISC ISAs are more suitable for applications with limited memory resources. True",
    "options": [],
    "answer": null,
    "page": 21,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1306
  },
  {
    "qnum": 5,
    "question": "RISC uses Memory-Mapped ID. False",
    "options": [],
    "answer": null,
    "page": 22,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1307
  },
  {
    "qnum": 5,
    "question": "In cache Memory L2 is faster than L3, and slower than L1. True",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1308
  },
  {
    "qnum": 5,
    "question": "The Intel 4004 was originally designed for: A. Robotics B. Military systems C. Busicom calculators D. Industrial control | P age67",
    "options": [],
    "answer": null,
    "page": 67,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1309
  },
  {
    "qnum": 5,
    "question": "Medium-scale embedded systems usually contain an operating system. True",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1310
  },
  {
    "qnum": 5,
    "question": "When ABS is working, the driver typically feels: A. Smooth continuous braking B. Pulsing or vibration in the brake pedal C. No change at all D. Sudden engine cutoff | P age70",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1311
  },
  {
    "qnum": 5,
    "question": "Healthcare devices such as EEG machines use embedded systems. True",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1312
  },
  {
    "qnum": 5,
    "question": "In an air conditioner system, the actuator is the: A. Thermistor B. Control buttons C. Compressor unit D. LCD display",
    "options": [],
    "answer": null,
    "page": 74,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1313
  },
  {
    "qnum": 5,
    "question": "Functional requirements include cost and performance constraints. False",
    "options": [],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1314
  },
  {
    "qnum": 5,
    "question": "In architecture design, trade-offs are made between:",
    "options": [
      {
        "key": "A",
        "text": "Software vs. weather conditions"
      },
      {
        "key": "B",
        "text": "Hardware vs. software"
      },
      {
        "key": "C",
        "text": "Map data vs. screen brightness"
      }
    ],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1315
  },
  {
    "qnum": 5,
    "question": "The CPU displays the final image directly to the screen. False",
    "options": [],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1316
  },
  {
    "qnum": 5,
    "question": "ISR Completion: After the ISR is executed, the context is restored, and execution returns to the main program. Why Interrupts are Important? • Efficiency: Prevents the need for constantly checking for conditions (polling). • Real-time Response: Allows the system to respond to external events in real time (e.g., user input, sensor data). • Resource Management: Efficient use of processor time, as it frees the CPU to perform other tasks when no interrupt events are present. • Multitasking: Facilitates the execution of multiple tasks without needing multiple processors. | P age84",
    "options": [],
    "answer": null,
    "page": 84,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1317
  },
  {
    "qnum": 6,
    "question": "In cache Memory L3 is lower than L2. True",
    "options": [],
    "answer": null,
    "page": 50,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1318
  },
  {
    "qnum": 6,
    "question": "The architecture size of Intel 4004 was: A. 4-bit B. 8-bit C. 16-bit D. 32-bit",
    "options": [],
    "answer": null,
    "page": 68,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1319
  },
  {
    "qnum": 6,
    "question": "Large-scale embedded systems are not time-critical. False",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1320
  },
  {
    "qnum": 6,
    "question": "Fire alarms and sprinklers are examples of embedded systems used in: A. Telecom B. Home automation & security C. Healthcare D. Retail",
    "options": [],
    "answer": null,
    "page": 71,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1321
  },
  {
    "qnum": 6,
    "question": "Data collection in embedded systems can include both analog and digital signals. True",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1322
  },
  {
    "qnum": 6,
    "question": "Application-Specific User Interface embedded systems: A. Are meant for all types of users B. Use generic interface devices only C. Are designed for specific target groups D. Do not contain input/output devices",
    "options": [],
    "answer": null,
    "page": 74,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1323
  },
  {
    "qnum": 6,
    "question": "Non-functional requirements describe how well the system must perform. True",
    "options": [],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1324
  },
  {
    "qnum": 6,
    "question": "In the GPS moving map system, which component converts map data into pixels?",
    "options": [
      {
        "key": "A",
        "text": "GPS Receiver"
      },
      {
        "key": "B",
        "text": "Database"
      },
      {
        "key": "C",
        "text": "Renderer"
      },
      {
        "key": "D",
        "text": "Timer"
      }
    ],
    "answer": null,
    "page": 77,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1325
  },
  {
    "qnum": 6,
    "question": "System integration typically reveals new bugs not seen before. True",
    "options": [],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1326
  },
  {
    "qnum": 7,
    "question": "First-generation embedded systems were built around: A. 32-bit processors B. 8-bit microprocessors C. 64-bit ARM processors D. Multicore SoCs",
    "options": [],
    "answer": null,
    "page": 68,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1327
  },
  {
    "qnum": 7,
    "question": "Hard real-time systems cannot tolerate missing a deadline. True",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1328
  },
  {
    "qnum": 7,
    "question": "Cellular phones and telephone switches belong to which embedded domain? A. Automotive systems B. Telecom C. Home automation D. Banking",
    "options": [],
    "answer": null,
    "page": 71,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1329
  },
  {
    "qnum": 7,
    "question": "Network switches are an example of a data communication embedded system. True",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1330
  },
  {
    "qnum": 7,
    "question": "Which is an example of an Application-Specific UI embedded system? A. Home refrigerator B. Mobile handset C. Traditional PC D. Fan regulator",
    "options": [],
    "answer": null,
    "page": 74,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1331
  },
  {
    "qnum": 7,
    "question": "Hard performance deadlines cannot be violated. True",
    "options": [],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1332
  },
  {
    "qnum": 7,
    "question": "The GPS Receiver is mainly responsible for:",
    "options": [
      {
        "key": "A",
        "text": "Drawing maps"
      },
      {
        "key": "B",
        "text": "Determining current location"
      },
      {
        "key": "C",
        "text": "Managing user input"
      },
      {
        "key": "D",
        "text": "Rendering pixels"
      }
    ],
    "answer": null,
    "page": 77,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1333
  },
  {
    "qnum": 7,
    "question": "A microprocessor is an independent device and does not require external chips. False",
    "options": [],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1334
  },
  {
    "qnum": 8,
    "question": "An example of a first-generation embedded system is: A. Smartphone B. Robotics C. Digital telephone keypad D. Industrial CNC machine",
    "options": [],
    "answer": null,
    "page": 68,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1335
  },
  {
    "qnum": 8,
    "question": "Event-triggered systems run according to a fixed static schedule. False",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1336
  },
  {
    "qnum": 8,
    "question": "Printers and scanners are examples of: A. Network communication devices B. Computer peripherals C. Healthcare systems D. Industrial robots",
    "options": [],
    "answer": null,
    "page": 71,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1337
  },
  {
    "qnum": 8,
    "question": "Signal processing embedded systems often require high computation. True",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1338
  },
  {
    "qnum": 8,
    "question": "The design of an embedded system starts with: A. Hardware assembly B. Selecting the microcontroller C. Writing the firmware D. Requirements gathering",
    "options": [],
    "answer": null,
    "page": 74,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1339
  },
  {
    "qnum": 8,
    "question": "NRE cost refers to the cost of repeated production. False",
    "options": [],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1340
  },
  {
    "qnum": 8,
    "question": "Which component stores the image before it appears on the screen?",
    "options": [
      {
        "key": "A",
        "text": "Panel I/O"
      },
      {
        "key": "B",
        "text": "Frame buffer"
      },
      {
        "key": "C",
        "text": "CPU"
      },
      {
        "key": "D",
        "text": "Map database"
      }
    ],
    "answer": null,
    "page": 77,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1341
  },
  {
    "qnum": 8,
    "question": "A microcontroller includes many features of a microprocessor in a single chip. True",
    "options": [],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1342
  },
  {
    "qnum": 9,
    "question": "SCADA is an example of which generation of embedded systems? A. First B. Second C. Third D. Fourth",
    "options": [],
    "answer": null,
    "page": 68,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1343
  },
  {
    "qnum": 9,
    "question": "Time-triggered systems are predictable by nature. True",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1344
  },
  {
    "qnum": 9,
    "question": "Routers and switches are used in: A. Household appliances B. Banking machines C. Computer networking systems D. Healthcare systems",
    "options": [],
    "answer": null,
    "page": 71,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1345
  },
  {
    "qnum": 9,
    "question": "Monitoring embedded systems can control the variables they observe. False",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1346
  },
  {
    "qnum": 9,
    "question": "Requirements are refined into a ________, which is used to design the architecture. A. Schematic diagram B. Specification C. Circuit board D. Prototype",
    "options": [],
    "answer": null,
    "page": 74,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1347
  },
  {
    "qnum": 9,
    "question": "Battery-powered systems usually require strict power constraints. True",
    "options": [],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1348
  },
  {
    "qnum": 9,
    "question": "In the software architecture, the database search module receives input from:",
    "options": [
      {
        "key": "A",
        "text": "Renderer"
      },
      {
        "key": "B",
        "text": "User Interface"
      },
      {
        "key": "C",
        "text": "Position module"
      },
      {
        "key": "D",
        "text": "Display"
      }
    ],
    "answer": null,
    "page": 77,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1349
  },
  {
    "qnum": 9,
    "question": "In a GPS system, the timer helps with periodic updates. True",
    "options": [],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1350
  },
  {
    "qnum": 10,
    "question": "ASIC is best described as: A. A general-purpose processor B. A reconfigurable processor C. A custom-designed IC for a specific task D. A low-cost embedded memory unit",
    "options": [],
    "answer": null,
    "page": 68,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1351
  },
  {
    "qnum": 10,
    "question": "Small-scale embedded systems are high-performance and high-cost. False",
    "options": [],
    "answer": null,
    "page": 70,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1352
  },
  {
    "qnum": 10,
    "question": "ECG and EEG machines belong to which application area? A. Consumer electronics B. Household appliances C. Healthcare D. Retail",
    "options": [],
    "answer": null,
    "page": 71,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1353
  },
  {
    "qnum": 10,
    "question": "Functional requirements describe: A. What the system should do B. Cost and size limitations C. Power consumption limits D. Physical appearance",
    "options": [],
    "answer": null,
    "page": 74,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1354
  },
  {
    "qnum": 10,
    "question": "The timer in the GPS system is mainly used to:",
    "options": [
      {
        "key": "A",
        "text": "Update or refresh map data periodically"
      },
      {
        "key": "B",
        "text": "Draw pixel colors"
      },
      {
        "key": "C",
        "text": "Replace the GPS signal"
      },
      {
        "key": "D",
        "text": "Handle satellite communication"
      }
    ],
    "answer": null,
    "page": 77,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1355
  },
  {
    "qnum": 10,
    "question": "The user interface component is responsible for interacting with the user. True | P age78",
    "options": [],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1356
  },
  {
    "qnum": 11,
    "question": "Third-generation embedded systems include: A. SoCs and multicore systems B. 8-bit microcontrollers C. DSPs and ASICs D. None of the above",
    "options": [],
    "answer": null,
    "page": 68,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1357
  },
  {
    "qnum": 11,
    "question": "ATMs and POS systems belong to which category? A. Banking & Retail B. Home automation C. Automotive systems D. Consumer electronics",
    "options": [],
    "answer": null,
    "page": 71,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1358
  },
  {
    "qnum": 11,
    "question": "Performance, cost, and power consumption fall under: A. Functional requirements B. Non-functional requirements | P age74",
    "options": [],
    "answer": null,
    "page": 74,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1359
  },
  {
    "qnum": 11,
    "question": "System integration is important because:",
    "options": [
      {
        "key": "A",
        "text": "It guarantees no bugs"
      },
      {
        "key": "B",
        "text": "Bugs often appear only after integrating components"
      },
      {
        "key": "C",
        "text": "It replaces testing"
      },
      {
        "key": "D",
        "text": "It eliminates the need for specification"
      }
    ],
    "answer": null,
    "page": 77,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1360
  },
  {
    "qnum": 12,
    "question": "Fourth-generation embedded systems mainly include: A. 4-bit controllers B. System-on-Chip (S",
    "options": [
      {
        "key": "C",
        "text": "devices C. Analog computers D. Mechanical processors"
      }
    ],
    "answer": null,
    "page": 68,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1361
  },
  {
    "qnum": 12,
    "question": "Barcode scanners and smart card readers fall under: A. Data processing devices B. Card reader systems C. Home appliances D. Networking systems | P age71",
    "options": [],
    "answer": null,
    "page": 71,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1362
  },
  {
    "qnum": 12,
    "question": "Soft performance metrics refer to: A. Rigid deadlines B. Approximate time to perform a user-level function C. Physical dimension limits D. Manufacturing price range",
    "options": [],
    "answer": null,
    "page": 75,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1363
  },
  {
    "qnum": 12,
    "question": "A microprocessor is:",
    "options": [
      {
        "key": "A",
        "text": "An independent device with built-in memory"
      },
      {
        "key": "B",
        "text": "A general-purpose device requiring external memory"
      },
      {
        "key": "C",
        "text": "Designed only for GPS applications"
      },
      {
        "key": "D",
        "text": "Always faster than a microcontroller"
      }
    ],
    "answer": null,
    "page": 77,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1364
  },
  {
    "qnum": 13,
    "question": "An example of a fourth-generation embedded device is: A. SCADA system B. Digital telephone keypad | P age68",
    "options": [],
    "answer": null,
    "page": 68,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1365
  },
  {
    "qnum": 13,
    "question": "Which of the following is NOT a purpose of embedded systems? A. Data collection B. Monitoring C. Application-specific UI D. Advertising",
    "options": [],
    "answer": null,
    "page": 72,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1366
  },
  {
    "qnum": 13,
    "question": "Hard performance deadlines must be: A. Completed only when possible B. Completed within allowable delay C. Completed within strict timing limits D. Ignored during design",
    "options": [],
    "answer": null,
    "page": 75,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1367
  },
  {
    "qnum": 13,
    "question": "A microcontroller is:",
    "options": [
      {
        "key": "A",
        "text": "A dependent device needing external chips"
      },
      {
        "key": "B",
        "text": "A general-purpose device"
      },
      {
        "key": "C",
        "text": "An independent device with built-in memory and peripherals"
      },
      {
        "key": "D",
        "text": "Only used in laptops"
      }
    ],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1368
  },
  {
    "qnum": 14,
    "question": "Small-scale embedded systems are characterized by: A. High complexity and real-time response B. Simple applications and low cost C. Multicore processors D. High-performance DSPs",
    "options": [],
    "answer": null,
    "page": 69,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1369
  },
  {
    "qnum": 14,
    "question": "Data collection in embedded systems may involve: A. Analog data only B. Digital data only C. Both analog and digital data D. Neither analog nor digital",
    "options": [],
    "answer": null,
    "page": 72,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1370
  },
  {
    "qnum": 14,
    "question": "Manufacturing cost includes: A. Cost of hardware components only B. Only the assembly cost C. Components + assembly costs D. Cost of software licenses",
    "options": [],
    "answer": null,
    "page": 75,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1371
  },
  {
    "qnum": 14,
    "question": "Which device typically includes power-saving features?",
    "options": [
      {
        "key": "A",
        "text": "Microprocessor"
      },
      {
        "key": "B",
        "text": "Microcontroller"
      },
      {
        "key": "C",
        "text": "Both"
      }
    ],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1372
  },
  {
    "qnum": 15,
    "question": "Medium-scale embedded systems typically include: A. No operating system B. Simple toy circuits C. An operating system and medium performance D. Very high-end processors",
    "options": [],
    "answer": null,
    "page": 69,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1373
  },
  {
    "qnum": 15,
    "question": "The collected data in embedded systems may be: A. Stored B. Transmitted C. Processed D. All the above",
    "options": [],
    "answer": null,
    "page": 72,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1374
  },
  {
    "qnum": 15,
    "question": "Non-Recurring Engineering (NRE) cost includes: A. Hardware materials B. Long-term operational cost C. Personnel and design development cost D. Maintenance cost",
    "options": [],
    "answer": null,
    "page": 75,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1375
  },
  {
    "qnum": 15,
    "question": "Which of the following is NOT a component of the GPS hardware architecture?",
    "options": [
      {
        "key": "A",
        "text": "CPU"
      },
      {
        "key": "B",
        "text": "Frame buffer"
      },
      {
        "key": "C",
        "text": "GPS Receiver"
      },
      {
        "key": "D",
        "text": "Compiler"
      }
    ],
    "answer": null,
    "page": 78,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1376
  },
  {
    "qnum": 16,
    "question": "A large-scale embedded system typically has: A. Simple firmware B. Non-critical timing C. Time-critical response D. Low complexity",
    "options": [],
    "answer": null,
    "page": 69,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1377
  },
  {
    "qnum": 16,
    "question": "Data communication embedded systems can use: A. Wired interfaces B. Wireless interfaces C. Both A and B D. Mechanical interfaces",
    "options": [],
    "answer": null,
    "page": 72,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1378
  },
  {
    "qnum": 16,
    "question": "Power consumption requirements are MOST important in: A. Desktop computers B. Devices always plugged into the wall C. Battery-powered devices D. Industrial mainframes",
    "options": [],
    "answer": null,
    "page": 75,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1379
  },
  {
    "qnum": 17,
    "question": "Missing a deadline in a soft real-time system: A. Is catastrophic B. Cannot be tolerated C. Is acceptable to some degree D. Causes system shutdown",
    "options": [],
    "answer": null,
    "page": 69,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1380
  },
  {
    "qnum": 17,
    "question": "Routers and modems are examples of: A. Data collection systems B. Monitoring devices C. Dedicated data communication systems D. Home appliances",
    "options": [],
    "answer": null,
    "page": 72,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1381
  },
  {
    "qnum": 17,
    "question": "Physical size and weight are more critical in: A. Rack-mounted industrial systems B. Giant server rooms C. Handheld devices D. Underwater fiber cables",
    "options": [],
    "answer": null,
    "page": 75,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1382
  },
  {
    "qnum": 18,
    "question": "Hard real-time systems are those where missing a deadline may cause: A. No issues B. Only minor delays C. Catastrophic consequences D. Nothing significant",
    "options": [],
    "answer": null,
    "page": 69,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1383
  },
  {
    "qnum": 18,
    "question": "Embedded systems used for speech coding or video codecs mainly fall under: A. Data collection systems B. Signal processing systems C. Monitoring systems D. Control systems",
    "options": [],
    "answer": null,
    "page": 72,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1384
  },
  {
    "qnum": 18,
    "question": "In the sample requirements form, the “Purpose” field should be: A. A detailed technical document B. One or two lines summarizing the system C. A list of hardware components D. An algorithm description | P age75",
    "options": [],
    "answer": null,
    "page": 75,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1385
  },
  {
    "qnum": 19,
    "question": "Event-triggered systems execute tasks based on: A. Fixed time schedule B. Occurrence of events C. Temperature variations D. External interrupts only",
    "options": [],
    "answer": null,
    "page": 69,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1386
  },
  {
    "qnum": 19,
    "question": "Signal processing embedded systems generally use: A. ASICs B. DSPs C. Microcontrollers D. Event timers | P age72",
    "options": [],
    "answer": null,
    "page": 72,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1387
  },
  {
    "qnum": 19,
    "question": "Inputs/Outputs in the requirements form describe: A. Only the sensors used B. Only the user interface C. Types of data and devices used for input/output D. The final manufacturing steps",
    "options": [],
    "answer": null,
    "page": 76,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1388
  },
  {
    "qnum": 20,
    "question": "Time-triggered systems operate based on: A. Random events B. Dynamic scheduling C. Pre-computed static time slots D. Keyboard input | P age69",
    "options": [],
    "answer": null,
    "page": 69,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1389
  },
  {
    "qnum": 20,
    "question": "Monitoring systems: A. Can control variables B. Cannot control variables C. Always include actuators D. Are always wireless",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1390
  },
  {
    "qnum": 21,
    "question": "Which of the following is a typical monitoring-only embedded system? A. ABS B. Washing machine C. ECG machine D. ATM",
    "options": [],
    "answer": null,
    "page": 73,
    "source": "Embeeded System (Mid+Final) Revision (2025-2026).pdf",
    "id": 1391
  }
]
