`timescale 1ns / 1ps

module regfile(
    input clk, rst, regwrite,
    input [4:0] rs, rt, rd,
    input [31:0] writedata,
    output reg [31:0] A_readdata1, B_readdata2
    );
  reg [31:0] REG [0:31];
    initial begin
    REG[0] = 'h002300AA;
    REG[1] = 'h10654321;
    REG[2] = 'h00100022;
    REG[3] = 'h8C123456;
    REG[4] = 'h8F123456;
    REG[5] = 'hAD654321;
    REG[6] = 'h60000066;
    REG[7] = 'h13012345;
    REG[8] = 'hAC654321;
    REG[9] = 'h12012345;
    end
    
    always@(posedge clk)begin
        if(rst) begin
        A_readdata1 <= 32'd0;
        B_readdata2 <= 32'd0; end
        else begin
            if(regwrite) begin
                REG[rd] <= writedata;
            end
            else begin
                A_readdata1 <= REG[rs];
                B_readdata2 <= REG[rt];
            end
        end
    end
endmodule
