Warning (10268): Verilog HDL information at vga_ctrl.v(77): always construct contains both blocking and non-blocking assignments File: D:/git-repository/fpga_training/vga_image_player/rtl/vga_ctrl.v Line: 77
