Loading db file '/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/home/ShanChiYu/AVSD/HW2/P78111519_syn/sim/SRAM/SRAM_WC.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: T-2022.03
Date   : Fri Jan  3 04:36:46 2025
****************************************


Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/ShanChiYu/AVSD/HW2/P78111519_syn/sim/SRAM/SRAM_WC.db)


Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
top                    enG1000K          fsa0m_a_generic_core_ss1p62v125c
reset_sync             enG5K             fsa0m_a_generic_core_ss1p62v125c
CPU_wrapper            enG100K           fsa0m_a_generic_core_ss1p62v125c
AXI                    enG5K             fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_1         enG500K           fsa0m_a_generic_core_ss1p62v125c
CPU                    enG100K           fsa0m_a_generic_core_ss1p62v125c
IM_Master              enG5K             fsa0m_a_generic_core_ss1p62v125c
DM_Master              enG5K             fsa0m_a_generic_core_ss1p62v125c
Default_Slave          enG5K             fsa0m_a_generic_core_ss1p62v125c
AR                     enG5K             fsa0m_a_generic_core_ss1p62v125c
R                      enG5K             fsa0m_a_generic_core_ss1p62v125c
AW                     enG5K             fsa0m_a_generic_core_ss1p62v125c
W                      enG5K             fsa0m_a_generic_core_ss1p62v125c
B                      enG5K             fsa0m_a_generic_core_ss1p62v125c
IF_Stage               enG5K             fsa0m_a_generic_core_ss1p62v125c
IF_ID_Reg              enG5K             fsa0m_a_generic_core_ss1p62v125c
ID_Stage               enG30K            fsa0m_a_generic_core_ss1p62v125c
ID_EXE_Reg             enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_Stage              enG30K            fsa0m_a_generic_core_ss1p62v125c
EXE_MEM_Reg            enG5K             fsa0m_a_generic_core_ss1p62v125c
MEM_Stage              enG5K             fsa0m_a_generic_core_ss1p62v125c
MEM_WB_Reg             enG5K             fsa0m_a_generic_core_ss1p62v125c
WB_Stage               enG5K             fsa0m_a_generic_core_ss1p62v125c
BranchControl          enG5K             fsa0m_a_generic_core_ss1p62v125c
ForwardingUnit         enG5K             fsa0m_a_generic_core_ss1p62v125c
HazardDetectionUnit    enG5K             fsa0m_a_generic_core_ss1p62v125c
CSR                    enG5K             fsa0m_a_generic_core_ss1p62v125c
Arbiter_1              enG5K             fsa0m_a_generic_core_ss1p62v125c
Decoder_1              enG5K             fsa0m_a_generic_core_ss1p62v125c
IF_ProgramCounter      enG5K             fsa0m_a_generic_core_ss1p62v125c
Control                enG5K             fsa0m_a_generic_core_ss1p62v125c
ID_Gen_RegFile         enG30K            fsa0m_a_generic_core_ss1p62v125c
ID_FP_RegFile          enG30K            fsa0m_a_generic_core_ss1p62v125c
ID_ImmediateGenerator  enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU                enG30K            fsa0m_a_generic_core_ss1p62v125c
EXE_ALUControl         enG5K             fsa0m_a_generic_core_ss1p62v125c
CLZ                    enG5K             fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_0         enG500K           fsa0m_a_generic_core_ss1p62v125c
Arbiter_0              enG5K             fsa0m_a_generic_core_ss1p62v125c
Decoder_0              enG5K             fsa0m_a_generic_core_ss1p62v125c
CSR_DW01_inc_0_DW01_inc_3
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
CSR_DW01_inc_1_DW01_inc_4
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_Stage_DW01_add_0   enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_Stage_DW01_add_1   enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_sub_0     enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_inc_0_DW01_inc_5
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_sub_1     enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_add_0_DW01_add_2
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_cmp6_0    enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_cmp2_0    enG5K             fsa0m_a_generic_core_ss1p62v125c
IF_Stage_DW01_add_0_DW01_add_3
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_inc_2_DW01_inc_7
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW_mult_uns_J2_0
                       enG10K            fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW_mult_tc_J3_0
                       enG10K            fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_inc_J5_0  enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_sub_J7_0  enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW_mult_tc_J8_0
                       enG10K            fsa0m_a_generic_core_ss1p62v125c
CSR_DW01_dec_J13_0     enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW_cmp_J36_0   enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_sub_J37_0 enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_add_2     enG5K             fsa0m_a_generic_core_ss1p62v125c
EXE_ALU_DW01_inc_4     enG5K             fsa0m_a_generic_core_ss1p62v125c


Global Operating Voltage = 1.62 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  84.3122 mW   (98%)
  Net Switching Power  =   1.5502 mW    (2%)
                         ---------
Total Dynamic Power    =  85.8624 mW  (100%)

Cell Leakage Power     =   1.2495 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory            76.4871        5.2410e-02        1.2171e+09           77.7566  (  89.26%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      7.2459            0.0000          775.6000        1.1986e-03  (   0.00%)  i
register       9.0324e-02        5.8927e-02        9.7422e+06            7.4038  (   8.50%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.4887            1.4389        2.2643e+07            1.9502  (   2.24%)
--------------------------------------------------------------------------------------------------
Total             84.3120 mW         1.5503 mW     1.2495e+09 pW        87.1118 mW
1
