{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731336127410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731336127410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 22:42:07 2024 " "Processing started: Mon Nov 11 22:42:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731336127410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1731336127410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CVM -c CVM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CVM -c CVM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1731336127410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1731336127654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1731336127654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/colleage/fpga/cvm/sim/tb_cvm.v 1 1 " "Found 1 design units, including 1 entities, in source file /colleage/fpga/cvm/sim/tb_cvm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_CVM " "Found entity 1: tb_CVM" {  } { { "../Sim/tb_CVM.v" "" { Text "D:/colleage/fpga/CVM/Sim/tb_CVM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731336134085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731336134085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/colleage/fpga/cvm/rtl/cvm.v 1 1 " "Found 1 design units, including 1 entities, in source file /colleage/fpga/cvm/rtl/cvm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CVM " "Found entity 1: CVM" {  } { { "../RTL/CVM.v" "" { Text "D:/colleage/fpga/CVM/RTL/CVM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731336134087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731336134087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CVM " "Elaborating entity \"CVM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1731336134105 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CVM.v(35) " "Verilog HDL Case Statement information at CVM.v(35): all case item expressions in this case statement are onehot" {  } { { "../RTL/CVM.v" "" { Text "D:/colleage/fpga/CVM/RTL/CVM.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1731336134113 "|CVM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CVM.v(45) " "Verilog HDL Case Statement information at CVM.v(45): all case item expressions in this case statement are onehot" {  } { { "../RTL/CVM.v" "" { Text "D:/colleage/fpga/CVM/RTL/CVM.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1731336134113 "|CVM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "st_cur CVM.v(65) " "Verilog HDL Always Construct warning at CVM.v(65): variable \"st_cur\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RTL/CVM.v" "" { Text "D:/colleage/fpga/CVM/RTL/CVM.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1731336134114 "|CVM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CVM.v(65) " "Verilog HDL Case Statement information at CVM.v(65): all case item expressions in this case statement are onehot" {  } { { "../RTL/CVM.v" "" { Text "D:/colleage/fpga/CVM/RTL/CVM.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1731336134114 "|CVM"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731336134199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 22:42:14 2024 " "Processing ended: Mon Nov 11 22:42:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731336134199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731336134199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731336134199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1731336134199 ""}
