
**** 11/06/17 15:46:17 ********* PSpice 9.0 (Nov 1998) ******** ID# 0 ********

 ** circuit file for profile: TEST422 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** WARNING: DO NOT EDIT OR DELETE THIS FILE

*Libraries: 
* Local Libraries :
.LIB "C:\Documents and Settings\vlsi5\OrCAD\PSPICE-LIB\UMC_018-TT.lib" 
* From [PSPICE NETLIST] section of pspice.ini file:

*Analysis directives: 
.TRAN  0 4ns 0 10p 
.PROBE 

*Netlist File: 
.INC "datapath-TEST.net" 


*Alias File: 

**** INCLUDING datapath-TEST.net ****
* source DATAPATH
V_V1         VDD 0 1.8V
V_V2         A 0  
+PULSE 0 1.8V 0 50p 50p 450p 1n
V_V3         B 0  
+PULSE 1.8V 0 0 50p 50p 450p 1n
V_V4         S 0  
+PULSE 0 1.8V 0 50p 50p 950p 2n
M_MUX421_MUX_PG1_M2         MUX421_MUX_N00150 MUX421_MUX_SBAR MUX421_MUX_N00144
+  VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX_PG1_M1         MUX421_MUX_N00144 S MUX421_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX_NOT3_M2         OUT0 MUX421_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_MUX421_MUX_NOT3_M1         OUT0 MUX421_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_MUX421_MUX_NOT2_M1         MUX421_MUX_SBAR S VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX_NOT2_M2         MUX421_MUX_SBAR S 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX_NOT0_M1         MUX421_MUX_N00147 B VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX_NOT0_M2         MUX421_MUX_N00147 B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX_NOT1_M1         MUX421_MUX_N00144 A VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX_NOT1_M2         MUX421_MUX_N00144 A 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX_PG0_M2         MUX421_MUX_N00150 S MUX421_MUX_N00147 VDD MbreakPD 
+  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX_PG0_M1         MUX421_MUX_N00147 MUX421_MUX_SBAR MUX421_MUX_N00150
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX0_PG1_M2         MUX421_MUX0_N00150 MUX421_MUX0_SBAR
+  MUX421_MUX0_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX0_PG1_M1         MUX421_MUX0_N00144 S MUX421_MUX0_N00150 0 MbreakND
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX0_NOT3_M2         OUT1 MUX421_MUX0_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_MUX421_MUX0_NOT3_M1         OUT1 MUX421_MUX0_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_MUX421_MUX0_NOT2_M1         MUX421_MUX0_SBAR S VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX0_NOT2_M2         MUX421_MUX0_SBAR S 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX0_NOT0_M1         MUX421_MUX0_N00147 B VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX0_NOT0_M2         MUX421_MUX0_N00147 B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX0_NOT1_M1         MUX421_MUX0_N00144 A VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX0_NOT1_M2         MUX421_MUX0_N00144 A 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX0_PG0_M2         MUX421_MUX0_N00150 S MUX421_MUX0_N00147 VDD
+  MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX0_PG0_M1         MUX421_MUX0_N00147 MUX421_MUX0_SBAR
+  MUX421_MUX0_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX1_PG1_M2         MUX421_MUX1_N00150 MUX421_MUX1_SBAR
+  MUX421_MUX1_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX1_PG1_M1         MUX421_MUX1_N00144 S MUX421_MUX1_N00150 0 MbreakND
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX1_NOT3_M2         OUT2 MUX421_MUX1_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_MUX421_MUX1_NOT3_M1         OUT2 MUX421_MUX1_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_MUX421_MUX1_NOT2_M1         MUX421_MUX1_SBAR S VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX1_NOT2_M2         MUX421_MUX1_SBAR S 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX1_NOT0_M1         MUX421_MUX1_N00147 B VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX1_NOT0_M2         MUX421_MUX1_N00147 B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX1_NOT1_M1         MUX421_MUX1_N00144 A VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX1_NOT1_M2         MUX421_MUX1_N00144 A 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX1_PG0_M2         MUX421_MUX1_N00150 S MUX421_MUX1_N00147 VDD
+  MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX1_PG0_M1         MUX421_MUX1_N00147 MUX421_MUX1_SBAR
+  MUX421_MUX1_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX2_PG1_M2         MUX421_MUX2_N00150 MUX421_MUX2_SBAR
+  MUX421_MUX2_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX2_PG1_M1         MUX421_MUX2_N00144 S MUX421_MUX2_N00150 0 MbreakND
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX2_NOT3_M2         OUT3 MUX421_MUX2_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_MUX421_MUX2_NOT3_M1         OUT3 MUX421_MUX2_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_MUX421_MUX2_NOT2_M1         MUX421_MUX2_SBAR S VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX2_NOT2_M2         MUX421_MUX2_SBAR S 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX2_NOT0_M1         MUX421_MUX2_N00147 B VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX2_NOT0_M2         MUX421_MUX2_N00147 B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX2_NOT1_M1         MUX421_MUX2_N00144 A VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_MUX421_MUX2_NOT1_M2         MUX421_MUX2_N00144 A 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX2_PG0_M2         MUX421_MUX2_N00150 S MUX421_MUX2_N00147 VDD
+  MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_MUX421_MUX2_PG0_M1         MUX421_MUX2_N00147 MUX421_MUX2_SBAR
+  MUX421_MUX2_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     

**** RESUMING datapath-TEST-TEST422.sim.cir ****
.INC "datapath-TEST.als"



**** INCLUDING datapath-TEST.als ****
.ALIASES
V_V1            V1(+=VDD -=0 )
V_V2            V2(+=A -=0 )
V_V3            V3(+=B -=0 )
V_V4            V4(+=S -=0 )
_   MUX421(A0=A B0=B A1=A B1=B A2=A B2=B A3=A B3=B S=S VDD=VDD GND=0 Z3=OUT3
+  Z2=OUT2 Z1=OUT1 Z0=OUT0 )
_   MUX421.MUX(VDD=VDD GND=0 B=B S=S A=A Z=OUT0 )
_   MUX421.MUX.PG1(INP=MUX421_MUX_SBAR INN=S VDD=VDD GND=0
+  DIN=MUX421_MUX_N00144 DOUT=MUX421_MUX_N00150 )
M_MUX421_MUX_PG1_M2          MUX421.MUX.PG1.M2(d=MUX421_MUX_N00150
+  g=MUX421_MUX_SBAR s=MUX421_MUX_N00144 b=VDD )
M_MUX421_MUX_PG1_M1          MUX421.MUX.PG1.M1(d=MUX421_MUX_N00144 g=S
+  s=MUX421_MUX_N00150 b=0 )
_    _(MUX421.MUX.PG1.VDD=VDD)
_    _(MUX421.MUX.PG1.DIN=MUX421_MUX_N00144)
_    _(MUX421.MUX.PG1.INN=S)
_    _(MUX421.MUX.PG1.DOUT=MUX421_MUX_N00150)
_    _(MUX421.MUX.PG1.GND=0)
_    _(GND=0)
_    _(MUX421.MUX.PG1.INP=MUX421_MUX_SBAR)
_   MUX421.MUX.NOT3(GND=0 VDD=VDD A=MUX421_MUX_N00150 Z=OUT0 )
M_MUX421_MUX_NOT3_M2          MUX421.MUX.NOT3.M2(d=OUT0 g=MUX421_MUX_N00150 s=0
+  b=0 )
M_MUX421_MUX_NOT3_M1          MUX421.MUX.NOT3.M1(d=OUT0 g=MUX421_MUX_N00150
+  s=VDD b=VDD )
_    _(MUX421.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(MUX421.MUX.NOT3.Z=OUT0)
_    _(MUX421.MUX.NOT3.VOUT=OUT0)
_    _(MUX421.MUX.NOT3.A=MUX421_MUX_N00150)
_    _(MUX421.MUX.NOT3.VIN=MUX421_MUX_N00150)
_    _(MUX421.MUX.NOT3.VDD=VDD)
_   MUX421.MUX.NOT2(GND=0 VDD=VDD A=S Z=MUX421_MUX_SBAR )
M_MUX421_MUX_NOT2_M1          MUX421.MUX.NOT2.M1(d=MUX421_MUX_SBAR g=S s=VDD
+  b=VDD )
M_MUX421_MUX_NOT2_M2          MUX421.MUX.NOT2.M2(d=MUX421_MUX_SBAR g=S s=0 b=0
+  )
_    _(MUX421.MUX.NOT2.A=S)
_    _(MUX421.MUX.NOT2.VIN=S)
_    _(MUX421.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(MUX421.MUX.NOT2.Z=MUX421_MUX_SBAR)
_    _(MUX421.MUX.NOT2.VOUT=MUX421_MUX_SBAR)
_    _(MUX421.MUX.NOT2.VDD=VDD)
_   MUX421.MUX.NOT0(GND=0 VDD=VDD A=B Z=MUX421_MUX_N00147 )
M_MUX421_MUX_NOT0_M1          MUX421.MUX.NOT0.M1(d=MUX421_MUX_N00147 g=B s=VDD
+  b=VDD )
M_MUX421_MUX_NOT0_M2          MUX421.MUX.NOT0.M2(d=MUX421_MUX_N00147 g=B s=0
+  b=0 )
_    _(MUX421.MUX.NOT0.A=B)
_    _(MUX421.MUX.NOT0.VIN=B)
_    _(MUX421.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(MUX421.MUX.NOT0.Z=MUX421_MUX_N00147)
_    _(MUX421.MUX.NOT0.VOUT=MUX421_MUX_N00147)
_    _(MUX421.MUX.NOT0.VDD=VDD)
_   MUX421.MUX.NOT1(GND=0 VDD=VDD A=A Z=MUX421_MUX_N00144 )
M_MUX421_MUX_NOT1_M1          MUX421.MUX.NOT1.M1(d=MUX421_MUX_N00144 g=A s=VDD
+  b=VDD )
M_MUX421_MUX_NOT1_M2          MUX421.MUX.NOT1.M2(d=MUX421_MUX_N00144 g=A s=0
+  b=0 )
_    _(MUX421.MUX.NOT1.A=A)
_    _(MUX421.MUX.NOT1.VIN=A)
_    _(MUX421.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(MUX421.MUX.NOT1.Z=MUX421_MUX_N00144)
_    _(MUX421.MUX.NOT1.VOUT=MUX421_MUX_N00144)
_    _(MUX421.MUX.NOT1.VDD=VDD)
_   MUX421.MUX.PG0(INP=S INN=MUX421_MUX_SBAR VDD=VDD GND=0
+  DIN=MUX421_MUX_N00147 DOUT=MUX421_MUX_N00150 )
M_MUX421_MUX_PG0_M2          MUX421.MUX.PG0.M2(d=MUX421_MUX_N00150 g=S
+  s=MUX421_MUX_N00147 b=VDD )
M_MUX421_MUX_PG0_M1          MUX421.MUX.PG0.M1(d=MUX421_MUX_N00147
+  g=MUX421_MUX_SBAR s=MUX421_MUX_N00150 b=0 )
_    _(MUX421.MUX.PG0.VDD=VDD)
_    _(MUX421.MUX.PG0.DIN=MUX421_MUX_N00147)
_    _(MUX421.MUX.PG0.INN=MUX421_MUX_SBAR)
_    _(MUX421.MUX.PG0.DOUT=MUX421_MUX_N00150)
_    _(MUX421.MUX.PG0.GND=0)
_    _(GND=0)
_    _(MUX421.MUX.PG0.INP=S)
_    _(MUX421.MUX.A=A)
_    _(MUX421.MUX.B=B)
_    _(MUX421.MUX.Z=OUT0)
_    _(MUX421.MUX.S=S)
_    _(MUX421.MUX.SBAR=MUX421_MUX_SBAR)
_    _(MUX421.MUX.VDD=VDD)
_    _(MUX421.MUX.GND=0)
_    _(GND=0)
_   MUX421.MUX0(VDD=VDD GND=0 B=B S=S A=A Z=OUT1 )
_   MUX421.MUX0.PG1(INP=MUX421_MUX0_SBAR INN=S VDD=VDD GND=0
+  DIN=MUX421_MUX0_N00144 DOUT=MUX421_MUX0_N00150 )
M_MUX421_MUX0_PG1_M2          MUX421.MUX0.PG1.M2(d=MUX421_MUX0_N00150
+  g=MUX421_MUX0_SBAR s=MUX421_MUX0_N00144 b=VDD )
M_MUX421_MUX0_PG1_M1          MUX421.MUX0.PG1.M1(d=MUX421_MUX0_N00144 g=S
+  s=MUX421_MUX0_N00150 b=0 )
_    _(MUX421.MUX0.PG1.VDD=VDD)
_    _(MUX421.MUX0.PG1.DIN=MUX421_MUX0_N00144)
_    _(MUX421.MUX0.PG1.INN=S)
_    _(MUX421.MUX0.PG1.DOUT=MUX421_MUX0_N00150)
_    _(MUX421.MUX0.PG1.GND=0)
_    _(GND=0)
_    _(MUX421.MUX0.PG1.INP=MUX421_MUX0_SBAR)
_   MUX421.MUX0.NOT3(GND=0 VDD=VDD A=MUX421_MUX0_N00150 Z=OUT1 )
M_MUX421_MUX0_NOT3_M2          MUX421.MUX0.NOT3.M2(d=OUT1 g=MUX421_MUX0_N00150
+  s=0 b=0 )
M_MUX421_MUX0_NOT3_M1          MUX421.MUX0.NOT3.M1(d=OUT1 g=MUX421_MUX0_N00150
+  s=VDD b=VDD )
_    _(MUX421.MUX0.NOT3.GND=0)
_    _(GND=0)
_    _(MUX421.MUX0.NOT3.Z=OUT1)
_    _(MUX421.MUX0.NOT3.VOUT=OUT1)
_    _(MUX421.MUX0.NOT3.A=MUX421_MUX0_N00150)
_    _(MUX421.MUX0.NOT3.VIN=MUX421_MUX0_N00150)
_    _(MUX421.MUX0.NOT3.VDD=VDD)
_   MUX421.MUX0.NOT2(GND=0 VDD=VDD A=S Z=MUX421_MUX0_SBAR )
M_MUX421_MUX0_NOT2_M1          MUX421.MUX0.NOT2.M1(d=MUX421_MUX0_SBAR g=S s=VDD
+  b=VDD )
M_MUX421_MUX0_NOT2_M2          MUX421.MUX0.NOT2.M2(d=MUX421_MUX0_SBAR g=S s=0
+  b=0 )
_    _(MUX421.MUX0.NOT2.A=S)
_    _(MUX421.MUX0.NOT2.VIN=S)
_    _(MUX421.MUX0.NOT2.GND=0)
_    _(GND=0)
_    _(MUX421.MUX0.NOT2.Z=MUX421_MUX0_SBAR)
_    _(MUX421.MUX0.NOT2.VOUT=MUX421_MUX0_SBAR)
_    _(MUX421.MUX0.NOT2.VDD=VDD)
_   MUX421.MUX0.NOT0(GND=0 VDD=VDD A=B Z=MUX421_MUX0_N00147 )
M_MUX421_MUX0_NOT0_M1          MUX421.MUX0.NOT0.M1(d=MUX421_MUX0_N00147 g=B
+  s=VDD b=VDD )
M_MUX421_MUX0_NOT0_M2          MUX421.MUX0.NOT0.M2(d=MUX421_MUX0_N00147 g=B s=0
+  b=0 )
_    _(MUX421.MUX0.NOT0.A=B)
_    _(MUX421.MUX0.NOT0.VIN=B)
_    _(MUX421.MUX0.NOT0.GND=0)
_    _(GND=0)
_    _(MUX421.MUX0.NOT0.Z=MUX421_MUX0_N00147)
_    _(MUX421.MUX0.NOT0.VOUT=MUX421_MUX0_N00147)
_    _(MUX421.MUX0.NOT0.VDD=VDD)
_   MUX421.MUX0.NOT1(GND=0 VDD=VDD A=A Z=MUX421_MUX0_N00144 )
M_MUX421_MUX0_NOT1_M1          MUX421.MUX0.NOT1.M1(d=MUX421_MUX0_N00144 g=A
+  s=VDD b=VDD )
M_MUX421_MUX0_NOT1_M2          MUX421.MUX0.NOT1.M2(d=MUX421_MUX0_N00144 g=A s=0
+  b=0 )
_    _(MUX421.MUX0.NOT1.A=A)
_    _(MUX421.MUX0.NOT1.VIN=A)
_    _(MUX421.MUX0.NOT1.GND=0)
_    _(GND=0)
_    _(MUX421.MUX0.NOT1.Z=MUX421_MUX0_N00144)
_    _(MUX421.MUX0.NOT1.VOUT=MUX421_MUX0_N00144)
_    _(MUX421.MUX0.NOT1.VDD=VDD)
_   MUX421.MUX0.PG0(INP=S INN=MUX421_MUX0_SBAR VDD=VDD GND=0
+  DIN=MUX421_MUX0_N00147 DOUT=MUX421_MUX0_N00150 )
M_MUX421_MUX0_PG0_M2          MUX421.MUX0.PG0.M2(d=MUX421_MUX0_N00150 g=S
+  s=MUX421_MUX0_N00147 b=VDD )
M_MUX421_MUX0_PG0_M1          MUX421.MUX0.PG0.M1(d=MUX421_MUX0_N00147
+  g=MUX421_MUX0_SBAR s=MUX421_MUX0_N00150 b=0 )
_    _(MUX421.MUX0.PG0.VDD=VDD)
_    _(MUX421.MUX0.PG0.DIN=MUX421_MUX0_N00147)
_    _(MUX421.MUX0.PG0.INN=MUX421_MUX0_SBAR)
_    _(MUX421.MUX0.PG0.DOUT=MUX421_MUX0_N00150)
_    _(MUX421.MUX0.PG0.GND=0)
_    _(GND=0)
_    _(MUX421.MUX0.PG0.INP=S)
_    _(MUX421.MUX0.A=A)
_    _(MUX421.MUX0.B=B)
_    _(MUX421.MUX0.Z=OUT1)
_    _(MUX421.MUX0.S=S)
_    _(MUX421.MUX0.SBAR=MUX421_MUX0_SBAR)
_    _(MUX421.MUX0.VDD=VDD)
_    _(MUX421.MUX0.GND=0)
_    _(GND=0)
_   MUX421.MUX1(VDD=VDD GND=0 B=B S=S A=A Z=OUT2 )
_   MUX421.MUX1.PG1(INP=MUX421_MUX1_SBAR INN=S VDD=VDD GND=0
+  DIN=MUX421_MUX1_N00144 DOUT=MUX421_MUX1_N00150 )
M_MUX421_MUX1_PG1_M2          MUX421.MUX1.PG1.M2(d=MUX421_MUX1_N00150
+  g=MUX421_MUX1_SBAR s=MUX421_MUX1_N00144 b=VDD )
M_MUX421_MUX1_PG1_M1          MUX421.MUX1.PG1.M1(d=MUX421_MUX1_N00144 g=S
+  s=MUX421_MUX1_N00150 b=0 )
_    _(MUX421.MUX1.PG1.VDD=VDD)
_    _(MUX421.MUX1.PG1.DIN=MUX421_MUX1_N00144)
_    _(MUX421.MUX1.PG1.INN=S)
_    _(MUX421.MUX1.PG1.DOUT=MUX421_MUX1_N00150)
_    _(MUX421.MUX1.PG1.GND=0)
_    _(GND=0)
_    _(MUX421.MUX1.PG1.INP=MUX421_MUX1_SBAR)
_   MUX421.MUX1.NOT3(GND=0 VDD=VDD A=MUX421_MUX1_N00150 Z=OUT2 )
M_MUX421_MUX1_NOT3_M2          MUX421.MUX1.NOT3.M2(d=OUT2 g=MUX421_MUX1_N00150
+  s=0 b=0 )
M_MUX421_MUX1_NOT3_M1          MUX421.MUX1.NOT3.M1(d=OUT2 g=MUX421_MUX1_N00150
+  s=VDD b=VDD )
_    _(MUX421.MUX1.NOT3.GND=0)
_    _(GND=0)
_    _(MUX421.MUX1.NOT3.Z=OUT2)
_    _(MUX421.MUX1.NOT3.VOUT=OUT2)
_    _(MUX421.MUX1.NOT3.A=MUX421_MUX1_N00150)
_    _(MUX421.MUX1.NOT3.VIN=MUX421_MUX1_N00150)
_    _(MUX421.MUX1.NOT3.VDD=VDD)
_   MUX421.MUX1.NOT2(GND=0 VDD=VDD A=S Z=MUX421_MUX1_SBAR )
M_MUX421_MUX1_NOT2_M1          MUX421.MUX1.NOT2.M1(d=MUX421_MUX1_SBAR g=S s=VDD
+  b=VDD )
M_MUX421_MUX1_NOT2_M2          MUX421.MUX1.NOT2.M2(d=MUX421_MUX1_SBAR g=S s=0
+  b=0 )
_    _(MUX421.MUX1.NOT2.A=S)
_    _(MUX421.MUX1.NOT2.VIN=S)
_    _(MUX421.MUX1.NOT2.GND=0)
_    _(GND=0)
_    _(MUX421.MUX1.NOT2.Z=MUX421_MUX1_SBAR)
_    _(MUX421.MUX1.NOT2.VOUT=MUX421_MUX1_SBAR)
_    _(MUX421.MUX1.NOT2.VDD=VDD)
_   MUX421.MUX1.NOT0(GND=0 VDD=VDD A=B Z=MUX421_MUX1_N00147 )
M_MUX421_MUX1_NOT0_M1          MUX421.MUX1.NOT0.M1(d=MUX421_MUX1_N00147 g=B
+  s=VDD b=VDD )
M_MUX421_MUX1_NOT0_M2          MUX421.MUX1.NOT0.M2(d=MUX421_MUX1_N00147 g=B s=0
+  b=0 )
_    _(MUX421.MUX1.NOT0.A=B)
_    _(MUX421.MUX1.NOT0.VIN=B)
_    _(MUX421.MUX1.NOT0.GND=0)
_    _(GND=0)
_    _(MUX421.MUX1.NOT0.Z=MUX421_MUX1_N00147)
_    _(MUX421.MUX1.NOT0.VOUT=MUX421_MUX1_N00147)
_    _(MUX421.MUX1.NOT0.VDD=VDD)
_   MUX421.MUX1.NOT1(GND=0 VDD=VDD A=A Z=MUX421_MUX1_N00144 )
M_MUX421_MUX1_NOT1_M1          MUX421.MUX1.NOT1.M1(d=MUX421_MUX1_N00144 g=A
+  s=VDD b=VDD )
M_MUX421_MUX1_NOT1_M2          MUX421.MUX1.NOT1.M2(d=MUX421_MUX1_N00144 g=A s=0
+  b=0 )
_    _(MUX421.MUX1.NOT1.A=A)
_    _(MUX421.MUX1.NOT1.VIN=A)
_    _(MUX421.MUX1.NOT1.GND=0)
_    _(GND=0)
_    _(MUX421.MUX1.NOT1.Z=MUX421_MUX1_N00144)
_    _(MUX421.MUX1.NOT1.VOUT=MUX421_MUX1_N00144)
_    _(MUX421.MUX1.NOT1.VDD=VDD)
_   MUX421.MUX1.PG0(INP=S INN=MUX421_MUX1_SBAR VDD=VDD GND=0
+  DIN=MUX421_MUX1_N00147 DOUT=MUX421_MUX1_N00150 )
M_MUX421_MUX1_PG0_M2          MUX421.MUX1.PG0.M2(d=MUX421_MUX1_N00150 g=S
+  s=MUX421_MUX1_N00147 b=VDD )
M_MUX421_MUX1_PG0_M1          MUX421.MUX1.PG0.M1(d=MUX421_MUX1_N00147
+  g=MUX421_MUX1_SBAR s=MUX421_MUX1_N00150 b=0 )
_    _(MUX421.MUX1.PG0.VDD=VDD)
_    _(MUX421.MUX1.PG0.DIN=MUX421_MUX1_N00147)
_    _(MUX421.MUX1.PG0.INN=MUX421_MUX1_SBAR)
_    _(MUX421.MUX1.PG0.DOUT=MUX421_MUX1_N00150)
_    _(MUX421.MUX1.PG0.GND=0)
_    _(GND=0)
_    _(MUX421.MUX1.PG0.INP=S)
_    _(MUX421.MUX1.A=A)
_    _(MUX421.MUX1.B=B)
_    _(MUX421.MUX1.Z=OUT2)
_    _(MUX421.MUX1.S=S)
_    _(MUX421.MUX1.SBAR=MUX421_MUX1_SBAR)
_    _(MUX421.MUX1.VDD=VDD)
_    _(MUX421.MUX1.GND=0)
_    _(GND=0)
_   MUX421.MUX2(VDD=VDD GND=0 B=B S=S A=A Z=OUT3 )
_   MUX421.MUX2.PG1(INP=MUX421_MUX2_SBAR INN=S VDD=VDD GND=0
+  DIN=MUX421_MUX2_N00144 DOUT=MUX421_MUX2_N00150 )
M_MUX421_MUX2_PG1_M2          MUX421.MUX2.PG1.M2(d=MUX421_MUX2_N00150
+  g=MUX421_MUX2_SBAR s=MUX421_MUX2_N00144 b=VDD )
M_MUX421_MUX2_PG1_M1          MUX421.MUX2.PG1.M1(d=MUX421_MUX2_N00144 g=S
+  s=MUX421_MUX2_N00150 b=0 )
_    _(MUX421.MUX2.PG1.VDD=VDD)
_    _(MUX421.MUX2.PG1.DIN=MUX421_MUX2_N00144)
_    _(MUX421.MUX2.PG1.INN=S)
_    _(MUX421.MUX2.PG1.DOUT=MUX421_MUX2_N00150)
_    _(MUX421.MUX2.PG1.GND=0)
_    _(GND=0)
_    _(MUX421.MUX2.PG1.INP=MUX421_MUX2_SBAR)
_   MUX421.MUX2.NOT3(GND=0 VDD=VDD A=MUX421_MUX2_N00150 Z=OUT3 )
M_MUX421_MUX2_NOT3_M2          MUX421.MUX2.NOT3.M2(d=OUT3 g=MUX421_MUX2_N00150
+  s=0 b=0 )
M_MUX421_MUX2_NOT3_M1          MUX421.MUX2.NOT3.M1(d=OUT3 g=MUX421_MUX2_N00150
+  s=VDD b=VDD )
_    _(MUX421.MUX2.NOT3.GND=0)
_    _(GND=0)
_    _(MUX421.MUX2.NOT3.Z=OUT3)
_    _(MUX421.MUX2.NOT3.VOUT=OUT3)
_    _(MUX421.MUX2.NOT3.A=MUX421_MUX2_N00150)
_    _(MUX421.MUX2.NOT3.VIN=MUX421_MUX2_N00150)
_    _(MUX421.MUX2.NOT3.VDD=VDD)
_   MUX421.MUX2.NOT2(GND=0 VDD=VDD A=S Z=MUX421_MUX2_SBAR )
M_MUX421_MUX2_NOT2_M1          MUX421.MUX2.NOT2.M1(d=MUX421_MUX2_SBAR g=S s=VDD
+  b=VDD )
M_MUX421_MUX2_NOT2_M2          MUX421.MUX2.NOT2.M2(d=MUX421_MUX2_SBAR g=S s=0
+  b=0 )
_    _(MUX421.MUX2.NOT2.A=S)
_    _(MUX421.MUX2.NOT2.VIN=S)
_    _(MUX421.MUX2.NOT2.GND=0)
_    _(GND=0)
_    _(MUX421.MUX2.NOT2.Z=MUX421_MUX2_SBAR)
_    _(MUX421.MUX2.NOT2.VOUT=MUX421_MUX2_SBAR)
_    _(MUX421.MUX2.NOT2.VDD=VDD)
_   MUX421.MUX2.NOT0(GND=0 VDD=VDD A=B Z=MUX421_MUX2_N00147 )
M_MUX421_MUX2_NOT0_M1          MUX421.MUX2.NOT0.M1(d=MUX421_MUX2_N00147 g=B
+  s=VDD b=VDD )
M_MUX421_MUX2_NOT0_M2          MUX421.MUX2.NOT0.M2(d=MUX421_MUX2_N00147 g=B s=0
+  b=0 )
_    _(MUX421.MUX2.NOT0.A=B)
_    _(MUX421.MUX2.NOT0.VIN=B)
_    _(MUX421.MUX2.NOT0.GND=0)
_    _(GND=0)
_    _(MUX421.MUX2.NOT0.Z=MUX421_MUX2_N00147)
_    _(MUX421.MUX2.NOT0.VOUT=MUX421_MUX2_N00147)
_    _(MUX421.MUX2.NOT0.VDD=VDD)
_   MUX421.MUX2.NOT1(GND=0 VDD=VDD A=A Z=MUX421_MUX2_N00144 )
M_MUX421_MUX2_NOT1_M1          MUX421.MUX2.NOT1.M1(d=MUX421_MUX2_N00144 g=A
+  s=VDD b=VDD )
M_MUX421_MUX2_NOT1_M2          MUX421.MUX2.NOT1.M2(d=MUX421_MUX2_N00144 g=A s=0
+  b=0 )
_    _(MUX421.MUX2.NOT1.A=A)
_    _(MUX421.MUX2.NOT1.VIN=A)
_    _(MUX421.MUX2.NOT1.GND=0)
_    _(GND=0)
_    _(MUX421.MUX2.NOT1.Z=MUX421_MUX2_N00144)
_    _(MUX421.MUX2.NOT1.VOUT=MUX421_MUX2_N00144)
_    _(MUX421.MUX2.NOT1.VDD=VDD)
_   MUX421.MUX2.PG0(INP=S INN=MUX421_MUX2_SBAR VDD=VDD GND=0
+  DIN=MUX421_MUX2_N00147 DOUT=MUX421_MUX2_N00150 )
M_MUX421_MUX2_PG0_M2          MUX421.MUX2.PG0.M2(d=MUX421_MUX2_N00150 g=S
+  s=MUX421_MUX2_N00147 b=VDD )
M_MUX421_MUX2_PG0_M1          MUX421.MUX2.PG0.M1(d=MUX421_MUX2_N00147
+  g=MUX421_MUX2_SBAR s=MUX421_MUX2_N00150 b=0 )
_    _(MUX421.MUX2.PG0.VDD=VDD)
_    _(MUX421.MUX2.PG0.DIN=MUX421_MUX2_N00147)
_    _(MUX421.MUX2.PG0.INN=MUX421_MUX2_SBAR)
_    _(MUX421.MUX2.PG0.DOUT=MUX421_MUX2_N00150)
_    _(MUX421.MUX2.PG0.GND=0)
_    _(GND=0)
_    _(MUX421.MUX2.PG0.INP=S)
_    _(MUX421.MUX2.A=A)
_    _(MUX421.MUX2.B=B)
_    _(MUX421.MUX2.Z=OUT3)
_    _(MUX421.MUX2.S=S)
_    _(MUX421.MUX2.SBAR=MUX421_MUX2_SBAR)
_    _(MUX421.MUX2.VDD=VDD)
_    _(MUX421.MUX2.GND=0)
_    _(GND=0)
_    _(MUX421.A0=A)
_    _(MUX421.B0=B)
_    _(MUX421.S=S)
_    _(MUX421.A1=A)
_    _(MUX421.B2=B)
_    _(MUX421.A3=A)
_    _(MUX421.B3=B)
_    _(MUX421.VDD=VDD)
_    _(MUX421.GND=0)
_    _(GND=0)
_    _(MUX421.Z0=OUT0)
_    _(MUX421.Z1=OUT1)
_    _(MUX421.Z2=OUT2)
_    _(MUX421.Z3=OUT3)
_    _(MUX421.A2=A)
_    _(MUX421.B1=B)
_    _(A=A)
_    _(GND=0)
_    _(VDD=VDD)
_    _(B=B)
_    _(S=S)
_    _(OUT0=OUT0)
_    _(OUT1=OUT1)
_    _(OUT2=OUT2)
_    _(OUT3=OUT3)
.ENDALIASES

**** RESUMING datapath-TEST-TEST422.sim.cir ****
.END

WARNING -- Parameter HDIF in model MbreakPD is invalid - Ignored
WARNING -- Parameter CTA in model MbreakPD is invalid - Ignored
WARNING -- Parameter CTP in model MbreakPD is invalid - Ignored
WARNING -- Parameter PTA in model MbreakPD is invalid - Ignored
WARNING -- Parameter PTP in model MbreakPD is invalid - Ignored
WARNING -- Parameter TLEVC in model MbreakPD is invalid - Ignored
WARNING -- Parameter HDIF in model MbreakND is invalid - Ignored
WARNING -- Parameter CTA in model MbreakND is invalid - Ignored
WARNING -- Parameter CTP in model MbreakND is invalid - Ignored
WARNING -- Parameter PTA in model MbreakND is invalid - Ignored
WARNING -- Parameter PTP in model MbreakND is invalid - Ignored
WARNING -- Parameter TLEVC in model MbreakND is invalid - Ignored
**** 11/06/17 15:46:17 ********* PSpice 9.0 (Nov 1998) ******** ID# 0 ********

 ** circuit file for profile: TEST422 


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               MbreakPD        MbreakND        
               PMOS            NMOS            
  T_Measured   27              27            
   T_Current   27              27            
       LEVEL    7               7            
           L  100.000000E-06  100.000000E-06 
           W  100.000000E-06  100.000000E-06 
         VTO    -.468253         .315559     
          KP  493.306300E-06  493.306300E-06 
       GAMMA    0               0            
      LAMBDA    0               0            
         RSH    8               8            
          IS    1.000000E-15    1.000000E-15 
          JS   13.000000E-06   33.900000E-06 
        JSSW   15.000000E-12   32.600000E-12 
          PB     .762            .79         
        PBSW    1               1            
          CJ    1.140000E-03    1.190000E-03 
        CJSW  174.000000E-12  160.000000E-12 
          MJ     .395            .515        
        MJSW     .324            .381        
        CGSO  158.000000E-12  121.000000E-12 
        CGDO  158.000000E-12  121.000000E-12 
        CGBO    0               0            
         TOX    4.200000E-09    4.200000E-09 
          XJ  180.000000E-09  160.000000E-09 
       UCRIT   10.000000E+03   10.000000E+03 
       DELTA     .015           1.000000E-03 
      DIOMOD    2               2            
          K1     .475224         .418147     
          K2     .03784         -.025055     
        LETA    0               0            
        WETA    0               0            
          U0    7.146010E-03     .032614     
       XPART    1               1            
        VTH0    -.468253         .315559     
          K3    1.82852         -.86508      
          W0    2.462436E-09   10.000000E-21 
         NLX   41.141920E-09  272.415500E-09 
        DVT0    3.749691        1.1079       
        DVT1    1.1007           .481697     
          UA -869.596000E-12   -1.168402E-09 
          UB    2.096885E-18    2.570923E-18 
          UC  -30.418200E-12   83.571000E-12 
        VSAT  188.767800E+03  101.374000E+03 
        RDSW  140.069          72.95411      
        VOFF    -.109287        -.094204     
     NFACTOR    1.76253         1.18932      
        CDSC    1.646561E-03    2.478640E-03 
        PCLM    1.139005        8.5993       
      PDIBL1    1.590000E-03    5.383091E-03 
      PDIBL2  173.811400E-06  208.402200E-06 
       DROUT                     .84         
      PSCBE1  456.047300E+06  630.000000E+06 
      PSCBE2  908.455500E-06   10.000000E-21 
          A0    1.739           1.962734     
          A1    0               0            
          A2     .4              .99         
       NPEAK  421.980000E+15  356.040000E+15 
         LDD    0               0            
        LITL   47.623520E-09   44.899890E-09 
         KT1    -.38            -.298        
         KT2    -.052           -.052        
         UA1 -210.000000E-12    1.830000E-09 
         UB1   -1.010000E-18   -2.610000E-18 
         UC1   86.000000E-12  120.000000E-12 
          AT    1.000000E+03   52.000000E+03 
        PVAG    1.753389        4.070936     
        KETA   -1.110090E-03   -1.100900E-03 
        ETA0     .111642         .071669     
        ETAB    -.04887        -1.798100E-03 
        KT1L   -8.000000E-09   -5.000000E-09 
         K3B    2.56099         1.155        
        DVT2   -1.120000E-03    -.0401       
       CDSCB  414.421000E-06  120.059000E-06 
         CIT  -79.328180E-06 -258.541000E-06 
        DSUB     .52121          .379041     
         UTE   -1.75           -1.79         
         AGS     .440113         .54479      
       DVT0W    1.57344          .196172     
       DVT1W    2.100000E+06  367.500000E+03 
       DVT2W     .4             -.080666     
        PRWG     .601376         .2          
        PRWB   -2.08777         -.13401      
         PRT -400            -310            
     PDIBLCB     .094574         .171484     
          WR    1.031559         .94427      
         DWG  -27.302200E-09   -5.320000E-09 
         DWB    6.250000E-09    7.701900E-09 
          B0   43.449200E-09   48.668600E-09 
          B1   14.000000E-09   14.053400E-09 
        LINT  -69.384470E-09   32.406100E-09 
          LL  366.127800E-12  -19.233680E-12 
         LLN     .35052          .474442     
          LW  -10.000000E-15   -5.000000E-21 
         LWL   21.088900E-18    1.427500E-18 
        LMIN  180.000000E-09  180.000000E-09 
        LMAX   50.000000E-06   50.000000E-06 
        WINT  -37.410000E-09   19.980000E-09 
          WL    2.000000E-15   -5.000000E-21 
          WW -862.120100E-18   -2.120403E-15 
         WWN    1.054187        1.039531     
         WWL  720.000000E-24 -241.500000E-24 
        WMIN  240.000000E-09  240.000000E-09 
        WMAX  100.000000E-06  100.000000E-06 
         DLC  -69.384470E-09   32.406100E-09 
         DWC  -37.410000E-09   19.980000E-09 
          CF  153.300000E-12  153.300000E-12 
        NOIA    9.900001E+18  100.000000E+18 
        NOIB    2.400000E+03   50.000000E+03 
        NOIC    1.400000E-12   -1.400000E-12 
         VTM     .025864         .025864     
       PBSWG    1               1            
       MJSWG     .324            .381        
       CJSWG  174.000000E-12  160.000000E-12 
       JTSCD   13.000000E-06   33.900000E-06 
      JSTSCD   15.000000E-12   32.600000E-12 


**** 11/06/17 15:46:17 ********* PSpice 9.0 (Nov 1998) ******** ID# 0 ********

 ** circuit file for profile: TEST422 


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(    A)    0.0000  (    B)    1.8000  (    S)    0.0000  (  VDD)    1.8000      

( OUT0)    1.8000  ( OUT1)    1.8000  ( OUT2)    1.8000  ( OUT3)    1.8000      

(MUX421_MUX_SBAR)    1.8000           (MUX421_MUX0_SBAR)    1.8000              

(MUX421_MUX1_SBAR)    1.8000          (MUX421_MUX2_SBAR)    1.8000              

(MUX421_MUX_N00144)    1.8000         (MUX421_MUX_N00147) 111.4E-09             

(MUX421_MUX_N00150) 198.1E-09         (MUX421_MUX0_N00144)    1.8000            

(MUX421_MUX0_N00147) 111.4E-09        (MUX421_MUX0_N00150) 198.1E-09            

(MUX421_MUX1_N00144)    1.8000        (MUX421_MUX1_N00147) 111.4E-09            

(MUX421_MUX1_N00150) 198.1E-09        (MUX421_MUX2_N00144)    1.8000            

(MUX421_MUX2_N00147) 111.4E-09        (MUX421_MUX2_N00150) 198.1E-09        




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V1        -6.331E-10
    V_V2         0.000E+00
    V_V3         0.000E+00
    V_V4         0.000E+00

    TOTAL POWER DISSIPATION   1.14E-09  WATTS



          JOB CONCLUDED

          TOTAL JOB TIME             .88
