// Seed: 3980921944
`define pp_4 0
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3
);
  always @(id_1 or posedge 1)
    if (1'b0)
      if (1) begin
        if (1'd0) begin
          @(posedge id_1 or posedge id_1);
        end else id_2 = 1;
      end else begin
        id_0 <= (1);
        id_2 = 1'b0;
      end
  logic id_4;
  assign id_3 = 1'b0;
endmodule
