Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,2031
design__instance__area,16175.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,6
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.000980539945885539
power__switching__total,0.0007483085501007736
power__leakage__total,2.3519060476928644E-8
power__total,0.0017288720700889826
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2604970479724052
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2606287759380025
timing__hold__ws__corner:nom_tt_025C_1v80,1.3456405259837159
timing__setup__ws__corner:nom_tt_025C_1v80,16.195688804033306
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,1.345641
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.195688
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,9
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,6
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2649514849177863
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2650794936361459
timing__hold__ws__corner:nom_ss_100C_1v60,2.8873315666723918
timing__setup__ws__corner:nom_ss_100C_1v60,7.3924122249325235
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,2.887331
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,7.392412
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,6
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25805797118504875
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25819253021943894
timing__hold__ws__corner:nom_ff_n40C_1v95,0.8278034048098638
timing__setup__ws__corner:nom_ff_n40C_1v95,17.500799527133797
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.827803
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,19.328445
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,28
design__max_fanout_violation__count,6
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2566537333082127
clock__skew__worst_setup,0.25672517616186785
timing__hold__ws,0.823891200805045
timing__setup__ws,7.187900256228379
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.823891
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.187900
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2031
design__instance__area__stdcell,16175.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.472204
design__instance__utilization__stdcell,0.472204
design__instance__count__class:buffer,7
design__instance__count__class:inverter,29
design__instance__count__class:sequential_cell,147
design__instance__count__class:multi_input_combinational_cell,890
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2337
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,38183.3
design__violations,0
design__instance__count__class:timing_repair_buffer,469
design__instance__count__class:clock_buffer,21
design__instance__count__class:clock_inverter,11
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,380
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,1578
route__net__special,2
route__drc_errors__iter:1,606
route__wirelength__iter:1,43059
route__drc_errors__iter:2,310
route__wirelength__iter:2,42640
route__drc_errors__iter:3,255
route__wirelength__iter:3,42628
route__drc_errors__iter:4,37
route__wirelength__iter:4,42615
route__drc_errors__iter:5,0
route__wirelength__iter:5,42607
route__drc_errors,0
route__wirelength,42607
route__vias,11092
route__vias__singlecut,11092
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,442.675
timing__unannotated_net__count__corner:nom_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,6
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2588334897452582
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25890337828663496
timing__hold__ws__corner:min_tt_025C_1v80,1.3398147415195334
timing__setup__ws__corner:min_tt_025C_1v80,16.30922110192081
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,1.339815
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.315571
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,9
design__max_fanout_violation__count__corner:min_ss_100C_1v60,6
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2627214353763029
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.262789270005026
timing__hold__ws__corner:min_ss_100C_1v60,2.878189101850642
timing__setup__ws__corner:min_ss_100C_1v60,7.585296161437091
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,2.878189
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,7.585296
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,6
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2566537333082127
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25672517616186785
timing__hold__ws__corner:min_ff_n40C_1v95,0.823891200805045
timing__setup__ws__corner:min_ff_n40C_1v95,17.537431558911933
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.823891
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.405634
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,6
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2632867609564305
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2636493042953753
timing__hold__ws__corner:max_tt_025C_1v80,1.3518698765287633
timing__setup__ws__corner:max_tt_025C_1v80,16.064446227956104
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,1.351870
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.064445
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,24
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,28
design__max_fanout_violation__count__corner:max_ss_100C_1v60,6
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.26854116912483006
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2688946641458682
timing__hold__ws__corner:max_ss_100C_1v60,2.8975707098288823
timing__setup__ws__corner:max_ss_100C_1v60,7.187900256228379
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,2.897571
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.187900
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,24
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,6
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26046726623892735
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.26083741460580584
timing__hold__ws__corner:max_ff_n40C_1v95,0.8320103175249043
timing__setup__ws__corner:max_ff_n40C_1v95,17.454605366218733
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.832010
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,19.241077
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,24
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000747932
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000771219
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000142549
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000771219
design_powergrid__voltage__worst,0.0000771219
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000771219
design_powergrid__drop__worst__net:VPWR,0.0000747932
design_powergrid__voltage__worst__net:VGND,0.0000771219
design_powergrid__drop__worst__net:VGND,0.0000771219
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000014300000000000000305810064771261380656142137013375759124755859375
ir__drop__worst,0.00007480000000000000212087292172924435362801887094974517822265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
