15:06:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\9_DMA\vitis_DMA\temp_xsdb_launch_script.tcl
15:06:26 INFO  : Registering command handlers for Vitis TCF services
15:06:28 INFO  : Platform repository initialization has completed.
15:06:29 INFO  : XSCT server has started successfully.
15:06:30 INFO  : Successfully done setting XSCT server connection channel  
15:06:30 INFO  : plnx-install-location is set to ''
15:06:30 INFO  : Successfully done query RDI_DATADIR 
15:06:30 INFO  : Successfully done setting workspace for the tool. 
15:08:19 INFO  : Result from executing command 'getProjects': dma_test
15:08:19 INFO  : Result from executing command 'getPlatforms': 
15:13:32 INFO  : Result from executing command 'getProjects': dma_test
15:14:38 INFO  : Result from executing command 'getPlatforms': dma_test|U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/dma_test.xpfm
15:14:39 INFO  : Checking for BSP changes to sync application flags for project 'dma_code'...
15:15:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:31 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:15:32 INFO  : 'jtag frequency' command is executed.
15:15:32 INFO  : Context for 'APU' is selected.
15:15:32 INFO  : System reset is completed.
15:15:35 INFO  : 'after 3000' command is executed.
15:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:15:37 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit"
15:15:37 INFO  : Context for 'APU' is selected.
15:15:37 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa'.
15:15:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:37 INFO  : Context for 'APU' is selected.
15:15:37 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl' is done.
15:15:38 INFO  : 'ps7_init' command is executed.
15:15:38 INFO  : 'ps7_post_config' command is executed.
15:15:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:38 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:38 INFO  : 'con' command is executed.
15:15:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:38 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\9_DMA\vitis_DMA\dma_code_system\_ide\scripts\systemdebugger_dma_code_system_standalone.tcl'
15:16:56 INFO  : Checking for BSP changes to sync application flags for project 'dma_code'...
15:17:14 INFO  : Disconnected from the channel tcfchan#4.
15:17:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:43 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:17:43 INFO  : 'jtag frequency' command is executed.
15:17:43 INFO  : Context for 'APU' is selected.
15:17:43 INFO  : System reset is completed.
15:17:46 INFO  : 'after 3000' command is executed.
15:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:17:49 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit"
15:17:49 INFO  : Context for 'APU' is selected.
15:17:49 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa'.
15:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:49 INFO  : Context for 'APU' is selected.
15:17:49 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl' is done.
15:17:49 INFO  : 'ps7_init' command is executed.
15:17:49 INFO  : 'ps7_post_config' command is executed.
15:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:50 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:50 INFO  : 'con' command is executed.
15:17:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:17:50 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\9_DMA\vitis_DMA\dma_code_system\_ide\scripts\systemdebugger_dma_code_system_standalone.tcl'
15:18:06 INFO  : Disconnected from the channel tcfchan#6.
15:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:06 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:18:06 INFO  : 'jtag frequency' command is executed.
15:18:06 INFO  : Context for 'APU' is selected.
15:18:07 INFO  : System reset is completed.
15:18:10 INFO  : 'after 3000' command is executed.
15:18:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:18:12 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit"
15:18:12 INFO  : Context for 'APU' is selected.
15:18:12 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa'.
15:18:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:12 INFO  : Context for 'APU' is selected.
15:18:12 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl' is done.
15:18:12 INFO  : 'ps7_init' command is executed.
15:18:12 INFO  : 'ps7_post_config' command is executed.
15:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:13 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:13 INFO  : 'con' command is executed.
15:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:13 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\9_DMA\vitis_DMA\dma_code_system\_ide\scripts\systemdebugger_dma_code_system_standalone.tcl'
15:18:22 INFO  : Disconnected from the channel tcfchan#7.
15:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:35 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
15:39:35 INFO  : 'jtag frequency' command is executed.
15:39:35 INFO  : Context for 'APU' is selected.
15:39:35 INFO  : System reset is completed.
15:39:38 INFO  : 'after 3000' command is executed.
15:39:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
15:39:41 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit"
15:39:41 INFO  : Context for 'APU' is selected.
15:39:41 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa'.
15:39:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:41 INFO  : Context for 'APU' is selected.
15:39:41 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl' is done.
15:39:41 INFO  : 'ps7_init' command is executed.
15:39:41 INFO  : 'ps7_post_config' command is executed.
15:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:41 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:42 INFO  : 'con' command is executed.
15:39:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:39:42 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\9_DMA\vitis_DMA\dma_code_system\_ide\scripts\systemdebugger_dma_code_system_standalone.tcl'
15:39:48 INFO  : Disconnected from the channel tcfchan#8.
16:13:02 INFO  : Checking for BSP changes to sync application flags for project 'dma_code'...
16:22:46 INFO  : Checking for BSP changes to sync application flags for project 'dma_code'...
16:40:32 INFO  : Checking for BSP changes to sync application flags for project 'dma_code'...
16:59:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\9_DMA\vitis_DMA\temp_xsdb_launch_script.tcl
16:59:03 INFO  : XSCT server has started successfully.
16:59:03 INFO  : plnx-install-location is set to ''
16:59:03 INFO  : Successfully done setting XSCT server connection channel  
16:59:03 INFO  : Successfully done setting workspace for the tool. 
16:59:05 INFO  : Successfully done query RDI_DATADIR 
16:59:06 INFO  : Registering command handlers for Vitis TCF services
16:59:07 INFO  : Platform repository initialization has completed.
18:55:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:18 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:55:18 INFO  : 'jtag frequency' command is executed.
18:55:18 INFO  : Context for 'APU' is selected.
18:55:18 INFO  : System reset is completed.
18:55:21 INFO  : 'after 3000' command is executed.
18:55:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:55:23 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit"
18:55:24 INFO  : Context for 'APU' is selected.
18:55:24 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa'.
18:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:24 INFO  : Context for 'APU' is selected.
18:55:24 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl' is done.
18:55:24 INFO  : 'ps7_init' command is executed.
18:55:24 INFO  : 'ps7_post_config' command is executed.
18:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:24 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:25 INFO  : 'con' command is executed.
18:55:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:25 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\9_DMA\vitis_DMA\dma_code_system\_ide\scripts\systemdebugger_dma_code_system_standalone.tcl'
18:55:57 INFO  : Disconnected from the channel tcfchan#1.
18:55:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:58 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
18:55:58 INFO  : 'jtag frequency' command is executed.
18:55:58 INFO  : Context for 'APU' is selected.
18:55:58 INFO  : System reset is completed.
18:56:01 INFO  : 'after 3000' command is executed.
18:56:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
18:56:04 INFO  : Device configured successfully with "U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit"
18:56:04 INFO  : Context for 'APU' is selected.
18:56:04 INFO  : Hardware design and registers information is loaded from 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa'.
18:56:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:04 INFO  : Context for 'APU' is selected.
18:56:04 INFO  : Sourcing of 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl' is done.
18:56:04 INFO  : 'ps7_init' command is executed.
18:56:04 INFO  : 'ps7_post_config' command is executed.
18:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:04 INFO  : The application 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:04 INFO  : 'con' command is executed.
18:56:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:56:04 INFO  : Launch script is exported to file 'U:\Spring2022\ENSC462\Labs\Final_Project\9_DMA\vitis_DMA\dma_code_system\_ide\scripts\systemdebugger_dma_code_system_standalone.tcl'
19:03:58 INFO  : Disconnected from the channel tcfchan#2.
14:12:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\School\ENSC462_Final_Project\Final_Project\9_DMA\vitis_DMA\temp_xsdb_launch_script.tcl
14:13:00 INFO  : XSCT server has started successfully.
14:13:00 INFO  : plnx-install-location is set to ''
14:13:00 INFO  : Successfully done setting XSCT server connection channel  
14:13:00 INFO  : Successfully done setting workspace for the tool. 
14:13:04 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


14:13:04 INFO  : Platform repository initialization has completed.
14:13:04 INFO  : Registering command handlers for Vitis TCF services
14:13:06 INFO  : Successfully done query RDI_DATADIR 
15:59:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\School\ENSC462_Final_Project\Final_Project\9_DMA\vitis_DMA\temp_xsdb_launch_script.tcl
15:59:51 INFO  : XSCT server has started successfully.
15:59:51 INFO  : Successfully done setting XSCT server connection channel  
15:59:51 INFO  : plnx-install-location is set to ''
15:59:51 INFO  : Successfully done setting workspace for the tool. 
15:59:54 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


15:59:54 INFO  : Platform repository initialization has completed.
15:59:54 INFO  : Successfully done query RDI_DATADIR 
15:59:55 INFO  : Registering command handlers for Vitis TCF services
16:01:24 ERROR : The platform 'U:/Spring2022/ENSC462/Labs/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/dma_test.xpfm' used by the system project 'dma_code_system' is not valid.
16:01:44 INFO  : Result from executing command 'getProjects': dma_test
16:01:44 INFO  : Result from executing command 'getPlatforms': 
16:01:45 INFO  : Checking for BSP changes to sync application flags for project 'dma_code'...
16:32:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\School\ENSC462_Final_Project\Final_Project\9_DMA\vitis_DMA\temp_xsdb_launch_script.tcl
16:32:56 INFO  : XSCT server has started successfully.
16:32:56 INFO  : Successfully done setting XSCT server connection channel  
16:32:56 INFO  : plnx-install-location is set to ''
16:32:56 INFO  : Successfully done setting workspace for the tool. 
16:32:59 INFO  : Platform repository initialization has completed.
16:32:59 INFO  : Successfully done query RDI_DATADIR 
16:32:59 INFO  : Registering command handlers for Vitis TCF services
16:47:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\School\ENSC462_Final_Project\Final_Project\9_DMA\vitis_DMA\temp_xsdb_launch_script.tcl
16:47:22 INFO  : XSCT server has started successfully.
18:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:37:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:38:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:14:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\School\ENSC462_Final_Project\Final_Project\9_DMA\vitis_DMA\temp_xsdb_launch_script.tcl
19:14:21 INFO  : XSCT server has started successfully.
19:14:21 INFO  : plnx-install-location is set to ''
19:14:21 INFO  : Successfully done setting XSCT server connection channel  
19:14:21 INFO  : Successfully done setting workspace for the tool. 
19:14:24 INFO  : Platform repository initialization has completed.
19:14:25 INFO  : Successfully done query RDI_DATADIR 
19:14:25 INFO  : Registering command handlers for Vitis TCF services
19:15:08 INFO  : Result from executing command 'getProjects': dma_test
19:15:08 INFO  : Result from executing command 'getPlatforms': dma_test|C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/dma_test.xpfm
19:15:09 INFO  : Checking for BSP changes to sync application flags for project 'dma_code'...
19:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:30 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:24:30 INFO  : 'jtag frequency' command is executed.
19:24:30 INFO  : Context for 'APU' is selected.
19:24:30 INFO  : System reset is completed.
19:24:33 INFO  : 'after 3000' command is executed.
19:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:24:36 INFO  : Device configured successfully with "C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit"
19:24:36 INFO  : Context for 'APU' is selected.
19:24:36 INFO  : Hardware design and registers information is loaded from 'C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa'.
19:24:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:36 INFO  : Context for 'APU' is selected.
19:24:36 INFO  : Sourcing of 'C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl' is done.
19:24:36 INFO  : 'ps7_init' command is executed.
19:24:36 INFO  : 'ps7_post_config' command is executed.
19:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:36 INFO  : The application 'C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:36 INFO  : 'con' command is executed.
19:24:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:24:36 INFO  : Launch script is exported to file 'C:\School\ENSC462_Final_Project\Final_Project\9_DMA\vitis_DMA\dma_code_system\_ide\scripts\systemdebugger_dma_code_system_standalone.tcl'
19:26:07 INFO  : Disconnected from the channel tcfchan#3.
19:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:07 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:26:07 INFO  : 'jtag frequency' command is executed.
19:26:07 INFO  : Context for 'APU' is selected.
19:26:07 INFO  : System reset is completed.
19:26:10 INFO  : 'after 3000' command is executed.
19:26:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:26:12 INFO  : Device configured successfully with "C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit"
19:26:12 INFO  : Context for 'APU' is selected.
19:26:12 INFO  : Hardware design and registers information is loaded from 'C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa'.
19:26:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:12 INFO  : Context for 'APU' is selected.
19:26:12 INFO  : Sourcing of 'C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl' is done.
19:26:13 INFO  : 'ps7_init' command is executed.
19:26:13 INFO  : 'ps7_post_config' command is executed.
19:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:13 INFO  : The application 'C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:13 INFO  : 'con' command is executed.
19:26:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:26:13 INFO  : Launch script is exported to file 'C:\School\ENSC462_Final_Project\Final_Project\9_DMA\vitis_DMA\dma_code_system\_ide\scripts\systemdebugger_dma_code_system_standalone.tcl'
19:26:43 INFO  : Result from executing command 'getProjects': dma_test
19:26:43 INFO  : Result from executing command 'getPlatforms': dma_test|C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/dma_test.xpfm
19:26:43 INFO  : Checking for BSP changes to sync application flags for project 'dma_code'...
19:26:49 INFO  : Disconnected from the channel tcfchan#4.
19:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:50 INFO  : Jtag cable 'Digilent Zed 210248469501' is selected.
19:26:50 INFO  : 'jtag frequency' command is executed.
19:26:50 INFO  : Context for 'APU' is selected.
19:26:50 INFO  : System reset is completed.
19:26:53 INFO  : 'after 3000' command is executed.
19:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}' command is executed.
19:26:55 INFO  : Device configured successfully with "C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit"
19:26:55 INFO  : Context for 'APU' is selected.
19:26:55 INFO  : Hardware design and registers information is loaded from 'C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa'.
19:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:55 INFO  : Context for 'APU' is selected.
19:26:55 INFO  : Sourcing of 'C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl' is done.
19:26:56 INFO  : 'ps7_init' command is executed.
19:26:56 INFO  : 'ps7_post_config' command is executed.
19:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:56 INFO  : The application 'C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469501" && level==0 && jtag_device_ctx=="jsn-Zed-210248469501-03727093-0"}
fpga -file C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_test/export/dma_test/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/School/ENSC462_Final_Project/Final_Project/9_DMA/vitis_DMA/dma_code/Debug/dma_code.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:56 INFO  : 'con' command is executed.
19:26:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:26:56 INFO  : Launch script is exported to file 'C:\School\ENSC462_Final_Project\Final_Project\9_DMA\vitis_DMA\dma_code_system\_ide\scripts\systemdebugger_dma_code_system_standalone.tcl'
19:27:12 INFO  : Disconnected from the channel tcfchan#7.
15:00:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive U:\Spring2022\ENSC462\Labs\Final_Project\9_DMA\vitis_DMA\temp_xsdb_launch_script.tcl
15:00:15 INFO  : XSCT server has started successfully.
15:00:15 INFO  : Successfully done setting XSCT server connection channel  
15:00:15 INFO  : plnx-install-location is set to ''
15:00:15 INFO  : Successfully done setting workspace for the tool. 
15:00:18 INFO  : Registering command handlers for Vitis TCF services
15:00:19 INFO  : Platform repository initialization has completed.
15:00:19 INFO  : Successfully done query RDI_DATADIR 
