{"vcs1":{"timestamp_begin":1728742365.593673489, "rt":1.53, "ut":0.62, "st":0.25}}
{"vcselab":{"timestamp_begin":1728742367.185856182, "rt":1.04, "ut":0.35, "st":0.13}}
{"link":{"timestamp_begin":1728742368.292045437, "rt":0.31, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728742365.092357954}
{"VCS_COMP_START_TIME": 1728742365.092357954}
{"VCS_COMP_END_TIME": 1728742369.952142485}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332532}}
{"stitch_vcselab": {"peak_mem": 231552}}
