Timing Violation Report Min Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 14:13:36 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[10]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[10]
  Delay (ns):                  0.687                                                                           
  Slack (ns):                  0.012                                                                           
  Arrival (ns):                5.066                                                                           
  Required (ns):               5.054                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[7]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[7]
  Delay (ns):                  0.679                                                                           
  Slack (ns):                  0.072                                                                           
  Arrival (ns):                5.058                                                                           
  Required (ns):               4.986                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[8]
  Delay (ns):                  0.678                                                                           
  Slack (ns):                  0.105                                                                           
  Arrival (ns):                5.057                                                                           
  Required (ns):               4.952                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[6]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[6]
  Delay (ns):                  0.812                                                                           
  Slack (ns):                  0.114                                                                           
  Arrival (ns):                5.186                                                                           
  Required (ns):               5.072                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[5]
  Delay (ns):                  0.673                                                                           
  Slack (ns):                  0.119                                                                           
  Arrival (ns):                5.053                                                                           
  Required (ns):               4.934                                                                           

Path 6
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[2]
  Delay (ns):                  0.685                                                                           
  Slack (ns):                  0.120                                                                           
  Arrival (ns):                5.056                                                                           
  Required (ns):               4.936                                                                           

Path 7
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[4]
  Delay (ns):                  0.863                                                                           
  Slack (ns):                  0.134                                                                           
  Arrival (ns):                5.239                                                                           
  Required (ns):               5.105                                                                           

Path 8
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[12]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[12]
  Delay (ns):                  0.681                                                                           
  Slack (ns):                  0.160                                                                           
  Arrival (ns):                5.060                                                                           
  Required (ns):               4.900                                                                           

Path 9
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwrite:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWRITE
  Delay (ns):                  0.795                                                                           
  Slack (ns):                  0.163                                                                           
  Arrival (ns):                5.166                                                                           
  Required (ns):               5.003                                                                           

Path 10
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.171                                                                           
  Arrival (ns):                6.278                                                                           
  Required (ns):               6.107                                                                           

Path 11
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[1]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.181                                                                           
  Arrival (ns):                6.415                                                                           
  Required (ns):               6.234                                                                           

Path 12
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[3]
  Delay (ns):                  0.793                                                                           
  Slack (ns):                  0.182                                                                           
  Arrival (ns):                5.172                                                                           
  Required (ns):               4.990                                                                           

Path 13
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[4]
  Delay (ns):                  0.817                                                                           
  Slack (ns):                  0.214                                                                           
  Arrival (ns):                5.193                                                                           
  Required (ns):               4.979                                                                           

Path 14
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[13]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[13]
  Delay (ns):                  0.687                                                                           
  Slack (ns):                  0.217                                                                           
  Arrival (ns):                5.061                                                                           
  Required (ns):               4.844                                                                           

Path 15
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_6[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.378                                                                           
  Slack (ns):                  0.222                                                                           
  Arrival (ns):                6.344                                                                           
  Required (ns):               6.122                                                                           

Path 16
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][12]:D
  Delay (ns):                  0.379                                                                           
  Slack (ns):                  0.223                                                                           
  Arrival (ns):                6.474                                                                           
  Required (ns):               6.251                                                                           

Path 17
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[11]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][11]:D
  Delay (ns):                  0.379                                                                           
  Slack (ns):                  0.223                                                                           
  Arrival (ns):                6.474                                                                           
  Required (ns):               6.251                                                                           

Path 18
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[10]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:D
  Delay (ns):                  0.390                                                                           
  Slack (ns):                  0.226                                                                           
  Arrival (ns):                6.340                                                                           
  Required (ns):               6.114                                                                           

Path 19
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[10]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][10]:D
  Delay (ns):                  0.369                                                                           
  Slack (ns):                  0.229                                                                           
  Arrival (ns):                6.472                                                                           
  Required (ns):               6.243                                                                           

Path 20
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[6]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[6]
  Delay (ns):                  0.766                                                                           
  Slack (ns):                  0.231                                                                           
  Arrival (ns):                5.142                                                                           
  Required (ns):               4.911                                                                           

Path 21
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_3:D
  Delay (ns):                  0.402                                                                           
  Slack (ns):                  0.238                                                                           
  Arrival (ns):                6.360                                                                           
  Required (ns):               6.122                                                                           

Path 22
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[32]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[31]:D
  Delay (ns):                  0.394                                                                           
  Slack (ns):                  0.240                                                                           
  Arrival (ns):                6.348                                                                           
  Required (ns):               6.108                                                                           

Path 23
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[3]
  Delay (ns):                  0.834                                                                           
  Slack (ns):                  0.253                                                                           
  Arrival (ns):                5.207                                                                           
  Required (ns):               4.954                                                                           

Path 24
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:D
  Delay (ns):                  0.403                                                                           
  Slack (ns):                  0.256                                                                           
  Arrival (ns):                6.490                                                                           
  Required (ns):               6.234                                                                           

Path 25
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[1]:D
  Delay (ns):                  0.405                                                                           
  Slack (ns):                  0.256                                                                           
  Arrival (ns):                6.371                                                                           
  Required (ns):               6.115                                                                           

Path 26
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[24]:D
  Delay (ns):                  0.415                                                                           
  Slack (ns):                  0.261                                                                           
  Arrival (ns):                6.378                                                                           
  Required (ns):               6.117                                                                           

Path 27
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[9]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[9]
  Delay (ns):                  0.872                                                                           
  Slack (ns):                  0.270                                                                           
  Arrival (ns):                5.243                                                                           
  Required (ns):               4.973                                                                           

Path 28
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[32]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][32]:D
  Delay (ns):                  0.424                                                                           
  Slack (ns):                  0.276                                                                           
  Arrival (ns):                6.531                                                                           
  Required (ns):               6.255                                                                           

Path 29
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[9]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[9]
  Delay (ns):                  0.752                                                                           
  Slack (ns):                  0.277                                                                           
  Arrival (ns):                5.126                                                                           
  Required (ns):               4.849                                                                           

Path 30
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[31]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][31]:D
  Delay (ns):                  0.426                                                                           
  Slack (ns):                  0.278                                                                           
  Arrival (ns):                6.529                                                                           
  Required (ns):               6.251                                                                           

Path 31
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[8]
  Delay (ns):                  0.835                                                                           
  Slack (ns):                  0.285                                                                           
  Arrival (ns):                5.216                                                                           
  Required (ns):               4.931                                                                           

Path 32
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[1]:D
  Delay (ns):                  0.442                                                                           
  Slack (ns):                  0.286                                                                           
  Arrival (ns):                6.416                                                                           
  Required (ns):               6.130                                                                           

Path 33
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_2:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.434                                                                           
  Slack (ns):                  0.287                                                                           
  Arrival (ns):                6.408                                                                           
  Required (ns):               6.121                                                                           

Path 34
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][22]:D
  Delay (ns):                  0.436                                                                           
  Slack (ns):                  0.288                                                                           
  Arrival (ns):                6.534                                                                           
  Required (ns):               6.246                                                                           

Path 35
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][30]:D
  Delay (ns):                  0.436                                                                           
  Slack (ns):                  0.289                                                                           
  Arrival (ns):                6.532                                                                           
  Required (ns):               6.243                                                                           

Path 36
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[35]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[34]:D
  Delay (ns):                  0.442                                                                           
  Slack (ns):                  0.289                                                                           
  Arrival (ns):                6.403                                                                           
  Required (ns):               6.114                                                                           

Path 37
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[34]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[33]:D
  Delay (ns):                  0.429                                                                           
  Slack (ns):                  0.290                                                                           
  Arrival (ns):                6.398                                                                           
  Required (ns):               6.108                                                                           

Path 38
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[10]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:D
  Delay (ns):                  0.437                                                                           
  Slack (ns):                  0.291                                                                           
  Arrival (ns):                6.405                                                                           
  Required (ns):               6.114                                                                           

Path 39
  From:                        CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:D
  Delay (ns):                  0.305                                                                           
  Slack (ns):                  0.292                                                                           
  Arrival (ns):                3.863                                                                           
  Required (ns):               3.571                                                                           

Path 40
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[23]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_23:D
  Delay (ns):                  0.305                                                                           
  Slack (ns):                  0.293                                                                           
  Arrival (ns):                3.860                                                                           
  Required (ns):               3.567                                                                           

Path 41
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.441                                                                           
  Slack (ns):                  0.293                                                                           
  Arrival (ns):                6.415                                                                           
  Required (ns):               6.122                                                                           

Path 42
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG1_DONE_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.294                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.583                                                                           

Path 43
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_2:D
  Delay (ns):                  0.307                                                                           
  Slack (ns):                  0.295                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.574                                                                           

Path 44
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/ram_data_0_[14]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/timecmp_0[46]:D
  Delay (ns):                  0.308                                                                           
  Slack (ns):                  0.296                                                                           
  Arrival (ns):                3.845                                                                           
  Required (ns):               3.549                                                                           

Path 45
  From:                        CORESPI_0/USPI/UCC/msrxs_strobe:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.298                                                                           
  Arrival (ns):                3.855                                                                           
  Required (ns):               3.557                                                                           

Path 46
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[12]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[12]:D
  Delay (ns):                  0.317                                                                           
  Slack (ns):                  0.298                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.566                                                                           

Path 47
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base:D
  Delay (ns):                  0.311                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.882                                                                           
  Required (ns):               3.583                                                                           

Path 48
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[1]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[1]
  Delay (ns):                  0.835                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                5.220                                                                           
  Required (ns):               4.921                                                                           

Path 49
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[15]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_44:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.866                                                                           
  Required (ns):               3.567                                                                           

Path 50
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[4]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.571                                                                           

Path 51
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif3_spll_lock_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sdif3_spll_lock_q2:D
  Delay (ns):                  0.311                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.882                                                                           
  Required (ns):               3.583                                                                           

Path 52
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[8]:D
  Delay (ns):                  0.442                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                6.408                                                                           
  Required (ns):               6.108                                                                           

Path 53
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[3]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_3:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.883                                                                           
  Required (ns):               3.583                                                                           

Path 54
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.847                                                                           
  Required (ns):               3.546                                                                           

Path 55
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[28]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_0:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.572                                                                           

Path 56
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_ctrl_fence_i:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_ctrl_fence_i:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.874                                                                           
  Required (ns):               3.573                                                                           

Path 57
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.880                                                                           
  Required (ns):               3.579                                                                           

Path 58
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                5.579                                                                           
  Required (ns):               5.278                                                                           

Path 59
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[25]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[25]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.563                                                                           

Path 60
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[10]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[4]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.566                                                                           

Path 61
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_typ[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_typ[2]:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.846                                                                           
  Required (ns):               3.544                                                                           

Path 62
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[6]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[0]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.866                                                                           
  Required (ns):               3.564                                                                           

Path 63
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif3_core_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif3_core_clk_base:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.575                                                                           

Path 64
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[26]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_11:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.303                                                                           
  Arrival (ns):                3.876                                                                           
  Required (ns):               3.573                                                                           

Path 65
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[29]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[29]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.880                                                                           
  Required (ns):               3.576                                                                           

Path 66
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[22]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_23:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.876                                                                           
  Required (ns):               3.572                                                                           

Path 67
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[13]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.566                                                                           

Path 68
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.304                                                                           
  Arrival (ns):                3.850                                                                           
  Required (ns):               3.546                                                                           

Path 69
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_4:D
  Delay (ns):                  0.317                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.574                                                                           

Path 70
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[4]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.858                                                                           
  Required (ns):               3.553                                                                           

Path 71
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[1]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.875                                                                           
  Required (ns):               3.570                                                                           

Path 72
  From:                        CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:D
  Delay (ns):                  0.325                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.877                                                                           
  Required (ns):               3.572                                                                           

Path 73
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_inst[13]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_inst[13]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.878                                                                           
  Required (ns):               3.573                                                                           

Path 74
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin3:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.305                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.574                                                                           

Path 75
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_addr[10]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_addr[10]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.856                                                                           
  Required (ns):               3.550                                                                           

Path 76
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[7]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_7:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.306                                                                           
  Arrival (ns):                3.867                                                                           
  Required (ns):               3.561                                                                           

Path 77
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[7]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[1]:D
  Delay (ns):                  0.318                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.871                                                                           
  Required (ns):               3.564                                                                           

Path 78
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.307                                                                           
  Arrival (ns):                3.854                                                                           
  Required (ns):               3.547                                                                           

Path 79
  From:                        CORESPI_0/USPI/UCC/data_rx_q1:CLK
  To:                          CORESPI_0/USPI/UCC/data_rx_q2:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.872                                                                           
  Required (ns):               3.564                                                                           

Path 80
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.887                                                                           
  Required (ns):               3.579                                                                           

Path 81
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[25]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[25]:D
  Delay (ns):                  0.327                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.884                                                                           
  Required (ns):               3.576                                                                           

Path 82
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s2_pc[25]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_pc[25]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.888                                                                           
  Required (ns):               3.580                                                                           

Path 83
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/ram_data_0_[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/timecmp_0[34]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.308                                                                           
  Arrival (ns):                3.874                                                                           
  Required (ns):               3.566                                                                           

Path 84
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/ram_data_0_[4]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/timecmp_0[36]:D
  Delay (ns):                  0.330                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.875                                                                           
  Required (ns):               3.566                                                                           

Path 85
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/INIT_DONE_q2:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                4.689                                                                           
  Required (ns):               4.380                                                                           

Path 86
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif0_core_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/release_sdif0_core_clk_base:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.884                                                                           
  Required (ns):               3.575                                                                           

Path 87
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_9:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.309                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.564                                                                           

Path 88
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[2]:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.569                                                                           

Path 89
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][12]:D
  Delay (ns):                  0.458                                                                           
  Slack (ns):                  0.310                                                                           
  Arrival (ns):                6.553                                                                           
  Required (ns):               6.243                                                                           

Path 90
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[9]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.879                                                                           
  Required (ns):               3.568                                                                           

Path 91
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.882                                                                           
  Required (ns):               3.571                                                                           

Path 92
  From:                        CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:D
  Delay (ns):                  0.322                                                                           
  Slack (ns):                  0.311                                                                           
  Arrival (ns):                3.868                                                                           
  Required (ns):               3.557                                                                           

Path 93
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_clk_base:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.860                                                                           
  Required (ns):               3.548                                                                           

Path 94
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_pc[27]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/wb_reg_pc[27]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.880                                                                           
  Required (ns):               3.568                                                                           

Path 95
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[3]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.557                                                                           

Path 96
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[8]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[2]:D
  Delay (ns):                  0.323                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.868                                                                           
  Required (ns):               3.556                                                                           

Path 97
  From:                        CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK
  To:                          CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.891                                                                           
  Required (ns):               3.579                                                                           

Path 98
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[14]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_14:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.312                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.561                                                                           

Path 99
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[17]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_17:D
  Delay (ns):                  0.324                                                                           
  Slack (ns):                  0.313                                                                           
  Arrival (ns):                3.870                                                                           
  Required (ns):               3.557                                                                           

Path 100
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/acq/ram_data_0_[8]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PRCI_1/timecmp_0[8]:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.314                                                                           
  Arrival (ns):                3.856                                                                           
  Required (ns):               3.542                                                                           

