//  Catapult Ultra Synthesis 2023.1_2/1049935 (Production Release) Sat Jun 10 10:53:51 PDT 2023
//  
//          Copyright (c) Siemens EDA, 1996-2023, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                   PROPERTY OF SIEMENS EDA OR ITS LICENSORS.
//  
//  Running on Linux lc4976@hansolo.poly.edu 4.18.0-553.33.1.el8_10.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v26.1_2.0, HLS_PKGS v26.1_2.0, 
//                       SIF_TOOLKITS v26.1_2.0, SIF_XILINX v26.1_2.0, 
//                       SIF_ALTERA v26.1_2.0, CCS_LIBS v26.1_2.0, 
//                       CDS_PPRO v2022.1_1, CDS_DesigChecker v2023.1_1, 
//                       CDS_OASYS v21.1_3.1, CDS_PSR v22.2_0.9, 
//                       DesignPad v2.78_1.0
//  
//  Start time Wed Mar  5 18:35:12 2025
# -------------------------------------------------
# Logging session transcript to file "/tmp/log2516174700b328e.0"
dofile ./outputs_Cipher_deepseek-chat_1/initial.tcl
# > solution new -state initial
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# solution.v2
# > solution options defaults
# > solution options set /OnTheFly/VthAttributeType cell_lib
# cell_lib
# > solution options set /Input/TargetPlatform x86_64
# x86_64
# > solution options set /Output/OutputVHDL false
# false
# > solution options set /Output/GenerateCycleNetlist false
# false
# > solution file add tmp_Cipher/AddRoundKey_initial.c -type C++
# /INPUTFILES/1
# > directive set -DESIGN_GOAL area
# /DESIGN_GOAL area
# > directive set -SPECULATE true
# /SPECULATE true
# > directive set -MERGEABLE true
# /MERGEABLE true
# > directive set -REGISTER_THRESHOLD 512
# /REGISTER_THRESHOLD 512
# > directive set -MEM_MAP_THRESHOLD 128
# /MEM_MAP_THRESHOLD 128
# > directive set -LOGIC_OPT false
# /LOGIC_OPT false
# > directive set -FSM_ENCODING none
# /FSM_ENCODING none
# > directive set -FSM_BINARY_ENCODING_THRESHOLD 64
# /FSM_BINARY_ENCODING_THRESHOLD 64
# > directive set -REG_MAX_FANOUT 0
# /REG_MAX_FANOUT 0
# > directive set -NO_X_ASSIGNMENTS true
# /NO_X_ASSIGNMENTS true
# > directive set -SAFE_FSM false
# /SAFE_FSM false
# > directive set -REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
# /REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
# > directive set -REGISTER_SHARING_LIMIT 0
# /REGISTER_SHARING_LIMIT 0
# > directive set -ASSIGN_OVERHEAD 0
# /ASSIGN_OVERHEAD 0
# > directive set -TIMING_CHECKS true
# /TIMING_CHECKS true
# > directive set -MUXPATH true
# /MUXPATH true
# > directive set -REALLOC true
# /REALLOC true
# > directive set -UNROLL no
# /UNROLL no
# > directive set -IO_MODE super
# /IO_MODE super
# > directive set -CHAN_IO_PROTOCOL use_library
# /CHAN_IO_PROTOCOL use_library
# > directive set -ARRAY_SIZE 4096
# /ARRAY_SIZE 4096
# > directive set -IDLE_SIGNAL {}
# /IDLE_SIGNAL {}
# > directive set -STALL_FLAG_SV off
# /STALL_FLAG_SV off
# > directive set -STALL_FLAG false
# /STALL_FLAG false
# > directive set -TRANSACTION_DONE_SIGNAL true
# /TRANSACTION_DONE_SIGNAL true
# > directive set -DONE_FLAG {}
# /DONE_FLAG {}
# > directive set -READY_FLAG {}
# /READY_FLAG {}
# > directive set -START_FLAG {}
# /START_FLAG {}
# > directive set -TRANSACTION_SYNC ready
# /TRANSACTION_SYNC ready
# > directive set -RESET_CLEARS_ALL_REGS use_library
# /RESET_CLEARS_ALL_REGS use_library
# > directive set -CLOCK_OVERHEAD 20.000000
# /CLOCK_OVERHEAD 20.000000
# > directive set -ON_THE_FLY_PROTOTYPING false
# /ON_THE_FLY_PROTOTYPING false
# > directive set -OPT_CONST_MULTS use_library
# /OPT_CONST_MULTS use_library
# > directive set -CHARACTERIZE_ROM false
# /CHARACTERIZE_ROM false
# > directive set -PROTOTYPE_ROM true
# /PROTOTYPE_ROM true
# > directive set -ROM_THRESHOLD 512
# /ROM_THRESHOLD 512
# > directive set -CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
# /CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
# > directive set -CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
# /CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
# > directive set -CLUSTER_OPT_CONSTANT_INPUTS true
# /CLUSTER_OPT_CONSTANT_INPUTS true
# > directive set -CLUSTER_RTL_SYN false
# /CLUSTER_RTL_SYN false
# > directive set -CLUSTER_FAST_MODE false
# /CLUSTER_FAST_MODE false
# > directive set -CLUSTER_TYPE combinational
# /CLUSTER_TYPE combinational
# > directive set -PROTOTYPING_ENGINE oasys
# /PROTOTYPING_ENGINE oasys
# > directive set -PIPELINE_RAMP_UP true
# /PIPELINE_RAMP_UP true
# > go new
# > go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Creating project directory '/home/lc4976/anonymous_sub/Catapult/'. (PRJ-1)
# Moving session transcript to file "/home/lc4976/anonymous_sub/catapult.log"
# Front End called with arguments: -- /home/lc4976/anonymous_sub/tmp_Cipher/AddRoundKey_initial.c (CIN-69)
# Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Source file analysis completed (CIN-68)
