
echoProject.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00000938  000009cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000938  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  00800124  00800124  000009f0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000009f0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000a4c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000180  00000000  00000000  00000a90  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001702  00000000  00000000  00000c10  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000bdc  00000000  00000000  00002312  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000a93  00000000  00000000  00002eee  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000248  00000000  00000000  00003984  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000088c  00000000  00000000  00003bcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000003b6  00000000  00000000  00004458  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000f0  00000000  00000000  0000480e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
   4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
   8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
   c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  14:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  18:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  1c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  30:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__vector_12>
  34:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  40:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  48:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <__vector_18>
  4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  50:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  68:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  70:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
  78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
  7c:	11 24       	eor	r1, r1
  7e:	1f be       	out	0x3f, r1	; 63
  80:	cf ef       	ldi	r28, 0xFF	; 255
  82:	d0 e1       	ldi	r29, 0x10	; 16
  84:	de bf       	out	0x3e, r29	; 62
  86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
  88:	11 e0       	ldi	r17, 0x01	; 1
  8a:	a0 e0       	ldi	r26, 0x00	; 0
  8c:	b1 e0       	ldi	r27, 0x01	; 1
  8e:	e8 e3       	ldi	r30, 0x38	; 56
  90:	f9 e0       	ldi	r31, 0x09	; 9
  92:	02 c0       	rjmp	.+4      	; 0x98 <__do_copy_data+0x10>
  94:	05 90       	lpm	r0, Z+
  96:	0d 92       	st	X+, r0
  98:	a4 32       	cpi	r26, 0x24	; 36
  9a:	b1 07       	cpc	r27, r17
  9c:	d9 f7       	brne	.-10     	; 0x94 <__do_copy_data+0xc>

0000009e <__do_clear_bss>:
  9e:	21 e0       	ldi	r18, 0x01	; 1
  a0:	a4 e2       	ldi	r26, 0x24	; 36
  a2:	b1 e0       	ldi	r27, 0x01	; 1
  a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
  a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
  a8:	a5 33       	cpi	r26, 0x35	; 53
  aa:	b2 07       	cpc	r27, r18
  ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
  ae:	0e 94 92 00 	call	0x124	; 0x124 <main>
  b2:	0c 94 9a 04 	jmp	0x934	; 0x934 <_exit>

000000b6 <__bad_interrupt>:
  b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
**/
void atmel_start_init(void)
{
	system_init();
  ba:	0e 94 23 01 	call	0x246	; 0x246 <system_init>
  be:	08 95       	ret

000000c0 <__vector_12>:
#include <compiler.h>

volatile uint16_t t1, t2;

ISR(TIMER1_CAPT_vect)
{
  c0:	1f 92       	push	r1
  c2:	0f 92       	push	r0
  c4:	0f b6       	in	r0, 0x3f	; 63
  c6:	0f 92       	push	r0
  c8:	11 24       	eor	r1, r1
  ca:	8f 93       	push	r24
  cc:	9f 93       	push	r25
  ce:	ef 93       	push	r30
  d0:	ff 93       	push	r31

	if (TCCR1B &= (1<<ICES1))
  d2:	e1 e8       	ldi	r30, 0x81	; 129
  d4:	f0 e0       	ldi	r31, 0x00	; 0
  d6:	80 81       	ld	r24, Z
  d8:	80 74       	andi	r24, 0x40	; 64
  da:	80 83       	st	Z, r24
  dc:	88 23       	and	r24, r24
  de:	61 f0       	breq	.+24     	; 0xf8 <__vector_12+0x38>
	{
		ICR1 = t1;
  e0:	80 91 2d 01 	lds	r24, 0x012D	; 0x80012d <t1>
  e4:	90 91 2e 01 	lds	r25, 0x012E	; 0x80012e <t1+0x1>
  e8:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
  ec:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
		TCCR1B &= ~(1<<ICES1);
  f0:	80 81       	ld	r24, Z
  f2:	8f 7b       	andi	r24, 0xBF	; 191
  f4:	80 83       	st	Z, r24
  f6:	0d c0       	rjmp	.+26     	; 0x112 <__vector_12+0x52>
	}else{
		ICR1 = t2;
  f8:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <t2>
  fc:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <t2+0x1>
 100:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
 104:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
		TCCR1B |= (1<<ICES1);
 108:	e1 e8       	ldi	r30, 0x81	; 129
 10a:	f0 e0       	ldi	r31, 0x00	; 0
 10c:	80 81       	ld	r24, Z
 10e:	80 64       	ori	r24, 0x40	; 64
 110:	80 83       	st	Z, r24
	}
}
 112:	ff 91       	pop	r31
 114:	ef 91       	pop	r30
 116:	9f 91       	pop	r25
 118:	8f 91       	pop	r24
 11a:	0f 90       	pop	r0
 11c:	0f be       	out	0x3f, r0	; 63
 11e:	0f 90       	pop	r0
 120:	1f 90       	pop	r1
 122:	18 95       	reti

00000124 <main>:
}

int main(void)
{
	//initialize the system
	atmel_start_init();
 124:	0e 94 5d 00 	call	0xba	; 0xba <atmel_start_init>
	// Enable pin output
	PWM_0_enable_output_ch0();
 128:	0e 94 5a 01 	call	0x2b4	; 0x2b4 <PWM_0_enable_output_ch0>
	// Set channel 0 duty cycle value register value to specified value
	PWM_0_load_duty_cycle_ch0(PWM_0_duty);
 12c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <PWM_0_duty>
 130:	0e 94 60 01 	call	0x2c0	; 0x2c0 <PWM_0_load_duty_cycle_ch0>
	// Set counter register value
	PWM_0_load_counter(0);
 134:	80 e0       	ldi	r24, 0x00	; 0
 136:	0e 94 5e 01 	call	0x2bc	; 0x2bc <PWM_0_load_counter>
	
	ENABLE_INTERRUPTS();
 13a:	78 94       	sei
	
	while(1){
		// Wait for ISR to be executed 65000 times
		for(PWM_0_duty = 14; PWM_0_duty < 29; PWM_0_duty++){
 13c:	0f 2e       	mov	r0, r31
 13e:	fe e0       	ldi	r31, 0x0E	; 14
 140:	df 2e       	mov	r13, r31
 142:	f0 2d       	mov	r31, r0
			
			pulse_width = t2-t1;
			
			//clock resolution = 1/(F_CPU*64) = 4.33uS
			//distance = pulse_with*fresolution/58
			distance = (int)pulse_width/58;
 144:	0f 2e       	mov	r0, r31
 146:	fa e3       	ldi	r31, 0x3A	; 58
 148:	ef 2e       	mov	r14, r31
 14a:	f1 2c       	mov	r15, r1
 14c:	f0 2d       	mov	r31, r0
			printf("Distance = %d cm \n", distance);
 14e:	01 e0       	ldi	r16, 0x01	; 1
 150:	11 e0       	ldi	r17, 0x01	; 1
			printf("Angle = %d deg", angle);
 152:	c4 e1       	ldi	r28, 0x14	; 20
 154:	d1 e0       	ldi	r29, 0x01	; 1
	
	ENABLE_INTERRUPTS();
	
	while(1){
		// Wait for ISR to be executed 65000 times
		for(PWM_0_duty = 14; PWM_0_duty < 29; PWM_0_duty++){
 156:	d0 92 00 01 	sts	0x0100, r13	; 0x800100 <PWM_0_duty>
 15a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <PWM_0_duty>
 15e:	8d 31       	cpi	r24, 0x1D	; 29
 160:	08 f0       	brcs	.+2      	; 0x164 <main+0x40>
 162:	57 c0       	rjmp	.+174    	; 0x212 <main+0xee>
			PWM_0_load_duty_cycle_ch0(PWM_0_duty);
 164:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <PWM_0_duty>
 168:	0e 94 60 01 	call	0x2c0	; 0x2c0 <PWM_0_load_duty_cycle_ch0>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 16c:	23 e8       	ldi	r18, 0x83	; 131
 16e:	33 e8       	ldi	r19, 0x83	; 131
 170:	86 e1       	ldi	r24, 0x16	; 22
 172:	21 50       	subi	r18, 0x01	; 1
 174:	30 40       	sbci	r19, 0x00	; 0
 176:	80 40       	sbci	r24, 0x00	; 0
 178:	e1 f7       	brne	.-8      	; 0x172 <main+0x4e>
 17a:	00 c0       	rjmp	.+0      	; 0x17c <main+0x58>
 17c:	00 00       	nop
			_delay_ms(500);
			
			angle += angle;
 17e:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <__data_end>
 182:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <__data_end+0x1>
 186:	88 0f       	add	r24, r24
 188:	99 1f       	adc	r25, r25
 18a:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <__data_end+0x1>
 18e:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <__data_end>
			
			pulse_width = t2-t1;
 192:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <t2>
 196:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <t2+0x1>
 19a:	20 91 2d 01 	lds	r18, 0x012D	; 0x80012d <t1>
 19e:	30 91 2e 01 	lds	r19, 0x012E	; 0x80012e <t1+0x1>
 1a2:	82 1b       	sub	r24, r18
 1a4:	93 0b       	sbc	r25, r19
 1a6:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <pulse_width+0x1>
 1aa:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <pulse_width>
			
			//clock resolution = 1/(F_CPU*64) = 4.33uS
			//distance = pulse_with*fresolution/58
			distance = (int)pulse_width/58;
 1ae:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <pulse_width>
 1b2:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <pulse_width+0x1>
 1b6:	b7 01       	movw	r22, r14
 1b8:	0e 94 94 01 	call	0x328	; 0x328 <__divmodhi4>
 1bc:	60 93 26 01 	sts	0x0126, r22	; 0x800126 <distance>
 1c0:	70 93 27 01 	sts	0x0127, r23	; 0x800127 <distance+0x1>
			printf("Distance = %d cm \n", distance);
 1c4:	7f 93       	push	r23
 1c6:	6f 93       	push	r22
 1c8:	1f 93       	push	r17
 1ca:	0f 93       	push	r16
 1cc:	0e 94 bc 01 	call	0x378	; 0x378 <printf>
			printf("Angle = %d deg", angle);
 1d0:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <__data_end+0x1>
 1d4:	8f 93       	push	r24
 1d6:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <__data_end>
 1da:	8f 93       	push	r24
 1dc:	df 93       	push	r29
 1de:	cf 93       	push	r28
 1e0:	0e 94 bc 01 	call	0x378	; 0x378 <printf>
			distance =0;
 1e4:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <distance+0x1>
 1e8:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <distance>
	
	ENABLE_INTERRUPTS();
	
	while(1){
		// Wait for ISR to be executed 65000 times
		for(PWM_0_duty = 14; PWM_0_duty < 29; PWM_0_duty++){
 1ec:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <PWM_0_duty>
 1f0:	8f 5f       	subi	r24, 0xFF	; 255
 1f2:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <PWM_0_duty>
 1f6:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <PWM_0_duty>
 1fa:	2d b7       	in	r18, 0x3d	; 61
 1fc:	3e b7       	in	r19, 0x3e	; 62
 1fe:	28 5f       	subi	r18, 0xF8	; 248
 200:	3f 4f       	sbci	r19, 0xFF	; 255
 202:	0f b6       	in	r0, 0x3f	; 63
 204:	f8 94       	cli
 206:	3e bf       	out	0x3e, r19	; 62
 208:	0f be       	out	0x3f, r0	; 63
 20a:	2d bf       	out	0x3d, r18	; 61
 20c:	8d 31       	cpi	r24, 0x1D	; 29
 20e:	08 f4       	brcc	.+2      	; 0x212 <main+0xee>
 210:	a9 cf       	rjmp	.-174    	; 0x164 <main+0x40>
			distance = (int)pulse_width/58;
			printf("Distance = %d cm \n", distance);
			printf("Angle = %d deg", angle);
			distance =0;
		}
		angle=0;
 212:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <__data_end+0x1>
 216:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <__data_end>
	}
 21a:	9d cf       	rjmp	.-198    	; 0x156 <main+0x32>

0000021c <PWM_0_initialization>:
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
 21c:	23 9a       	sbi	0x04, 3	; 4
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
 21e:	2b 98       	cbi	0x05, 3	; 5
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
 220:	24 9a       	sbi	0x04, 4	; 4
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
 222:	2c 98       	cbi	0x05, 4	; 5
	    // <id> pad_initial_level
	    // <false"> Low
	    // <true"> High
	    false);

	PWM_0_init();
 224:	0e 94 4c 01 	call	0x298	; 0x298 <PWM_0_init>
 228:	08 95       	ret

0000022a <TIMER_1_initialization>:
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRD |= 1 << pin;
 22a:	56 9a       	sbi	0x0a, 6	; 10
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
 22c:	5e 98       	cbi	0x0b, 6	; 11
 */
static inline void PORTB_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
 22e:	21 98       	cbi	0x04, 1	; 4
		DDRB &= ~(1 << pin);

		PORTB |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTB &= ~(1 << pin);
 230:	29 98       	cbi	0x05, 1	; 5
	    // <id> pad_pull_config
	    // <PORT_PULL_OFF"> Off
	    // <PORT_PULL_UP"> Pull-up
	    PORT_PULL_OFF);

	TIMER_1_init();
 232:	0e 94 74 01 	call	0x2e8	; 0x2e8 <TIMER_1_init>
 236:	08 95       	ret

00000238 <USART_0_initialization>:
 */
static inline void PORTD_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
 238:	50 98       	cbi	0x0a, 0	; 10
		DDRD &= ~(1 << pin);

		PORTD |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTD &= ~(1 << pin);
 23a:	58 98       	cbi	0x0b, 0	; 11
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRD |= 1 << pin;
 23c:	51 9a       	sbi	0x0a, 1	; 10
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
 23e:	59 98       	cbi	0x0b, 1	; 11
	    // <id> pad_initial_level
	    // <false"> Low
	    // <true"> High
	    false);

	USART_0_init();
 240:	0e 94 81 01 	call	0x302	; 0x302 <USART_0_init>
 244:	08 95       	ret

00000246 <system_init>:
{
	/* On AVR devices all peripherals are enabled from power on reset, this
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	PRR0 = (1 << PRSPI) | (1 << PRTIM2) | (1 << PRTIM0) | (1 << PRTIM1) | (1 << PRTWI) | (1 << PRUSART1)
 246:	8f ef       	ldi	r24, 0xFF	; 255
 248:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
		break;
	case PORT_DIR_OUT:
		DDRA |= mask;
		break;
	case PORT_DIR_OFF:
		DDRA &= ~mask;
 24c:	91 b1       	in	r25, 0x01	; 1
 24e:	11 b8       	out	0x01, r1	; 1

		PORTA |= mask;
 250:	92 b1       	in	r25, 0x02	; 2
 252:	82 b9       	out	0x02, r24	; 2
		break;
	case PORT_DIR_OUT:
		DDRB |= mask;
		break;
	case PORT_DIR_OFF:
		DDRB &= ~mask;
 254:	94 b1       	in	r25, 0x04	; 4
 256:	14 b8       	out	0x04, r1	; 4

		PORTB |= mask;
 258:	95 b1       	in	r25, 0x05	; 5
 25a:	85 b9       	out	0x05, r24	; 5
		break;
	case PORT_DIR_OUT:
		DDRC |= mask;
		break;
	case PORT_DIR_OFF:
		DDRC &= ~mask;
 25c:	97 b1       	in	r25, 0x07	; 7
 25e:	17 b8       	out	0x07, r1	; 7

		PORTC |= mask;
 260:	98 b1       	in	r25, 0x08	; 8
 262:	88 b9       	out	0x08, r24	; 8
		break;
	case PORT_DIR_OUT:
		DDRD |= mask;
		break;
	case PORT_DIR_OFF:
		DDRD &= ~mask;
 264:	9a b1       	in	r25, 0x0a	; 10
 266:	1a b8       	out	0x0a, r1	; 10

		PORTD |= mask;
 268:	9b b1       	in	r25, 0x0b	; 11
 26a:	8b b9       	out	0x0b, r24	; 11
 * \return Initialization status.
 */
static inline int8_t sysctrl_init()
{
	/* Set up system clock prescaler according to configuration */
	protected_write_io((void *)&CLKPR, 1 << CLKPCE, (0 << CLKPS3) | (0 << CLKPS2) | (0 << CLKPS1) | (0 << CLKPS0));
 26c:	40 e0       	ldi	r20, 0x00	; 0
 26e:	60 e8       	ldi	r22, 0x80	; 128
 270:	81 e6       	ldi	r24, 0x61	; 97
 272:	90 e0       	ldi	r25, 0x00	; 0
 274:	0e 94 45 01 	call	0x28a	; 0x28a <protected_write_io>

	SMCR = (0 << SM2) | (0 << SM1) | (0 << SM0) | // Idle
 278:	13 be       	out	0x33, r1	; 51
	       (0 << SE);

	MCUCR = (0 << PUD);
 27a:	15 be       	out	0x35, r1	; 53
{
	mcu_init();

	sysctrl_init();

	PWM_0_initialization();
 27c:	0e 94 0e 01 	call	0x21c	; 0x21c <PWM_0_initialization>

	TIMER_1_initialization();
 280:	0e 94 15 01 	call	0x22a	; 0x22a <TIMER_1_initialization>

	USART_0_initialization();
 284:	0e 94 1c 01 	call	0x238	; 0x238 <USART_0_initialization>
 288:	08 95       	ret

0000028a <protected_write_io>:
#if defined(__GNUC__)
	/*
	 * We need to disable interrupts globally before the protected
	 * sequence. In order to do that we must save SREG first.
	 */
	in      r18,    _SFR_IO_ADDR(SREG)
 28a:	2f b7       	in	r18, 0x3f	; 63
	cli
 28c:	f8 94       	cli
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
#endif
	movw    r30, r24                // Load addr into Z
 28e:	fc 01       	movw	r30, r24
	st      Z, r22                  // Write protection bit to I/O register
 290:	60 83       	st	Z, r22
	st      Z, r20                  // Write value to I/O register
 292:	40 83       	st	Z, r20
	out     _SFR_IO_ADDR(SREG), r18
 294:	2f bf       	out	0x3f, r18	; 63

	ret                             // Return to caller
 296:	08 95       	ret

00000298 <PWM_0_init>:
	OCR0B = duty_value;
}

void PWM_0_register_callback(pwm_irq_cb_t f)
{
	PWM_0_cb = f;
 298:	e4 e6       	ldi	r30, 0x64	; 100
 29a:	f0 e0       	ldi	r31, 0x00	; 0
 29c:	80 81       	ld	r24, Z
 29e:	8f 7d       	andi	r24, 0xDF	; 223
 2a0:	80 83       	st	Z, r24
 2a2:	83 ea       	ldi	r24, 0xA3	; 163
 2a4:	84 bd       	out	0x24, r24	; 36
 2a6:	85 e0       	ldi	r24, 0x05	; 5
 2a8:	85 bd       	out	0x25, r24	; 37
 2aa:	81 e0       	ldi	r24, 0x01	; 1
 2ac:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7e006e>
 2b0:	80 e0       	ldi	r24, 0x00	; 0
 2b2:	08 95       	ret

000002b4 <PWM_0_enable_output_ch0>:
 2b4:	84 b5       	in	r24, 0x24	; 36
 2b6:	80 68       	ori	r24, 0x80	; 128
 2b8:	84 bd       	out	0x24, r24	; 36
 2ba:	08 95       	ret

000002bc <PWM_0_load_counter>:
 2bc:	86 bd       	out	0x26, r24	; 38
 2be:	08 95       	ret

000002c0 <PWM_0_load_duty_cycle_ch0>:
 2c0:	87 bd       	out	0x27, r24	; 39
 2c2:	08 95       	ret

000002c4 <__vector_18>:
}

ISR(TIMER0_OVF_vect)
{
 2c4:	1f 92       	push	r1
 2c6:	0f 92       	push	r0
 2c8:	0f b6       	in	r0, 0x3f	; 63
 2ca:	0f 92       	push	r0
 2cc:	11 24       	eor	r1, r1
 2ce:	8f 93       	push	r24
	static volatile uint8_t callback_count = 0;

	// Clear the interrupt flag
	TIFR0 |= (1 << TOV0);
 2d0:	a8 9a       	sbi	0x15, 0	; 21

	// callback function - called every 0 passes
	if ((++callback_count >= PWM_0_INTERRUPT_CB_RATE) && (PWM_0_INTERRUPT_CB_RATE != 0)) {
 2d2:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <callback_count.1833>
 2d6:	8f 5f       	subi	r24, 0xFF	; 255
 2d8:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <callback_count.1833>
		if (PWM_0_cb != NULL) {
			PWM_0_cb();
		}
	}
}
 2dc:	8f 91       	pop	r24
 2de:	0f 90       	pop	r0
 2e0:	0f be       	out	0x3f, r0	; 63
 2e2:	0f 90       	pop	r0
 2e4:	1f 90       	pop	r1
 2e6:	18 95       	reti

000002e8 <TIMER_1_init>:
 */
int8_t TIMER_1_init()
{

	/* Enable TC1 */
	PRR0 &= ~(1 << PRTIM1);
 2e8:	e4 e6       	ldi	r30, 0x64	; 100
 2ea:	f0 e0       	ldi	r31, 0x00	; 0
 2ec:	80 81       	ld	r24, Z
 2ee:	87 7f       	andi	r24, 0xF7	; 247
 2f0:	80 83       	st	Z, r24

	// TCCR1A = (0 << COM1A1) | (0 << COM1A0) /* Normal port operation, OCA disconnected */
	//		 | (0 << COM1B1) | (0 << COM1B0) /* Normal port operation, OCB disconnected */
	//		 | (0 << WGM11) | (0 << WGM10); /* TC16 Mode 0 Normal */

	TCCR1B = (0 << WGM13) | (0 << WGM12)                /* TC16 Mode 0 Normal */
 2f2:	83 e4       	ldi	r24, 0x43	; 67
 2f4:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>

	// GTCCR = 0 << TSM /* Timer/Counter Synchronization Mode: disabled */
	//		 | 0 << PSRASY /* Prescaler Reset Timer/Counter2: disabled */
	//		 | 0 << PSRSYNC; /* Prescaler Reset: disabled */

	TIMSK1 = 0 << OCIE1B   /* Output Compare B Match Interrupt Enable: disabled */
 2f8:	80 e2       	ldi	r24, 0x20	; 32
 2fa:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
	         | 0 << OCIE1A /* Output Compare A Match Interrupt Enable: disabled */
	         | 1 << ICIE1  /* Input Capture Interrupt Enable: enabled */
	         | 0 << TOIE1; /* Overflow Interrupt Enable: disabled */

	return 0;
}
 2fe:	80 e0       	ldi	r24, 0x00	; 0
 300:	08 95       	ret

00000302 <USART_0_init>:
{

	// Module is in UART mode

	/* Enable USART0 */
	PRR0 &= ~(1 << PRUSART0);
 302:	e4 e6       	ldi	r30, 0x64	; 100
 304:	f0 e0       	ldi	r31, 0x00	; 0
 306:	80 81       	ld	r24, Z
 308:	8d 7f       	andi	r24, 0xFD	; 253
 30a:	80 83       	st	Z, r24

#define BAUD 9600

#include <utils/setbaud.h>

	UBRR0H = UBRRH_VALUE;
 30c:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
	UBRR0L = UBRRL_VALUE;
 310:	8f e5       	ldi	r24, 0x5F	; 95
 312:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>

	UCSR0A = USE_2X << U2X0 /*  */
 316:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
	         | 0 << MPCM0;  /* Multi-processor Communication Mode: disabled */

	UCSR0B = 0 << RXCIE0    /* RX Complete Interrupt Enable: disabled */
 31a:	88 e1       	ldi	r24, 0x18	; 24
 31c:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	         | 0 << UDRIE0  /* USART Data Register Empty Interupt Enable: disabled */
	         | 1 << RXEN0   /* Receiver Enable: enabled */
	         | 1 << TXEN0   /* Transmitter Enable: enabled */
	         | 0 << UCSZ02; /*  */

	UCSR0C = (0 << UMSEL01) | (0 << UMSEL00)  /*  */
 320:	10 92 c2 00 	sts	0x00C2, r1	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
	         | (0 << UPM01) | (0 << UPM00)    /* Disabled */
	         | 0 << USBS0                     /* USART Stop Bit Select: disabled */
	         | (0 << UCSZ01) | (0 << UCSZ00); /* 5-bit */

	return 0;
}
 324:	80 e0       	ldi	r24, 0x00	; 0
 326:	08 95       	ret

00000328 <__divmodhi4>:
 328:	97 fb       	bst	r25, 7
 32a:	07 2e       	mov	r0, r23
 32c:	16 f4       	brtc	.+4      	; 0x332 <__divmodhi4+0xa>
 32e:	00 94       	com	r0
 330:	07 d0       	rcall	.+14     	; 0x340 <__divmodhi4_neg1>
 332:	77 fd       	sbrc	r23, 7
 334:	09 d0       	rcall	.+18     	; 0x348 <__divmodhi4_neg2>
 336:	0e 94 a8 01 	call	0x350	; 0x350 <__udivmodhi4>
 33a:	07 fc       	sbrc	r0, 7
 33c:	05 d0       	rcall	.+10     	; 0x348 <__divmodhi4_neg2>
 33e:	3e f4       	brtc	.+14     	; 0x34e <__divmodhi4_exit>

00000340 <__divmodhi4_neg1>:
 340:	90 95       	com	r25
 342:	81 95       	neg	r24
 344:	9f 4f       	sbci	r25, 0xFF	; 255
 346:	08 95       	ret

00000348 <__divmodhi4_neg2>:
 348:	70 95       	com	r23
 34a:	61 95       	neg	r22
 34c:	7f 4f       	sbci	r23, 0xFF	; 255

0000034e <__divmodhi4_exit>:
 34e:	08 95       	ret

00000350 <__udivmodhi4>:
 350:	aa 1b       	sub	r26, r26
 352:	bb 1b       	sub	r27, r27
 354:	51 e1       	ldi	r21, 0x11	; 17
 356:	07 c0       	rjmp	.+14     	; 0x366 <__udivmodhi4_ep>

00000358 <__udivmodhi4_loop>:
 358:	aa 1f       	adc	r26, r26
 35a:	bb 1f       	adc	r27, r27
 35c:	a6 17       	cp	r26, r22
 35e:	b7 07       	cpc	r27, r23
 360:	10 f0       	brcs	.+4      	; 0x366 <__udivmodhi4_ep>
 362:	a6 1b       	sub	r26, r22
 364:	b7 0b       	sbc	r27, r23

00000366 <__udivmodhi4_ep>:
 366:	88 1f       	adc	r24, r24
 368:	99 1f       	adc	r25, r25
 36a:	5a 95       	dec	r21
 36c:	a9 f7       	brne	.-22     	; 0x358 <__udivmodhi4_loop>
 36e:	80 95       	com	r24
 370:	90 95       	com	r25
 372:	bc 01       	movw	r22, r24
 374:	cd 01       	movw	r24, r26
 376:	08 95       	ret

00000378 <printf>:
 378:	a0 e0       	ldi	r26, 0x00	; 0
 37a:	b0 e0       	ldi	r27, 0x00	; 0
 37c:	e2 ec       	ldi	r30, 0xC2	; 194
 37e:	f1 e0       	ldi	r31, 0x01	; 1
 380:	0c 94 73 04 	jmp	0x8e6	; 0x8e6 <__prologue_saves__+0x20>
 384:	ae 01       	movw	r20, r28
 386:	4b 5f       	subi	r20, 0xFB	; 251
 388:	5f 4f       	sbci	r21, 0xFF	; 255
 38a:	fa 01       	movw	r30, r20
 38c:	61 91       	ld	r22, Z+
 38e:	71 91       	ld	r23, Z+
 390:	af 01       	movw	r20, r30
 392:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <__iob+0x2>
 396:	90 91 32 01 	lds	r25, 0x0132	; 0x800132 <__iob+0x3>
 39a:	0e 94 d2 01 	call	0x3a4	; 0x3a4 <vfprintf>
 39e:	e2 e0       	ldi	r30, 0x02	; 2
 3a0:	0c 94 8f 04 	jmp	0x91e	; 0x91e <__epilogue_restores__+0x20>

000003a4 <vfprintf>:
 3a4:	ab e0       	ldi	r26, 0x0B	; 11
 3a6:	b0 e0       	ldi	r27, 0x00	; 0
 3a8:	e8 ed       	ldi	r30, 0xD8	; 216
 3aa:	f1 e0       	ldi	r31, 0x01	; 1
 3ac:	0c 94 63 04 	jmp	0x8c6	; 0x8c6 <__prologue_saves__>
 3b0:	6c 01       	movw	r12, r24
 3b2:	7b 01       	movw	r14, r22
 3b4:	8a 01       	movw	r16, r20
 3b6:	fc 01       	movw	r30, r24
 3b8:	17 82       	std	Z+7, r1	; 0x07
 3ba:	16 82       	std	Z+6, r1	; 0x06
 3bc:	83 81       	ldd	r24, Z+3	; 0x03
 3be:	81 ff       	sbrs	r24, 1
 3c0:	cc c1       	rjmp	.+920    	; 0x75a <__LOCK_REGION_LENGTH__+0x35a>
 3c2:	ce 01       	movw	r24, r28
 3c4:	01 96       	adiw	r24, 0x01	; 1
 3c6:	3c 01       	movw	r6, r24
 3c8:	f6 01       	movw	r30, r12
 3ca:	93 81       	ldd	r25, Z+3	; 0x03
 3cc:	f7 01       	movw	r30, r14
 3ce:	93 fd       	sbrc	r25, 3
 3d0:	85 91       	lpm	r24, Z+
 3d2:	93 ff       	sbrs	r25, 3
 3d4:	81 91       	ld	r24, Z+
 3d6:	7f 01       	movw	r14, r30
 3d8:	88 23       	and	r24, r24
 3da:	09 f4       	brne	.+2      	; 0x3de <vfprintf+0x3a>
 3dc:	ba c1       	rjmp	.+884    	; 0x752 <__LOCK_REGION_LENGTH__+0x352>
 3de:	85 32       	cpi	r24, 0x25	; 37
 3e0:	39 f4       	brne	.+14     	; 0x3f0 <vfprintf+0x4c>
 3e2:	93 fd       	sbrc	r25, 3
 3e4:	85 91       	lpm	r24, Z+
 3e6:	93 ff       	sbrs	r25, 3
 3e8:	81 91       	ld	r24, Z+
 3ea:	7f 01       	movw	r14, r30
 3ec:	85 32       	cpi	r24, 0x25	; 37
 3ee:	29 f4       	brne	.+10     	; 0x3fa <vfprintf+0x56>
 3f0:	b6 01       	movw	r22, r12
 3f2:	90 e0       	ldi	r25, 0x00	; 0
 3f4:	0e 94 c9 03 	call	0x792	; 0x792 <fputc>
 3f8:	e7 cf       	rjmp	.-50     	; 0x3c8 <vfprintf+0x24>
 3fa:	91 2c       	mov	r9, r1
 3fc:	21 2c       	mov	r2, r1
 3fe:	31 2c       	mov	r3, r1
 400:	ff e1       	ldi	r31, 0x1F	; 31
 402:	f3 15       	cp	r31, r3
 404:	d8 f0       	brcs	.+54     	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
 406:	8b 32       	cpi	r24, 0x2B	; 43
 408:	79 f0       	breq	.+30     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
 40a:	38 f4       	brcc	.+14     	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
 40c:	80 32       	cpi	r24, 0x20	; 32
 40e:	79 f0       	breq	.+30     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
 410:	83 32       	cpi	r24, 0x23	; 35
 412:	a1 f4       	brne	.+40     	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
 414:	23 2d       	mov	r18, r3
 416:	20 61       	ori	r18, 0x10	; 16
 418:	1d c0       	rjmp	.+58     	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
 41a:	8d 32       	cpi	r24, 0x2D	; 45
 41c:	61 f0       	breq	.+24     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
 41e:	80 33       	cpi	r24, 0x30	; 48
 420:	69 f4       	brne	.+26     	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
 422:	23 2d       	mov	r18, r3
 424:	21 60       	ori	r18, 0x01	; 1
 426:	16 c0       	rjmp	.+44     	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
 428:	83 2d       	mov	r24, r3
 42a:	82 60       	ori	r24, 0x02	; 2
 42c:	38 2e       	mov	r3, r24
 42e:	e3 2d       	mov	r30, r3
 430:	e4 60       	ori	r30, 0x04	; 4
 432:	3e 2e       	mov	r3, r30
 434:	2a c0       	rjmp	.+84     	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
 436:	f3 2d       	mov	r31, r3
 438:	f8 60       	ori	r31, 0x08	; 8
 43a:	1d c0       	rjmp	.+58     	; 0x476 <__LOCK_REGION_LENGTH__+0x76>
 43c:	37 fc       	sbrc	r3, 7
 43e:	2d c0       	rjmp	.+90     	; 0x49a <__LOCK_REGION_LENGTH__+0x9a>
 440:	20 ed       	ldi	r18, 0xD0	; 208
 442:	28 0f       	add	r18, r24
 444:	2a 30       	cpi	r18, 0x0A	; 10
 446:	40 f0       	brcs	.+16     	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
 448:	8e 32       	cpi	r24, 0x2E	; 46
 44a:	b9 f4       	brne	.+46     	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
 44c:	36 fc       	sbrc	r3, 6
 44e:	81 c1       	rjmp	.+770    	; 0x752 <__LOCK_REGION_LENGTH__+0x352>
 450:	23 2d       	mov	r18, r3
 452:	20 64       	ori	r18, 0x40	; 64
 454:	32 2e       	mov	r3, r18
 456:	19 c0       	rjmp	.+50     	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
 458:	36 fe       	sbrs	r3, 6
 45a:	06 c0       	rjmp	.+12     	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
 45c:	8a e0       	ldi	r24, 0x0A	; 10
 45e:	98 9e       	mul	r9, r24
 460:	20 0d       	add	r18, r0
 462:	11 24       	eor	r1, r1
 464:	92 2e       	mov	r9, r18
 466:	11 c0       	rjmp	.+34     	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
 468:	ea e0       	ldi	r30, 0x0A	; 10
 46a:	2e 9e       	mul	r2, r30
 46c:	20 0d       	add	r18, r0
 46e:	11 24       	eor	r1, r1
 470:	22 2e       	mov	r2, r18
 472:	f3 2d       	mov	r31, r3
 474:	f0 62       	ori	r31, 0x20	; 32
 476:	3f 2e       	mov	r3, r31
 478:	08 c0       	rjmp	.+16     	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
 47a:	8c 36       	cpi	r24, 0x6C	; 108
 47c:	21 f4       	brne	.+8      	; 0x486 <__LOCK_REGION_LENGTH__+0x86>
 47e:	83 2d       	mov	r24, r3
 480:	80 68       	ori	r24, 0x80	; 128
 482:	38 2e       	mov	r3, r24
 484:	02 c0       	rjmp	.+4      	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
 486:	88 36       	cpi	r24, 0x68	; 104
 488:	41 f4       	brne	.+16     	; 0x49a <__LOCK_REGION_LENGTH__+0x9a>
 48a:	f7 01       	movw	r30, r14
 48c:	93 fd       	sbrc	r25, 3
 48e:	85 91       	lpm	r24, Z+
 490:	93 ff       	sbrs	r25, 3
 492:	81 91       	ld	r24, Z+
 494:	7f 01       	movw	r14, r30
 496:	81 11       	cpse	r24, r1
 498:	b3 cf       	rjmp	.-154    	; 0x400 <__LOCK_REGION_LENGTH__>
 49a:	98 2f       	mov	r25, r24
 49c:	9f 7d       	andi	r25, 0xDF	; 223
 49e:	95 54       	subi	r25, 0x45	; 69
 4a0:	93 30       	cpi	r25, 0x03	; 3
 4a2:	28 f4       	brcc	.+10     	; 0x4ae <__LOCK_REGION_LENGTH__+0xae>
 4a4:	0c 5f       	subi	r16, 0xFC	; 252
 4a6:	1f 4f       	sbci	r17, 0xFF	; 255
 4a8:	9f e3       	ldi	r25, 0x3F	; 63
 4aa:	99 83       	std	Y+1, r25	; 0x01
 4ac:	0d c0       	rjmp	.+26     	; 0x4c8 <__LOCK_REGION_LENGTH__+0xc8>
 4ae:	83 36       	cpi	r24, 0x63	; 99
 4b0:	31 f0       	breq	.+12     	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
 4b2:	83 37       	cpi	r24, 0x73	; 115
 4b4:	71 f0       	breq	.+28     	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
 4b6:	83 35       	cpi	r24, 0x53	; 83
 4b8:	09 f0       	breq	.+2      	; 0x4bc <__LOCK_REGION_LENGTH__+0xbc>
 4ba:	59 c0       	rjmp	.+178    	; 0x56e <__LOCK_REGION_LENGTH__+0x16e>
 4bc:	21 c0       	rjmp	.+66     	; 0x500 <__LOCK_REGION_LENGTH__+0x100>
 4be:	f8 01       	movw	r30, r16
 4c0:	80 81       	ld	r24, Z
 4c2:	89 83       	std	Y+1, r24	; 0x01
 4c4:	0e 5f       	subi	r16, 0xFE	; 254
 4c6:	1f 4f       	sbci	r17, 0xFF	; 255
 4c8:	88 24       	eor	r8, r8
 4ca:	83 94       	inc	r8
 4cc:	91 2c       	mov	r9, r1
 4ce:	53 01       	movw	r10, r6
 4d0:	13 c0       	rjmp	.+38     	; 0x4f8 <__LOCK_REGION_LENGTH__+0xf8>
 4d2:	28 01       	movw	r4, r16
 4d4:	f2 e0       	ldi	r31, 0x02	; 2
 4d6:	4f 0e       	add	r4, r31
 4d8:	51 1c       	adc	r5, r1
 4da:	f8 01       	movw	r30, r16
 4dc:	a0 80       	ld	r10, Z
 4de:	b1 80       	ldd	r11, Z+1	; 0x01
 4e0:	36 fe       	sbrs	r3, 6
 4e2:	03 c0       	rjmp	.+6      	; 0x4ea <__LOCK_REGION_LENGTH__+0xea>
 4e4:	69 2d       	mov	r22, r9
 4e6:	70 e0       	ldi	r23, 0x00	; 0
 4e8:	02 c0       	rjmp	.+4      	; 0x4ee <__LOCK_REGION_LENGTH__+0xee>
 4ea:	6f ef       	ldi	r22, 0xFF	; 255
 4ec:	7f ef       	ldi	r23, 0xFF	; 255
 4ee:	c5 01       	movw	r24, r10
 4f0:	0e 94 be 03 	call	0x77c	; 0x77c <strnlen>
 4f4:	4c 01       	movw	r8, r24
 4f6:	82 01       	movw	r16, r4
 4f8:	f3 2d       	mov	r31, r3
 4fa:	ff 77       	andi	r31, 0x7F	; 127
 4fc:	3f 2e       	mov	r3, r31
 4fe:	16 c0       	rjmp	.+44     	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
 500:	28 01       	movw	r4, r16
 502:	22 e0       	ldi	r18, 0x02	; 2
 504:	42 0e       	add	r4, r18
 506:	51 1c       	adc	r5, r1
 508:	f8 01       	movw	r30, r16
 50a:	a0 80       	ld	r10, Z
 50c:	b1 80       	ldd	r11, Z+1	; 0x01
 50e:	36 fe       	sbrs	r3, 6
 510:	03 c0       	rjmp	.+6      	; 0x518 <__LOCK_REGION_LENGTH__+0x118>
 512:	69 2d       	mov	r22, r9
 514:	70 e0       	ldi	r23, 0x00	; 0
 516:	02 c0       	rjmp	.+4      	; 0x51c <__LOCK_REGION_LENGTH__+0x11c>
 518:	6f ef       	ldi	r22, 0xFF	; 255
 51a:	7f ef       	ldi	r23, 0xFF	; 255
 51c:	c5 01       	movw	r24, r10
 51e:	0e 94 b3 03 	call	0x766	; 0x766 <strnlen_P>
 522:	4c 01       	movw	r8, r24
 524:	f3 2d       	mov	r31, r3
 526:	f0 68       	ori	r31, 0x80	; 128
 528:	3f 2e       	mov	r3, r31
 52a:	82 01       	movw	r16, r4
 52c:	33 fc       	sbrc	r3, 3
 52e:	1b c0       	rjmp	.+54     	; 0x566 <__LOCK_REGION_LENGTH__+0x166>
 530:	82 2d       	mov	r24, r2
 532:	90 e0       	ldi	r25, 0x00	; 0
 534:	88 16       	cp	r8, r24
 536:	99 06       	cpc	r9, r25
 538:	b0 f4       	brcc	.+44     	; 0x566 <__LOCK_REGION_LENGTH__+0x166>
 53a:	b6 01       	movw	r22, r12
 53c:	80 e2       	ldi	r24, 0x20	; 32
 53e:	90 e0       	ldi	r25, 0x00	; 0
 540:	0e 94 c9 03 	call	0x792	; 0x792 <fputc>
 544:	2a 94       	dec	r2
 546:	f4 cf       	rjmp	.-24     	; 0x530 <__LOCK_REGION_LENGTH__+0x130>
 548:	f5 01       	movw	r30, r10
 54a:	37 fc       	sbrc	r3, 7
 54c:	85 91       	lpm	r24, Z+
 54e:	37 fe       	sbrs	r3, 7
 550:	81 91       	ld	r24, Z+
 552:	5f 01       	movw	r10, r30
 554:	b6 01       	movw	r22, r12
 556:	90 e0       	ldi	r25, 0x00	; 0
 558:	0e 94 c9 03 	call	0x792	; 0x792 <fputc>
 55c:	21 10       	cpse	r2, r1
 55e:	2a 94       	dec	r2
 560:	21 e0       	ldi	r18, 0x01	; 1
 562:	82 1a       	sub	r8, r18
 564:	91 08       	sbc	r9, r1
 566:	81 14       	cp	r8, r1
 568:	91 04       	cpc	r9, r1
 56a:	71 f7       	brne	.-36     	; 0x548 <__LOCK_REGION_LENGTH__+0x148>
 56c:	e8 c0       	rjmp	.+464    	; 0x73e <__LOCK_REGION_LENGTH__+0x33e>
 56e:	84 36       	cpi	r24, 0x64	; 100
 570:	11 f0       	breq	.+4      	; 0x576 <__LOCK_REGION_LENGTH__+0x176>
 572:	89 36       	cpi	r24, 0x69	; 105
 574:	41 f5       	brne	.+80     	; 0x5c6 <__LOCK_REGION_LENGTH__+0x1c6>
 576:	f8 01       	movw	r30, r16
 578:	37 fe       	sbrs	r3, 7
 57a:	07 c0       	rjmp	.+14     	; 0x58a <__LOCK_REGION_LENGTH__+0x18a>
 57c:	60 81       	ld	r22, Z
 57e:	71 81       	ldd	r23, Z+1	; 0x01
 580:	82 81       	ldd	r24, Z+2	; 0x02
 582:	93 81       	ldd	r25, Z+3	; 0x03
 584:	0c 5f       	subi	r16, 0xFC	; 252
 586:	1f 4f       	sbci	r17, 0xFF	; 255
 588:	08 c0       	rjmp	.+16     	; 0x59a <__LOCK_REGION_LENGTH__+0x19a>
 58a:	60 81       	ld	r22, Z
 58c:	71 81       	ldd	r23, Z+1	; 0x01
 58e:	07 2e       	mov	r0, r23
 590:	00 0c       	add	r0, r0
 592:	88 0b       	sbc	r24, r24
 594:	99 0b       	sbc	r25, r25
 596:	0e 5f       	subi	r16, 0xFE	; 254
 598:	1f 4f       	sbci	r17, 0xFF	; 255
 59a:	f3 2d       	mov	r31, r3
 59c:	ff 76       	andi	r31, 0x6F	; 111
 59e:	3f 2e       	mov	r3, r31
 5a0:	97 ff       	sbrs	r25, 7
 5a2:	09 c0       	rjmp	.+18     	; 0x5b6 <__LOCK_REGION_LENGTH__+0x1b6>
 5a4:	90 95       	com	r25
 5a6:	80 95       	com	r24
 5a8:	70 95       	com	r23
 5aa:	61 95       	neg	r22
 5ac:	7f 4f       	sbci	r23, 0xFF	; 255
 5ae:	8f 4f       	sbci	r24, 0xFF	; 255
 5b0:	9f 4f       	sbci	r25, 0xFF	; 255
 5b2:	f0 68       	ori	r31, 0x80	; 128
 5b4:	3f 2e       	mov	r3, r31
 5b6:	2a e0       	ldi	r18, 0x0A	; 10
 5b8:	30 e0       	ldi	r19, 0x00	; 0
 5ba:	a3 01       	movw	r20, r6
 5bc:	0e 94 05 04 	call	0x80a	; 0x80a <__ultoa_invert>
 5c0:	88 2e       	mov	r8, r24
 5c2:	86 18       	sub	r8, r6
 5c4:	45 c0       	rjmp	.+138    	; 0x650 <__LOCK_REGION_LENGTH__+0x250>
 5c6:	85 37       	cpi	r24, 0x75	; 117
 5c8:	31 f4       	brne	.+12     	; 0x5d6 <__LOCK_REGION_LENGTH__+0x1d6>
 5ca:	23 2d       	mov	r18, r3
 5cc:	2f 7e       	andi	r18, 0xEF	; 239
 5ce:	b2 2e       	mov	r11, r18
 5d0:	2a e0       	ldi	r18, 0x0A	; 10
 5d2:	30 e0       	ldi	r19, 0x00	; 0
 5d4:	25 c0       	rjmp	.+74     	; 0x620 <__LOCK_REGION_LENGTH__+0x220>
 5d6:	93 2d       	mov	r25, r3
 5d8:	99 7f       	andi	r25, 0xF9	; 249
 5da:	b9 2e       	mov	r11, r25
 5dc:	8f 36       	cpi	r24, 0x6F	; 111
 5de:	c1 f0       	breq	.+48     	; 0x610 <__LOCK_REGION_LENGTH__+0x210>
 5e0:	18 f4       	brcc	.+6      	; 0x5e8 <__LOCK_REGION_LENGTH__+0x1e8>
 5e2:	88 35       	cpi	r24, 0x58	; 88
 5e4:	79 f0       	breq	.+30     	; 0x604 <__LOCK_REGION_LENGTH__+0x204>
 5e6:	b5 c0       	rjmp	.+362    	; 0x752 <__LOCK_REGION_LENGTH__+0x352>
 5e8:	80 37       	cpi	r24, 0x70	; 112
 5ea:	19 f0       	breq	.+6      	; 0x5f2 <__LOCK_REGION_LENGTH__+0x1f2>
 5ec:	88 37       	cpi	r24, 0x78	; 120
 5ee:	21 f0       	breq	.+8      	; 0x5f8 <__LOCK_REGION_LENGTH__+0x1f8>
 5f0:	b0 c0       	rjmp	.+352    	; 0x752 <__LOCK_REGION_LENGTH__+0x352>
 5f2:	e9 2f       	mov	r30, r25
 5f4:	e0 61       	ori	r30, 0x10	; 16
 5f6:	be 2e       	mov	r11, r30
 5f8:	b4 fe       	sbrs	r11, 4
 5fa:	0d c0       	rjmp	.+26     	; 0x616 <__LOCK_REGION_LENGTH__+0x216>
 5fc:	fb 2d       	mov	r31, r11
 5fe:	f4 60       	ori	r31, 0x04	; 4
 600:	bf 2e       	mov	r11, r31
 602:	09 c0       	rjmp	.+18     	; 0x616 <__LOCK_REGION_LENGTH__+0x216>
 604:	34 fe       	sbrs	r3, 4
 606:	0a c0       	rjmp	.+20     	; 0x61c <__LOCK_REGION_LENGTH__+0x21c>
 608:	29 2f       	mov	r18, r25
 60a:	26 60       	ori	r18, 0x06	; 6
 60c:	b2 2e       	mov	r11, r18
 60e:	06 c0       	rjmp	.+12     	; 0x61c <__LOCK_REGION_LENGTH__+0x21c>
 610:	28 e0       	ldi	r18, 0x08	; 8
 612:	30 e0       	ldi	r19, 0x00	; 0
 614:	05 c0       	rjmp	.+10     	; 0x620 <__LOCK_REGION_LENGTH__+0x220>
 616:	20 e1       	ldi	r18, 0x10	; 16
 618:	30 e0       	ldi	r19, 0x00	; 0
 61a:	02 c0       	rjmp	.+4      	; 0x620 <__LOCK_REGION_LENGTH__+0x220>
 61c:	20 e1       	ldi	r18, 0x10	; 16
 61e:	32 e0       	ldi	r19, 0x02	; 2
 620:	f8 01       	movw	r30, r16
 622:	b7 fe       	sbrs	r11, 7
 624:	07 c0       	rjmp	.+14     	; 0x634 <__LOCK_REGION_LENGTH__+0x234>
 626:	60 81       	ld	r22, Z
 628:	71 81       	ldd	r23, Z+1	; 0x01
 62a:	82 81       	ldd	r24, Z+2	; 0x02
 62c:	93 81       	ldd	r25, Z+3	; 0x03
 62e:	0c 5f       	subi	r16, 0xFC	; 252
 630:	1f 4f       	sbci	r17, 0xFF	; 255
 632:	06 c0       	rjmp	.+12     	; 0x640 <__LOCK_REGION_LENGTH__+0x240>
 634:	60 81       	ld	r22, Z
 636:	71 81       	ldd	r23, Z+1	; 0x01
 638:	80 e0       	ldi	r24, 0x00	; 0
 63a:	90 e0       	ldi	r25, 0x00	; 0
 63c:	0e 5f       	subi	r16, 0xFE	; 254
 63e:	1f 4f       	sbci	r17, 0xFF	; 255
 640:	a3 01       	movw	r20, r6
 642:	0e 94 05 04 	call	0x80a	; 0x80a <__ultoa_invert>
 646:	88 2e       	mov	r8, r24
 648:	86 18       	sub	r8, r6
 64a:	fb 2d       	mov	r31, r11
 64c:	ff 77       	andi	r31, 0x7F	; 127
 64e:	3f 2e       	mov	r3, r31
 650:	36 fe       	sbrs	r3, 6
 652:	0d c0       	rjmp	.+26     	; 0x66e <__LOCK_REGION_LENGTH__+0x26e>
 654:	23 2d       	mov	r18, r3
 656:	2e 7f       	andi	r18, 0xFE	; 254
 658:	a2 2e       	mov	r10, r18
 65a:	89 14       	cp	r8, r9
 65c:	58 f4       	brcc	.+22     	; 0x674 <__LOCK_REGION_LENGTH__+0x274>
 65e:	34 fe       	sbrs	r3, 4
 660:	0b c0       	rjmp	.+22     	; 0x678 <__LOCK_REGION_LENGTH__+0x278>
 662:	32 fc       	sbrc	r3, 2
 664:	09 c0       	rjmp	.+18     	; 0x678 <__LOCK_REGION_LENGTH__+0x278>
 666:	83 2d       	mov	r24, r3
 668:	8e 7e       	andi	r24, 0xEE	; 238
 66a:	a8 2e       	mov	r10, r24
 66c:	05 c0       	rjmp	.+10     	; 0x678 <__LOCK_REGION_LENGTH__+0x278>
 66e:	b8 2c       	mov	r11, r8
 670:	a3 2c       	mov	r10, r3
 672:	03 c0       	rjmp	.+6      	; 0x67a <__LOCK_REGION_LENGTH__+0x27a>
 674:	b8 2c       	mov	r11, r8
 676:	01 c0       	rjmp	.+2      	; 0x67a <__LOCK_REGION_LENGTH__+0x27a>
 678:	b9 2c       	mov	r11, r9
 67a:	a4 fe       	sbrs	r10, 4
 67c:	0f c0       	rjmp	.+30     	; 0x69c <__LOCK_REGION_LENGTH__+0x29c>
 67e:	fe 01       	movw	r30, r28
 680:	e8 0d       	add	r30, r8
 682:	f1 1d       	adc	r31, r1
 684:	80 81       	ld	r24, Z
 686:	80 33       	cpi	r24, 0x30	; 48
 688:	21 f4       	brne	.+8      	; 0x692 <__LOCK_REGION_LENGTH__+0x292>
 68a:	9a 2d       	mov	r25, r10
 68c:	99 7e       	andi	r25, 0xE9	; 233
 68e:	a9 2e       	mov	r10, r25
 690:	09 c0       	rjmp	.+18     	; 0x6a4 <__LOCK_REGION_LENGTH__+0x2a4>
 692:	a2 fe       	sbrs	r10, 2
 694:	06 c0       	rjmp	.+12     	; 0x6a2 <__LOCK_REGION_LENGTH__+0x2a2>
 696:	b3 94       	inc	r11
 698:	b3 94       	inc	r11
 69a:	04 c0       	rjmp	.+8      	; 0x6a4 <__LOCK_REGION_LENGTH__+0x2a4>
 69c:	8a 2d       	mov	r24, r10
 69e:	86 78       	andi	r24, 0x86	; 134
 6a0:	09 f0       	breq	.+2      	; 0x6a4 <__LOCK_REGION_LENGTH__+0x2a4>
 6a2:	b3 94       	inc	r11
 6a4:	a3 fc       	sbrc	r10, 3
 6a6:	11 c0       	rjmp	.+34     	; 0x6ca <__LOCK_REGION_LENGTH__+0x2ca>
 6a8:	a0 fe       	sbrs	r10, 0
 6aa:	06 c0       	rjmp	.+12     	; 0x6b8 <__LOCK_REGION_LENGTH__+0x2b8>
 6ac:	b2 14       	cp	r11, r2
 6ae:	88 f4       	brcc	.+34     	; 0x6d2 <__LOCK_REGION_LENGTH__+0x2d2>
 6b0:	28 0c       	add	r2, r8
 6b2:	92 2c       	mov	r9, r2
 6b4:	9b 18       	sub	r9, r11
 6b6:	0e c0       	rjmp	.+28     	; 0x6d4 <__LOCK_REGION_LENGTH__+0x2d4>
 6b8:	b2 14       	cp	r11, r2
 6ba:	60 f4       	brcc	.+24     	; 0x6d4 <__LOCK_REGION_LENGTH__+0x2d4>
 6bc:	b6 01       	movw	r22, r12
 6be:	80 e2       	ldi	r24, 0x20	; 32
 6c0:	90 e0       	ldi	r25, 0x00	; 0
 6c2:	0e 94 c9 03 	call	0x792	; 0x792 <fputc>
 6c6:	b3 94       	inc	r11
 6c8:	f7 cf       	rjmp	.-18     	; 0x6b8 <__LOCK_REGION_LENGTH__+0x2b8>
 6ca:	b2 14       	cp	r11, r2
 6cc:	18 f4       	brcc	.+6      	; 0x6d4 <__LOCK_REGION_LENGTH__+0x2d4>
 6ce:	2b 18       	sub	r2, r11
 6d0:	02 c0       	rjmp	.+4      	; 0x6d6 <__LOCK_REGION_LENGTH__+0x2d6>
 6d2:	98 2c       	mov	r9, r8
 6d4:	21 2c       	mov	r2, r1
 6d6:	a4 fe       	sbrs	r10, 4
 6d8:	10 c0       	rjmp	.+32     	; 0x6fa <__LOCK_REGION_LENGTH__+0x2fa>
 6da:	b6 01       	movw	r22, r12
 6dc:	80 e3       	ldi	r24, 0x30	; 48
 6de:	90 e0       	ldi	r25, 0x00	; 0
 6e0:	0e 94 c9 03 	call	0x792	; 0x792 <fputc>
 6e4:	a2 fe       	sbrs	r10, 2
 6e6:	17 c0       	rjmp	.+46     	; 0x716 <__LOCK_REGION_LENGTH__+0x316>
 6e8:	a1 fc       	sbrc	r10, 1
 6ea:	03 c0       	rjmp	.+6      	; 0x6f2 <__LOCK_REGION_LENGTH__+0x2f2>
 6ec:	88 e7       	ldi	r24, 0x78	; 120
 6ee:	90 e0       	ldi	r25, 0x00	; 0
 6f0:	02 c0       	rjmp	.+4      	; 0x6f6 <__LOCK_REGION_LENGTH__+0x2f6>
 6f2:	88 e5       	ldi	r24, 0x58	; 88
 6f4:	90 e0       	ldi	r25, 0x00	; 0
 6f6:	b6 01       	movw	r22, r12
 6f8:	0c c0       	rjmp	.+24     	; 0x712 <__LOCK_REGION_LENGTH__+0x312>
 6fa:	8a 2d       	mov	r24, r10
 6fc:	86 78       	andi	r24, 0x86	; 134
 6fe:	59 f0       	breq	.+22     	; 0x716 <__LOCK_REGION_LENGTH__+0x316>
 700:	a1 fe       	sbrs	r10, 1
 702:	02 c0       	rjmp	.+4      	; 0x708 <__LOCK_REGION_LENGTH__+0x308>
 704:	8b e2       	ldi	r24, 0x2B	; 43
 706:	01 c0       	rjmp	.+2      	; 0x70a <__LOCK_REGION_LENGTH__+0x30a>
 708:	80 e2       	ldi	r24, 0x20	; 32
 70a:	a7 fc       	sbrc	r10, 7
 70c:	8d e2       	ldi	r24, 0x2D	; 45
 70e:	b6 01       	movw	r22, r12
 710:	90 e0       	ldi	r25, 0x00	; 0
 712:	0e 94 c9 03 	call	0x792	; 0x792 <fputc>
 716:	89 14       	cp	r8, r9
 718:	38 f4       	brcc	.+14     	; 0x728 <__LOCK_REGION_LENGTH__+0x328>
 71a:	b6 01       	movw	r22, r12
 71c:	80 e3       	ldi	r24, 0x30	; 48
 71e:	90 e0       	ldi	r25, 0x00	; 0
 720:	0e 94 c9 03 	call	0x792	; 0x792 <fputc>
 724:	9a 94       	dec	r9
 726:	f7 cf       	rjmp	.-18     	; 0x716 <__LOCK_REGION_LENGTH__+0x316>
 728:	8a 94       	dec	r8
 72a:	f3 01       	movw	r30, r6
 72c:	e8 0d       	add	r30, r8
 72e:	f1 1d       	adc	r31, r1
 730:	80 81       	ld	r24, Z
 732:	b6 01       	movw	r22, r12
 734:	90 e0       	ldi	r25, 0x00	; 0
 736:	0e 94 c9 03 	call	0x792	; 0x792 <fputc>
 73a:	81 10       	cpse	r8, r1
 73c:	f5 cf       	rjmp	.-22     	; 0x728 <__LOCK_REGION_LENGTH__+0x328>
 73e:	22 20       	and	r2, r2
 740:	09 f4       	brne	.+2      	; 0x744 <__LOCK_REGION_LENGTH__+0x344>
 742:	42 ce       	rjmp	.-892    	; 0x3c8 <vfprintf+0x24>
 744:	b6 01       	movw	r22, r12
 746:	80 e2       	ldi	r24, 0x20	; 32
 748:	90 e0       	ldi	r25, 0x00	; 0
 74a:	0e 94 c9 03 	call	0x792	; 0x792 <fputc>
 74e:	2a 94       	dec	r2
 750:	f6 cf       	rjmp	.-20     	; 0x73e <__LOCK_REGION_LENGTH__+0x33e>
 752:	f6 01       	movw	r30, r12
 754:	86 81       	ldd	r24, Z+6	; 0x06
 756:	97 81       	ldd	r25, Z+7	; 0x07
 758:	02 c0       	rjmp	.+4      	; 0x75e <__LOCK_REGION_LENGTH__+0x35e>
 75a:	8f ef       	ldi	r24, 0xFF	; 255
 75c:	9f ef       	ldi	r25, 0xFF	; 255
 75e:	2b 96       	adiw	r28, 0x0b	; 11
 760:	e2 e1       	ldi	r30, 0x12	; 18
 762:	0c 94 7f 04 	jmp	0x8fe	; 0x8fe <__epilogue_restores__>

00000766 <strnlen_P>:
 766:	fc 01       	movw	r30, r24
 768:	05 90       	lpm	r0, Z+
 76a:	61 50       	subi	r22, 0x01	; 1
 76c:	70 40       	sbci	r23, 0x00	; 0
 76e:	01 10       	cpse	r0, r1
 770:	d8 f7       	brcc	.-10     	; 0x768 <strnlen_P+0x2>
 772:	80 95       	com	r24
 774:	90 95       	com	r25
 776:	8e 0f       	add	r24, r30
 778:	9f 1f       	adc	r25, r31
 77a:	08 95       	ret

0000077c <strnlen>:
 77c:	fc 01       	movw	r30, r24
 77e:	61 50       	subi	r22, 0x01	; 1
 780:	70 40       	sbci	r23, 0x00	; 0
 782:	01 90       	ld	r0, Z+
 784:	01 10       	cpse	r0, r1
 786:	d8 f7       	brcc	.-10     	; 0x77e <strnlen+0x2>
 788:	80 95       	com	r24
 78a:	90 95       	com	r25
 78c:	8e 0f       	add	r24, r30
 78e:	9f 1f       	adc	r25, r31
 790:	08 95       	ret

00000792 <fputc>:
 792:	0f 93       	push	r16
 794:	1f 93       	push	r17
 796:	cf 93       	push	r28
 798:	df 93       	push	r29
 79a:	fb 01       	movw	r30, r22
 79c:	23 81       	ldd	r18, Z+3	; 0x03
 79e:	21 fd       	sbrc	r18, 1
 7a0:	03 c0       	rjmp	.+6      	; 0x7a8 <fputc+0x16>
 7a2:	8f ef       	ldi	r24, 0xFF	; 255
 7a4:	9f ef       	ldi	r25, 0xFF	; 255
 7a6:	2c c0       	rjmp	.+88     	; 0x800 <fputc+0x6e>
 7a8:	22 ff       	sbrs	r18, 2
 7aa:	16 c0       	rjmp	.+44     	; 0x7d8 <fputc+0x46>
 7ac:	46 81       	ldd	r20, Z+6	; 0x06
 7ae:	57 81       	ldd	r21, Z+7	; 0x07
 7b0:	24 81       	ldd	r18, Z+4	; 0x04
 7b2:	35 81       	ldd	r19, Z+5	; 0x05
 7b4:	42 17       	cp	r20, r18
 7b6:	53 07       	cpc	r21, r19
 7b8:	44 f4       	brge	.+16     	; 0x7ca <fputc+0x38>
 7ba:	a0 81       	ld	r26, Z
 7bc:	b1 81       	ldd	r27, Z+1	; 0x01
 7be:	9d 01       	movw	r18, r26
 7c0:	2f 5f       	subi	r18, 0xFF	; 255
 7c2:	3f 4f       	sbci	r19, 0xFF	; 255
 7c4:	31 83       	std	Z+1, r19	; 0x01
 7c6:	20 83       	st	Z, r18
 7c8:	8c 93       	st	X, r24
 7ca:	26 81       	ldd	r18, Z+6	; 0x06
 7cc:	37 81       	ldd	r19, Z+7	; 0x07
 7ce:	2f 5f       	subi	r18, 0xFF	; 255
 7d0:	3f 4f       	sbci	r19, 0xFF	; 255
 7d2:	37 83       	std	Z+7, r19	; 0x07
 7d4:	26 83       	std	Z+6, r18	; 0x06
 7d6:	14 c0       	rjmp	.+40     	; 0x800 <fputc+0x6e>
 7d8:	8b 01       	movw	r16, r22
 7da:	ec 01       	movw	r28, r24
 7dc:	fb 01       	movw	r30, r22
 7de:	00 84       	ldd	r0, Z+8	; 0x08
 7e0:	f1 85       	ldd	r31, Z+9	; 0x09
 7e2:	e0 2d       	mov	r30, r0
 7e4:	09 95       	icall
 7e6:	89 2b       	or	r24, r25
 7e8:	e1 f6       	brne	.-72     	; 0x7a2 <fputc+0x10>
 7ea:	d8 01       	movw	r26, r16
 7ec:	16 96       	adiw	r26, 0x06	; 6
 7ee:	8d 91       	ld	r24, X+
 7f0:	9c 91       	ld	r25, X
 7f2:	17 97       	sbiw	r26, 0x07	; 7
 7f4:	01 96       	adiw	r24, 0x01	; 1
 7f6:	17 96       	adiw	r26, 0x07	; 7
 7f8:	9c 93       	st	X, r25
 7fa:	8e 93       	st	-X, r24
 7fc:	16 97       	sbiw	r26, 0x06	; 6
 7fe:	ce 01       	movw	r24, r28
 800:	df 91       	pop	r29
 802:	cf 91       	pop	r28
 804:	1f 91       	pop	r17
 806:	0f 91       	pop	r16
 808:	08 95       	ret

0000080a <__ultoa_invert>:
 80a:	fa 01       	movw	r30, r20
 80c:	aa 27       	eor	r26, r26
 80e:	28 30       	cpi	r18, 0x08	; 8
 810:	51 f1       	breq	.+84     	; 0x866 <__ultoa_invert+0x5c>
 812:	20 31       	cpi	r18, 0x10	; 16
 814:	81 f1       	breq	.+96     	; 0x876 <__ultoa_invert+0x6c>
 816:	e8 94       	clt
 818:	6f 93       	push	r22
 81a:	6e 7f       	andi	r22, 0xFE	; 254
 81c:	6e 5f       	subi	r22, 0xFE	; 254
 81e:	7f 4f       	sbci	r23, 0xFF	; 255
 820:	8f 4f       	sbci	r24, 0xFF	; 255
 822:	9f 4f       	sbci	r25, 0xFF	; 255
 824:	af 4f       	sbci	r26, 0xFF	; 255
 826:	b1 e0       	ldi	r27, 0x01	; 1
 828:	3e d0       	rcall	.+124    	; 0x8a6 <__ultoa_invert+0x9c>
 82a:	b4 e0       	ldi	r27, 0x04	; 4
 82c:	3c d0       	rcall	.+120    	; 0x8a6 <__ultoa_invert+0x9c>
 82e:	67 0f       	add	r22, r23
 830:	78 1f       	adc	r23, r24
 832:	89 1f       	adc	r24, r25
 834:	9a 1f       	adc	r25, r26
 836:	a1 1d       	adc	r26, r1
 838:	68 0f       	add	r22, r24
 83a:	79 1f       	adc	r23, r25
 83c:	8a 1f       	adc	r24, r26
 83e:	91 1d       	adc	r25, r1
 840:	a1 1d       	adc	r26, r1
 842:	6a 0f       	add	r22, r26
 844:	71 1d       	adc	r23, r1
 846:	81 1d       	adc	r24, r1
 848:	91 1d       	adc	r25, r1
 84a:	a1 1d       	adc	r26, r1
 84c:	20 d0       	rcall	.+64     	; 0x88e <__ultoa_invert+0x84>
 84e:	09 f4       	brne	.+2      	; 0x852 <__ultoa_invert+0x48>
 850:	68 94       	set
 852:	3f 91       	pop	r19
 854:	2a e0       	ldi	r18, 0x0A	; 10
 856:	26 9f       	mul	r18, r22
 858:	11 24       	eor	r1, r1
 85a:	30 19       	sub	r19, r0
 85c:	30 5d       	subi	r19, 0xD0	; 208
 85e:	31 93       	st	Z+, r19
 860:	de f6       	brtc	.-74     	; 0x818 <__ultoa_invert+0xe>
 862:	cf 01       	movw	r24, r30
 864:	08 95       	ret
 866:	46 2f       	mov	r20, r22
 868:	47 70       	andi	r20, 0x07	; 7
 86a:	40 5d       	subi	r20, 0xD0	; 208
 86c:	41 93       	st	Z+, r20
 86e:	b3 e0       	ldi	r27, 0x03	; 3
 870:	0f d0       	rcall	.+30     	; 0x890 <__ultoa_invert+0x86>
 872:	c9 f7       	brne	.-14     	; 0x866 <__ultoa_invert+0x5c>
 874:	f6 cf       	rjmp	.-20     	; 0x862 <__ultoa_invert+0x58>
 876:	46 2f       	mov	r20, r22
 878:	4f 70       	andi	r20, 0x0F	; 15
 87a:	40 5d       	subi	r20, 0xD0	; 208
 87c:	4a 33       	cpi	r20, 0x3A	; 58
 87e:	18 f0       	brcs	.+6      	; 0x886 <__ultoa_invert+0x7c>
 880:	49 5d       	subi	r20, 0xD9	; 217
 882:	31 fd       	sbrc	r19, 1
 884:	40 52       	subi	r20, 0x20	; 32
 886:	41 93       	st	Z+, r20
 888:	02 d0       	rcall	.+4      	; 0x88e <__ultoa_invert+0x84>
 88a:	a9 f7       	brne	.-22     	; 0x876 <__ultoa_invert+0x6c>
 88c:	ea cf       	rjmp	.-44     	; 0x862 <__ultoa_invert+0x58>
 88e:	b4 e0       	ldi	r27, 0x04	; 4
 890:	a6 95       	lsr	r26
 892:	97 95       	ror	r25
 894:	87 95       	ror	r24
 896:	77 95       	ror	r23
 898:	67 95       	ror	r22
 89a:	ba 95       	dec	r27
 89c:	c9 f7       	brne	.-14     	; 0x890 <__ultoa_invert+0x86>
 89e:	00 97       	sbiw	r24, 0x00	; 0
 8a0:	61 05       	cpc	r22, r1
 8a2:	71 05       	cpc	r23, r1
 8a4:	08 95       	ret
 8a6:	9b 01       	movw	r18, r22
 8a8:	ac 01       	movw	r20, r24
 8aa:	0a 2e       	mov	r0, r26
 8ac:	06 94       	lsr	r0
 8ae:	57 95       	ror	r21
 8b0:	47 95       	ror	r20
 8b2:	37 95       	ror	r19
 8b4:	27 95       	ror	r18
 8b6:	ba 95       	dec	r27
 8b8:	c9 f7       	brne	.-14     	; 0x8ac <__ultoa_invert+0xa2>
 8ba:	62 0f       	add	r22, r18
 8bc:	73 1f       	adc	r23, r19
 8be:	84 1f       	adc	r24, r20
 8c0:	95 1f       	adc	r25, r21
 8c2:	a0 1d       	adc	r26, r0
 8c4:	08 95       	ret

000008c6 <__prologue_saves__>:
 8c6:	2f 92       	push	r2
 8c8:	3f 92       	push	r3
 8ca:	4f 92       	push	r4
 8cc:	5f 92       	push	r5
 8ce:	6f 92       	push	r6
 8d0:	7f 92       	push	r7
 8d2:	8f 92       	push	r8
 8d4:	9f 92       	push	r9
 8d6:	af 92       	push	r10
 8d8:	bf 92       	push	r11
 8da:	cf 92       	push	r12
 8dc:	df 92       	push	r13
 8de:	ef 92       	push	r14
 8e0:	ff 92       	push	r15
 8e2:	0f 93       	push	r16
 8e4:	1f 93       	push	r17
 8e6:	cf 93       	push	r28
 8e8:	df 93       	push	r29
 8ea:	cd b7       	in	r28, 0x3d	; 61
 8ec:	de b7       	in	r29, 0x3e	; 62
 8ee:	ca 1b       	sub	r28, r26
 8f0:	db 0b       	sbc	r29, r27
 8f2:	0f b6       	in	r0, 0x3f	; 63
 8f4:	f8 94       	cli
 8f6:	de bf       	out	0x3e, r29	; 62
 8f8:	0f be       	out	0x3f, r0	; 63
 8fa:	cd bf       	out	0x3d, r28	; 61
 8fc:	09 94       	ijmp

000008fe <__epilogue_restores__>:
 8fe:	2a 88       	ldd	r2, Y+18	; 0x12
 900:	39 88       	ldd	r3, Y+17	; 0x11
 902:	48 88       	ldd	r4, Y+16	; 0x10
 904:	5f 84       	ldd	r5, Y+15	; 0x0f
 906:	6e 84       	ldd	r6, Y+14	; 0x0e
 908:	7d 84       	ldd	r7, Y+13	; 0x0d
 90a:	8c 84       	ldd	r8, Y+12	; 0x0c
 90c:	9b 84       	ldd	r9, Y+11	; 0x0b
 90e:	aa 84       	ldd	r10, Y+10	; 0x0a
 910:	b9 84       	ldd	r11, Y+9	; 0x09
 912:	c8 84       	ldd	r12, Y+8	; 0x08
 914:	df 80       	ldd	r13, Y+7	; 0x07
 916:	ee 80       	ldd	r14, Y+6	; 0x06
 918:	fd 80       	ldd	r15, Y+5	; 0x05
 91a:	0c 81       	ldd	r16, Y+4	; 0x04
 91c:	1b 81       	ldd	r17, Y+3	; 0x03
 91e:	aa 81       	ldd	r26, Y+2	; 0x02
 920:	b9 81       	ldd	r27, Y+1	; 0x01
 922:	ce 0f       	add	r28, r30
 924:	d1 1d       	adc	r29, r1
 926:	0f b6       	in	r0, 0x3f	; 63
 928:	f8 94       	cli
 92a:	de bf       	out	0x3e, r29	; 62
 92c:	0f be       	out	0x3f, r0	; 63
 92e:	cd bf       	out	0x3d, r28	; 61
 930:	ed 01       	movw	r28, r26
 932:	08 95       	ret

00000934 <_exit>:
 934:	f8 94       	cli

00000936 <__stop_program>:
 936:	ff cf       	rjmp	.-2      	; 0x936 <__stop_program>
