OneBitAdder.vhd,vhdl,xil_defaultlib,../../../bd/FourBitAdder/ipshared/303e/src/OneBitAdder.vhd,
FourBitAdder_OneBitAdder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_OneBitAdder_0_0/sim/FourBitAdder_OneBitAdder_0_0.vhd,
FourBitAdder_OneBitAdder_0_1.vhd,vhdl,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_OneBitAdder_0_1/sim/FourBitAdder_OneBitAdder_0_1.vhd,
FourBitAdder_OneBitAdder_0_2.vhd,vhdl,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_OneBitAdder_0_2/sim/FourBitAdder_OneBitAdder_0_2.vhd,
FourBitAdder_OneBitAdder_0_3.vhd,vhdl,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_OneBitAdder_0_3/sim/FourBitAdder_OneBitAdder_0_3.vhd,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../Task1_ADDER.gen/sources_1/bd/FourBitAdder/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v,
FourBitAdder_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_0_0/sim/FourBitAdder_xlslice_0_0.v,
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_4,../../../../Task1_ADDER.gen/sources_1/bd/FourBitAdder/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v,
FourBitAdder_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_xlconcat_0_0/sim/FourBitAdder_xlconcat_0_0.v,
FourBitAdder_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_0_1/sim/FourBitAdder_xlslice_0_1.v,
FourBitAdder_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_0_2/sim/FourBitAdder_xlslice_0_2.v,
FourBitAdder_xlslice_0_3.v,verilog,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_0_3/sim/FourBitAdder_xlslice_0_3.v,
FourBitAdder_xlslice_0_4.v,verilog,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_0_4/sim/FourBitAdder_xlslice_0_4.v,
FourBitAdder_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_1_0/sim/FourBitAdder_xlslice_1_0.v,
FourBitAdder_xlslice_2_0.v,verilog,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_2_0/sim/FourBitAdder_xlslice_2_0.v,
FourBitAdder_xlslice_3_0.v,verilog,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_xlslice_3_0/sim/FourBitAdder_xlslice_3_0.v,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../Task1_ADDER.gen/sources_1/bd/FourBitAdder/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v,
FourBitAdder_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/FourBitAdder/ip/FourBitAdder_xlconstant_0_0/sim/FourBitAdder_xlconstant_0_0.v,
FourBitAdder.vhd,vhdl,xil_defaultlib,../../../bd/FourBitAdder/sim/FourBitAdder.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
