                               APPENDIX B

                     REGISTER SUMMARY ADDRESS ORDER


This appendix contains information about the register set in address
order.

                           - Appendix B 281 -


The following codes and abbreviations are used in this appendix:

&  Register used by DMA channel only.

%  Register used by DMA channel usually, processors sometimes.

+  Address register pair. Must be an even address pointing to chip
   memory.

*  Address not writable by the Copper.

-  Address not writable by the Copper unless the "copper danger bit",
   COPCON is set true.

A,D,P
   A=Agnus chip, D=Denise chip, P=Paula chip.

W,R
   W=write-only; R=read-only,

ER Early read. This is a DMA data transfer to RAM, from either the disk
   or the blitter. RAM timing requires data to be on the bus earlier than
   microprocessor read cycles.  These transfers are therefore initiated
   by Agnus timing, rather than a read address on the destination address
   bus.

S  Strobe (write address with no register bits). Writing the register
   causes the effect.

PTL,PTH
   Chip memory pointer that addresses DMA data. Must be reloaded by a
   processor before use (vertical blank for bit-plane and sprite
   pointers, and prior to starting the blitter for blitter pointers).

LCLLCH
   Chip memory location (starting address) of DMA data. Used to
   automatically restart pointers, such as the Copper program counter
   (during vertical blank) and the audio sample counter (whenever the
   audio length count is finished).

MOD
   15-bit modulo. A number that is automatically added to the memory
   address at the end of each line to generate the address for the
   beginning of the next line. This allows the blitter (or the display
   window) to operate on (or display) a window of data that is smaller
   than the actual picture in memory (memory map). Uses 15 bits, plus
   sign extend.

                           - 282 Appendix B -


NAME      ADD R/W CHIP    FUNCTION
-----------------------------------------------------------------------

BLTDDAT & *000 ER A     Blitter destination early read (dummy address)
DMACONR   *002 R  A   P DMA control (and blitter status) read
VPOSR     *004 R  A     Read vert most signif. bit (and frame flop)
VHPOSR    *006 R  A     Read vert and horiz. position of beam
DSKDATR & *008 ER     P Disk data early read (dummy address)
JOY0DAT   *00A R    D   Joystick-mouse 0 data (vert,horiz)
JOY1DAT   *00C R    D   Joystick-mouse 1 data (vert,horiz)
CLXDAT    *00E R    D   Collision data register (read and clear)
ADKCONR   *010 R      P Audio, disk control register read
POT0DAT   *012 R      P Pot counter pair 0 data (vert,horiz)
POT1DAT   *014 R      P Pot counter pair 1 data (vert,horiz)
POTGOR    *016 R      P Pot port data read (formerly POTINP)
SERDATR   *018 R      P Serial port data and status read
DSKBYTR   *01A R      P Disk data byte and status read
INTENAR   *01C R      P Interrupt enable bits read
INTREQR   *01E R      P Interrupt request bits read
DSKPTH  + *020 W A      Disk pointer (high 3 bits)
DSKPTL  + *022 W A      Disk pointer (low 15 bits)
DSKLEN    *024 W      P Disk length
DSKDAT  & *026 W      P Disk DMA data write
REFPTR  & *028 W A      Refresh pointer
VPOSW     *02A W A      Write vert most signif. bit (and frame flop)
VHPOSW    *02C W A      Write vert and horiz position of beam
COPCON    *02E W A      Coprocessor control register (CDANG)
SERDAT    *030 W      P Serial port data and stop bits write
SERPER    *032 W      P Serial port period and control
POTGO     *034 W      P Pot port data write and start
JOYTEST   *036 W  D     Write to all 4 joystick-mouse counters at once
STREQU  & *038 S  D     Strobe for horiz sync with VB and EQU
STRVBL  & *03A S  D     Strobe for horiz sync with VB (vert. blank)
STRHOR  & *03C S  D   P Strobe for horiz sync
STRLONG & *03E S  D     Strobe for identification of long horiz. line.
BLTCON0   -040 W  A     Blitter control register 0
BLTCON1   -042 W  A     Blitter control register 1
BLTAFWM   -044 W  A     Blitter first word mask for source A
BLTALWM   -046 W  A     Blitter last word mask for source A
BLTCPTH + -048 W  A     Blitter pointer to source C (high 3 bits)
BLTCPTL + -04A W  A     Blitter pointer to source C (low 15 bits)
BLTBPTH + -04C W  A     Blitter pointer to source B (high 3 bits)
BLTBPTL + -04E W  A     Blitter pointer to source B (low 15 bits)
BLTAPTH + -050 W  A     Blitter pointer to source A (high 3 bits)
BLTAPTL + -052 W  A     Blitter pointer to source A (low 15 bits)
BLTDPTH + -054 W  A     Blitter pointer to destination D (high 3 bits)
BLTDPTL + -056 W  A     Blitter pointer to destination D (low 15 bits)
BLTSIZE   -058 W  A     Blitter start and size (window width, height)
          -05A
          -05C
          -05E
BLTCMOD   -060 W  A     Blitter modulo for source C
BLTBMOD   -062 W  A     Blitter modulo for source B
BLTAMOD   -064 W  A     Blitter modulo for source A
BLTDMOD   -066 W  A     Blitter modulo for destination D
          -068
          -06A
          -06C
          -06E
BLTCDAT % -070 W  A     Blitter source C data register
BLTBDAT % -072 W  A     Blitter source B data reglster
BLTADAT % -074 W  A     Blitter source A data register

                           - Appendix B 283 -


          -076
          -078
          -07A
          -07C
DSRSYNC   -07E W      P Disk sync pattern register for disk read
COP1LCH +  080 W A      Coprocessor first location register (high 3 bits)
COP1LCL +  082 W A      Coprocessor first location register (low 15 bits)
COP2LCH +  084 W A      Coprocessor second location register (high 3
                              bits)
COP2LCL +  086 W A      Coprocessor second location register (low 15
                              bits)
COPJMP1    088 S A      Coprocessor restart at first location
COPJMP2    08A S A      Coprocessor restart at second location
COPINS     08C W A      Coprocessor instruction fetch identify
DIWSTRT    08E W A      Display window start (upper left vert-horiz
                             position)
DIWSTOP    090 W A      Display window stop (lower right vert.-horiz.
                             position)
DDFSTRT    092 W A      Display bit plane data fetch start (horiz.
                              position)
DDFSTOP    094 W A      Display bit plane data fetch stop (horiz.
                              position)
DMACON     096 W A D P  DMA control write (clear or set)
CLXCON     098 W     D  Collision control
INTENA     09A W     P  Interrupt enable bits (clear or set bits)
INTREQ     09C W     P  Interrupt request bits (clear or set bits)
ADKCON     09E W     P  Audio, disk, UART control
AUD0LCH +  0AO W A      Audio channel 0 location (high 3 bits)
AUD0LCL +  0A2 W A      Audio channel 0 location (low 15 bits)
AUD0LEN    0A4 W     P  Audio channel 0 length
AUD0PER    0A6 W     P  Audio channel 0 period
AUD0VOL    0A8 W     P  Audio channel 0 volume
AUD0DAT &  0AA W     P  Audio channel 0 data
           0AC
           0AE
AUD1LCH +  0B0 W A      Audio channel 1 location (high 3 bits)
AUD1LCL +  0B2 W A      Audio channel 1 location (low 15 bits)
AUD1LEN    0B4 W     P  Audio channel 1 length
AUD1PER    0B6 W     P  Audio channel 1 period
AUD1VOL    0B8 W     P  Audio channel 1 volume
AUD1DAT &  0BA W     P  Audio channel 1 data
           0BC
           0BE
AUD2LCH +  0C0 W A      Audio channel 2 location (high 3 bits)
AUD2LCL +  0C2 W A      Audio channel 2 location (low 15 bits)
AUD2LEN    0C4 W     P  Audio channel 2 length
AUD2PER    0C6 W     P  Audio channel 2 period
AUD2VOL    0C8 W     P  Audio channel 2 volume
AUD2DAT &  0CA W     P  Audio channel 2 data
           0CC
           0CE
AUD3LCH +  0D0 W A      Audio channel 3 location (high 3 bits)
AUD3LCL +  0D2 W A      Audio channel 3 location (low 15 bits)
AUD3LEN    0D4 W     P  Audio channel 3 length
AUD3PER    0D6 W     P  Audio channel 3 period
AUD3VOL    0D8 W     P  Audio channel 3 volume
AUD3DAT 6  0DA W     P  Audio channel 3 data

                           - 284 Appendix B -


          0DC
          0DE
BPL1PTH + 0E0 W A       Bit plane 1 pointer (high 3 bits)
BPL1PTL + 0E2 W A       Bit plane 1 pointer (low 15 bits)
BPL2PTH + 0E4 W A       Bit plane 2 pointer (high 3 bits)
BPL2PTL + 0E6 W A       Bit plane 2 pointer (low 15 bits)
BPL3PTH + 0E8 W A       Bit plane 3 pointer (high 3 bits)
BPL3PTL + 0EA W A       Bit plane 3 pointer (low 15 bits)
BPL4PTH + 0EC W A       Bit plane 4 pointer (high 3 bits)
BPL4PTL + 0EE W A       Bit plane 4 pointer (low 15 bits)
BPL5PTH + 0F0 W A       Bit plane 5 pointer (high 3 bits)
BPLSPTL + 0F2 W A       Bit plane 5 pointer (low 15 bits)
BPL6PTH + 0F4 W A       Bit plane 6 pointer (high 3 bits)
BPL6PTL + 0F6 W A       Bit plane 6 pointer (low 15 bits)
          0F8
          0FA
          0FC
          0FE
BPLCON0   100 W A D     Bit plane control register (misc. control bits)
BPLCON1   102 W      D  Bit plane control reg. (scroll value PF1, PF2)
BPLCON2   104 W      D  Bit plane control reg. (priority control)
          106
BPL1MOD   108 W A       Bit plane modulo (odd planes)
BPL2MOD   10A W A       Bit Plane modulo (even planes)
          10C
          10E
BPL1DAT & 110 W D       Bit plane 1 data (parallel-to-serial convert)
BPL2DAT & 112 W D       Bit plane 2 data (parallel-to-serial convert)
BPL3DAT & 114 W D       Bit plane 3 data (parallel-to-serial convert)
BPL4DAT & 116 W D       Bit plane 4 data (parallel-to-serial convert)
BPL5DAT & 118 W D       Bit plane 5 data (parallel-to-serial convert)
BPL6DAT & 11A W D       Bit plane 6 data (parallel-to-serial convert)
          11C
          11E

                           - Appendix B 285 -


SPR0PTH  + 120 W A        Sprite 0 pointer (high 3 bits)
SPR0PTL  + 122 W A        Sprite 0 pointer (low 15 bits)
SPR1PTH  + 124 W A        Sprite 1 pointer (high 3 bits)
SPR1PTL  + 126 W A        Sprite 1 pointer (low 15 bits)
SPR2PTH  + 128 W A        Sprite 2 pointer (high 3 bits)
SPR2PTL  + 12A W A        Sprite 2 pointer (low 15 bits)
SPR3PTH  + 12C W A        Sprite 3 pointer (high 3 bits)
SPR3PTL  + 12E W A        Sprite 3 pointer (low 15 bits)
SPR4PTH  + 130 W A        Sprite 4 pointer (high 3 bits)
SPR4PTL  + 132 W A        Sprite 4 pointer (low 15 bits)
SPR5PTH  + 134 W A        Sprite 5 pointer (high 3 bits)
SPR5PTL  + 136 W A        Sprite 5 pointer (low 15 bits)
SPR6PTH  + 138 W A        Sprite 6 pointer (high 3 bits)
SPR6PTL  + 13A W A        Sprite 6 pointer (low 15 bits)
SPR7PTH  + 13C W A        Sprite 7 pointer (high 3 bits)
SPR7PTL  + 13E W A        Sprite 7 pointer (low 15 bits)
SPR0POS  % 140 W A D      Sprite 0 vert-horiz start position data
SPR0CTL  % 142 W A D      Sprite 0 vert stop position and control data
SPR0DATA % 144 W D        Sprite 0 image data register A
SPR0DATB % 146 W D        Sprite 0 image data register B
SPR1POS  % 148 W A D      Sprite 1 vert-horiz start position data
SPR1CTL  % 14A W A D      Sprite 1 vert stop position and control data
SPR1DATA % 14C W D        Sprite 1 image data register A
SPR1DATB % 14E W D        Sprite 1 image data register B
SPR2POS  % 150 W A D      Sprite 2 vert-horiz start position data
SPR2CTL  % 152 W A D      Sprite 2 vert stop position and control data
SPR2DATA % 154 W D        Sprite 2 image data register A
SPR2DATB % 156 W D        Sprite 2 image data register B
SPR3POS  % 158 W A D      Sprite 3 vert-horiz start position data
SPR3CTL  % 15A W A D      Sprite 3 vert stop position and control data
SPR3DATA $ 15C W D        Sprite 3 image data register A
SPR3DATB % 15E W D        Sprite 3 image data register B
SPR4POS  % 160 W A D      Sprite 4 vert-horiz start position data
SPR4CTL  % 162 W A D      Sprite 4 vert stop position and control data
SPR4DATA % 164 W D        Sprite 4 image data register A
SPR4DATB % 166 W D        Sprite 4 image data register B
SPR5POS  % 168 W A D      Sprite 5 vert-horiz start position data
SPR5CTL  % 16A W A D      Sprite 5 vert stop position and control data
SPR5DATA % 16C W D        Sprite 5 image data register A
SPR5DATB % 16E W D        Sprite 5 image data register B

                           - 286 Appendix B -


SPR6POS  % 170 W A D      Sprite 6 vert-horiz start position data
SPR6CTL  % 172 W A D      Sprite 6 vert stop position and control data
SPR6DATA % 174 W D        Sprite 6 image data register A
SPR6DATB % 176 W D        Sprite 6 image data register B
SPR7POS  % 178 W A D      Sprite 7 vert-horiz start position data
SPR7CTL  % 17A W A D      Sprite 7 vert stop position and control data
SPR7DATA % 17C W D        Sprite 7 image data register A
SPR7DATB % 17E W D        Sprite 7 image data register B
COLOR00    180 W   D      Color table 00
COLOR01    182 W   D      Color table 01
COLOR02    184 W   D      Color table 02
COLOR03    186 W   D      Color table 03
COLOR04    188 W   D      Color table 04
COLOR05    18A W   D      Color table 05
COLOR06    18C W   D      Color table 06
COLOR07    18E W   D      Color table 07
COLOR08    190 W   D      Color table 08
COLOR09    192 W   D      Color table 09
COLOR10    194 W   D      Color table 10
COLORll    196 W   D      Color table 11
COLOR12    198 W   D      Color table 12
COLOR13    19A W   D      Color table 13
COLOR14    19C W   D      Color table 14
COLOR15    19E W   D      Color table 15
COLOR16    1A0 W   D      Color table 16
COLOR17    1A2 W   D      Color table 17
COLOR18    1A4 W   D      Color table 18
COLORl9    1A6 W   D      Color table 19
COLOR20    1A8 W   D      Color table 20
COLOR21    1AC W   D      Color table 21
COLOR22    1AC W   D      Color table 22
COLOR23    1AE W   D      Color table 23
COLOR24    1B0 W   D      Color table 24
COLOR25    1B2 W   D      Color table 25
COLOR26    1B4 W   D      Color table 26
COLOR2?    1B6 W   D      Color table 27
COLOR28    1B8 W   D      Color table 28
COLOR29    1BA W   D      Color table 29
COLOR30    1BC W   D      Color table 30
COLOR31    1BE W   D      Color table 31
RESERVED   1110X
RESERVED   111lX
NO-OP(NULL) 1FE

                           - Appendix B 287 -
End.
