#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 04:46:07 2025
# Process ID: 13265
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.121 ; gain = 114.992 ; free physical = 353623 ; free virtual = 413925
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13280
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.609 ; gain = 392.586 ; free physical = 352749 ; free virtual = 413031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out10/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3416.953 ; gain = 984.930 ; free physical = 352200 ; free virtual = 412571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3416.953 ; gain = 984.930 ; free physical = 352164 ; free virtual = 412571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3424.957 ; gain = 992.934 ; free physical = 352162 ; free virtual = 412571
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 4038.418 ; gain = 1606.395 ; free physical = 350911 ; free virtual = 411351
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 20    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               12 Bit    Registers := 190   
	               10 Bit    Registers := 1730  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2820  
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1728  
	   2 Input    9 Bit        Muxes := 2624  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i542_i_i_reg_91220_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i385_i_i_reg_90770_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_1_reg_91015_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_1_reg_91015_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i_i_i_1_reg_91015_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_1_reg_91015_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i_i_i_1_reg_91015_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_1_reg_91015_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i_i_i_1_reg_91015_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_1_reg_91015_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_1_reg_91015_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_1_reg_91015_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_1_reg_91015_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_reg_91010_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[8]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[10]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_1_reg_90845_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90865_reg[11]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_reg_90860_reg[9]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i147_i_i_reg_90840_reg[9]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90715_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_90725_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_90725_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_90735_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90715_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_90725_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_90735_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_90735_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90715_reg[5]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_90725_reg[5]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_90735_reg[5]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[5]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90715_reg[6]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_90725_reg[6]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_90735_reg[6]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[6]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90715_reg[7]' (FDE) to 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90715_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_90725_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_90725_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_90735_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_90735_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90715_reg[8]' (FDE) to 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90715_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_90725_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_90725_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_90735_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_90735_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[8]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90715_reg[10]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_90725_reg[10]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_90735_reg[10]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[10]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_1_reg_90715_reg[11]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_1_reg_90725_reg[11]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_1_reg_90735_reg[11]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_1_reg_90745_reg[11]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_90740_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i539_i_i_reg_90730_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i539_i_i_reg_90730_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i615_i_i_reg_90720_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i613_i_i_reg_90710_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90575_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90585_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90585_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_90615_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90575_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90575_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90585_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90585_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_90615_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_90615_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90575_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90585_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_90615_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_90615_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90575_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90585_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_90615_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90575_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90585_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_90615_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90575_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90575_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90585_reg[8]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90585_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_90615_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_90615_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90575_reg[10]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90585_reg[10]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_90615_reg[10]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[10]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90575_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90585_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_1_reg_90615_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90625_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_reg_90620_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i1019_i1019_i_i_reg_90610_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_reg_90580_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i781_i_i_i_reg_90040_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31760_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i300_i_i_reg_91270_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31830_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i301_i301_i301_i_i_reg_90800_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31910_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i71_i71_i71_i_i_reg_90850_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31800_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90030_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31880_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i705_i_i_i_1_reg_90055_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31890_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91125_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31714_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_18086_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_18082_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_18078_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_18074_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_18070_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_18066_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_18062_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_18058_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_18054_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_18050_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i1173_i_i_i_1_reg_89935_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31940_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i_i2207_i_i_reg_90310_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i30_i_i_i_i_reg_91470_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i_i_i_i_reg_89820_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:49 . Memory (MB): peak = 4148.625 ; gain = 1716.602 ; free physical = 335815 ; free virtual = 396653
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:05 . Memory (MB): peak = 4148.625 ; gain = 1716.602 ; free physical = 335766 ; free virtual = 396725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:02:12 . Memory (MB): peak = 4165.645 ; gain = 1733.621 ; free physical = 335309 ; free virtual = 396296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:24 . Memory (MB): peak = 4176.527 ; gain = 1744.504 ; free physical = 334996 ; free virtual = 396040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:25 . Memory (MB): peak = 4176.527 ; gain = 1744.504 ; free physical = 335002 ; free virtual = 396046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:02:27 . Memory (MB): peak = 4176.527 ; gain = 1744.504 ; free physical = 335006 ; free virtual = 396050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:02:27 . Memory (MB): peak = 4176.527 ; gain = 1744.504 ; free physical = 335006 ; free virtual = 396050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:53 . Memory (MB): peak = 4176.527 ; gain = 1744.504 ; free physical = 334936 ; free virtual = 396015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:54 . Memory (MB): peak = 4176.527 ; gain = 1744.504 ; free physical = 334937 ; free virtual = 396016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    11|
|3     |LUT2  |  1759|
|4     |LUT3  |  5829|
|5     |LUT4  |  9130|
|6     |LUT5  | 16021|
|7     |LUT6  | 14969|
|8     |MUXF7 |   108|
|9     |FDRE  | 18000|
|10    |FDSE  |    31|
|11    |IBUF  | 15004|
|12    |OBUF  |   113|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                          | 80976|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    90|
|3     |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S                                                   |    45|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_17                                       |    37|
|5     |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_0                                                 |    46|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_16                                       |    37|
|7     |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_1                                                 |    47|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_15                                       |    37|
|9     |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_2                                                 |    56|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_14                                       |    37|
|11    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_3                                                 |    47|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_13                                       |    37|
|13    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_4                                                 |    45|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_12                                       |    37|
|15    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_5                                                 |    45|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_11                                       |    37|
|17    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_6                                                 |    49|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_10                                       |    37|
|19    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_7                                                 |    45|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_9                                        |    37|
|21    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_8                                                 |    47|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |    37|
|23    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_10_4 | 65286|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:54 . Memory (MB): peak = 4176.527 ; gain = 1744.504 ; free physical = 334933 ; free virtual = 396012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:02:55 . Memory (MB): peak = 4180.438 ; gain = 1748.414 ; free physical = 348470 ; free virtual = 409548
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:55 . Memory (MB): peak = 4180.438 ; gain = 1748.414 ; free physical = 348481 ; free virtual = 409546
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4184.527 ; gain = 0.000 ; free physical = 348497 ; free virtual = 409560
INFO: [Netlist 29-17] Analyzing 15113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_10_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4395.629 ; gain = 0.000 ; free physical = 348378 ; free virtual = 409457
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 15004 instances

Synth Design complete | Checksum: 23a02b84
INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:03:15 . Memory (MB): peak = 4395.629 ; gain = 1987.508 ; free physical = 348374 ; free virtual = 409453
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16897.288; main = 3439.354; forked = 13643.651
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22087.496; main = 4395.633; forked = 17910.965
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4459.660 ; gain = 64.031 ; free physical = 348360 ; free virtual = 409440

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 3948f7e7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4550.051 ; gain = 90.391 ; free physical = 348304 ; free virtual = 409411

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 3948f7e7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4723.004 ; gain = 0.000 ; free physical = 348132 ; free virtual = 409239
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 3948f7e7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4723.004 ; gain = 0.000 ; free physical = 348127 ; free virtual = 409234
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 74b88494

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4723.004 ; gain = 0.000 ; free physical = 348115 ; free virtual = 409223
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 9e493018

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4723.004 ; gain = 0.000 ; free physical = 348124 ; free virtual = 409232
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: d1cc61fd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4723.004 ; gain = 0.000 ; free physical = 348119 ; free virtual = 409227
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 8ef6ab74

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4723.004 ; gain = 0.000 ; free physical = 348119 ; free virtual = 409227

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8ef6ab74

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4723.004 ; gain = 0.000 ; free physical = 348057 ; free virtual = 409164

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8ef6ab74

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4723.004 ; gain = 0.000 ; free physical = 348130 ; free virtual = 409238

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4723.004 ; gain = 0.000 ; free physical = 348138 ; free virtual = 409245
Ending Netlist Obfuscation Task | Checksum: 8ef6ab74

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4723.004 ; gain = 0.000 ; free physical = 348138 ; free virtual = 409245
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 4723.004 ; gain = 327.375 ; free physical = 348138 ; free virtual = 409245
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 04:49:56 2025...
