# RTL-and-SV-verification-practice
Record my Verilog solutions to problems, with SystemVerilog-based testbenches for local verification.
