<dec f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='95' type='static const RegisterBankInfo::ValueMapping * llvm::AArch64GenRegisterBankInfo::getFPExtMapping(unsigned int DstSize, unsigned int SrcSize)'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='88'>/// Get the instruction mapping for G_FPEXT.
  ///
  /// \pre (DstSize, SrcSize) pair is one of the following:
  ///      (32, 16), (64, 16), (64, 32), (128, 64)
  ///
  /// \return An InstructionMapping with statically allocated OperandsMapping.</doc>
<def f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='233' ll='262' type='static const RegisterBankInfo::ValueMapping * llvm::AArch64GenRegisterBankInfo::getFPExtMapping(unsigned int DstSize, unsigned int SrcSize)'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='183' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='183' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='183' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='183' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='555' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
