# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab_6_2.gen/sources_1/ip/clk_wiz_0" --include "../../../../lab_6_2.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl" --include "../../../../lab_6_2.gen/sources_1/bd/mb_usb/ipshared/7698" \
"../../../../lab_6_2.gen/sources_1/ip/hdmi_tx_0_1/hdl/encode.v" \
"../../../../lab_6_2.gen/sources_1/ip/hdmi_tx_0_1/hdl/serdes_10_to_1.v" \
"../../../../lab_6_2.gen/sources_1/ip/hdmi_tx_0_1/hdl/srldelay.v" \
"../../../../lab_6_2.gen/sources_1/ip/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" \
"../../../../lab_6_2.gen/sources_1/ip/hdmi_tx_0_1/sim/hdmi_tx_0.v" \
"../../../../lab_6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../lab_6_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../lab_6_2.ip_user_files/bd/mb_usb/ip/mb_usb_lmb_bram_0/sim/mb_usb_lmb_bram_0.v" \
"../../../../lab_6_2.ip_user_files/bd/mb_usb/ip/mb_usb_xbar_0/sim/mb_usb_xbar_0.v" \
"../../../../lab_6_2.ip_user_files/bd/mb_usb/ip/mb_usb_xlconcat_0_0/sim/mb_usb_xlconcat_0_0.v" \
"../../../../lab_6_2.ip_user_files/bd/mb_usb/ip/mb_usb_clk_wiz_0_0/mb_usb_clk_wiz_0_0_clk_wiz.v" \
"../../../../lab_6_2.ip_user_files/bd/mb_usb/ip/mb_usb_clk_wiz_0_0/mb_usb_clk_wiz_0_0.v" \
"../../../../lab_6_2.ip_user_files/bd/mb_usb/sim/mb_usb.v" \

sv xil_defaultlib  --include "../../../../lab_6_2.gen/sources_1/ip/clk_wiz_0" --include "../../../../lab_6_2.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl" --include "../../../../lab_6_2.gen/sources_1/bd/mb_usb/ipshared/7698" \
"../../../../../../../../../Downloads/lab6_2_provided/design_source/Color_Mapper.sv" \
"../../../../../../../../../Downloads/lab6_2_provided/design_source/VGA_controller.sv" \
"../../../../../../../../../Downloads/lab6_2_provided/design_source/ball.sv" \
"../../../../../../../../../Downloads/lab6_2_provided/design_source/hex_driver.sv" \
"../../../../../../../../../Downloads/lab6_2_provided/design_source/mb_usb_hdmi_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
