part=virtexuplus

[hls]
flow_target=vivado
clock=3ns
syn.file=using_ap_float_accumulator.cpp
tb.file=using_ap_float_accumulator_test.cpp
syn.top=using_ap_float_accumulator
package.output.syn=0
csim.code_analyzer=0
