v 20130925 2
P 1700 1500 1400 1500 1 0 0
{
T 1545 1545 5 8 0 1 0 0 1
pinnumber=9
T 1550 1450 5 8 0 1 0 2 1
pinseq=9
T 1300 1500 9 8 1 1 0 6 1
pinlabel=Vp
T 1400 1500 5 8 0 1 0 8 1
pintype=pas
}
P 0 1500 300 1500 1 0 0
{
T 200 1550 5 8 0 1 0 6 1
pinnumber=1
T 200 1450 5 8 0 1 0 8 1
pinseq=1
T 350 1500 9 8 1 1 0 0 1
pinlabel=DACs
T 350 1500 5 8 0 1 0 2 1
pintype=pas
}
P 0 900 300 900 1 0 0
{
T 200 950 5 8 0 1 0 6 1
pinnumber=2
T 200 850 5 8 0 1 0 8 1
pinseq=2
T 350 900 9 8 1 1 0 0 1
pinlabel=DACn
T 350 900 5 8 0 1 0 2 1
pintype=pas
}
P 1700 900 1400 900 1 0 0
{
T 1545 945 5 8 0 1 0 0 1
pinnumber=8
T 1550 850 5 8 0 1 0 2 1
pinseq=8
T 1300 900 9 8 1 1 0 6 1
pinlabel=Vn
T 1400 900 5 8 0 1 0 8 1
pintype=pas
}
P 900 2500 900 2200 1 0 0
{
T 950 2350 5 8 0 1 0 0 1
pinnumber=10
T 950 2350 5 8 0 1 0 2 1
pinseq=10
T 900 2150 9 8 1 1 0 5 1
pinlabel=V+
T 900 2000 5 8 0 1 0 5 1
pintype=pwr
}
P 1100 0 1100 300 1 0 0
{
T 1150 100 5 8 0 1 0 0 1
pinnumber=5
T 1150 100 5 8 0 1 0 2 1
pinseq=5
T 1100 350 9 8 1 1 0 3 1
pinlabel=V-
T 1100 500 5 8 0 1 0 3 1
pintype=pwr
}
P 600 0 600 300 1 0 0
{
T 650 100 5 8 0 1 0 0 1
pinnumber=6
T 650 100 5 8 0 1 0 2 1
pinseq=6
T 600 350 9 8 1 1 0 3 1
pinlabel=GND
T 600 500 5 8 0 1 0 3 1
pintype=pwr
}
P 1700 1800 1400 1800 1 0 0
{
T 1550 1850 5 8 0 1 0 0 1
pinnumber=11
T 1550 1750 5 8 0 1 0 2 1
pinseq=11
T 1300 1800 9 8 1 1 0 6 1
pinlabel=HKp
T 1400 1800 5 8 0 1 0 8 1
pintype=pas
}
B 300 300 1100 1900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1750 2050 8 10 1 1 0 6 1
refdes=X?
T 950 1250 9 10 1 0 270 4 1
ParallelReg
T 300 2650 5 10 0 0 0 0 1
device=ParallelReg
T 300 2850 5 10 0 0 0 0 1
author=jpd@noqsi.com
T 300 3050 5 10 0 0 0 0 1
description=Parallel Clock Regulator
T 300 3250 5 10 0 0 0 0 1
numslots=0
T 300 3450 8 10 0 0 0 0 1
source=ParallelReg.sch
P 1700 600 1400 600 1 0 0
{
T 1545 645 5 8 0 1 0 0 1
pinnumber=7
T 1550 550 5 8 0 1 0 2 1
pinseq=7
T 1300 600 9 8 1 1 0 6 1
pinlabel=HKn
T 1400 600 5 8 0 1 0 8 1
pintype=pas
}
T 1500 2500 8 10 0 0 0 0 1
spice-prototype=X? %down ParallelReg
