\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Global Defines}{\pageref{group__CMSIS__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group__CMSIS__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group__CMSIS__CORE}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (N\+V\+IC)}{\pageref{group__CMSIS__NVIC}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (S\+CB)}{\pageref{group__CMSIS__SCB}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group__CMSIS__SysTick}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group__CMSIS__DWT}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group__CMSIS__TPI}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group__CMSIS__CoreDebug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group__CMSIS__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group__CMSIS__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group__CMSIS__Core__FunctionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group__CMSIS__Core__InstructionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group__CMSIS__SIMD__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group__CMSIS__FPU}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group__CMSIS__CoreDebug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group__CMSIS__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group__CMSIS__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group__CMSIS__Core__FunctionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group__CMSIS__Core__InstructionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group__CMSIS__SIMD__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group__CMSIS__ITM}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group__CMSIS__DWT}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group__CMSIS__TPI}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group__CMSIS__CoreDebug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group__CMSIS__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group__CMSIS__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group__CMSIS__Core__FunctionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group__CMSIS__Core__InstructionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group__CMSIS__SIMD__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group__CMSIS__FPU}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group__CMSIS__CoreDebug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group__CMSIS__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group__CMSIS__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group__CMSIS__Core__FunctionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group__CMSIS__Core__InstructionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group__CMSIS__SIMD__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{System Controls not in S\+CB (S\+Cn\+S\+CB)}{\pageref{group__CMSIS__SCnSCB}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group__CMSIS__SysTick}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group__CMSIS__DWT}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group__CMSIS__TPI}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group__CMSIS__CoreDebug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group__CMSIS__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group__CMSIS__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group__CMSIS__Core__FunctionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group__CMSIS__Core__InstructionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group__CMSIS__SIMD__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group__CMSIS__FPU}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group__CMSIS__CoreDebug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group__CMSIS__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group__CMSIS__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group__CMSIS__Core__FunctionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group__CMSIS__Core__InstructionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group__CMSIS__SIMD__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group__CMSIS__ITM}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group__CMSIS__DWT}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group__CMSIS__TPI}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group__CMSIS__CoreDebug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group__CMSIS__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group__CMSIS__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group__CMSIS__Core__FunctionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group__CMSIS__Core__InstructionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group__CMSIS__SIMD__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group__CMSIS__FPU}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group__CMSIS__CoreDebug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group__CMSIS__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group__CMSIS__core__base}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group__CMSIS__Core__FunctionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group__CMSIS__Core__RegAccFunctions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group__CMSIS__Core__InstructionInterface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group__CMSIS__SIMD__intrinsics}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group__CMSIS__Core__NVICFunctions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group__CMSIS__Core__FpuFunctions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group__CMSIS__Core__SAUFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group__CMSIS__Core__CacheFunctions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group__CMSIS__Core__SysTickFunctions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group__CMSIS__core__DebugFunctions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{H\+AL C\+R\+YP Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__AES__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL A\+DC Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__ADC__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL C\+EC Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__CEC__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL C\+O\+MP Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__COMP__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL C\+O\+R\+T\+EX Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__CORTEX__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL C\+RC Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__CRC__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL D\+AC Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__DAC__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL D\+MA Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__DMA__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL F\+L\+A\+SH Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__FLASH__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL J\+P\+EG Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__JPEG__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL S\+Y\+S\+C\+FG Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__SYSCFG__Aliased__Defines}}{}
\item \contentsline{section}{LL F\+MC Aliased Defines maintained for compatibility purpose}{\pageref{group__LL__FMC__Aliased__Defines}}{}
\item \contentsline{section}{LL F\+S\+MC Aliased Defines maintained for legacy purpose}{\pageref{group__LL__FSMC__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL G\+P\+IO Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__GPIO__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL H\+R\+T\+IM Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__HRTIM__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL I2C Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__I2C__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL I\+R\+DA Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__IRDA__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL I\+W\+DG Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__IWDG__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL L\+P\+T\+IM Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__LPTIM__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL N\+A\+ND Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__NAND__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL N\+OR Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__NOR__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL O\+P\+A\+MP Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__OPAMP__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL I2S Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__I2S__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL P\+C\+C\+A\+RD Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__PCCARD__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL R\+TC Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__RTC__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL S\+M\+A\+R\+T\+C\+A\+RD Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__SMARTCARD__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL S\+M\+B\+US Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__SMBUS__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL S\+PI Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__SPI__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL T\+IM Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__TIM__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL T\+SC Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__TSC__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL U\+A\+RT Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__UART__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL U\+S\+A\+RT Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__USART__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL W\+W\+DG Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__WWDG__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL C\+AN Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__CAN__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL E\+TH Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__ETH__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL D\+C\+MI Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__DCMI__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL P\+PP Aliased Defines maintained for legacy purpose}{\pageref{group__HAL__PPP__Aliased__Defines}}{}
\item \contentsline{section}{H\+AL C\+R\+YP Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__CRYP__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL D\+C\+A\+C\+HE Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__DCACHE__Aliased__Functions}}{}
\item \contentsline{section}{H\+A\+SH A\+PI alias}{\pageref{group__HASH__alias}}{}
\item \contentsline{section}{H\+AL H\+A\+SH Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__HASH__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL Generic Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL F\+L\+A\+SH Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__FLASH__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL I2C Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__I2C__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL P\+WR Aliased maintained for legacy purpose}{\pageref{group__HAL__PWR__Aliased}}{}
\item \contentsline{section}{H\+AL S\+M\+B\+US Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__SMBUS__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL S\+PI Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__SPI__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL T\+IM Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__TIM__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL U\+A\+RT Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__UART__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL L\+T\+DC Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__LTDC__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL P\+PP Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__PPP__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL C\+R\+YP Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__AES__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL Generic Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL A\+DC Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__ADC__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL D\+AC Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__DAC__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL D\+B\+G\+M\+CU Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__DBGMCU__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL C\+O\+MP Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__COMP__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL F\+L\+A\+SH Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__FLASH__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL I2C Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__I2C__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL I2S Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__I2S__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL I\+R\+DA Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__IRDA__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL I\+W\+DG Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__IWDG__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL L\+P\+T\+IM Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__LPTIM__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL O\+P\+A\+MP Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__OPAMP__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL P\+WR Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__PWR__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL R\+CC Aliased maintained for legacy purpose}{\pageref{group__HAL__RCC__Aliased}}{}
\item \contentsline{section}{H\+AL R\+NG Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__RNG__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL R\+TC Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__RTC__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL S\+D/\+M\+MC Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__SD__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL S\+M\+A\+R\+T\+C\+A\+RD Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__SMARTCARD__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL S\+M\+B\+US Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__SMBUS__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL S\+PI Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__SPI__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL U\+A\+RT Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__UART__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL U\+S\+A\+RT Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__USART__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL U\+SB Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__USB__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL T\+IM Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__TIM__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL E\+TH Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__ETH__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL L\+T\+DC Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__LTDC__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL S\+AI Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__SAI__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL S\+P\+D\+I\+F\+RX Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__SPDIFRX__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL H\+R\+T\+IM Aliased Functions maintained for legacy purpose}{\pageref{group__HAL__HRTIM__Aliased__Functions}}{}
\item \contentsline{section}{H\+AL Q\+S\+PI Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__QSPI__Aliased__Macros}}{}
\item \contentsline{section}{H\+AL P\+PP Aliased Macros maintained for legacy purpose}{\pageref{group__HAL__PPP__Aliased__Macros}}{}
\item \contentsline{section}{C\+M\+S\+IS}{\pageref{group__CMSIS}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f4xx\+\_\+system}{\pageref{group__stm32f4xx__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Includes}{\pageref{group__STM32F4xx__System__Private__Includes}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group__STM32F4xx__System__Private__TypesDefinitions}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}{\pageref{group__STM32F4xx__System__Private__Defines}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Macros}{\pageref{group__STM32F4xx__System__Private__Macros}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Variables}{\pageref{group__STM32F4xx__System__Private__Variables}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group__STM32F4xx__System__Private__FunctionPrototypes}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}{\pageref{group__STM32F4xx__System__Private__Functions}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Includes}{\pageref{group__STM32F4xx__System__Includes}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+types}{\pageref{group__STM32F4xx__System__Exported__types}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group__STM32F4xx__System__Exported__Constants}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group__STM32F4xx__System__Exported__Macros}}{}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group__STM32F4xx__System__Exported__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f4xx}{\pageref{group__stm32f4xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Library\+\_\+configuration\+\_\+section}{\pageref{group__Library__configuration__section}}{}
\item \contentsline{section}{Device\+\_\+\+Included}{\pageref{group__Device__Included}}{}
\item \contentsline{section}{Exported\+\_\+types}{\pageref{group__Exported__types}}{}
\item \contentsline{section}{Exported\+\_\+macro}{\pageref{group__Exported__macro}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+I\+S\+\_\+\+Device}{\pageref{group__CMSIS__Device}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f429xx}{\pageref{group__stm32f429xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}{\pageref{group__Configuration__section__for__CMSIS}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group__Peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group__Peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group__Peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group__Peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group__Exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group__Hardware__Constant__Definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group__Peripheral__Registers__Bits__Definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group__Exported__macros}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver}{\pageref{group__STM32F4xx__HAL__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI}{\pageref{group__EXTI}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI Exported Types}{\pageref{group__EXTI__Exported__Types}}{}
\item \contentsline{section}{E\+X\+TI Exported Constants}{\pageref{group__EXTI__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI Line}{\pageref{group__EXTI__Line}}{}
\item \contentsline{section}{E\+X\+TI Mode}{\pageref{group__EXTI__Mode}}{}
\item \contentsline{section}{E\+X\+TI Trigger}{\pageref{group__EXTI__Trigger}}{}
\item \contentsline{section}{E\+X\+TI G\+P\+I\+O\+Sel}{\pageref{group__EXTI__GPIOSel}}{}
\end{DoxyCompactList}
\item \contentsline{section}{E\+X\+TI Exported Macros}{\pageref{group__EXTI__Exported__Macros}}{}
\item \contentsline{section}{E\+X\+TI Private Constants}{\pageref{group__EXTI__Private__Constants}}{}
\item \contentsline{section}{E\+X\+TI Private Macros}{\pageref{group__EXTI__Private__Macros}}{}
\item \contentsline{section}{E\+X\+TI Exported Functions}{\pageref{group__EXTI__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration functions}{\pageref{group__EXTI__Exported__Functions__Group1}}{}
\item \contentsline{section}{IO operation functions}{\pageref{group__EXTI__Exported__Functions__Group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+Ex}{\pageref{group__GPIOEx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Exported Constants}{\pageref{group__GPIOEx__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Alternate Function Selection}{\pageref{group__GPIO__Alternate__function__selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Exported Macros}{\pageref{group__GPIOEx__Exported__Macros}}{}
\item \contentsline{section}{G\+P\+IO Exported Functions}{\pageref{group__GPIOEx__Exported__Functions}}{}
\item \contentsline{section}{G\+P\+IO Private Constants}{\pageref{group__GPIOEx__Private__Constants}}{}
\item \contentsline{section}{G\+P\+IO Private Macros}{\pageref{group__GPIOEx__Private__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Get Port Index}{\pageref{group__GPIOEx__Get__Port__Index}}{}
\item \contentsline{section}{G\+P\+IO Check Alternate Function}{\pageref{group__GPIOEx__IS__Alternat__function__selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Private Functions}{\pageref{group__GPIOEx__Private__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{H\+AL}{\pageref{group__HAL}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{H\+AL Exported Constants}{\pageref{group__HAL__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Tick Frequency}{\pageref{group__HAL__TICK__FREQ}}{}
\end{DoxyCompactList}
\item \contentsline{section}{H\+AL Exported Macros}{\pageref{group__HAL__Exported__Macros}}{}
\item \contentsline{section}{H\+AL Private Macros}{\pageref{group__HAL__Private__Macros}}{}
\item \contentsline{section}{H\+AL Private Variables}{\pageref{group__HAL__Private__Variables}}{}
\item \contentsline{section}{H\+AL Private Constants}{\pageref{group__HAL__Private__Constants}}{}
\item \contentsline{section}{H\+AL Exported Functions}{\pageref{group__HAL__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization Functions}{\pageref{group__HAL__Exported__Functions__Group1}}{}
\item \contentsline{section}{H\+AL Control functions}{\pageref{group__HAL__Exported__Functions__Group2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{H\+A\+L\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group__HAL__Exported__Variables}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+EX}{\pageref{group__CORTEX}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cortex Exported Types}{\pageref{group__CORTEX__Exported__Types}}{}
\item \contentsline{section}{C\+O\+R\+T\+EX Exported Constants}{\pageref{group__CORTEX__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+EX Preemption Priority Group}{\pageref{group__CORTEX__Preemption__Priority__Group}}{}
\item \contentsline{section}{C\+O\+R\+T\+EX \+\_\+\+Sys\+Tick clock source}{\pageref{group__CORTEX__SysTick__clock__source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+EX Private Macros}{\pageref{group__CORTEX__Private__Macros}}{}
\item \contentsline{section}{C\+O\+R\+T\+E\+X\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group__CORTEX__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+O\+R\+T\+E\+X\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group__CORTEX__Exported__Functions__Group1}}{}
\item \contentsline{section}{C\+O\+R\+T\+E\+X\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group__CORTEX__Exported__Functions__Group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA}{\pageref{group__DMA}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA Exported Types}{\pageref{group__DMA__Exported__Types}}{}
\item \contentsline{section}{D\+MA Exported Constants}{\pageref{group__DMA__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+MA Error Code}{\pageref{group__DMA__Error__Code}}{}
\item \contentsline{section}{D\+MA Channel selection}{\pageref{group__DMA__Channel__selection}}{}
\item \contentsline{section}{D\+MA Data transfer direction}{\pageref{group__DMA__Data__transfer__direction}}{}
\item \contentsline{section}{D\+MA Peripheral incremented mode}{\pageref{group__DMA__Peripheral__incremented__mode}}{}
\item \contentsline{section}{D\+MA Memory incremented mode}{\pageref{group__DMA__Memory__incremented__mode}}{}
\item \contentsline{section}{D\+MA Peripheral data size}{\pageref{group__DMA__Peripheral__data__size}}{}
\item \contentsline{section}{D\+MA Memory data size}{\pageref{group__DMA__Memory__data__size}}{}
\item \contentsline{section}{D\+MA mode}{\pageref{group__DMA__mode}}{}
\item \contentsline{section}{D\+MA Priority level}{\pageref{group__DMA__Priority__level}}{}
\item \contentsline{section}{D\+MA F\+I\+FO direct mode}{\pageref{group__DMA__FIFO__direct__mode}}{}
\item \contentsline{section}{D\+MA F\+I\+FO threshold level}{\pageref{group__DMA__FIFO__threshold__level}}{}
\item \contentsline{section}{D\+MA Memory burst}{\pageref{group__DMA__Memory__burst}}{}
\item \contentsline{section}{D\+MA Peripheral burst}{\pageref{group__DMA__Peripheral__burst}}{}
\item \contentsline{section}{D\+MA interrupt enable definitions}{\pageref{group__DMA__interrupt__enable__definitions}}{}
\item \contentsline{section}{D\+MA flag definitions}{\pageref{group__DMA__flag__definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA Exported Functions}{\pageref{group__DMA__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group__DMA__Exported__Functions__Group1}}{}
\item \contentsline{section}{I/O operation functions}{\pageref{group__DMA__Exported__Functions__Group2}}{}
\item \contentsline{section}{Peripheral State functions}{\pageref{group__DMA__Exported__Functions__Group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+MA Private Constants}{\pageref{group__DMA__Private__Constants}}{}
\item \contentsline{section}{D\+MA Private Macros}{\pageref{group__DMA__Private__Macros}}{}
\item \contentsline{section}{D\+MA Private Functions}{\pageref{group__DMA__Private__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+Ex}{\pageref{group__DMAEx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+Ex Exported Types}{\pageref{group__DMAEx__Exported__Types}}{}
\item \contentsline{section}{D\+M\+A\+Ex Exported Functions}{\pageref{group__DMAEx__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Extended features functions}{\pageref{group__DMAEx__Exported__Functions__Group1}}{}
\end{DoxyCompactList}
\item \contentsline{section}{D\+M\+A\+Ex Private Functions}{\pageref{group__DMAEx__Private__Functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH}{\pageref{group__FLASH}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Exported Types}{\pageref{group__FLASH__Exported__Types}}{}
\item \contentsline{section}{F\+L\+A\+SH Exported Constants}{\pageref{group__FLASH__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Error Code}{\pageref{group__FLASH__Error__Code}}{}
\item \contentsline{section}{F\+L\+A\+SH Type Program}{\pageref{group__FLASH__Type__Program}}{}
\item \contentsline{section}{F\+L\+A\+SH Flag definition}{\pageref{group__FLASH__Flag__definition}}{}
\item \contentsline{section}{F\+L\+A\+SH Interrupt definition}{\pageref{group__FLASH__Interrupt__definition}}{}
\item \contentsline{section}{F\+L\+A\+SH Program Parallelism}{\pageref{group__FLASH__Program__Parallelism}}{}
\item \contentsline{section}{F\+L\+A\+SH Keys}{\pageref{group__FLASH__Keys}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Exported Macros}{\pageref{group__FLASH__Exported__Macros}}{}
\item \contentsline{section}{F\+L\+A\+SH Private Variables}{\pageref{group__FLASH__Private__Variables}}{}
\item \contentsline{section}{F\+L\+A\+SH Private Constants}{\pageref{group__FLASH__Private__Constants}}{}
\item \contentsline{section}{F\+L\+A\+SH Private Macros}{\pageref{group__FLASH__Private__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Private macros to check input parameters}{\pageref{group__FLASH__IS__FLASH__Definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Private Functions}{\pageref{group__FLASH__Private__Functions}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group__FLASH__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group__FLASH__Exported__Functions__Group1}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group__FLASH__Exported__Functions__Group2}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group__FLASH__Exported__Functions__Group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex}{\pageref{group__FLASHEx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Exported Types}{\pageref{group__FLASHEx__Exported__Types}}{}
\item \contentsline{section}{F\+L\+A\+SH Exported Constants}{\pageref{group__FLASHEx__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Type Erase}{\pageref{group__FLASHEx__Type__Erase}}{}
\item \contentsline{section}{F\+L\+A\+SH Voltage Range}{\pageref{group__FLASHEx__Voltage__Range}}{}
\item \contentsline{section}{F\+L\+A\+SH W\+RP State}{\pageref{group__FLASHEx__WRP__State}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Type}{\pageref{group__FLASHEx__Option__Type}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Bytes Read Protection}{\pageref{group__FLASHEx__Option__Bytes__Read__Protection}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Bytes I\+Watchdog}{\pageref{group__FLASHEx__Option__Bytes__IWatchdog}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Bytes n\+R\+S\+T\+\_\+\+S\+T\+OP}{\pageref{group__FLASHEx__Option__Bytes__nRST__STOP}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Bytes n\+R\+S\+T\+\_\+\+S\+T\+D\+BY}{\pageref{group__FLASHEx__Option__Bytes__nRST__STDBY}}{}
\item \contentsline{section}{F\+L\+A\+SH B\+OR Reset Level}{\pageref{group__FLASHEx__BOR__Reset__Level}}{}
\item \contentsline{section}{F\+L\+A\+SH Advanced Option Type}{\pageref{group__FLASHEx__Advanced__Option__Type}}{}
\item \contentsline{section}{F\+L\+A\+SH Latency}{\pageref{group__FLASH__Latency}}{}
\item \contentsline{section}{F\+L\+A\+SH Banks}{\pageref{group__FLASHEx__Banks}}{}
\item \contentsline{section}{F\+L\+A\+SH Mass Erase bit}{\pageref{group__FLASHEx__MassErase__bit}}{}
\item \contentsline{section}{F\+L\+A\+SH Sectors}{\pageref{group__FLASHEx__Sectors}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Bytes Write Protection}{\pageref{group__FLASHEx__Option__Bytes__Write__Protection}}{}
\item \contentsline{section}{F\+L\+A\+SH Option Bytes PC Read\+Write Protection}{\pageref{group__FLASHEx__Option__Bytes__PC__ReadWrite__Protection}}{}
\item \contentsline{section}{F\+L\+A\+SH Dual Boot}{\pageref{group__FLASHEx__Dual__Boot}}{}
\item \contentsline{section}{F\+L\+A\+SH Selection Protection Mode}{\pageref{group__FLASHEx__Selection__Protection__Mode}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Private Constants}{\pageref{group__FLASHEx__Private__Constants}}{}
\item \contentsline{section}{F\+L\+A\+SH Private Macros}{\pageref{group__FLASHEx__Private__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Private macros to check input parameters}{\pageref{group__FLASHEx__IS__FLASH__Definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH Private Functions}{\pageref{group__FLASHEx__Private__Functions}}{}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group__FLASHEx__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+S\+H\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group__FLASHEx__Exported__Functions__Group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{F\+L\+A\+SH R\+A\+M\+F\+U\+NC}{\pageref{group__FLASH__RAMFUNC}}{}
\item \contentsline{section}{G\+P\+IO}{\pageref{group__GPIO}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Exported Types}{\pageref{group__GPIO__Exported__Types}}{}
\item \contentsline{section}{G\+P\+IO Exported Constants}{\pageref{group__GPIO__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO pins define}{\pageref{group__GPIO__pins__define}}{}
\item \contentsline{section}{G\+P\+IO mode define}{\pageref{group__GPIO__mode__define}}{}
\item \contentsline{section}{G\+P\+IO speed define}{\pageref{group__GPIO__speed__define}}{}
\item \contentsline{section}{G\+P\+IO pull define}{\pageref{group__GPIO__pull__define}}{}
\end{DoxyCompactList}
\item \contentsline{section}{G\+P\+IO Exported Macros}{\pageref{group__GPIO__Exported__Macros}}{}
\item \contentsline{section}{G\+P\+IO Private Constants}{\pageref{group__GPIO__Private__Constants}}{}
\item \contentsline{section}{G\+P\+IO Private Macros}{\pageref{group__GPIO__Private__Macros}}{}
\item \contentsline{section}{G\+P\+IO Private Functions}{\pageref{group__GPIO__Private__Functions}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group__GPIO__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group__GPIO__Exported__Functions__Group1}}{}
\item \contentsline{section}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group__GPIO__Exported__Functions__Group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{P\+WR}{\pageref{group__PWR}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+WR Exported Types}{\pageref{group__PWR__Exported__Types}}{}
\item \contentsline{section}{P\+WR Exported Constants}{\pageref{group__PWR__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+WR Wake\+Up Pins}{\pageref{group__PWR__WakeUp__Pins}}{}
\item \contentsline{section}{P\+WR P\+VD detection level}{\pageref{group__PWR__PVD__detection__level}}{}
\item \contentsline{section}{P\+WR P\+VD Mode}{\pageref{group__PWR__PVD__Mode}}{}
\item \contentsline{section}{P\+WR Regulator state in S\+L\+E\+E\+P/\+S\+T\+OP mode}{\pageref{group__PWR__Regulator__state__in__STOP__mode}}{}
\item \contentsline{section}{P\+WR S\+L\+E\+EP mode entry}{\pageref{group__PWR__SLEEP__mode__entry}}{}
\item \contentsline{section}{P\+WR S\+T\+OP mode entry}{\pageref{group__PWR__STOP__mode__entry}}{}
\item \contentsline{section}{P\+WR Flag}{\pageref{group__PWR__Flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+WR Exported Macro}{\pageref{group__PWR__Exported__Macro}}{}
\item \contentsline{section}{P\+WR Private Constants}{\pageref{group__PWR__Private__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+WR P\+VD E\+X\+TI Line}{\pageref{group__PWR__PVD__EXTI__Line}}{}
\item \contentsline{section}{P\+WR Register alias address}{\pageref{group__PWR__register__alias__address}}{}
\item \contentsline{section}{P\+WR CR Register alias address}{\pageref{group__PWR__CR__register__alias}}{}
\item \contentsline{section}{P\+WR C\+SR Register alias address}{\pageref{group__PWR__CSR__register__alias}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+WR Private Macros}{\pageref{group__PWR__Private__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+WR Private macros to check input parameters}{\pageref{group__PWR__IS__PWR__Definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+WR Exported Functions}{\pageref{group__PWR__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group__PWR__Exported__Functions__Group1}}{}
\item \contentsline{section}{Peripheral Control functions}{\pageref{group__PWR__Exported__Functions__Group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex}{\pageref{group__PWREx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Exported Constants}{\pageref{group__PWREx__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Regulator Voltage Scale}{\pageref{group__PWREx__Regulator__Voltage__Scale}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Private Constants}{\pageref{group__PWREx__Private__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Register alias address}{\pageref{group__PWREx__register__alias__address}}{}
\item \contentsline{section}{P\+W\+Rx C\+SR Register alias address}{\pageref{group__PWREx__CSR__register__alias}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Private Macros}{\pageref{group__PWREx__Private__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Private macros to check input parameters}{\pageref{group__PWREx__IS__PWR__Definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex Exported Functions}{\pageref{group__PWREx__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+W\+R\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group__PWREx__Exported__Functions__Group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC}{\pageref{group__RCC}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Exported Types}{\pageref{group__RCC__Exported__Types}}{}
\item \contentsline{section}{R\+CC Exported Constants}{\pageref{group__RCC__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Oscillator Type}{\pageref{group__RCC__Oscillator__Type}}{}
\item \contentsline{section}{H\+SE Config}{\pageref{group__RCC__HSE__Config}}{}
\item \contentsline{section}{L\+SE Config}{\pageref{group__RCC__LSE__Config}}{}
\item \contentsline{section}{H\+SI Config}{\pageref{group__RCC__HSI__Config}}{}
\item \contentsline{section}{L\+SI Config}{\pageref{group__RCC__LSI__Config}}{}
\item \contentsline{section}{P\+LL Config}{\pageref{group__RCC__PLL__Config}}{}
\item \contentsline{section}{P\+L\+LP Clock Divider}{\pageref{group__RCC__PLLP__Clock__Divider}}{}
\item \contentsline{section}{P\+LL Clock Source}{\pageref{group__RCC__PLL__Clock__Source}}{}
\item \contentsline{section}{System Clock Type}{\pageref{group__RCC__System__Clock__Type}}{}
\item \contentsline{section}{System Clock Source}{\pageref{group__RCC__System__Clock__Source}}{}
\item \contentsline{section}{System Clock Source Status}{\pageref{group__RCC__System__Clock__Source__Status}}{}
\item \contentsline{section}{A\+HB Clock Source}{\pageref{group__RCC__AHB__Clock__Source}}{}
\item \contentsline{section}{A\+P\+B1/\+A\+P\+B2 Clock Source}{\pageref{group__RCC__APB1__APB2__Clock__Source}}{}
\item \contentsline{section}{R\+TC Clock Source}{\pageref{group__RCC__RTC__Clock__Source}}{}
\item \contentsline{section}{M\+CO Index}{\pageref{group__RCC__MCO__Index}}{}
\item \contentsline{section}{M\+C\+O1 Clock Source}{\pageref{group__RCC__MCO1__Clock__Source}}{}
\item \contentsline{section}{M\+C\+Ox Clock Prescaler}{\pageref{group__RCC__MCOx__Clock__Prescaler}}{}
\item \contentsline{section}{Interrupts}{\pageref{group__RCC__Interrupt}}{}
\item \contentsline{section}{Flags}{\pageref{group__RCC__Flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC Exported Macros}{\pageref{group__RCC__Exported__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{A\+H\+B1 Peripheral Clock Enable Disable}{\pageref{group__RCC__AHB1__Clock__Enable__Disable}}{}
\item \contentsline{section}{A\+H\+B1 Peripheral Clock Enable Disable Status}{\pageref{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status}}{}
\item \contentsline{section}{A\+P\+B1 Peripheral Clock Enable Disable}{\pageref{group__RCC__APB1__Clock__Enable__Disable}}{}
\item \contentsline{section}{A\+P\+B1 Peripheral Clock Enable Disable Status}{\pageref{group__RCC__APB1__Peripheral__Clock__Enable__Disable__Status}}{}
\item \contentsline{section}{A\+P\+B2 Peripheral Clock Enable Disable}{\pageref{group__RCC__APB2__Clock__Enable__Disable}}{}
\item \contentsline{section}{A\+P\+B2 Peripheral Clock Enable Disable Status}{\pageref{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status}}{}
\item \contentsline{section}{A\+H\+B1 Force Release Reset}{\pageref{group__RCC__AHB1__Force__Release__Reset}}{}
\item \contentsline{section}{A\+P\+B1 Force Release Reset}{\pageref{group__RCC__APB1__Force__Release__Reset}}{}
\item \contentsline{section}{A\+P\+B2 Force Release Reset}{\pageref{group__RCC__APB2__Force__Release__Reset}}{}
\item \contentsline{section}{A\+H\+B1 Peripheral Low Power Enable Disable}{\pageref{group__RCC__AHB1__LowPower__Enable__Disable}}{}
\item \contentsline{section}{A\+P\+B1 Peripheral Low Power Enable Disable}{\pageref{group__RCC__APB1__LowPower__Enable__Disable}}{}
\item \contentsline{section}{A\+P\+B2 Peripheral Low Power Enable Disable}{\pageref{group__RCC__APB2__LowPower__Enable__Disable}}{}
\item \contentsline{section}{H\+SI Configuration}{\pageref{group__RCC__HSI__Configuration}}{}
\item \contentsline{section}{L\+SI Configuration}{\pageref{group__RCC__LSI__Configuration}}{}
\item \contentsline{section}{H\+SE Configuration}{\pageref{group__RCC__HSE__Configuration}}{}
\item \contentsline{section}{L\+SE Configuration}{\pageref{group__RCC__LSE__Configuration}}{}
\item \contentsline{section}{R\+TC Clock Configuration}{\pageref{group__RCC__Internal__RTC__Clock__Configuration}}{}
\item \contentsline{section}{P\+LL Configuration}{\pageref{group__RCC__PLL__Configuration}}{}
\item \contentsline{section}{Get Clock source}{\pageref{group__RCC__Get__Clock__source}}{}
\item \contentsline{section}{R\+CC Extended M\+C\+Ox Clock Config}{\pageref{group__RCCEx__MCOx__Clock__Config}}{}
\item \contentsline{section}{Flags Interrupts Management}{\pageref{group__RCC__Flags__Interrupts__Management}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC Private Constants}{\pageref{group__RCC__Private__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Bit\+Address Alias\+Region}{\pageref{group__RCC__BitAddress__AliasRegion}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+CC Private Macros}{\pageref{group__RCC__Private__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Private macros to check input parameters}{\pageref{group__RCC__IS__RCC__Definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group__RCC__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group__RCC__Exported__Functions__Group1}}{}
\item \contentsline{section}{R\+C\+C\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group__RCC__Exported__Functions__Group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex}{\pageref{group__RCCEx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex Exported Types}{\pageref{group__RCCEx__Exported__Types}}{}
\item \contentsline{section}{R\+C\+C\+Ex Exported Constants}{\pageref{group__RCCEx__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Periph Clock Selection}{\pageref{group__RCCEx__Periph__Clock__Selection}}{}
\item \contentsline{section}{R\+CC P\+L\+L\+S\+AI D\+I\+VR}{\pageref{group__RCCEx__PLLSAI__DIVR}}{}
\item \contentsline{section}{R\+CC P\+L\+L\+I2\+SP Clock Divider}{\pageref{group__RCCEx__PLLI2SP__Clock__Divider}}{}
\item \contentsline{section}{R\+CC P\+L\+L\+S\+A\+IP Clock Divider}{\pageref{group__RCCEx__PLLSAIP__Clock__Divider}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex Exported Macros}{\pageref{group__RCCEx__Exported__Macros}}{}
\item \contentsline{section}{R\+C\+C\+Ex Private Constants}{\pageref{group__RCCEx__Private__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Bit\+Address Alias\+Region}{\pageref{group__RCCEx__BitAddress__AliasRegion}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex Private Macros}{\pageref{group__RCCEx__Private__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+CC Private macros to check input parameters}{\pageref{group__RCCEx__IS__RCC__Definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group__RCCEx__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{R\+C\+C\+Ex\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group__RCCEx__Exported__Functions__Group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{S\+AI}{\pageref{group__SAI}}{}
\item \contentsline{section}{S\+A\+I\+Ex}{\pageref{group__SAIEx}}{}
\item \contentsline{section}{T\+IM}{\pageref{group__TIM}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Exported Types}{\pageref{group__TIM__Exported__Types}}{}
\item \contentsline{section}{T\+IM Exported Constants}{\pageref{group__TIM__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Clear Input Source}{\pageref{group__TIM__ClearInput__Source}}{}
\item \contentsline{section}{T\+IM D\+MA Base Address}{\pageref{group__TIM__DMA__Base__address}}{}
\item \contentsline{section}{T\+IM Event Source}{\pageref{group__TIM__Event__Source}}{}
\item \contentsline{section}{T\+IM Input Channel polarity}{\pageref{group__TIM__Input__Channel__Polarity}}{}
\item \contentsline{section}{T\+IM E\+TR Polarity}{\pageref{group__TIM__ETR__Polarity}}{}
\item \contentsline{section}{T\+IM E\+TR Prescaler}{\pageref{group__TIM__ETR__Prescaler}}{}
\item \contentsline{section}{T\+IM Counter Mode}{\pageref{group__TIM__Counter__Mode}}{}
\item \contentsline{section}{T\+IM Clock Division}{\pageref{group__TIM__ClockDivision}}{}
\item \contentsline{section}{T\+IM Output Compare State}{\pageref{group__TIM__Output__Compare__State}}{}
\item \contentsline{section}{T\+IM Auto-\/\+Reload Preload}{\pageref{group__TIM__AutoReloadPreload}}{}
\item \contentsline{section}{T\+IM Output Fast State}{\pageref{group__TIM__Output__Fast__State}}{}
\item \contentsline{section}{T\+IM Complementary Output Compare State}{\pageref{group__TIM__Output__Compare__N__State}}{}
\item \contentsline{section}{T\+IM Output Compare Polarity}{\pageref{group__TIM__Output__Compare__Polarity}}{}
\item \contentsline{section}{T\+IM Complementary Output Compare Polarity}{\pageref{group__TIM__Output__Compare__N__Polarity}}{}
\item \contentsline{section}{T\+IM Output Compare Idle State}{\pageref{group__TIM__Output__Compare__Idle__State}}{}
\item \contentsline{section}{T\+IM Complementary Output Compare Idle State}{\pageref{group__TIM__Output__Compare__N__Idle__State}}{}
\item \contentsline{section}{T\+IM Input Capture Polarity}{\pageref{group__TIM__Input__Capture__Polarity}}{}
\item \contentsline{section}{T\+IM Encoder Input Polarity}{\pageref{group__TIM__Encoder__Input__Polarity}}{}
\item \contentsline{section}{T\+IM Input Capture Selection}{\pageref{group__TIM__Input__Capture__Selection}}{}
\item \contentsline{section}{T\+IM Input Capture Prescaler}{\pageref{group__TIM__Input__Capture__Prescaler}}{}
\item \contentsline{section}{T\+IM One Pulse Mode}{\pageref{group__TIM__One__Pulse__Mode}}{}
\item \contentsline{section}{T\+IM Encoder Mode}{\pageref{group__TIM__Encoder__Mode}}{}
\item \contentsline{section}{T\+IM interrupt Definition}{\pageref{group__TIM__Interrupt__definition}}{}
\item \contentsline{section}{T\+IM Commutation Source}{\pageref{group__TIM__Commutation__Source}}{}
\item \contentsline{section}{T\+IM D\+MA Sources}{\pageref{group__TIM__DMA__sources}}{}
\item \contentsline{section}{T\+IM Flag Definition}{\pageref{group__TIM__Flag__definition}}{}
\item \contentsline{section}{T\+IM Channel}{\pageref{group__TIM__Channel}}{}
\item \contentsline{section}{T\+IM Clock Source}{\pageref{group__TIM__Clock__Source}}{}
\item \contentsline{section}{T\+IM Clock Polarity}{\pageref{group__TIM__Clock__Polarity}}{}
\item \contentsline{section}{T\+IM Clock Prescaler}{\pageref{group__TIM__Clock__Prescaler}}{}
\item \contentsline{section}{T\+IM Clear Input Polarity}{\pageref{group__TIM__ClearInput__Polarity}}{}
\item \contentsline{section}{T\+IM Clear Input Prescaler}{\pageref{group__TIM__ClearInput__Prescaler}}{}
\item \contentsline{section}{T\+IM O\+S\+SR Off\+State Selection for Run mode state}{\pageref{group__TIM__OSSR__Off__State__Selection__for__Run__mode__state}}{}
\item \contentsline{section}{T\+IM O\+S\+SI Off\+State Selection for Idle mode state}{\pageref{group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state}}{}
\item \contentsline{section}{T\+IM Lock level}{\pageref{group__TIM__Lock__level}}{}
\item \contentsline{section}{T\+IM Break Input Enable}{\pageref{group__TIM__Break__Input__enable__disable}}{}
\item \contentsline{section}{T\+IM Break Input Polarity}{\pageref{group__TIM__Break__Polarity}}{}
\item \contentsline{section}{T\+IM Automatic Output Enable}{\pageref{group__TIM__AOE__Bit__Set__Reset}}{}
\item \contentsline{section}{T\+IM Master Mode Selection}{\pageref{group__TIM__Master__Mode__Selection}}{}
\item \contentsline{section}{T\+IM Master/\+Slave Mode}{\pageref{group__TIM__Master__Slave__Mode}}{}
\item \contentsline{section}{T\+IM Slave mode}{\pageref{group__TIM__Slave__Mode}}{}
\item \contentsline{section}{T\+IM Output Compare and P\+WM Modes}{\pageref{group__TIM__Output__Compare__and__PWM__modes}}{}
\item \contentsline{section}{T\+IM Trigger Selection}{\pageref{group__TIM__Trigger__Selection}}{}
\item \contentsline{section}{T\+IM Trigger Polarity}{\pageref{group__TIM__Trigger__Polarity}}{}
\item \contentsline{section}{T\+IM Trigger Prescaler}{\pageref{group__TIM__Trigger__Prescaler}}{}
\item \contentsline{section}{T\+IM T\+I1 Input Selection}{\pageref{group__TIM__TI1__Selection}}{}
\item \contentsline{section}{T\+IM D\+MA Burst Length}{\pageref{group__TIM__DMA__Burst__Length}}{}
\item \contentsline{section}{T\+IM D\+MA Handle Index}{\pageref{group__DMA__Handle__index}}{}
\item \contentsline{section}{T\+IM Capture/\+Compare Channel State}{\pageref{group__Channel__CC__State}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+IM Exported Macros}{\pageref{group__TIM__Exported__Macros}}{}
\item \contentsline{section}{T\+IM Private Constants}{\pageref{group__TIM__Private__Constants}}{}
\item \contentsline{section}{T\+IM Private Macros}{\pageref{group__TIM__Private__Macros}}{}
\item \contentsline{section}{T\+IM Private Functions}{\pageref{group__TIM__Private__Functions}}{}
\item \contentsline{section}{T\+IM Exported Functions}{\pageref{group__TIM__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Peripheral Control functions}{\pageref{group__TIM__Exported__Functions__Group8}}{}
\item \contentsline{section}{T\+IM Callbacks functions}{\pageref{group__TIM__Exported__Functions__Group9}}{}
\item \contentsline{section}{T\+IM Peripheral State functions}{\pageref{group__TIM__Exported__Functions__Group10}}{}
\item \contentsline{section}{T\+IM Time Base functions}{\pageref{group__TIM__Exported__Functions__Group1}}{}
\item \contentsline{section}{T\+IM Output Compare functions}{\pageref{group__TIM__Exported__Functions__Group2}}{}
\item \contentsline{section}{T\+IM P\+WM functions}{\pageref{group__TIM__Exported__Functions__Group3}}{}
\item \contentsline{section}{T\+IM Input Capture functions}{\pageref{group__TIM__Exported__Functions__Group4}}{}
\item \contentsline{section}{T\+IM One Pulse functions}{\pageref{group__TIM__Exported__Functions__Group5}}{}
\item \contentsline{section}{T\+IM Encoder functions}{\pageref{group__TIM__Exported__Functions__Group6}}{}
\item \contentsline{section}{T\+IM I\+RQ handler management}{\pageref{group__TIM__Exported__Functions__Group7}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+Ex}{\pageref{group__TIMEx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Extended Exported Types}{\pageref{group__TIMEx__Exported__Types}}{}
\item \contentsline{section}{T\+IM Extended Exported Constants}{\pageref{group__TIMEx__Exported__Constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{T\+IM Extended Remapping}{\pageref{group__TIMEx__Remap}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+IM Extended Exported Macros}{\pageref{group__TIMEx__Exported__Macros}}{}
\item \contentsline{section}{T\+IM Extended Private Macros}{\pageref{group__TIMEx__Private__Macros}}{}
\item \contentsline{section}{T\+IM Extended Exported Functions}{\pageref{group__TIMEx__Exported__Functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Extended Timer Hall Sensor functions}{\pageref{group__TIMEx__Exported__Functions__Group1}}{}
\item \contentsline{section}{Extended Timer Complementary Output Compare functions}{\pageref{group__TIMEx__Exported__Functions__Group2}}{}
\item \contentsline{section}{Extended Timer Complementary P\+WM functions}{\pageref{group__TIMEx__Exported__Functions__Group3}}{}
\item \contentsline{section}{Extended Timer Complementary One Pulse functions}{\pageref{group__TIMEx__Exported__Functions__Group4}}{}
\item \contentsline{section}{Extended Peripheral Control functions}{\pageref{group__TIMEx__Exported__Functions__Group5}}{}
\item \contentsline{section}{Extended Callbacks functions}{\pageref{group__TIMEx__Exported__Functions__Group6}}{}
\item \contentsline{section}{Extended Peripheral State functions}{\pageref{group__TIMEx__Exported__Functions__Group7}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+I\+M\+Ex Private Functions}{\pageref{group__TIMEx__Private__Functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
