=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.001396 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000442/0 sec (0.00015/0 sec, 0.000292/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.000115/0 sec (3.5e-05/3.5e-05 sec, 8e-05/8e-05 sec )
[LOG] Total clause minimization time: 0.000181/0 sec (3.7e-05/3.7e-05 sec, 0.000144/0.000144 sec )
[LOG] Total clause size reduction: 56 --> 24 (14 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.6 --> 2.4 (4.66667 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.002156 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.001368 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000374/0 sec (0.000116/0 sec, 0.000258/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 8.4e-05/0 sec (2.5e-05/2.5e-05 sec, 5.9e-05/5.9e-05 sec )
[LOG] Total clause minimization time: 0.000173/0 sec (3.6e-05/3.6e-05 sec, 0.000137/0.000137 sec )
[LOG] Total clause size reduction: 56 --> 24 (14 --> 4, 42 --> 20 )
[LOG] Average clause size reduction: 5.6 --> 2.4 (4.66667 --> 1.33333, 6 --> 2.85714 )
[LOG] Overall execution time: 0.002012 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.009776 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 107 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007946/0 sec (0.000274/0 sec, 0.000592/0 sec, 0.001628/0 sec, 0.005452/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.001739/0 sec (4.1e-05/4.1e-05 sec, 0.000139/0.000139 sec, 0.000369/0.000369 sec, 0.00119/0.00119 sec )
[LOG] Total clause minimization time: 0.005518/0 sec (9.1e-05/9.1e-05 sec, 0.000328/0.000328 sec, 0.001094/0.001094 sec, 0.004005/0.004005 sec )
[LOG] Total clause size reduction: 660 --> 276 (22 --> 4, 66 --> 20, 176 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.3125 --> 4.3125 (7.33333 --> 1.33333, 9.42857 --> 2.85714, 10.3529 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.010587 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 180 8 2 1 168
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.008483 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 97 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007122/0 sec (0.000257/0 sec, 0.00048/0 sec, 0.001524/0 sec, 0.004861/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.001494/0 sec (5.5e-05/5.5e-05 sec, 0.000111/0.000111 sec, 0.000344/0.000344 sec, 0.000984/0.000984 sec )
[LOG] Total clause minimization time: 0.004983/0 sec (8.3e-05/8.3e-05 sec, 0.000255/0.000255 sec, 0.001019/0.001019 sec, 0.003626/0.003626 sec )
[LOG] Total clause size reduction: 660 --> 276 (22 --> 4, 66 --> 20, 176 --> 68, 396 --> 184 )
[LOG] Average clause size reduction: 10.3125 --> 4.3125 (7.33333 --> 1.33333, 9.42857 --> 2.85714, 10.3529 --> 4, 10.7027 --> 4.97297 )
[LOG] Overall execution time: 0.00925 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 156 8 2 1 144
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.107369 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 784 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 782 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.104813/0 sec (0.00057/0 sec, 0.001015/0 sec, 0.002414/0 sec, 0.008375/0 sec, 0.025457/0 sec, 0.066982/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.018859/0 sec (9.3e-05/9.3e-05 sec, 0.00019/0.00019 sec, 0.000506/0.000506 sec, 0.001584/0.001584 sec, 0.004858/0.004858 sec, 0.011628/0.011628 sec )
[LOG] Total clause minimization time: 0.08297/0 sec (0.000187/0.000187 sec, 0.000585/0.000585 sec, 0.001657/0.001657 sec, 0.006426/0.006426 sec, 0.019966/0.019966 sec, 0.054149/0.054149 sec )
[LOG] Total clause size reduction: 4380 --> 1812 (30 --> 4, 90 --> 20, 240 --> 68, 540 --> 184, 1140 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 14.698 --> 6.08054 (10 --> 1.33333, 12.8571 --> 2.85714, 14.1176 --> 4, 14.5946 --> 4.97297, 14.8052 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.108348 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 901 12 2 1 883
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.104628 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 801 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 799 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.102197/0 sec (0.000486/0 sec, 0.000781/0 sec, 0.002132/0 sec, 0.006665/0 sec, 0.021526/0 sec, 0.070607/0 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.018833/0 sec (8.5e-05/8.5e-05 sec, 0.000155/0.000155 sec, 0.000451/0.000451 sec, 0.001339/0.001339 sec, 0.004108/0.004108 sec, 0.012695/0.012695 sec )
[LOG] Total clause minimization time: 0.08043/0 sec (0.000156/0.000156 sec, 0.000422/0.000422 sec, 0.001455/0.001455 sec, 0.004977/0.004977 sec, 0.016779/0.016779 sec, 0.056641/0.056641 sec )
[LOG] Total clause size reduction: 4380 --> 1812 (30 --> 4, 90 --> 20, 240 --> 68, 540 --> 184, 1140 --> 456, 2340 --> 1080 )
[LOG] Average clause size reduction: 14.698 --> 6.08054 (10 --> 1.33333, 12.8571 --> 2.85714, 14.1176 --> 4, 14.5946 --> 4.97297, 14.8052 --> 5.92208, 14.9045 --> 6.87898 )
[LOG] Overall execution time: 0.105573 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 892 12 2 1 874
=====================  add8n.aag =====================
[LOG] Relation determinization time: 1.47256 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 4166 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 4164 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.46511/1 sec (0.001195/0 sec, 0.00161/0 sec, 0.003292/0 sec, 0.009406/0 sec, 0.02897/0 sec, 0.089362/0 sec, 0.292245/0 sec, 1.03903/1 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.200276/0 sec (0.000154/0.000154 sec, 0.000236/0.000236 sec, 0.000603/0.000603 sec, 0.001721/0.001721 sec, 0.004939/0.004939 sec, 0.014556/0.014556 sec, 0.041771/0.041771 sec, 0.136296/0.136296 sec )
[LOG] Total clause minimization time: 1.25287/1 sec (0.000407/0.000407 sec, 0.000913/0.000913 sec, 0.002263/0.002263 sec, 0.007197/0.007197 sec, 0.023317/0.023317 sec, 0.073554/0.073554 sec, 0.24784/0.24784 sec, 0.897382/0.897382 sec )
[LOG] Total clause size reduction: 23636 --> 9924 (38 --> 4, 114 --> 20, 304 --> 68, 684 --> 184, 1444 --> 456, 2964 --> 1080, 6004 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 18.8786 --> 7.92652 (12.6667 --> 1.33333, 16.2857 --> 2.85714, 17.8824 --> 4, 18.4865 --> 4.97297, 18.7532 --> 5.92208, 18.879 --> 6.87898, 18.9401 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1.47391 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.19 sec (Real time) / 2.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.79 sec (Real time) / 4.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 4327 16 2 1 4303
=====================  add8y.aag =====================
[LOG] Relation determinization time: 1.3699 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 4036 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 4035 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.36245/1 sec (0.001055/0 sec, 0.001371/0 sec, 0.002806/0 sec, 0.008234/0 sec, 0.025946/0 sec, 0.076083/0 sec, 0.265663/0 sec, 0.981296/1 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 0.189448/0 sec (0.000135/0.000135 sec, 0.000216/0.000216 sec, 0.000534/0.000534 sec, 0.0016/0.0016 sec, 0.004819/0.004819 sec, 0.01212/0.01212 sec, 0.039709/0.039709 sec, 0.130315/0.130315 sec )
[LOG] Total clause minimization time: 1.16137/1 sec (0.000366/0.000366 sec, 0.000767/0.000767 sec, 0.001914/0.001914 sec, 0.00621/0.00621 sec, 0.020463/0.020463 sec, 0.062674/0.062674 sec, 0.223393/0.223393 sec, 0.845584/0.845584 sec )
[LOG] Total clause size reduction: 23636 --> 9924 (38 --> 4, 114 --> 20, 304 --> 68, 684 --> 184, 1444 --> 456, 2964 --> 1080, 6004 --> 2488, 12084 --> 5624 )
[LOG] Average clause size reduction: 18.8786 --> 7.92652 (12.6667 --> 1.33333, 16.2857 --> 2.85714, 17.8824 --> 4, 18.4865 --> 4.97297, 18.7532 --> 5.92208, 18.879 --> 6.87898, 18.9401 --> 7.84858, 18.9702 --> 8.82889 )
[LOG] Overall execution time: 1.37106 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.09 sec (Real time) / 1.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.70 sec (Real time) / 4.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.58 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 4162 16 2 1 4137
=====================  add10n.aag =====================
[LOG] Relation determinization time: 26.8148 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 17673 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 17671 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 26.7758/27 sec (0.003304/0 sec, 0.002866/0 sec, 0.004871/0 sec, 0.013087/0 sec, 0.03237/0 sec, 0.104068/0 sec, 0.339689/1 sec, 1.12118/1 sec, 4.5407/4 sec, 20.6137/21 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 2.95756/2 sec (0.00041/0.00041 sec, 0.000388/0.000388 sec, 0.000787/0.000787 sec, 0.002252/0.002252 sec, 0.005382/0.005382 sec, 0.016971/0.016971 sec, 0.04776/0.04776 sec, 0.139069/0.139069 sec, 0.523611/0.523611 sec, 2.22093/2.22093 sec )
[LOG] Total clause minimization time: 23.7593/25 sec (0.00117/0.00117 sec, 0.001465/0.001465 sec, 0.003319/0.003319 sec, 0.010068/0.010068 sec, 0.026045/0.026045 sec, 0.085611/0.085611 sec, 0.289046/0.289046 sec, 0.976259/0.976259 sec, 4.0032/4.0032 sec, 18.3631/18.3631 sec )
[LOG] Total clause size reduction: 116748 --> 50100 (46 --> 4, 138 --> 20, 368 --> 68, 828 --> 184, 1748 --> 456, 3588 --> 1080, 7268 --> 2488, 14628 --> 5624, 29348 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 22.9548 --> 9.85057 (15.3333 --> 1.33333, 19.7143 --> 2.85714, 21.6471 --> 4, 22.3784 --> 4.97297, 22.7013 --> 5.92208, 22.8535 --> 6.87898, 22.9274 --> 7.84858, 22.9639 --> 8.82889, 22.982 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 26.8167 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.02 sec (Real time) / 29.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.44 sec (Real time) / 9.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.12 sec (Real time) / 8.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 17878 20 2 1 17848
=====================  add10y.aag =====================
[LOG] Relation determinization time: 24.6776 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 17449 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 17447 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 24.6395/25 sec (0.002855/0 sec, 0.00237/0 sec, 0.003983/0 sec, 0.009986/0 sec, 0.027075/0 sec, 0.089056/0 sec, 0.269325/0 sec, 1.04083/1 sec, 4.20981/5 sec, 18.9842/19 sec )
[LOG] Nr of iterations: 5086 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557 )
[LOG] Total clause computation time: 2.55878/3 sec (0.000309/0.000309 sec, 0.000321/0.000321 sec, 0.000723/0.000723 sec, 0.001857/0.001857 sec, 0.004672/0.004672 sec, 0.014138/0.014138 sec, 0.036996/0.036996 sec, 0.13654/0.13654 sec, 0.504004/0.504004 sec, 1.85922/1.85922 sec )
[LOG] Total clause minimization time: 22.0257/22 sec (0.001045/0.001045 sec, 0.001209/0.001209 sec, 0.002637/0.002637 sec, 0.007528/0.007528 sec, 0.021626/0.021626 sec, 0.073509/0.073509 sec, 0.229475/0.229475 sec, 0.898779/0.898779 sec, 3.69315/3.69315 sec, 17.0967/17.0967 sec )
[LOG] Total clause size reduction: 116748 --> 50100 (46 --> 4, 138 --> 20, 368 --> 68, 828 --> 184, 1748 --> 456, 3588 --> 1080, 7268 --> 2488, 14628 --> 5624, 29348 --> 12536, 58788 --> 27640 )
[LOG] Average clause size reduction: 22.9548 --> 9.85057 (15.3333 --> 1.33333, 19.7143 --> 2.85714, 21.6471 --> 4, 22.3784 --> 4.97297, 22.7013 --> 5.92208, 22.8535 --> 6.87898, 22.9274 --> 7.84858, 22.9639 --> 8.82889, 22.982 --> 9.81676, 22.991 --> 10.8095 )
[LOG] Overall execution time: 24.679 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.96 sec (Real time) / 27.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.35 sec (Real time) / 9.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.15 sec (Real time) / 7.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 17608 20 2 1 17578
=====================  add12n.aag =====================
[LOG] Relation determinization time: 818.474 sec CPU time.
[LOG] Relation determinization time: 831 sec real time.
[LOG] Final circuit size: 78625 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 78624 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 818.253/821 sec (0.010727/0 sec, 0.00708/0 sec, 0.007983/0 sec, 0.015344/0 sec, 0.037858/1 sec, 0.107068/0 sec, 0.342541/0 sec, 1.22001/1 sec, 4.6675/5 sec, 19.8262/20 sec, 110.485/111 sec, 681.526/683 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 114.018/106 sec (0.00097/0.00097 sec, 0.000766/0.000766 sec, 0.00119/0.00119 sec, 0.00247/0.00247 sec, 0.005869/0.005869 sec, 0.015624/0.015624 sec, 0.046357/0.046357 sec, 0.156768/0.156768 sec, 0.539467/0.539467 sec, 2.1514/2.1514 sec, 12.9341/12.9341 sec, 98.1632/98.1632 sec )
[LOG] Total clause minimization time: 703.799/714 sec (0.004224/0.004224 sec, 0.003509/0.003509 sec, 0.004847/0.004847 sec, 0.011371/0.011371 sec, 0.030572/0.030572 sec, 0.089644/0.089644 sec, 0.293117/0.293117 sec, 1.05716/1.05716 sec, 4.11437/4.11437 sec, 17.6447/17.6447 sec, 97.4519/97.4519 sec, 583.094/583.094 sec )
[LOG] Total clause size reduction: 551556 --> 241572 (54 --> 4, 162 --> 20, 432 --> 68, 972 --> 184, 2052 --> 456, 4212 --> 1080, 8532 --> 2488, 17172 --> 5624, 34452 --> 12536, 69012 --> 27640, 138132 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 26.9841 --> 11.8186 (18 --> 1.33333, 23.1429 --> 2.85714, 25.4118 --> 4, 26.2703 --> 4.97297, 26.6494 --> 5.92208, 26.828 --> 6.87898, 26.9148 --> 7.84858, 26.9576 --> 8.82889, 26.9789 --> 9.81676, 26.9894 --> 10.8095, 26.9947 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 818.476 sec CPU time.
[LOG] Overall execution time: 831 sec real time.
Synthesis time: 830.25 sec (Real time) / 825.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 23.86 sec (Real time) / 23.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 308.99 sec (Real time) / 307.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 78875 24 2 1 78838
=====================  add12y.aag =====================
[LOG] Relation determinization time: 835.003 sec CPU time.
[LOG] Relation determinization time: 849 sec real time.
[LOG] Final circuit size: 78415 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 78413 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 834.765/838 sec (0.010729/0 sec, 0.006142/0 sec, 0.006562/0 sec, 0.012676/0 sec, 0.032818/0 sec, 0.0924/0 sec, 0.301992/0 sec, 1.08692/1 sec, 4.43969/5 sec, 21.6567/22 sec, 109.052/109 sec, 698.066/701 sec )
[LOG] Nr of iterations: 20440 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237 )
[LOG] Total clause computation time: 92.9853/95 sec (0.00098/0.00098 sec, 0.000713/0.000713 sec, 0.00101/0.00101 sec, 0.002229/0.002229 sec, 0.005562/0.005562 sec, 0.014908/0.014908 sec, 0.04263/0.04263 sec, 0.143577/0.143577 sec, 0.522333/0.522333 sec, 2.46443/2.46443 sec, 12.5613/12.5613 sec, 77.2256/77.2256 sec )
[LOG] Total clause minimization time: 741.287/742 sec (0.004276/0.004276 sec, 0.002734/0.002734 sec, 0.004004/0.004004 sec, 0.009249/0.009249 sec, 0.026123/0.026123 sec, 0.075885/0.075885 sec, 0.25634/0.25634 sec, 0.937306/0.937306 sec, 3.90415/3.90415 sec, 19.1576/19.1576 sec, 96.3753/96.3753 sec, 620.534/620.534 sec )
[LOG] Total clause size reduction: 551556 --> 241572 (54 --> 4, 162 --> 20, 432 --> 68, 972 --> 184, 2052 --> 456, 4212 --> 1080, 8532 --> 2488, 17172 --> 5624, 34452 --> 12536, 69012 --> 27640, 138132 --> 60408, 276372 --> 131064 )
[LOG] Average clause size reduction: 26.9841 --> 11.8186 (18 --> 1.33333, 23.1429 --> 2.85714, 25.4118 --> 4, 26.2703 --> 4.97297, 26.6494 --> 5.92208, 26.828 --> 6.87898, 26.9148 --> 7.84858, 26.9576 --> 8.82889, 26.9789 --> 9.81676, 26.9894 --> 10.8095, 26.9947 --> 11.8054, 26.9974 --> 12.803 )
[LOG] Overall execution time: 835.005 sec CPU time.
[LOG] Overall execution time: 849 sec real time.
Synthesis time: 849.11 sec (Real time) / 843.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 36.65 sec (Real time) / 36.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 365.90 sec (Real time) / 364.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 78608 24 2 1 78572
=====================  add14n.aag =====================
Synthesis time: 10000.23 sec (Real time) / 9965.44 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9971.02 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.18 sec (Real time) / 9972.70 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.23 sec (Real time) / 9973.02 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.33 sec (Real time) / 9974.38 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9969.81 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.16 sec (Real time) / 9967.67 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.22 sec (Real time) / 9971.24 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001164 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.1e-05/0 sec (6.1e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001981 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001022 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4e-05/0 sec (4e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8e-06/0 sec (8e-06/8e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00164 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001208 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8e-05/0 sec (8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001918 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001012 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.7e-05/0 sec (4.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9e-06/0 sec (9e-06/9e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001693 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001167 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.2e-05/0 sec (9.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002008 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001058 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.8e-05/0 sec (5.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9e-06/0 sec (9e-06/9e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001751 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001197 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.9e-05/0 sec (8.9e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001059 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6e-05/0 sec (6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001765 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.00133 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000122/0 sec (0.000122/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002317 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001052 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.8e-05/0 sec (6.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00182 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.00128 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000123/0 sec (0.000123/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00235 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001113 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.2e-05/0 sec (7.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001912 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.001365 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000144/0 sec (0.000144/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002468 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001289 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.3e-05/0 sec (8.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002306 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.001487 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000159/0 sec (0.000159/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002778 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.54 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001143 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.3e-05/0 sec (8.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002073 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.001546 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000156/0 sec (0.000156/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002965 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.80 sec (Real time) / 1.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001212 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.5e-05/0 sec (8.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002209 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.32 sec (Real time) / 1.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.001722 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000196/0 sec (0.000196/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.7e-05/0 sec (2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003506 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.54 sec (Real time) / 5.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001281 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.5e-05/0 sec (9.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002293 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.20 sec (Real time) / 3.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.001897 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000246/0 sec (0.000246/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.3e-05/0 sec (3.3e-05/3.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004064 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 765.44 sec (Real time) / 751.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.001337 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000106/0 sec (0.000106/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00254 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 476.81 sec (Real time) / 466.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.002304 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000283/0 sec (0.000283/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00543 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9916.87 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.00149 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000142/0 sec (0.000142/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002932 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.52 sec (Real time) / 9907.43 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.002542 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000317/0 sec (0.000317/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.1e-05/0 sec (5.1e-05/5.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006442 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.60 sec (Real time) / 9912.36 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.001791 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000153/0 sec (0.000153/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003694 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.58 sec (Real time) / 9910.16 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.002869 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000437/0 sec (0.000437/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.7e-05/0 sec (5.7e-05/5.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008101 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.41 sec (Real time) / 9914.76 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.002057 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000185/0 sec (0.000185/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.7e-05/0 sec (2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004492 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.67 sec (Real time) / 9900.04 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001127 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.7e-05/0 sec (6.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001874 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.0011 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.6e-05/0 sec (5.6e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001767 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001141 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.2e-05/0 sec (8.2e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001836 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001026 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.5e-05/0 sec (5.5e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9e-06/0 sec (9e-06/9e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001636 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.001772 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000448/0 sec (0.000188/0 sec, 0.00015/0 sec, 0.00011/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.000116/0 sec (4.5e-05/4.5e-05 sec, 3.6e-05/3.6e-05 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002712 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.001501 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000343/0 sec (0.000147/0 sec, 0.000121/0 sec, 7.5e-05/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 8.5e-05/0 sec (3.5e-05/3.5e-05 sec, 2.6e-05/2.6e-05 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002301 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.001568 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000364/0 sec (0.000165/0 sec, 0.00012/0 sec, 7.9e-05/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 5.2e-05/0 sec (2.2e-05/2.2e-05 sec, 1.6e-05/1.6e-05 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002437 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.001339 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000205/0 sec (9.3e-05/0 sec, 5.7e-05/0 sec, 5.5e-05/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00208 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.004845 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003157/0 sec (0.000681/0 sec, 0.000577/0 sec, 0.000483/0 sec, 0.000427/0 sec, 0.000385/0 sec, 0.000334/0 sec, 0.00027/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000821/0 sec (0.000125/0.000125 sec, 0.000117/0.000117 sec, 0.000116/0.000116 sec, 0.00011/0.00011 sec, 0.000112/0.000112 sec, 0.000118/0.000118 sec, 0.000123/0.000123 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006378 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.003506 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002104/0 sec (0.000475/0 sec, 0.000389/0 sec, 0.000317/0 sec, 0.00028/0 sec, 0.00025/0 sec, 0.000217/0 sec, 0.000176/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000514/0 sec (7.3e-05/7.3e-05 sec, 6.9e-05/6.9e-05 sec, 7.6e-05/7.6e-05 sec, 7.1e-05/7.1e-05 sec, 7.2e-05/7.2e-05 sec, 7.1e-05/7.1e-05 sec, 8.2e-05/8.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004776 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.003799 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002307/0 sec (0.000615/0 sec, 0.000447/0 sec, 0.000343/0 sec, 0.000295/0 sec, 0.00026/0 sec, 0.000213/0 sec, 0.000134/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000198/0 sec (3.4e-05/3.4e-05 sec, 2.6e-05/2.6e-05 sec, 3.2e-05/3.2e-05 sec, 2.7e-05/2.7e-05 sec, 3.2e-05/3.2e-05 sec, 2.6e-05/2.6e-05 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005113 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.002435 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001122/0 sec (0.000292/0 sec, 0.000219/0 sec, 0.000161/0 sec, 0.000139/0 sec, 0.000121/0 sec, 0.000103/0 sec, 8.7e-05/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.4e-05/0 sec (3e-06/3e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003425 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.013811 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011686/0 sec (0.002279/0 sec, 0.001702/0 sec, 0.00136/0 sec, 0.001185/0 sec, 0.000978/0 sec, 0.000922/0 sec, 0.000832/0 sec, 0.00076/0 sec, 0.00065/0 sec, 0.000594/0 sec, 0.000424/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002684/0 sec (0.000229/0.000229 sec, 0.000244/0.000244 sec, 0.000217/0.000217 sec, 0.000255/0.000255 sec, 0.000227/0.000227 sec, 0.000267/0.000267 sec, 0.000266/0.000266 sec, 0.000271/0.000271 sec, 0.000236/0.000236 sec, 0.000263/0.000263 sec, 0.000209/0.000209 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016268 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.00973 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007978/0 sec (0.001784/0 sec, 0.001226/0 sec, 0.000956/0 sec, 0.000771/0 sec, 0.000629/0 sec, 0.000582/0 sec, 0.000507/0 sec, 0.000463/0 sec, 0.000412/0 sec, 0.000365/0 sec, 0.000283/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001675/0 sec (0.000174/0.000174 sec, 0.000147/0.000147 sec, 0.000154/0.000154 sec, 0.000149/0.000149 sec, 0.000151/0.000151 sec, 0.000151/0.000151 sec, 0.00015/0.00015 sec, 0.000153/0.000153 sec, 0.000151/0.000151 sec, 0.00015/0.00015 sec, 0.000145/0.000145 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011582 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.010383 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008486/0 sec (0.002041/0 sec, 0.001404/0 sec, 0.001099/0 sec, 0.000849/0 sec, 0.000671/0 sec, 0.000582/0 sec, 0.000507/0 sec, 0.000434/0 sec, 0.000391/0 sec, 0.000302/0 sec, 0.000206/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000457/0 sec (5.8e-05/5.8e-05 sec, 3.9e-05/3.9e-05 sec, 4.4e-05/4.4e-05 sec, 3.3e-05/3.3e-05 sec, 4.4e-05/4.4e-05 sec, 3.4e-05/3.4e-05 sec, 4.3e-05/4.3e-05 sec, 3.4e-05/3.4e-05 sec, 4.4e-05/4.4e-05 sec, 3.4e-05/3.4e-05 sec, 5e-05/5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012115 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.006202 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004714/0 sec (0.001343/0 sec, 0.000863/0 sec, 0.000582/0 sec, 0.000438/0 sec, 0.000327/0 sec, 0.000276/0 sec, 0.000237/0 sec, 0.000202/0 sec, 0.000179/0 sec, 0.000147/0 sec, 0.00012/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 3.3e-05/0 sec (3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007456 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 0.060245 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057219/0 sec (0.019928/0 sec, 0.010464/0 sec, 0.006277/0 sec, 0.004193/0 sec, 0.002954/0 sec, 0.002308/0 sec, 0.001882/0 sec, 0.001648/0 sec, 0.001458/0 sec, 0.00135/0 sec, 0.001174/0 sec, 0.001096/0 sec, 0.000956/0 sec, 0.000871/0 sec, 0.00066/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.006474/0 sec (0.000449/0.000449 sec, 0.000487/0.000487 sec, 0.000425/0.000425 sec, 0.000505/0.000505 sec, 0.00043/0.00043 sec, 0.000459/0.000459 sec, 0.000426/0.000426 sec, 0.00043/0.00043 sec, 0.000411/0.000411 sec, 0.000433/0.000433 sec, 0.000387/0.000387 sec, 0.000428/0.000428 sec, 0.000393/0.000393 sec, 0.000435/0.000435 sec, 0.000376/0.000376 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.063739 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 0.049905 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047591/0 sec (0.018531/0 sec, 0.009467/0 sec, 0.005398/0 sec, 0.003301/0 sec, 0.002256/0 sec, 0.001575/0 sec, 0.001213/0 sec, 0.00104/0 sec, 0.00092/0 sec, 0.000812/0 sec, 0.000787/0 sec, 0.00072/0 sec, 0.000648/0 sec, 0.000532/0 sec, 0.000391/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.003807/0 sec (0.000238/0.000238 sec, 0.000263/0.000263 sec, 0.000265/0.000265 sec, 0.000234/0.000234 sec, 0.000302/0.000302 sec, 0.000219/0.000219 sec, 0.000233/0.000233 sec, 0.000239/0.000239 sec, 0.000245/0.000245 sec, 0.00023/0.00023 sec, 0.000291/0.000291 sec, 0.000293/0.000293 sec, 0.000291/0.000291 sec, 0.00025/0.00025 sec, 0.000214/0.000214 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.052654 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 0.051219 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048567/0 sec (0.019296/0 sec, 0.009884/0 sec, 0.005724/0 sec, 0.003494/0 sec, 0.002321/0 sec, 0.00164/0 sec, 0.001236/0 sec, 0.001024/0 sec, 0.0009/0 sec, 0.000742/0 sec, 0.000655/0 sec, 0.00055/0 sec, 0.000469/0 sec, 0.000375/0 sec, 0.000257/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000768/0 sec (7.3e-05/7.3e-05 sec, 4.2e-05/4.2e-05 sec, 5.2e-05/5.2e-05 sec, 6.1e-05/6.1e-05 sec, 6.4e-05/6.4e-05 sec, 3.9e-05/3.9e-05 sec, 5.9e-05/5.9e-05 sec, 4.3e-05/4.3e-05 sec, 5.4e-05/5.4e-05 sec, 3.9e-05/3.9e-05 sec, 5.1e-05/5.1e-05 sec, 4e-05/4e-05 sec, 5.1e-05/5.1e-05 sec, 4.1e-05/4.1e-05 sec, 5.9e-05/5.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.053608 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 0.041548 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039561/0 sec (0.017621/0 sec, 0.008812/0 sec, 0.004665/0 sec, 0.002644/0 sec, 0.001578/0 sec, 0.001028/0 sec, 0.000697/0 sec, 0.000539/0 sec, 0.000439/0 sec, 0.000371/0 sec, 0.000316/0 sec, 0.000267/0 sec, 0.000242/0 sec, 0.000189/0 sec, 0.000153/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 4.3e-05/0 sec (3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.043195 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 0.184173 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.180719/0 sec (0.086911/0 sec, 0.040622/0 sec, 0.020491/0 sec, 0.011063/0 sec, 0.006446/0 sec, 0.003872/0 sec, 0.002504/0 sec, 0.001767/0 sec, 0.001389/0 sec, 0.001142/0 sec, 0.000999/0 sec, 0.00085/0 sec, 0.000751/0 sec, 0.00063/0 sec, 0.000551/0 sec, 0.000432/0 sec, 0.000299/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001063/0 sec (0.000125/0.000125 sec, 9.5e-05/9.5e-05 sec, 6.7e-05/6.7e-05 sec, 5.5e-05/5.5e-05 sec, 6e-05/6e-05 sec, 4.7e-05/4.7e-05 sec, 5.8e-05/5.8e-05 sec, 5.4e-05/5.4e-05 sec, 6.3e-05/6.3e-05 sec, 4.5e-05/4.5e-05 sec, 6.7e-05/6.7e-05 sec, 4.6e-05/4.6e-05 sec, 5.8e-05/5.8e-05 sec, 4.7e-05/4.7e-05 sec, 6.2e-05/6.2e-05 sec, 4.5e-05/4.5e-05 sec, 6.9e-05/6.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.187214 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 0.170754 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.167856/0 sec (0.085939/0 sec, 0.038827/0 sec, 0.018846/0 sec, 0.009714/0 sec, 0.005195/0 sec, 0.00288/0 sec, 0.001782/0 sec, 0.001089/0 sec, 0.000771/0 sec, 0.000592/0 sec, 0.000486/0 sec, 0.000426/0 sec, 0.000356/0 sec, 0.000307/0 sec, 0.000259/0 sec, 0.000212/0 sec, 0.000175/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 5.6e-05/0 sec (3e-06/3e-06 sec, 6e-06/6e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.172878 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
[LOG] Relation determinization time: 0.796267 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.791643/0 sec (0.387954/0 sec, 0.189341/0 sec, 0.094769/0 sec, 0.04673/0 sec, 0.024466/0 sec, 0.013562/0 sec, 0.008/0 sec, 0.005333/0 sec, 0.003744/0 sec, 0.003026/0 sec, 0.002475/0 sec, 0.002182/0 sec, 0.001864/0 sec, 0.001794/0 sec, 0.001485/0 sec, 0.001441/0 sec, 0.001271/0 sec, 0.001201/0 sec, 0.001005/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.027178/0 sec (0.015559/0.015559 sec, 0.000787/0.000787 sec, 0.000683/0.000683 sec, 0.000741/0.000741 sec, 0.000646/0.000646 sec, 0.000705/0.000705 sec, 0.000582/0.000582 sec, 0.000708/0.000708 sec, 0.000633/0.000633 sec, 0.000674/0.000674 sec, 0.000586/0.000586 sec, 0.000643/0.000643 sec, 0.00054/0.00054 sec, 0.000654/0.000654 sec, 0.000511/0.000511 sec, 0.000623/0.000623 sec, 0.000573/0.000573 sec, 0.000661/0.000661 sec, 0.000669/0.000669 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.80122 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.95 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 528 19 21 1 488
=====================  mv20y.aag =====================
[LOG] Relation determinization time: 0.768647 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.763703/0 sec (0.383731/0 sec, 0.185125/0 sec, 0.09047/0 sec, 0.045174/0 sec, 0.023089/0 sec, 0.011894/0 sec, 0.006745/0 sec, 0.004073/0 sec, 0.002654/0 sec, 0.001937/0 sec, 0.00159/0 sec, 0.001312/0 sec, 0.001138/0 sec, 0.001024/0 sec, 0.000948/0 sec, 0.000833/0 sec, 0.00075/0 sec, 0.000661/0 sec, 0.000555/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.024603/0 sec (0.018754/0.018754 sec, 0.000419/0.000419 sec, 0.000372/0.000372 sec, 0.00037/0.00037 sec, 0.000346/0.000346 sec, 0.00032/0.00032 sec, 0.000315/0.000315 sec, 0.000319/0.000319 sec, 0.000316/0.000316 sec, 0.000311/0.000311 sec, 0.000312/0.000312 sec, 0.000291/0.000291 sec, 0.000294/0.000294 sec, 0.000305/0.000305 sec, 0.00031/0.00031 sec, 0.000304/0.000304 sec, 0.000303/0.000303 sec, 0.000305/0.000305 sec, 0.000337/0.000337 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.772516 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 324 19 21 1 284
=====================  mvs20n.aag =====================
[LOG] Relation determinization time: 0.786062 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.782059/0 sec (0.39068/0 sec, 0.185256/0 sec, 0.098152/0 sec, 0.046443/0 sec, 0.024038/0 sec, 0.012736/0 sec, 0.007388/0 sec, 0.00437/0 sec, 0.002821/0 sec, 0.002119/0 sec, 0.001584/0 sec, 0.001303/0 sec, 0.001165/0 sec, 0.000967/0 sec, 0.000841/0 sec, 0.000725/0 sec, 0.000617/0 sec, 0.000514/0 sec, 0.00034/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.021266/0 sec (0.019859/0.019859 sec, 0.000119/0.000119 sec, 0.000129/0.000129 sec, 0.0001/0.0001 sec, 0.00012/0.00012 sec, 8.7e-05/8.7e-05 sec, 9.7e-05/9.7e-05 sec, 8.9e-05/8.9e-05 sec, 6.4e-05/6.4e-05 sec, 5.1e-05/5.1e-05 sec, 6.7e-05/6.7e-05 sec, 5.4e-05/5.4e-05 sec, 6.7e-05/6.7e-05 sec, 5e-05/5e-05 sec, 6.3e-05/6.3e-05 sec, 5.4e-05/5.4e-05 sec, 6.8e-05/6.8e-05 sec, 5.1e-05/5.1e-05 sec, 7.7e-05/7.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.789288 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.94 sec (Real time) / 0.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 373 38 21 1 314
Raw AIGER output size: aag 373 19 21 1 333
=====================  mvs20y.aag =====================
[LOG] Relation determinization time: 0.752966 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.749892/0 sec (0.365714/0 sec, 0.199159/0 sec, 0.092217/0 sec, 0.04429/0 sec, 0.021257/0 sec, 0.010935/0 sec, 0.005871/0 sec, 0.00323/0 sec, 0.001911/0 sec, 0.001249/0 sec, 0.000892/0 sec, 0.00069/0 sec, 0.000553/0 sec, 0.000473/0 sec, 0.0004/0 sec, 0.000345/0 sec, 0.000284/0 sec, 0.000234/0 sec, 0.000188/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 6.8e-05/0 sec (3e-06/3e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.755182 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 38 21 1 154
Raw AIGER output size: aag 213 19 21 1 173
=====================  mvs22n.aag =====================
[LOG] Relation determinization time: 3.43388 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.42247/3 sec (1.75552/1 sec, 0.825626/1 sec, 0.412118/1 sec, 0.209784/0 sec, 0.103231/0 sec, 0.051675/0 sec, 0.025328/0 sec, 0.013366/0 sec, 0.00752/0 sec, 0.004466/0 sec, 0.002999/0 sec, 0.002164/0 sec, 0.001737/0 sec, 0.001425/0 sec, 0.001231/0 sec, 0.001056/0 sec, 0.000922/0 sec, 0.000764/0 sec, 0.000656/0 sec, 0.000527/0 sec, 0.000356/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.120844/0 sec (0.119221/0.119221 sec, 9.8e-05/9.8e-05 sec, 0.000152/0.000152 sec, 0.000119/0.000119 sec, 0.00015/0.00015 sec, 0.000114/0.000114 sec, 9e-05/9e-05 sec, 5.6e-05/5.6e-05 sec, 6.9e-05/6.9e-05 sec, 5.3e-05/5.3e-05 sec, 8.4e-05/8.4e-05 sec, 6e-05/6e-05 sec, 6.9e-05/6.9e-05 sec, 5.4e-05/5.4e-05 sec, 7.1e-05/7.1e-05 sec, 5.3e-05/5.3e-05 sec, 6.9e-05/6.9e-05 sec, 5.4e-05/5.4e-05 sec, 7.1e-05/7.1e-05 sec, 5.6e-05/5.6e-05 sec, 8.1e-05/8.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3.43759 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.62 sec (Real time) / 3.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 42 23 1 346
Raw AIGER output size: aag 411 21 23 1 367
=====================  mvs22y.aag =====================
[LOG] Relation determinization time: 3.40223 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.39811/4 sec (1.61598/2 sec, 0.923443/1 sec, 0.443799/0 sec, 0.2116/1 sec, 0.100884/0 sec, 0.048119/0 sec, 0.023722/0 sec, 0.012714/0 sec, 0.006383/0 sec, 0.003506/0 sec, 0.002093/0 sec, 0.001379/0 sec, 0.000993/0 sec, 0.000757/0 sec, 0.00062/0 sec, 0.000518/0 sec, 0.000445/0 sec, 0.000379/0 sec, 0.000314/0 sec, 0.000255/0 sec, 0.000206/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 8.4e-05/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 4.3e-05/4.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 3.40485 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.56 sec (Real time) / 3.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 42 23 1 170
Raw AIGER output size: aag 235 21 23 1 191
=====================  mvs24n.aag =====================
[LOG] Relation determinization time: 14.7974 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.7634/15 sec (7.55836/8 sec, 3.59521/3 sec, 1.78351/2 sec, 0.903638/1 sec, 0.453558/0 sec, 0.225591/1 sec, 0.114024/0 sec, 0.057942/0 sec, 0.028453/0 sec, 0.014767/0 sec, 0.008097/0 sec, 0.004989/0 sec, 0.003344/0 sec, 0.002384/0 sec, 0.001909/0 sec, 0.001569/0 sec, 0.001366/0 sec, 0.001148/0 sec, 0.001016/0 sec, 0.000842/0 sec, 0.000724/0 sec, 0.000573/0 sec, 0.000383/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.418681/1 sec (0.416567/0.416567 sec, 0.00012/0.00012 sec, 0.000155/0.000155 sec, 0.000128/0.000128 sec, 0.000153/0.000153 sec, 0.000127/0.000127 sec, 0.000166/0.000166 sec, 0.000146/0.000146 sec, 0.000129/0.000129 sec, 6.6e-05/6.6e-05 sec, 7.3e-05/7.3e-05 sec, 6.2e-05/6.2e-05 sec, 8.8e-05/8.8e-05 sec, 6.5e-05/6.5e-05 sec, 8e-05/8e-05 sec, 5.9e-05/5.9e-05 sec, 7.7e-05/7.7e-05 sec, 6e-05/6e-05 sec, 7.8e-05/7.8e-05 sec, 5.7e-05/5.7e-05 sec, 7.6e-05/7.6e-05 sec, 6.1e-05/6.1e-05 sec, 8.8e-05/8.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 14.8015 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 15.08 sec (Real time) / 14.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 449 46 25 1 378
Raw AIGER output size: aag 449 23 25 1 401
=====================  mvs24y.aag =====================
[LOG] Relation determinization time: 14.6336 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.6033/15 sec (7.09568/7 sec, 3.98808/4 sec, 1.77041/2 sec, 0.874638/1 sec, 0.433144/0 sec, 0.218425/1 sec, 0.109745/0 sec, 0.054019/0 sec, 0.026571/0 sec, 0.013116/0 sec, 0.006905/0 sec, 0.003853/0 sec, 0.002301/0 sec, 0.001508/0 sec, 0.001073/0 sec, 0.00083/0 sec, 0.000675/0 sec, 0.000572/0 sec, 0.000516/0 sec, 0.00042/0 sec, 0.000344/0 sec, 0.000277/0 sec, 0.000225/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 9.3e-05/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 14.6366 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.91 sec (Real time) / 14.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 46 25 1 186
Raw AIGER output size: aag 257 23 25 1 209
=====================  mvs28n.aag =====================
Synthesis time: 22.27 sec (Real time) / 15.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs28y.aag =====================
Synthesis time: 21.77 sec (Real time) / 15.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.001745 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000582/0 sec (0.000147/0 sec, 0.000158/0 sec, 0.00015/0 sec, 0.000127/0 sec )
[LOG] Nr of iterations: 14 (2, 4, 4, 4 )
[LOG] Total clause computation time: 0.000177/0 sec (4.4e-05/4.4e-05 sec, 3.7e-05/3.7e-05 sec, 5.2e-05/5.2e-05 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 0.000157/0 sec (1.4e-05/1.4e-05 sec, 6.1e-05/6.1e-05 sec, 4.3e-05/4.3e-05 sec, 3.9e-05/3.9e-05 sec )
[LOG] Total clause size reduction: 50 --> 14 (5 --> 1, 15 --> 7, 15 --> 3, 15 --> 3 )
[LOG] Average clause size reduction: 3.57143 --> 1 (2.5 --> 0.5, 3.75 --> 1.75, 3.75 --> 0.75, 3.75 --> 0.75 )
[LOG] Overall execution time: 0.002549 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 38 4 0 1 31
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.054047 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 257 new AND gates.
[LOG] Size before ABC: 517 AND gates.
[LOG] Size after ABC: 255 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.051589/0 sec (0.001749/0 sec, 0.001652/0 sec, 0.003094/0 sec, 0.008896/0 sec, 0.012229/0 sec, 0.012077/0 sec, 0.007449/0 sec, 0.004443/0 sec )
[LOG] Nr of iterations: 126 (2, 4, 8, 23, 34, 30, 17, 8 )
[LOG] Total clause computation time: 0.012572/0 sec (0.000441/0.000441 sec, 0.000512/0.000512 sec, 0.000847/0.000847 sec, 0.001907/0.001907 sec, 0.002596/0.002596 sec, 0.00266/0.00266 sec, 0.002104/0.002104 sec, 0.001505/0.001505 sec )
[LOG] Total clause minimization time: 0.035242/0 sec (0.000525/0.000525 sec, 0.000572/0.000572 sec, 0.001787/0.001787 sec, 0.006554/0.006554 sec, 0.00918/0.00918 sec, 0.008998/0.008998 sec, 0.004994/0.004994 sec, 0.002632/0.002632 sec )
[LOG] Total clause size reduction: 1062 --> 517 (9 --> 1, 27 --> 7, 63 --> 23, 198 --> 115, 297 --> 155, 261 --> 139, 144 --> 61, 63 --> 16 )
[LOG] Average clause size reduction: 8.42857 --> 4.10317 (4.5 --> 0.5, 6.75 --> 1.75, 7.875 --> 2.875, 8.6087 --> 5, 8.73529 --> 4.55882, 8.7 --> 4.63333, 8.47059 --> 3.58824, 7.875 --> 2 )
[LOG] Overall execution time: 0.055349 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 399 8 0 1 385
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.480369 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1205 new AND gates.
[LOG] Size before ABC: 2759 AND gates.
[LOG] Size after ABC: 1204 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.475854/0 sec (0.008836/0 sec, 0.007107/0 sec, 0.009813/0 sec, 0.015748/0 sec, 0.058923/0 sec, 0.090981/0 sec, 0.105653/0 sec, 0.086492/0 sec, 0.056914/0 sec, 0.035387/0 sec )
[LOG] Nr of iterations: 455 (2, 4, 7, 25, 87, 100, 97, 71, 42, 20 )
[LOG] Total clause computation time: 0.098325/0 sec (0.00112/0.00112 sec, 0.001346/0.001346 sec, 0.001237/0.001237 sec, 0.003441/0.003441 sec, 0.009691/0.009691 sec, 0.020648/0.020648 sec, 0.022774/0.022774 sec, 0.018455/0.018455 sec, 0.011153/0.011153 sec, 0.00846/0.00846 sec )
[LOG] Total clause minimization time: 0.365706/0 sec (0.005984/0.005984 sec, 0.004653/0.004653 sec, 0.007761/0.007761 sec, 0.011551/0.011551 sec, 0.048215/0.048215 sec, 0.069125/0.069125 sec, 0.081401/0.081401 sec, 0.066686/0.066686 sec, 0.044521/0.044521 sec, 0.025809/0.025809 sec )
[LOG] Total clause size reduction: 4895 --> 2759 (11 --> 1, 33 --> 7, 66 --> 20, 264 --> 125, 946 --> 595, 1089 --> 654, 1056 --> 635, 770 --> 431, 451 --> 224, 209 --> 67 )
[LOG] Average clause size reduction: 10.7582 --> 6.06374 (5.5 --> 0.5, 8.25 --> 1.75, 9.42857 --> 2.85714, 10.56 --> 5, 10.8736 --> 6.83908, 10.89 --> 6.54, 10.8866 --> 6.54639, 10.8451 --> 6.07042, 10.7381 --> 5.33333, 10.45 --> 3.35 )
[LOG] Overall execution time: 0.482173 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.81 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.24 sec (Real time) / 1.23 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 1441 10 0 1 1422
=====================  mult6.aag =====================
[LOG] Relation determinization time: 5.64317 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 5005 new AND gates.
[LOG] Size before ABC: 13802 AND gates.
[LOG] Size after ABC: 5003 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.63142/6 sec (0.020394/0 sec, 0.014505/0 sec, 0.013855/0 sec, 0.034332/0 sec, 0.146597/0 sec, 0.551935/1 sec, 0.97222/1 sec, 1.20158/1 sec, 1.10953/1 sec, 0.809727/1 sec, 0.472944/0 sec, 0.2838/1 sec )
[LOG] Nr of iterations: 1740 (2, 4, 7, 25, 93, 321, 388, 367, 256, 164, 84, 29 )
[LOG] Total clause computation time: 1.06857/0 sec (0.002749/0.002749 sec, 0.00178/0.00178 sec, 0.002713/0.002713 sec, 0.006075/0.006075 sec, 0.025908/0.025908 sec, 0.09167/0.09167 sec, 0.174027/0.174027 sec, 0.187037/0.187037 sec, 0.230251/0.230251 sec, 0.184246/0.184246 sec, 0.100312/0.100312 sec, 0.0618/0.0618 sec )
[LOG] Total clause minimization time: 4.51349/6 sec (0.012338/0.012338 sec, 0.009375/0.009375 sec, 0.008538/0.008538 sec, 0.026307/0.026307 sec, 0.118725/0.118725 sec, 0.456869/0.456869 sec, 0.793561/0.793561 sec, 1.00876/1.00876 sec, 0.873579/0.873579 sec, 0.620452/0.620452 sec, 0.367944/0.367944 sec, 0.217041/0.217041 sec )
[LOG] Total clause size reduction: 22464 --> 13802 (13 --> 1, 39 --> 7, 78 --> 19, 312 --> 124, 1196 --> 637, 4160 --> 2742, 5031 --> 3300, 4758 --> 3113, 3315 --> 2023, 2119 --> 1191, 1079 --> 525, 364 --> 120 )
[LOG] Average clause size reduction: 12.9103 --> 7.93218 (6.5 --> 0.5, 9.75 --> 1.75, 11.1429 --> 2.71429, 12.48 --> 4.96, 12.8602 --> 6.84946, 12.9595 --> 8.54206, 12.9665 --> 8.50515, 12.9646 --> 8.48229, 12.9492 --> 7.90234, 12.9207 --> 7.2622, 12.8452 --> 6.25, 12.5517 --> 4.13793 )
[LOG] Overall execution time: 5.64565 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.56 sec (Real time) / 6.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.68 sec (Real time) / 8.64 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 5349 12 0 1 5327
=====================  mult7.aag =====================
[LOG] Relation determinization time: 95.3843 sec CPU time.
[LOG] Relation determinization time: 100 sec real time.
[LOG] Final circuit size: 19570 new AND gates.
[LOG] Size before ABC: 65210 AND gates.
[LOG] Size after ABC: 19568 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 95.3366/96 sec (0.035758/0 sec, 0.030033/0 sec, 0.051963/0 sec, 0.041009/0 sec, 0.132106/1 sec, 0.595446/0 sec, 3.97967/4 sec, 10.2398/10 sec, 20.4917/21 sec, 21.5631/22 sec, 15.3018/15 sec, 10.9949/11 sec, 7.08557/7 sec, 4.79367/5 sec )
[LOG] Nr of iterations: 6681 (2, 4, 8, 24, 86, 311, 1220, 1326, 1303, 1088, 701, 365, 176, 67 )
[LOG] Total clause computation time: 17.3592/21 sec (0.003392/0.003392 sec, 0.002825/0.002825 sec, 0.015093/0.015093 sec, 0.012511/0.012511 sec, 0.018308/0.018308 sec, 0.079244/0.079244 sec, 0.479891/0.479891 sec, 1.33347/1.33347 sec, 2.93506/2.93506 sec, 3.95852/3.95852 sec, 2.77263/2.77263 sec, 2.87244/2.87244 sec, 1.94679/1.94679 sec, 0.929031/0.929031 sec )
[LOG] Total clause minimization time: 77.7598/75 sec (0.020289/0.020289 sec, 0.020641/0.020641 sec, 0.032624/0.032624 sec, 0.025426/0.025426 sec, 0.111104/0.111104 sec, 0.512207/0.512207 sec, 3.48672/3.48672 sec, 8.88857/8.88857 sec, 17.5284/17.5284 sec, 17.5761/17.5761 sec, 12.5035/12.5035 sec, 8.09827/8.09827 sec, 5.11551/5.11551 sec, 3.84046/3.84046 sec )
[LOG] Total clause size reduction: 100005 --> 65210 (15 --> 1, 45 --> 7, 105 --> 22, 345 --> 120, 1275 --> 588, 4650 --> 2667, 18285 --> 12647, 19875 --> 13802, 19530 --> 13438, 16305 --> 10814, 10500 --> 6408, 5460 --> 3029, 2625 --> 1314, 990 --> 353 )
[LOG] Average clause size reduction: 14.9686 --> 9.76051 (7.5 --> 0.5, 11.25 --> 1.75, 13.125 --> 2.75, 14.375 --> 5, 14.8256 --> 6.83721, 14.9518 --> 8.57556, 14.9877 --> 10.3664, 14.9887 --> 10.4087, 14.9885 --> 10.3131, 14.9862 --> 9.93934, 14.9786 --> 9.14123, 14.9589 --> 8.29863, 14.9148 --> 7.46591, 14.7761 --> 5.26866 )
[LOG] Overall execution time: 95.3876 sec CPU time.
[LOG] Overall execution time: 100 sec real time.
Synthesis time: 99.60 sec (Real time) / 98.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.52 sec (Real time) / 19.38 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 20051 14 0 1 20025
=====================  mult8.aag =====================
[LOG] Relation determinization time: 3280.76 sec CPU time.
[LOG] Relation determinization time: 3298 sec real time.
[LOG] Final circuit size: 82677 new AND gates.
[LOG] Size before ABC: 304388 AND gates.
[LOG] Size after ABC: 82676 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 3280.52/3287 sec (0.626495/0 sec, 0.239909/1 sec, 0.532774/0 sec, 0.617491/1 sec, 0.96947/1 sec, 3.09009/3 sec, 9.21299/9 sec, 48.0118/48 sec, 323.046/324 sec, 678.814/679 sec, 760.121/762 sec, 460.631/462 sec, 292.54/293 sec, 302.103/303 sec, 222.543/223 sec, 177.425/178 sec )
[LOG] Nr of iterations: 26226 (2, 4, 8, 25, 84, 321, 1212, 4632, 5228, 5052, 4072, 2729, 1546, 835, 357, 119 )
[LOG] Total clause computation time: 645.726/661 sec (0.047683/0.047683 sec, 0.030747/0.030747 sec, 0.055444/0.055444 sec, 0.121136/0.121136 sec, 0.111546/0.111546 sec, 0.462347/0.462347 sec, 1.06897/1.06897 sec, 4.97981/4.97981 sec, 44.8109/44.8109 sec, 140.836/140.836 sec, 119.418/119.418 sec, 68.3415/68.3415 sec, 60.5148/60.5148 sec, 102.133/102.133 sec, 61.7411/61.7411 sec, 41.0529/41.0529 sec )
[LOG] Total clause minimization time: 2633.31/2626 sec (0.475399/0.475399 sec, 0.148912/0.148912 sec, 0.43722/0.43722 sec, 0.471737/0.471737 sec, 0.844361/0.844361 sec, 2.61687/2.61687 sec, 8.12558/8.12558 sec, 42.9487/42.9487 sec, 278.074/278.074 sec, 537.817/537.817 sec, 640.544/640.544 sec, 392.131/392.131 sec, 231.908/231.908 sec, 199.845/199.845 sec, 160.674/160.674 sec, 136.25/136.25 sec )
[LOG] Total clause size reduction: 445570 --> 304388 (17 --> 1, 51 --> 7, 119 --> 22, 408 --> 124, 1411 --> 576, 5440 --> 2749, 20587 --> 12532, 78727 --> 56827, 88859 --> 64248, 85867 --> 61505, 69207 --> 47951, 46376 --> 30345, 26265 --> 15915, 14178 --> 7809, 6052 --> 3051, 2006 --> 726 )
[LOG] Average clause size reduction: 16.9896 --> 11.6063 (8.5 --> 0.5, 12.75 --> 1.75, 14.875 --> 2.75, 16.32 --> 4.96, 16.7976 --> 6.85714, 16.947 --> 8.56386, 16.986 --> 10.3399, 16.9963 --> 12.2684, 16.9967 --> 12.2892, 16.9966 --> 12.1744, 16.9958 --> 11.7758, 16.9938 --> 11.1195, 16.989 --> 10.2943, 16.9796 --> 9.3521, 16.9524 --> 8.54622, 16.8571 --> 6.10084 )
[LOG] Overall execution time: 3280.77 sec CPU time.
[LOG] Overall execution time: 3298 sec real time.
Synthesis time: 3298.81 sec (Real time) / 3288.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 52.85 sec (Real time) / 52.55 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 10)
IC3 Model-checking time: 0.86 sec (Real time) / 0.83 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 10)
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 83312 16 0 1 83281
=====================  mult9.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9970.88 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9965.55 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9965.98 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.40 sec (Real time) / 9970.03 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 159.77 sec (Real time) / 152.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mult14.aag =====================
Synthesis time: 122.29 sec (Real time) / 116.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mult15.aag =====================
Synthesis time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mult16.aag =====================
Synthesis time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.002196 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000146/0 sec (0.000146/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (7e-06/7e-06 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.003466 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.001856 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000137/0 sec (0.000137/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (7e-06/7e-06 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0 )
[LOG] Average clause size reduction: 6 --> 0 (6 --> 0 )
[LOG] Overall execution time: 0.003201 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.002724 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000323/0 sec (0.000323/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.005545 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.002352 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000242/0 sec (0.000242/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 3.6e-05/0 sec (3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (9e-06/9e-06 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0 )
[LOG] Average clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Overall execution time: 0.004703 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.004334 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000599/0 sec (0.000599/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 8.1e-05/0 sec (8.1e-05/8.1e-05 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.010511 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.004144 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000537/0 sec (0.000537/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 8.1e-05/0 sec (8.1e-05/8.1e-05 sec )
[LOG] Total clause minimization time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0 )
[LOG] Average clause size reduction: 19.5 --> 0 (19.5 --> 0 )
[LOG] Overall execution time: 0.010294 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.007336 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001057/0 sec (0.001057/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000185/0 sec (0.000185/0.000185 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.024373 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.007477 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001067/0 sec (0.001067/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000199/0 sec (0.000199/0.000199 sec )
[LOG] Total clause minimization time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0 )
[LOG] Average clause size reduction: 36 --> 0 (36 --> 0 )
[LOG] Overall execution time: 0.026157 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.015584 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002935/0 sec (0.002935/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000403/0 sec (0.000403/0.000403 sec )
[LOG] Total clause minimization time: 5.3e-05/0 sec (5.3e-05/5.3e-05 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.071997 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.017439 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003523/0 sec (0.003523/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000455/0 sec (0.000455/0.000455 sec )
[LOG] Total clause minimization time: 5.8e-05/0 sec (5.8e-05/5.8e-05 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (68.5 --> 0 )
[LOG] Overall execution time: 0.074914 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.001783 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00022/0 sec (9.4e-05/0 sec, 6.1e-05/0 sec, 6.5e-05/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 2.2e-05/0 sec (3e-06/3e-06 sec, 1e-06/1e-06 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 4e-06/0 sec (0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.002792 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.0017 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000176/0 sec (8.6e-05/0 sec, 3.8e-05/0 sec, 5.2e-05/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 1.9e-05/0 sec (3e-06/3e-06 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 3e-06/0 sec (0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0 )
[LOG] Overall execution time: 0.002569 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.002977 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000936/0 sec (0.000354/0 sec, 0.000198/0 sec, 0.000148/0 sec, 0.00011/0 sec, 0.000126/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3e-06/3e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 4e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.004395 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.00256 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000733/0 sec (0.000281/0 sec, 0.00016/0 sec, 0.00011/0 sec, 8.6e-05/0 sec, 9.6e-05/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0 )
[LOG] Overall execution time: 0.003892 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.00644 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004113/0 sec (0.001537/0 sec, 0.000868/0 sec, 0.000553/0 sec, 0.000393/0 sec, 0.000305/0 sec, 0.000234/0 sec, 0.000223/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 5.7e-05/0 sec (3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 5.1e-05/5.1e-05 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.008362 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.005187 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003104/0 sec (0.001279/0 sec, 0.000626/0 sec, 0.000378/0 sec, 0.000271/0 sec, 0.00021/0 sec, 0.000158/0 sec, 0.000182/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 5.8e-05/0 sec (4e-06/4e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 5.2e-05/5.2e-05 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0 )
[LOG] Overall execution time: 0.007002 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.021782 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018444/0 sec (0.007617/0 sec, 0.004169/0 sec, 0.002238/0 sec, 0.001334/0 sec, 0.000956/0 sec, 0.000754/0 sec, 0.000545/0 sec, 0.000419/0 sec, 0.000412/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00012/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000107/0.000107 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.025127 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.015728 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012969/0 sec (0.005616/0 sec, 0.002902/0 sec, 0.001547/0 sec, 0.000888/0 sec, 0.000624/0 sec, 0.000458/0 sec, 0.000356/0 sec, 0.000278/0 sec, 0.0003/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 7.3e-05/0 sec (6e-06/6e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 6.1e-05/6.1e-05 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.018208 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.090201 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.085126/0 sec (0.039933/0 sec, 0.019984/0 sec, 0.009809/0 sec, 0.005236/0 sec, 0.003083/0 sec, 0.00212/0 sec, 0.001506/0 sec, 0.001206/0 sec, 0.00092/0 sec, 0.000689/0 sec, 0.00064/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000184/0 sec (6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.00016/0.00016 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.095283 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.069645 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065795/0 sec (0.032132/0 sec, 0.017035/0 sec, 0.006888/0 sec, 0.003387/0 sec, 0.001996/0 sec, 0.001332/0 sec, 0.000939/0 sec, 0.000727/0 sec, 0.000555/0 sec, 0.000416/0 sec, 0.000388/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000102/0 sec (7e-06/7e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 8.1e-05/8.1e-05 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0 )
[LOG] Overall execution time: 0.073368 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.52645 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.519458/1 sec (0.25762/0 sec, 0.146193/1 sec, 0.055212/0 sec, 0.023937/0 sec, 0.013093/0 sec, 0.008727/0 sec, 0.004615/0 sec, 0.002981/0 sec, 0.002113/0 sec, 0.001648/0 sec, 0.001343/0 sec, 0.000986/0 sec, 0.00099/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000369/0 sec (5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 7e-06/7e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000326/0.000326 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.534133 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.378846 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.37453/0 sec (0.18868/0 sec, 0.098923/0 sec, 0.04579/0 sec, 0.017804/0 sec, 0.008908/0 sec, 0.005167/0 sec, 0.003011/0 sec, 0.001903/0 sec, 0.001353/0 sec, 0.001038/0 sec, 0.000811/0 sec, 0.0006/0 sec, 0.000542/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000159/0 sec (5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 9e-06/9e-06 sec, 6e-06/6e-06 sec, 7e-06/7e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000113/0.000113 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0 )
[LOG] Average clause size reduction: 1.92857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0 )
[LOG] Overall execution time: 0.384107 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 2.67548 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.66127/2 sec (1.26704/1 sec, 0.801115/1 sec, 0.318407/0 sec, 0.130818/0 sec, 0.066639/0 sec, 0.027857/0 sec, 0.016526/0 sec, 0.0101/0 sec, 0.006593/0 sec, 0.004891/0 sec, 0.003461/0 sec, 0.0027/0 sec, 0.002142/0 sec, 0.001429/0 sec, 0.001547/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000675/0 sec (6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 1e-05/1e-05 sec, 7e-06/7e-06 sec, 8e-06/8e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000606/0.000606 sec )
[LOG] Total clause minimization time: 1.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 2.68788 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.89 sec (Real time) / 2.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 1.81818 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.80888/1 sec (0.946018/1 sec, 0.481377/0 sec, 0.204177/0 sec, 0.092113/0 sec, 0.040438/0 sec, 0.018241/0 sec, 0.009569/0 sec, 0.005443/0 sec, 0.003437/0 sec, 0.00238/0 sec, 0.001751/0 sec, 0.001354/0 sec, 0.00109/0 sec, 0.000803/0 sec, 0.000687/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000184/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000141/0.000141 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 1.9375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 1.82642 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.99 sec (Real time) / 1.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 13.4341 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.3748/13 sec (6.45565/6 sec, 3.82361/4 sec, 1.67316/2 sec, 0.786433/1 sec, 0.326986/0 sec, 0.136346/0 sec, 0.073457/0 sec, 0.03708/0 sec, 0.01937/0 sec, 0.011764/0 sec, 0.008489/0 sec, 0.006272/0 sec, 0.004831/0 sec, 0.003923/0 sec, 0.002853/0 sec, 0.002153/0 sec, 0.00243/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001211/0 sec (6e-06/6e-06 sec, 6e-06/6e-06 sec, 7e-06/7e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.001128/0.001128 sec )
[LOG] Total clause minimization time: 1.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 13.4503 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.73 sec (Real time) / 12.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 9.86367 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.83802/10 sec (4.76363/4 sec, 2.81185/3 sec, 1.22102/1 sec, 0.572679/1 sec, 0.261155/0 sec, 0.107976/0 sec, 0.043751/0 sec, 0.021472/0 sec, 0.011396/0 sec, 0.007389/0 sec, 0.004714/1 sec, 0.003276/0 sec, 0.002423/0 sec, 0.001852/0 sec, 0.001461/0 sec, 0.001077/0 sec, 0.000901/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000247/0 sec (6e-06/6e-06 sec, 6e-06/6e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.00018/0.00018 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0 )
[LOG] Average clause size reduction: 1.94444 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0 )
[LOG] Overall execution time: 9.87395 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.10 sec (Real time) / 9.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 61.6135 sec CPU time.
[LOG] Relation determinization time: 62 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 61.5447/62 sec (30.257/30 sec, 17.0895/17 sec, 7.66786/8 sec, 3.40045/3 sec, 1.60874/2 sec, 0.871832/1 sec, 0.322148/0 sec, 0.151809/0 sec, 0.071197/1 sec, 0.036044/0 sec, 0.019683/0 sec, 0.013067/0 sec, 0.009306/0 sec, 0.007021/0 sec, 0.005581/0 sec, 0.004405/0 sec, 0.003349/0 sec, 0.002464/0 sec, 0.003278/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001688/0 sec (9e-06/9e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 7e-06/7e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.001609/0.001609 sec )
[LOG] Total clause minimization time: 0.000122/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000122/0.000122 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 61.6364 sec CPU time.
[LOG] Overall execution time: 62 sec real time.
Synthesis time: 62.13 sec (Real time) / 58.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 44.9924 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 44.9277/45 sec (21.1998/21 sec, 13.0577/14 sec, 5.77064/5 sec, 2.61498/3 sec, 1.26084/1 sec, 0.551755/1 sec, 0.244944/0 sec, 0.10852/0 sec, 0.050205/0 sec, 0.025417/0 sec, 0.013814/0 sec, 0.00866/0 sec, 0.006033/0 sec, 0.004404/0 sec, 0.003207/0 sec, 0.002461/0 sec, 0.001874/0 sec, 0.001384/0 sec, 0.001142/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000317/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 1e-06/1e-06 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 0.00024/0.00024 sec )
[LOG] Total clause minimization time: 1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0 )
[LOG] Average clause size reduction: 1.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0 )
[LOG] Overall execution time: 45.0059 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 45.46 sec (Real time) / 42.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
Synthesis time: 129.37 sec (Real time) / 122.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay20y.aag =====================
Synthesis time: 104.80 sec (Real time) / 96.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay22n.aag =====================
Synthesis time: 234.09 sec (Real time) / 225.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay22y.aag =====================
Synthesis time: 187.28 sec (Real time) / 179.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay24n.aag =====================
Synthesis time: 225.90 sec (Real time) / 217.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  stay24y.aag =====================
Synthesis time: 174.34 sec (Real time) / 166.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.060172 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 87 new AND gates.
[LOG] Size before ABC: 150 AND gates.
[LOG] Size after ABC: 86 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038571/0 sec (0.006168/0 sec, 0.004117/0 sec, 0.010613/0 sec, 0.00292/0 sec, 0.009242/0 sec, 0.005511/0 sec )
[LOG] Nr of iterations: 66 (12, 8, 18, 2, 16, 10 )
[LOG] Total clause computation time: 0.007819/0 sec (0.001344/0.001344 sec, 0.001032/0.001032 sec, 0.002247/0.002247 sec, 9.8e-05/9.8e-05 sec, 0.002022/0.002022 sec, 0.001076/0.001076 sec )
[LOG] Total clause minimization time: 0.02754/0 sec (0.004032/0.004032 sec, 0.002507/0.002507 sec, 0.007788/0.007788 sec, 0.002327/0.002327 sec, 0.006824/0.006824 sec, 0.004062/0.004062 sec )
[LOG] Total clause size reduction: 1620 --> 149 (297 --> 26, 189 --> 12, 459 --> 57, 27 --> 0, 405 --> 36, 243 --> 18 )
[LOG] Average clause size reduction: 24.5455 --> 2.25758 (24.75 --> 2.16667, 23.625 --> 1.5, 25.5 --> 3.16667, 13.5 --> 0, 25.3125 --> 2.25, 24.3 --> 1.8 )
[LOG] Overall execution time: 0.062402 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 252 5 21 1 221
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.248432 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 250 new AND gates.
[LOG] Size before ABC: 427 AND gates.
[LOG] Size after ABC: 250 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.188845/1 sec (0.019149/0 sec, 0.01316/0 sec, 0.025832/0 sec, 0.024174/0 sec, 0.026371/0 sec, 0.055711/0 sec, 0.024448/1 sec )
[LOG] Nr of iterations: 145 (13, 9, 25, 15, 22, 54, 7 )
[LOG] Total clause computation time: 0.038298/1 sec (0.003833/0.003833 sec, 0.003845/0.003845 sec, 0.005601/0.005601 sec, 0.004765/0.004765 sec, 0.004696/0.004696 sec, 0.012756/0.012756 sec, 0.002802/0.002802 sec )
[LOG] Total clause minimization time: 0.142819/0 sec (0.013553/0.013553 sec, 0.008055/0.008055 sec, 0.019098/0.019098 sec, 0.01842/0.01842 sec, 0.020795/0.020795 sec, 0.042019/0.042019 sec, 0.020879/0.020879 sec )
[LOG] Total clause size reduction: 4278 --> 427 (372 --> 25, 248 --> 18, 744 --> 78, 434 --> 45, 651 --> 62, 1643 --> 188, 186 --> 11 )
[LOG] Average clause size reduction: 29.5034 --> 2.94483 (28.6154 --> 1.92308, 27.5556 --> 2, 29.76 --> 3.12, 28.9333 --> 3, 29.5909 --> 2.81818, 30.4259 --> 3.48148, 26.5714 --> 1.57143 )
[LOG] Overall execution time: 0.251353 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.96 sec (Real time) / 0.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 456 6 24 1 419
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 1.03178 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 688 new AND gates.
[LOG] Size before ABC: 1250 AND gates.
[LOG] Size after ABC: 688 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.887725/1 sec (0.051241/0 sec, 0.041644/0 sec, 0.080646/0 sec, 0.091866/0 sec, 0.086844/0 sec, 0.062749/0 sec, 0.180307/1 sec, 0.185001/0 sec, 0.107427/0 sec )
[LOG] Nr of iterations: 337 (16, 10, 42, 39, 31, 15, 102, 67, 15 )
[LOG] Total clause computation time: 0.154955/1 sec (0.010805/0.010805 sec, 0.012055/0.012055 sec, 0.013791/0.013791 sec, 0.011899/0.011899 sec, 0.014636/0.014636 sec, 0.009977/0.009977 sec, 0.028811/0.028811 sec, 0.036425/0.036425 sec, 0.016556/0.016556 sec )
[LOG] Total clause minimization time: 0.709241/0 sec (0.034888/0.034888 sec, 0.025782/0.025782 sec, 0.063878/0.063878 sec, 0.0773/0.0773 sec, 0.070194/0.070194 sec, 0.051201/0.051201 sec, 0.14971/0.14971 sec, 0.146848/0.146848 sec, 0.08944/0.08944 sec )
[LOG] Total clause size reduction: 11480 --> 1250 (525 --> 39, 315 --> 26, 1435 --> 150, 1330 --> 129, 1050 --> 111, 490 --> 47, 3535 --> 449, 2310 --> 262, 490 --> 37 )
[LOG] Average clause size reduction: 34.0653 --> 3.7092 (32.8125 --> 2.4375, 31.5 --> 2.6, 34.1667 --> 3.57143, 34.1026 --> 3.30769, 33.871 --> 3.58065, 32.6667 --> 3.13333, 34.6569 --> 4.40196, 34.4776 --> 3.91045, 32.6667 --> 2.46667 )
[LOG] Overall execution time: 1.03542 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.32 sec (Real time) / 1.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.11 sec (Real time) / 2.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 933 7 27 1 890
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1.94474 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 821 new AND gates.
[LOG] Size before ABC: 1484 AND gates.
[LOG] Size after ABC: 821 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.57111/2 sec (0.081997/0 sec, 0.061051/0 sec, 0.144972/0 sec, 0.142351/0 sec, 0.137519/1 sec, 0.159084/0 sec, 0.18538/0 sec, 0.19136/0 sec, 0.311488/0 sec, 0.155912/1 sec )
[LOG] Nr of iterations: 411 (18, 11, 51, 44, 32, 44, 60, 55, 87, 9 )
[LOG] Total clause computation time: 0.247461/0 sec (0.016264/0.016264 sec, 0.015854/0.015854 sec, 0.022737/0.022737 sec, 0.020897/0.020897 sec, 0.017463/0.017463 sec, 0.022387/0.022387 sec, 0.023961/0.023961 sec, 0.029055/0.029055 sec, 0.06563/0.06563 sec, 0.013213/0.013213 sec )
[LOG] Total clause minimization time: 1.27654/2 sec (0.053541/0.053541 sec, 0.037816/0.037816 sec, 0.116311/0.116311 sec, 0.116457/0.116457 sec, 0.115856/0.115856 sec, 0.133531/0.133531 sec, 0.158838/0.158838 sec, 0.159994/0.159994 sec, 0.24351/0.24351 sec, 0.140684/0.140684 sec )
[LOG] Total clause size reduction: 15639 --> 1484 (663 --> 60, 390 --> 36, 1950 --> 172, 1677 --> 144, 1209 --> 109, 1677 --> 185, 2301 --> 203, 2106 --> 184, 3354 --> 369, 312 --> 22 )
[LOG] Average clause size reduction: 38.0511 --> 3.61071 (36.8333 --> 3.33333, 35.4545 --> 3.27273, 38.2353 --> 3.37255, 38.1136 --> 3.27273, 37.7812 --> 3.40625, 38.1136 --> 4.20455, 38.35 --> 3.38333, 38.2909 --> 3.34545, 38.5517 --> 4.24138, 34.6667 --> 2.44444 )
[LOG] Overall execution time: 1.95056 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.26 sec (Real time) / 2.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.96 sec (Real time) / 2.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 1111 8 30 1 1063
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 6.25424 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 3172 new AND gates.
[LOG] Size before ABC: 6224 AND gates.
[LOG] Size after ABC: 3172 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.58754/5 sec (0.181135/0 sec, 0.296348/0 sec, 0.38856/1 sec, 0.30782/0 sec, 0.37318/0 sec, 0.356004/1 sec, 0.325197/0 sec, 0.16684/0 sec, 0.186402/0 sec, 0.288009/1 sec, 0.361966/0 sec, 2.35608/2 sec )
[LOG] Nr of iterations: 1017 (11, 40, 53, 42, 41, 48, 65, 11, 14, 31, 52, 609 )
[LOG] Total clause computation time: 0.889181/1 sec (0.016537/0.016537 sec, 0.066901/0.066901 sec, 0.053739/0.053739 sec, 0.041616/0.041616 sec, 0.04197/0.04197 sec, 0.043214/0.043214 sec, 0.041031/0.041031 sec, 0.044907/0.044907 sec, 0.06509/0.06509 sec, 0.076228/0.076228 sec, 0.069314/0.069314 sec, 0.328634/0.328634 sec )
[LOG] Total clause minimization time: 4.50778/4 sec (0.104437/0.104437 sec, 0.194053/0.194053 sec, 0.309832/0.309832 sec, 0.249799/0.249799 sec, 0.319032/0.319032 sec, 0.30331/0.30331 sec, 0.277682/0.277682 sec, 0.116788/0.116788 sec, 0.116985/0.116985 sec, 0.208201/0.208201 sec, 0.289128/0.289128 sec, 2.01854/2.01854 sec )
[LOG] Total clause size reduction: 43215 --> 6224 (430 --> 18, 1677 --> 154, 2236 --> 188, 1763 --> 144, 1720 --> 162, 2021 --> 201, 2752 --> 325, 430 --> 39, 559 --> 54, 1290 --> 129, 2193 --> 260, 26144 --> 4550 )
[LOG] Average clause size reduction: 42.4926 --> 6.11996 (39.0909 --> 1.63636, 41.925 --> 3.85, 42.1887 --> 3.54717, 41.9762 --> 3.42857, 41.9512 --> 3.95122, 42.1042 --> 4.1875, 42.3385 --> 5, 39.0909 --> 3.54545, 39.9286 --> 3.85714, 41.6129 --> 4.16129, 42.1731 --> 5, 42.9294 --> 7.47126 )
[LOG] Overall execution time: 6.26351 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.99 sec (Real time) / 6.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.89 sec (Real time) / 2.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.95 sec (Real time) / 15.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 3510 9 33 1 3456
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 12.8227 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 3983 new AND gates.
[LOG] Size before ABC: 8057 AND gates.
[LOG] Size after ABC: 3983 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.8869/12 sec (0.418496/0 sec, 0.64838/1 sec, 0.764648/1 sec, 0.826232/1 sec, 0.599615/0 sec, 0.829972/1 sec, 0.772534/1 sec, 0.849892/1 sec, 0.376685/0 sec, 0.368333/0 sec, 0.828015/1 sec, 1.26803/2 sec, 3.33603/3 sec )
[LOG] Nr of iterations: 1281 (10, 61, 60, 52, 52, 62, 94, 118, 15, 16, 88, 167, 486 )
[LOG] Total clause computation time: 1.80653/2 sec (0.028189/0.028189 sec, 0.12825/0.12825 sec, 0.081501/0.081501 sec, 0.079411/0.079411 sec, 0.065864/0.065864 sec, 0.076493/0.076493 sec, 0.088358/0.088358 sec, 0.086668/0.086668 sec, 0.073804/0.073804 sec, 0.113983/0.113983 sec, 0.167138/0.167138 sec, 0.266185/0.266185 sec, 0.550686/0.550686 sec )
[LOG] Total clause minimization time: 9.68706/10 sec (0.258725/0.258725 sec, 0.441019/0.441019 sec, 0.632801/0.632801 sec, 0.7148/0.7148 sec, 0.51/0.51 sec, 0.736798/0.736798 sec, 0.671674/0.671674 sec, 0.753706/0.753706 sec, 0.295305/0.295305 sec, 0.247253/0.247253 sec, 0.654038/0.654038 sec, 0.995794/0.995794 sec, 2.77515/2.77515 sec )
[LOG] Total clause size reduction: 58328 --> 8057 (414 --> 16, 2760 --> 257, 2714 --> 190, 2346 --> 203, 2346 --> 171, 2806 --> 263, 4278 --> 499, 5382 --> 668, 644 --> 66, 690 --> 69, 4002 --> 540, 7636 --> 1155, 22310 --> 3960 )
[LOG] Average clause size reduction: 45.5332 --> 6.28962 (41.4 --> 1.6, 45.2459 --> 4.21311, 45.2333 --> 3.16667, 45.1154 --> 3.90385, 45.1154 --> 3.28846, 45.2581 --> 4.24194, 45.5106 --> 5.30851, 45.6102 --> 5.66102, 42.9333 --> 4.4, 43.125 --> 4.3125, 45.4773 --> 6.13636, 45.7246 --> 6.91617, 45.9053 --> 8.14815 )
[LOG] Overall execution time: 12.8319 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.74 sec (Real time) / 13.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.54 sec (Real time) / 3.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31.43 sec (Real time) / 31.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 4364 10 35 1 4306
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 35.5854 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 8091 new AND gates.
[LOG] Size before ABC: 17645 AND gates.
[LOG] Size after ABC: 8091 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 34.2323/35 sec (0.949579/1 sec, 1.88108/2 sec, 1.55641/2 sec, 1.20494/1 sec, 1.00809/1 sec, 1.38497/1 sec, 1.43513/2 sec, 1.35003/1 sec, 0.663501/1 sec, 1.73141/1 sec, 0.668689/1 sec, 1.45615/2 sec, 6.10417/6 sec, 12.8381/13 sec )
[LOG] Nr of iterations: 2596 (12, 80, 63, 50, 49, 91, 94, 105, 19, 206, 16, 90, 774, 947 )
[LOG] Total clause computation time: 5.45273/3 sec (0.062468/0.062468 sec, 0.387304/0.387304 sec, 0.161012/0.161012 sec, 0.121689/0.121689 sec, 0.115744/0.115744 sec, 0.166035/0.166035 sec, 0.160842/0.160842 sec, 0.134855/0.134855 sec, 0.111947/0.111947 sec, 0.17409/0.17409 sec, 0.189881/0.189881 sec, 0.229503/0.229503 sec, 0.951356/0.951356 sec, 2.486/2.486 sec )
[LOG] Total clause minimization time: 27.8033/30 sec (0.534769/0.534769 sec, 1.27918/1.27918 sec, 1.27494/1.27494 sec, 1.00948/1.00948 sec, 0.844834/0.844834 sec, 1.1866/1.1866 sec, 1.24604/1.24604 sec, 1.19598/1.19598 sec, 0.536342/0.536342 sec, 1.54206/1.54206 sec, 0.470369/0.470369 sec, 1.21757/1.21757 sec, 5.13702/5.13702 sec, 10.3281/10.3281 sec )
[LOG] Total clause size reduction: 126518 --> 17645 (539 --> 43, 3871 --> 357, 3038 --> 219, 2401 --> 170, 2352 --> 161, 4410 --> 419, 4557 --> 440, 5096 --> 572, 882 --> 82, 10045 --> 1315, 735 --> 83, 4361 --> 526, 37877 --> 5681, 46354 --> 7577 )
[LOG] Average clause size reduction: 48.7357 --> 6.797 (44.9167 --> 3.58333, 48.3875 --> 4.4625, 48.2222 --> 3.47619, 48.02 --> 3.4, 48 --> 3.28571, 48.4615 --> 4.6044, 48.4787 --> 4.68085, 48.5333 --> 5.44762, 46.4211 --> 4.31579, 48.7621 --> 6.3835, 45.9375 --> 5.1875, 48.4556 --> 5.84444, 48.9367 --> 7.33979, 48.9483 --> 8.00106 )
[LOG] Overall execution time: 35.5966 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.40 sec (Real time) / 36.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.44 sec (Real time) / 8.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 60.36 sec (Real time) / 60.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 8514 11 37 1 8452
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 28.4019 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 3420 new AND gates.
[LOG] Size before ABC: 7109 AND gates.
[LOG] Size after ABC: 3420 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.6173/25 sec (1.41958/1 sec, 2.38844/3 sec, 1.93649/2 sec, 1.65551/1 sec, 1.52018/2 sec, 1.543/1 sec, 1.356/2 sec, 1.36822/1 sec, 0.81277/1 sec, 1.73566/2 sec, 0.632748/0 sec, 1.79279/2 sec, 1.65956/2 sec, 1.75095/2 sec, 3.04543/3 sec )
[LOG] Nr of iterations: 1322 (10, 86, 78, 62, 60, 56, 63, 74, 18, 116, 16, 148, 152, 128, 255 )
[LOG] Total clause computation time: 3.1671/3 sec (0.059224/0.059224 sec, 0.385729/0.385729 sec, 0.239201/0.239201 sec, 0.19148/0.19148 sec, 0.193103/0.193103 sec, 0.159057/0.159057 sec, 0.148472/0.148472 sec, 0.152623/0.152623 sec, 0.136959/0.136959 sec, 0.167925/0.167925 sec, 0.221364/0.221364 sec, 0.193214/0.193214 sec, 0.240575/0.240575 sec, 0.248371/0.248371 sec, 0.429798/0.429798 sec )
[LOG] Total clause minimization time: 19.4126/20 sec (0.544501/0.544501 sec, 1.53514/1.53514 sec, 1.43644/1.43644 sec, 1.31417/1.31417 sec, 1.23222/1.23222 sec, 1.32545/1.32545 sec, 1.1644/1.1644 sec, 1.18448/1.18448 sec, 0.651416/0.651416 sec, 1.54579/1.54579 sec, 0.395068/0.395068 sec, 1.58367/1.58367 sec, 1.40434/1.40434 sec, 1.49177/1.49177 sec, 2.60371/2.60371 sec )
[LOG] Total clause size reduction: 69271 --> 7109 (477 --> 29, 4505 --> 461, 4081 --> 271, 3233 --> 194, 3127 --> 219, 2915 --> 238, 3286 --> 295, 3869 --> 396, 901 --> 117, 6095 --> 721, 795 --> 105, 7791 --> 913, 8003 --> 772, 6731 --> 634, 13462 --> 1744 )
[LOG] Average clause size reduction: 52.3986 --> 5.37746 (47.7 --> 2.9, 52.3837 --> 5.36047, 52.3205 --> 3.47436, 52.1452 --> 3.12903, 52.1167 --> 3.65, 52.0536 --> 4.25, 52.1587 --> 4.68254, 52.2838 --> 5.35135, 50.0556 --> 6.5, 52.5431 --> 6.21552, 49.6875 --> 6.5625, 52.6419 --> 6.16892, 52.6513 --> 5.07895, 52.5859 --> 4.95312, 52.7922 --> 6.83922 )
[LOG] Overall execution time: 28.4266 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.23 sec (Real time) / 28.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.52 sec (Real time) / 2.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.08 sec (Real time) / 18.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 3893 12 40 1 3826
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 329.158 sec CPU time.
[LOG] Relation determinization time: 366 sec real time.
[LOG] Final circuit size: 76403 new AND gates.
[LOG] Size before ABC: 192118 AND gates.
[LOG] Size after ABC: 76403 AND gates.
[LOG] Time for optimizing with ABC: 36 seconds.
[LOG] Total time for all control signals: 327.009/328 sec (7.24732/7 sec, 8.85782/9 sec, 7.1684/7 sec, 4.87024/5 sec, 3.92398/4 sec, 4.51673/5 sec, 4.3251/4 sec, 3.02948/3 sec, 1.4969/2 sec, 3.57315/3 sec, 1.42224/2 sec, 2.76117/2 sec, 4.02973/4 sec, 4.10164/4 sec, 4.90423/5 sec, 8.12102/9 sec, 252.66/253 sec )
[LOG] Nr of iterations: 16207 (11, 101, 86, 58, 67, 85, 107, 124, 16, 146, 20, 209, 360, 241, 281, 469, 13826 )
[LOG] Total clause computation time: 45.3266/48 sec (0.171107/0.171107 sec, 1.17701/1.17701 sec, 0.594468/0.594468 sec, 0.362879/0.362879 sec, 0.344937/0.344937 sec, 0.406833/0.406833 sec, 0.403947/0.403947 sec, 0.313631/0.313631 sec, 0.323635/0.323635 sec, 0.323542/0.323542 sec, 0.465999/0.465999 sec, 0.252002/0.252002 sec, 0.391302/0.391302 sec, 0.941604/0.941604 sec, 0.806394/0.806394 sec, 1.20045/1.20045 sec, 36.8469/36.8469 sec )
[LOG] Total clause minimization time: 271.101/270 sec (2.72531/2.72531 sec, 5.1151/5.1151 sec, 5.22348/5.22348 sec, 3.77485/3.77485 sec, 3.16764/3.16764 sec, 3.86929/3.86929 sec, 3.76328/3.76328 sec, 2.61078/2.61078 sec, 1.09868/1.09868 sec, 3.18941/3.18941 sec, 0.919516/0.919516 sec, 2.47829/2.47829 sec, 3.61516/3.61516 sec, 3.14214/3.14214 sec, 4.07818/4.07818 sec, 6.90016/6.90016 sec, 215.43/215.43 sec )
[LOG] Total clause size reduction: 922830 --> 192118 (570 --> 35, 5700 --> 592, 4845 --> 281, 3249 --> 193, 3762 --> 220, 4788 --> 412, 6042 --> 568, 7011 --> 791, 855 --> 93, 8265 --> 1029, 1083 --> 149, 11856 --> 1311, 20463 --> 2888, 13680 --> 1539, 15960 --> 1841, 26676 --> 3704, 788025 --> 176472 )
[LOG] Average clause size reduction: 56.9402 --> 11.854 (51.8182 --> 3.18182, 56.4356 --> 5.86139, 56.3372 --> 3.26744, 56.0172 --> 3.32759, 56.1493 --> 3.28358, 56.3294 --> 4.84706, 56.4673 --> 5.30841, 56.5403 --> 6.37903, 53.4375 --> 5.8125, 56.6096 --> 7.04795, 54.15 --> 7.45, 56.7273 --> 6.27273, 56.8417 --> 8.02222, 56.7635 --> 6.38589, 56.7972 --> 6.5516, 56.8785 --> 7.89765, 56.9959 --> 12.7638 )
[LOG] Overall execution time: 329.172 sec CPU time.
[LOG] Overall execution time: 366 sec real time.
Synthesis time: 366.05 sec (Real time) / 362.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 30.32 sec (Real time) / 30.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3139.93 sec (Real time) / 3129.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 76939 13 43 1 76866
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 146.017 sec CPU time.
[LOG] Relation determinization time: 151 sec real time.
[LOG] Final circuit size: 24842 new AND gates.
[LOG] Size before ABC: 53279 AND gates.
[LOG] Size after ABC: 24842 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 143.642/144 sec (12.1906/12 sec, 14.3216/15 sec, 8.04703/8 sec, 6.65336/6 sec, 3.27774/4 sec, 2.88319/3 sec, 2.48717/2 sec, 3.86172/4 sec, 1.9319/2 sec, 2.49368/2 sec, 1.05814/1 sec, 1.64264/2 sec, 2.51436/3 sec, 2.48877/2 sec, 2.51199/3 sec, 3.5193/3 sec, 9.74842/10 sec, 62.0105/62 sec )
[LOG] Nr of iterations: 5685 (9, 103, 92, 78, 61, 64, 66, 69, 23, 75, 17, 78, 194, 190, 173, 145, 677, 3571 )
[LOG] Total clause computation time: 14.9981/13 sec (0.262301/0.262301 sec, 1.27159/1.27159 sec, 0.546276/0.546276 sec, 0.546691/0.546691 sec, 0.247999/0.247999 sec, 0.248432/0.248432 sec, 0.23/0.23 sec, 0.255537/0.255537 sec, 0.248499/0.248499 sec, 0.182365/0.182365 sec, 0.30127/0.30127 sec, 0.137459/0.137459 sec, 0.217495/0.217495 sec, 0.195377/0.195377 sec, 0.43154/0.43154 sec, 0.472853/0.472853 sec, 1.28763/1.28763 sec, 7.91483/7.91483 sec )
[LOG] Total clause minimization time: 107.554/111 sec (2.59517/2.59517 sec, 7.61341/7.61341 sec, 4.73896/4.73896 sec, 4.63482/4.63482 sec, 2.24124/2.24124 sec, 2.20888/2.20888 sec, 2.00078/2.00078 sec, 3.44656/3.44656 sec, 1.56688/1.56688 sec, 2.21992/2.21992 sec, 0.710223/0.710223 sec, 1.46937/1.46937 sec, 2.26764/2.26764 sec, 2.27391/2.27391 sec, 2.06532/2.06532 sec, 3.03247/3.03247 sec, 8.44009/8.44009 sec, 54.0281/54.0281 sec )
[LOG] Total clause size reduction: 340020 --> 53279 (480 --> 15, 6120 --> 611, 5460 --> 304, 4620 --> 255, 3600 --> 233, 3780 --> 243, 3900 --> 316, 4080 --> 280, 1320 --> 155, 4440 --> 329, 960 --> 138, 4620 --> 380, 11580 --> 1363, 11340 --> 1290, 10320 --> 985, 8640 --> 764, 40560 --> 5880, 214200 --> 39738 )
[LOG] Average clause size reduction: 59.81 --> 9.37186 (53.3333 --> 1.66667, 59.4175 --> 5.93204, 59.3478 --> 3.30435, 59.2308 --> 3.26923, 59.0164 --> 3.81967, 59.0625 --> 3.79688, 59.0909 --> 4.78788, 59.1304 --> 4.05797, 57.3913 --> 6.73913, 59.2 --> 4.38667, 56.4706 --> 8.11765, 59.2308 --> 4.87179, 59.6907 --> 7.02577, 59.6842 --> 6.78947, 59.6532 --> 5.69364, 59.5862 --> 5.26897, 59.9114 --> 8.68538, 59.9832 --> 11.128 )
[LOG] Overall execution time: 146.031 sec CPU time.
[LOG] Overall execution time: 151 sec real time.
Synthesis time: 151.13 sec (Real time) / 149.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.23 sec (Real time) / 11.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 467.31 sec (Real time) / 465.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 25413 14 45 1 25336
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 511.79 sec CPU time.
[LOG] Relation determinization time: 522 sec real time.
[LOG] Final circuit size: 32275 new AND gates.
[LOG] Size before ABC: 72035 AND gates.
[LOG] Size after ABC: 32275 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 508.714/509 sec (68.2458/68 sec, 71.7891/72 sec, 36.7447/37 sec, 33.0015/33 sec, 18.9631/19 sec, 20.2162/20 sec, 18.6976/19 sec, 12.1789/12 sec, 19.6198/20 sec, 6.06234/6 sec, 7.13666/7 sec, 5.63155/5 sec, 7.40861/8 sec, 5.34162/5 sec, 4.10432/4 sec, 4.76343/5 sec, 15.7576/16 sec, 56.7565/57 sec, 96.2948/96 sec )
[LOG] Nr of iterations: 7865 (46, 138, 6, 26, 26, 134, 216, 201, 354, 73, 61, 74, 108, 83, 72, 78, 711, 2903, 2555 )
[LOG] Total clause computation time: 64.4924/59 sec (7.31325/7.31325 sec, 13.7678/13.7678 sec, 1.92437/1.92437 sec, 5.19494/5.19494 sec, 3.54907/3.54907 sec, 1.38825/1.38825 sec, 1.62424/1.62424 sec, 1.03937/1.03937 sec, 1.62369/1.62369 sec, 0.459098/0.459098 sec, 0.403009/0.403009 sec, 0.272436/0.272436 sec, 0.38528/0.38528 sec, 0.244993/0.244993 sec, 0.208818/0.208818 sec, 0.17448/0.17448 sec, 2.95653/2.95653 sec, 6.49674/6.49674 sec, 15.466/15.466 sec )
[LOG] Total clause minimization time: 395.604/402 sec (38.654/38.654 sec, 46.7435/46.7435 sec, 28.1821/28.1821 sec, 24.1245/24.1245 sec, 13.427/13.427 sec, 17.7598/17.7598 sec, 16.4851/16.4851 sec, 10.8053/10.8053 sec, 17.7875/17.7875 sec, 5.47927/5.47927 sec, 6.64923/6.64923 sec, 5.29576/5.29576 sec, 6.97031/6.97031 sec, 5.05877/5.05877 sec, 3.86245/3.86245 sec, 4.56724/4.56724 sec, 12.7767/12.7767 sec, 50.2141/50.2141 sec, 80.7607/80.7607 sec )
[LOG] Total clause size reduction: 494298 --> 72035 (2835 --> 205, 8631 --> 932, 315 --> 9, 1575 --> 205, 1575 --> 261, 8379 --> 516, 13545 --> 1002, 12600 --> 961, 22239 --> 2486, 4536 --> 278, 3780 --> 269, 4599 --> 340, 6741 --> 551, 5166 --> 381, 4473 --> 337, 4851 --> 371, 44730 --> 5726, 182826 --> 30890, 160902 --> 26315 )
[LOG] Average clause size reduction: 62.8478 --> 9.15893 (61.6304 --> 4.45652, 62.5435 --> 6.75362, 52.5 --> 1.5, 60.5769 --> 7.88462, 60.5769 --> 10.0385, 62.5299 --> 3.85075, 62.7083 --> 4.63889, 62.6866 --> 4.78109, 62.822 --> 7.0226, 62.137 --> 3.80822, 61.9672 --> 4.40984, 62.1486 --> 4.59459, 62.4167 --> 5.10185, 62.241 --> 4.59036, 62.125 --> 4.68056, 62.1923 --> 4.75641, 62.9114 --> 8.05345, 62.9783 --> 10.6407, 62.9753 --> 10.2994 )
[LOG] Overall execution time: 511.809 sec CPU time.
[LOG] Overall execution time: 522 sec real time.
Synthesis time: 521.96 sec (Real time) / 519.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.75 sec (Real time) / 11.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 827.07 sec (Real time) / 824.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 32887 15 47 1 32806
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 2221.15 sec CPU time.
[LOG] Relation determinization time: 2254 sec real time.
[LOG] Final circuit size: 67951 new AND gates.
[LOG] Size before ABC: 162364 AND gates.
[LOG] Size after ABC: 67951 AND gates.
[LOG] Time for optimizing with ABC: 28 seconds.
[LOG] Total time for all control signals: 2218.43/2224 sec (149.576/150 sec, 411.896/413 sec, 87.2349/87 sec, 70.2987/71 sec, 33.029/33 sec, 27.5557/28 sec, 24.5638/24 sec, 18.2988/19 sec, 46.4105/46 sec, 31.8127/32 sec, 32.1819/32 sec, 36.6024/37 sec, 36.152/36 sec, 23.6113/24 sec, 38.9154/39 sec, 30.6694/31 sec, 226.853/227 sec, 76.4035/77 sec, 317.884/318 sec, 498.482/500 sec )
[LOG] Nr of iterations: 17199 (47, 845, 8, 23, 28, 178, 280, 236, 1186, 619, 612, 582, 884, 241, 450, 412, 3944, 576, 2996, 3052 )
[LOG] Total clause computation time: 231.073/254 sec (18.1596/18.1596 sec, 39.5906/39.5906 sec, 6.24523/6.24523 sec, 8.05014/8.05014 sec, 6.44934/6.44934 sec, 2.10635/2.10635 sec, 1.94903/1.94903 sec, 1.213/1.213 sec, 3.45976/3.45976 sec, 2.20417/2.20417 sec, 2.19294/2.19294 sec, 1.82401/1.82401 sec, 2.61205/2.61205 sec, 1.45834/1.45834 sec, 2.39938/2.39938 sec, 1.94504/1.94504 sec, 24.4292/24.4292 sec, 5.45243/5.45243 sec, 40.9324/40.9324 sec, 58.4/58.4 sec )
[LOG] Total clause minimization time: 1894.46/1876 sec (88.4798/88.4798 sec, 350.987/350.987 sec, 68.2088/68.2088 sec, 55.1353/55.1353 sec, 22.8002/22.8002 sec, 23.4752/23.4752 sec, 21.5615/21.5615 sec, 16.5299/16.5299 sec, 42.6292/42.6292 sec, 29.4262/29.4262 sec, 29.8595/29.8595 sec, 34.6848/34.6848 sec, 33.4662/33.4662 sec, 22.0961/22.0961 sec, 36.4588/36.4588 sec, 28.6746/28.6746 sec, 202.307/202.307 sec, 70.8814/70.8814 sec, 276.841/276.841 sec, 439.956/439.956 sec )
[LOG] Total clause size reduction: 1133814 --> 162364 (3036 --> 201, 55704 --> 6504, 462 --> 14, 1452 --> 206, 1782 --> 316, 11682 --> 877, 18414 --> 1498, 15510 --> 1337, 78210 --> 11468, 40788 --> 6122, 40326 --> 6138, 38346 --> 5713, 58278 --> 9406, 15840 --> 1491, 29634 --> 3574, 27126 --> 2969, 260238 --> 44805, 37950 --> 4330, 197670 --> 27235, 201366 --> 28160 )
[LOG] Average clause size reduction: 65.9233 --> 9.44032 (64.5957 --> 4.2766, 65.9219 --> 7.69704, 57.75 --> 1.75, 63.1304 --> 8.95652, 63.6429 --> 11.2857, 65.6292 --> 4.92697, 65.7643 --> 5.35, 65.7203 --> 5.66525, 65.9444 --> 9.66948, 65.8934 --> 9.89015, 65.8922 --> 10.0294, 65.8866 --> 9.81615, 65.9253 --> 10.6403, 65.7261 --> 6.18672, 65.8533 --> 7.94222, 65.8398 --> 7.20631, 65.9833 --> 11.3603, 65.8854 --> 7.51736, 65.978 --> 9.09045, 65.9784 --> 9.22674 )
[LOG] Overall execution time: 2221.17 sec CPU time.
[LOG] Overall execution time: 2254 sec real time.
Synthesis time: 2254.16 sec (Real time) / 2243.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 29.14 sec (Real time) / 28.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5135.60 sec (Real time) / 5119.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 68597 16 49 1 68512
=====================  genbuf13c3y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9962.42 sec (User CPU time)
Timeout: 1
=====================  genbuf14c3y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9970.00 sec (User CPU time)
Timeout: 1
=====================  genbuf15c3y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9984.04 sec (User CPU time)
Timeout: 1
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 9588.28 sec CPU time.
[LOG] Relation determinization time: 9623 sec real time.
[LOG] Final circuit size: 49268 new AND gates.
[LOG] Size before ABC: 110746 AND gates.
[LOG] Size after ABC: 49268 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 9582.34/9600 sec (2217.13/2221 sec, 2760.65/2765 sec, 1034.76/1037 sec, 672.997/674 sec, 352.648/353 sec, 352.237/353 sec, 268.217/269 sec, 164.418/165 sec, 131.866/132 sec, 83.8989/84 sec, 72.384/73 sec, 56.2921/56 sec, 89.4197/90 sec, 49.0632/49 sec, 61.5782/62 sec, 57.7757/58 sec, 155.236/155 sec, 113.236/114 sec, 55.2385/55 sec, 63.2836/63 sec, 69.9253/71 sec, 60.9443/61 sec, 260.153/260 sec, 378.992/380 sec )
[LOG] Nr of iterations: 14565 (305, 533, 11, 27, 24, 129, 183, 240, 338, 312, 405, 368, 661, 337, 440, 592, 1241, 887, 273, 220, 252, 202, 3232, 3353 )
[LOG] Total clause computation time: 630.62/628 sec (132.573/132.573 sec, 197.212/197.212 sec, 38.8704/38.8704 sec, 48.5106/48.5106 sec, 51.1175/51.1175 sec, 14.2091/14.2091 sec, 13.047/13.047 sec, 8.59488/8.59488 sec, 7.76761/7.76761 sec, 4.98398/4.98398 sec, 5.05148/5.05148 sec, 4.04415/4.04415 sec, 6.35722/6.35722 sec, 3.26259/3.26259 sec, 3.30461/3.30461 sec, 3.89352/3.89352 sec, 15.7232/15.7232 sec, 7.41452/7.41452 sec, 2.47154/2.47154 sec, 1.96469/1.96469 sec, 2.23082/2.23082 sec, 1.64819/1.64819 sec, 21.9731/21.9731 sec, 34.3942/34.3942 sec )
[LOG] Total clause minimization time: 6415.37/6434 sec (911.856/911.856 sec, 1967.85/1967.85 sec, 648.146/648.146 sec, 429.007/429.007 sec, 192.814/192.814 sec, 282.161/282.161 sec, 226.356/226.356 sec, 141.017/141.017 sec, 116.734/116.734 sec, 75.1053/75.1053 sec, 65.3397/65.3397 sec, 51.1641/51.1641 sec, 82.4416/82.4416 sec, 45.4252/45.4252 sec, 58.0173/58.0173 sec, 53.6965/53.6965 sec, 139.342/139.342 sec, 105.67/105.67 sec, 52.6525/52.6525 sec, 61.2274/61.2274 sec, 67.6112/67.6112 sec, 59.2278/59.2278 sec, 238.05/238.05 sec, 344.453/344.453 sec )
[LOG] Total clause size reduction: 1148739 --> 110746 (24016 --> 1627, 42028 --> 3418, 790 --> 19, 2054 --> 324, 1817 --> 329, 10112 --> 748, 14378 --> 1093, 18881 --> 1685, 26623 --> 3118, 24569 --> 1514, 31916 --> 2055, 28993 --> 1836, 52140 --> 3973, 26544 --> 1725, 34681 --> 2537, 46689 --> 3525, 97960 --> 10387, 69994 --> 6140, 21488 --> 1162, 17301 --> 738, 19829 --> 922, 15879 --> 761, 255249 --> 29651, 264808 --> 31459 )
[LOG] Average clause size reduction: 78.8698 --> 7.60357 (78.741 --> 5.33443, 78.8518 --> 6.41276, 71.8182 --> 1.72727, 76.0741 --> 12, 75.7083 --> 13.7083, 78.3876 --> 5.79845, 78.5683 --> 5.97268, 78.6708 --> 7.02083, 78.7663 --> 9.22485, 78.7468 --> 4.85256, 78.8049 --> 5.07407, 78.7853 --> 4.98913, 78.8805 --> 6.01059, 78.7656 --> 5.11869, 78.8205 --> 5.76591, 78.8666 --> 5.95439, 78.9363 --> 8.36986, 78.9109 --> 6.92221, 78.7106 --> 4.25641, 78.6409 --> 3.35455, 78.6865 --> 3.65873, 78.6089 --> 3.76733, 78.9756 --> 9.1742, 78.9764 --> 9.38234 )
[LOG] Overall execution time: 9588.31 sec CPU time.
[LOG] Overall execution time: 9623 sec real time.
Synthesis time: 9623.15 sec (Real time) / 9601.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.70 sec (Real time) / 18.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2982.15 sec (Real time) / 2974.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 50103 20 58 1 50001
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.067269 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 115 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.050807/0 sec (0.006212/0 sec, 0.006745/0 sec, 0.013873/0 sec, 0.00381/0 sec, 0.01232/0 sec, 0.007847/0 sec )
[LOG] Nr of iterations: 77 (12, 16, 20, 2, 18, 9 )
[LOG] Total clause computation time: 0.010086/0 sec (0.001611/0.001611 sec, 0.001575/0.001575 sec, 0.003175/0.003175 sec, 0.000167/0.000167 sec, 0.002116/0.002116 sec, 0.001442/0.001442 sec )
[LOG] Total clause minimization time: 0.037223/0 sec (0.00376/0.00376 sec, 0.004475/0.004475 sec, 0.010074/0.010074 sec, 0.00315/0.00315 sec, 0.009762/0.009762 sec, 0.006002/0.006002 sec )
[LOG] Total clause size reduction: 2059 --> 197 (319 --> 26, 435 --> 35, 551 --> 70, 29 --> 0, 493 --> 51, 232 --> 15 )
[LOG] Average clause size reduction: 26.7403 --> 2.55844 (26.5833 --> 2.16667, 27.1875 --> 2.1875, 27.55 --> 3.5, 14.5 --> 0, 27.3889 --> 2.83333, 25.7778 --> 1.66667 )
[LOG] Overall execution time: 0.069486 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 290 5 23 1 257
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.199555 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 277 new AND gates.
[LOG] Size before ABC: 472 AND gates.
[LOG] Size after ABC: 277 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.168729/0 sec (0.012842/0 sec, 0.015308/0 sec, 0.022193/0 sec, 0.030206/0 sec, 0.027486/0 sec, 0.037739/0 sec, 0.022955/0 sec )
[LOG] Nr of iterations: 162 (12, 16, 24, 35, 30, 37, 8 )
[LOG] Total clause computation time: 0.036182/0 sec (0.003309/0.003309 sec, 0.004293/0.004293 sec, 0.003835/0.003835 sec, 0.005518/0.005518 sec, 0.004744/0.004744 sec, 0.008695/0.008695 sec, 0.005788/0.005788 sec )
[LOG] Total clause minimization time: 0.125633/0 sec (0.008026/0.008026 sec, 0.009967/0.009967 sec, 0.01729/0.01729 sec, 0.02366/0.02366 sec, 0.021869/0.021869 sec, 0.028243/0.028243 sec, 0.016578/0.016578 sec )
[LOG] Total clause size reduction: 5115 --> 472 (363 --> 26, 495 --> 43, 759 --> 83, 1122 --> 119, 957 --> 74, 1188 --> 113, 231 --> 14 )
[LOG] Average clause size reduction: 31.5741 --> 2.91358 (30.25 --> 2.16667, 30.9375 --> 2.6875, 31.625 --> 3.45833, 32.0571 --> 3.4, 31.9 --> 2.46667, 32.1081 --> 3.05405, 28.875 --> 1.75 )
[LOG] Overall execution time: 0.202223 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.71 sec (Real time) / 0.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 490 6 26 1 451
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.86054 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 888 new AND gates.
[LOG] Size before ABC: 1611 AND gates.
[LOG] Size after ABC: 888 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.796889/1 sec (0.03091/0 sec, 0.034676/0 sec, 0.056296/0 sec, 0.07346/1 sec, 0.063354/0 sec, 0.045025/0 sec, 0.181459/0 sec, 0.186682/0 sec, 0.125027/0 sec )
[LOG] Nr of iterations: 363 (10, 15, 42, 45, 31, 13, 109, 85, 13 )
[LOG] Total clause computation time: 0.14139/0 sec (0.00726/0.00726 sec, 0.007806/0.007806 sec, 0.008195/0.008195 sec, 0.009916/0.009916 sec, 0.011504/0.011504 sec, 0.00881/0.00881 sec, 0.028382/0.028382 sec, 0.034372/0.034372 sec, 0.025145/0.025145 sec )
[LOG] Total clause minimization time: 0.637436/1 sec (0.019903/0.019903 sec, 0.024369/0.024369 sec, 0.045862/0.045862 sec, 0.06156/0.06156 sec, 0.050186/0.050186 sec, 0.03494/0.03494 sec, 0.151398/0.151398 sec, 0.150675/0.150675 sec, 0.098543/0.098543 sec )
[LOG] Total clause size reduction: 13452 --> 1611 (342 --> 33, 532 --> 43, 1558 --> 161, 1672 --> 160, 1140 --> 126, 456 --> 41, 4104 --> 623, 3192 --> 389, 456 --> 35 )
[LOG] Average clause size reduction: 37.0579 --> 4.43802 (34.2 --> 3.3, 35.4667 --> 2.86667, 37.0952 --> 3.83333, 37.1556 --> 3.55556, 36.7742 --> 4.06452, 35.0769 --> 3.15385, 37.6514 --> 5.7156, 37.5529 --> 4.57647, 35.0769 --> 2.69231 )
[LOG] Overall execution time: 0.863902 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.16 sec (Real time) / 1.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.63 sec (Real time) / 2.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 1142 7 30 1 1096
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.58261 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 914 new AND gates.
[LOG] Size before ABC: 1729 AND gates.
[LOG] Size after ABC: 914 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.50319/1 sec (0.080487/0 sec, 0.127091/0 sec, 0.140742/0 sec, 0.173711/0 sec, 0.190626/0 sec, 0.213275/0 sec, 0.098287/1 sec, 0.089411/0 sec, 0.175868/0 sec, 0.213693/0 sec )
[LOG] Nr of iterations: 449 (13, 34, 54, 61, 65, 64, 11, 17, 57, 73 )
[LOG] Total clause computation time: 0.232367/0 sec (0.008671/0.008671 sec, 0.022944/0.022944 sec, 0.020695/0.020695 sec, 0.023239/0.023239 sec, 0.023975/0.023975 sec, 0.027296/0.027296 sec, 0.023192/0.023192 sec, 0.021546/0.021546 sec, 0.027225/0.027225 sec, 0.033584/0.033584 sec )
[LOG] Total clause minimization time: 1.24009/1 sec (0.065499/0.065499 sec, 0.099403/0.099403 sec, 0.116336/0.116336 sec, 0.147038/0.147038 sec, 0.163578/0.163578 sec, 0.183474/0.183474 sec, 0.073214/0.073214 sec, 0.066336/0.066336 sec, 0.14694/0.14694 sec, 0.178276/0.178276 sec )
[LOG] Total clause size reduction: 18438 --> 1729 (504 --> 26, 1386 --> 108, 2226 --> 195, 2520 --> 221, 2688 --> 298, 2646 --> 284, 420 --> 32, 672 --> 57, 2352 --> 193, 3024 --> 315 )
[LOG] Average clause size reduction: 41.0646 --> 3.85078 (38.7692 --> 2, 40.7647 --> 3.17647, 41.2222 --> 3.61111, 41.3115 --> 3.62295, 41.3538 --> 4.58462, 41.3438 --> 4.4375, 38.1818 --> 2.90909, 39.5294 --> 3.35294, 41.2632 --> 3.38596, 41.4247 --> 4.31507 )
[LOG] Overall execution time: 1.58638 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.88 sec (Real time) / 1.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.81 sec (Real time) / 2.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 1210 8 33 1 1159
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 6.43015 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 6363 new AND gates.
[LOG] Size before ABC: 12963 AND gates.
[LOG] Size after ABC: 6363 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.29512/6 sec (0.148954/0 sec, 0.173195/0 sec, 0.258978/0 sec, 0.289216/0 sec, 0.185233/1 sec, 0.278691/0 sec, 0.25375/0 sec, 0.104797/0 sec, 0.126165/0 sec, 0.298247/1 sec, 0.312073/0 sec, 3.86582/4 sec )
[LOG] Nr of iterations: 1732 (8, 30, 48, 68, 41, 75, 76, 9, 15, 53, 51, 1258 )
[LOG] Total clause computation time: 0.907839/1 sec (0.011662/0.011662 sec, 0.038255/0.038255 sec, 0.030715/0.030715 sec, 0.033115/0.033115 sec, 0.020809/0.020809 sec, 0.032057/0.032057 sec, 0.030007/0.030007 sec, 0.026413/0.026413 sec, 0.022158/0.022158 sec, 0.058677/0.058677 sec, 0.057623/0.057623 sec, 0.546348/0.546348 sec )
[LOG] Total clause minimization time: 5.28921/5 sec (0.114021/0.114021 sec, 0.119288/0.119288 sec, 0.217675/0.217675 sec, 0.247821/0.247821 sec, 0.158017/0.158017 sec, 0.241442/0.241442 sec, 0.219933/0.219933 sec, 0.075535/0.075535 sec, 0.101495/0.101495 sec, 0.237262/0.237262 sec, 0.252251/0.252251 sec, 3.30447/3.30447 sec )
[LOG] Total clause size reduction: 80840 --> 12963 (329 --> 16, 1363 --> 110, 2209 --> 171, 3149 --> 259, 1880 --> 142, 3478 --> 313, 3525 --> 335, 376 --> 20, 658 --> 66, 2444 --> 231, 2350 --> 215, 59079 --> 11085 )
[LOG] Average clause size reduction: 46.6744 --> 7.48441 (41.125 --> 2, 45.4333 --> 3.66667, 46.0208 --> 3.5625, 46.3088 --> 3.80882, 45.8537 --> 3.46341, 46.3733 --> 4.17333, 46.3816 --> 4.40789, 41.7778 --> 2.22222, 43.8667 --> 4.4, 46.1132 --> 4.35849, 46.0784 --> 4.21569, 46.9626 --> 8.81161 )
[LOG] Overall execution time: 6.43458 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.64 sec (Real time) / 7.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.25 sec (Real time) / 6.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.05 sec (Real time) / 33.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 6703 9 37 1 6645
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 17.0553 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 9535 new AND gates.
[LOG] Size before ABC: 21014 AND gates.
[LOG] Size after ABC: 9535 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 16.8111/17 sec (0.259382/0 sec, 0.44541/0 sec, 0.574046/1 sec, 0.479284/1 sec, 0.361627/0 sec, 0.425866/0 sec, 0.573106/1 sec, 0.555679/0 sec, 0.285042/1 sec, 0.258418/0 sec, 0.894468/1 sec, 3.58984/3 sec, 8.10895/9 sec )
[LOG] Nr of iterations: 2388 (7, 42, 78, 67, 57, 66, 96, 95, 15, 25, 86, 771, 983 )
[LOG] Total clause computation time: 2.48446/2 sec (0.017171/0.017171 sec, 0.0922/0.0922 sec, 0.061172/0.061172 sec, 0.049237/0.049237 sec, 0.035731/0.035731 sec, 0.045074/0.045074 sec, 0.061034/0.061034 sec, 0.050942/0.050942 sec, 0.055703/0.055703 sec, 0.063835/0.063835 sec, 0.175353/0.175353 sec, 0.37066/0.37066 sec, 1.40635/1.40635 sec )
[LOG] Total clause minimization time: 14.1292/15 sec (0.18672/0.18672 sec, 0.319242/0.319242 sec, 0.492035/0.492035 sec, 0.415058/0.415058 sec, 0.31503/0.31503 sec, 0.372445/0.372445 sec, 0.505541/0.505541 sec, 0.499832/0.499832 sec, 0.225656/0.225656 sec, 0.191425/0.191425 sec, 0.715566/0.715566 sec, 3.20768/3.20768 sec, 6.68295/6.68295 sec )
[LOG] Total clause size reduction: 121125 --> 21014 (306 --> 10, 2091 --> 174, 3927 --> 285, 3366 --> 267, 2856 --> 230, 3315 --> 242, 4845 --> 445, 4794 --> 421, 714 --> 99, 1224 --> 133, 4335 --> 429, 39270 --> 8737, 50082 --> 9542 )
[LOG] Average clause size reduction: 50.7224 --> 8.79983 (43.7143 --> 1.42857, 49.7857 --> 4.14286, 50.3462 --> 3.65385, 50.2388 --> 3.98507, 50.1053 --> 4.03509, 50.2273 --> 3.66667, 50.4688 --> 4.63542, 50.4632 --> 4.43158, 47.6 --> 6.6, 48.96 --> 5.32, 50.407 --> 4.98837, 50.9339 --> 11.332, 50.9481 --> 9.70702 )
[LOG] Overall execution time: 17.0611 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.02 sec (Real time) / 18.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.34 sec (Real time) / 8.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 85.41 sec (Real time) / 85.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 9920 10 40 1 9857
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 32.7428 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 14185 new AND gates.
[LOG] Size before ABC: 32375 AND gates.
[LOG] Size after ABC: 14185 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 32.4925/32 sec (0.516718/0 sec, 0.839576/1 sec, 0.864812/1 sec, 0.800386/1 sec, 0.695328/0 sec, 0.787294/1 sec, 0.627919/1 sec, 0.590701/0 sec, 0.331254/1 sec, 0.891196/1 sec, 0.331487/0 sec, 0.853994/1 sec, 8.86669/9 sec, 15.4951/15 sec )
[LOG] Nr of iterations: 3510 (8, 48, 79, 76, 63, 80, 70, 82, 27, 157, 19, 84, 1584, 1133 )
[LOG] Total clause computation time: 4.8374/4 sec (0.040672/0.040672 sec, 0.161965/0.161965 sec, 0.088589/0.088589 sec, 0.075457/0.075457 sec, 0.065212/0.065212 sec, 0.075227/0.075227 sec, 0.058016/0.058016 sec, 0.05194/0.05194 sec, 0.070501/0.070501 sec, 0.085971/0.085971 sec, 0.088214/0.088214 sec, 0.151425/0.151425 sec, 0.930432/0.930432 sec, 2.89378/2.89378 sec )
[LOG] Total clause minimization time: 27.2594/28 sec (0.356534/0.356534 sec, 0.603348/0.603348 sec, 0.732338/0.732338 sec, 0.696332/0.696332 sec, 0.61019/0.61019 sec, 0.697546/0.697546 sec, 0.557701/0.557701 sec, 0.529651/0.529651 sec, 0.253715/0.253715 sec, 0.798966/0.798966 sec, 0.239172/0.239172 sec, 0.698249/0.698249 sec, 7.91093/7.91093 sec, 12.5747/12.5747 sec )
[LOG] Total clause size reduction: 192280 --> 32375 (385 --> 12, 2585 --> 223, 4290 --> 287, 4125 --> 408, 3410 --> 216, 4345 --> 310, 3795 --> 281, 4455 --> 389, 1430 --> 242, 8580 --> 877, 990 --> 77, 4565 --> 452, 87065 --> 17685, 62260 --> 10916 )
[LOG] Average clause size reduction: 54.7806 --> 9.22365 (48.125 --> 1.5, 53.8542 --> 4.64583, 54.3038 --> 3.63291, 54.2763 --> 5.36842, 54.127 --> 3.42857, 54.3125 --> 3.875, 54.2143 --> 4.01429, 54.3293 --> 4.7439, 52.963 --> 8.96296, 54.6497 --> 5.58599, 52.1053 --> 4.05263, 54.3452 --> 5.38095, 54.9653 --> 11.1648, 54.9515 --> 9.6346 )
[LOG] Overall execution time: 32.7487 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 36.02 sec (Real time) / 35.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.15 sec (Real time) / 10.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 141.63 sec (Real time) / 141.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 14611 11 43 1 14543
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 25.7432 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 5002 new AND gates.
[LOG] Size before ABC: 9950 AND gates.
[LOG] Size after ABC: 5002 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.4136/25 sec (1.50993/1 sec, 2.06709/2 sec, 1.78798/2 sec, 1.21839/1 sec, 1.3175/2 sec, 1.16041/1 sec, 1.40467/1 sec, 1.35044/2 sec, 0.659304/0 sec, 1.64636/2 sec, 0.742379/1 sec, 1.61906/1 sec, 2.35855/3 sec, 3.63122/3 sec, 2.94031/3 sec )
[LOG] Nr of iterations: 1931 (8, 54, 75, 68, 77, 71, 101, 109, 42, 172, 25, 223, 297, 371, 238 )
[LOG] Total clause computation time: 3.08403/6 sec (0.071131/0.071131 sec, 0.423282/0.423282 sec, 0.150372/0.150372 sec, 0.10935/0.10935 sec, 0.122706/0.122706 sec, 0.087031/0.087031 sec, 0.131868/0.131868 sec, 0.105468/0.105468 sec, 0.124419/0.124419 sec, 0.126953/0.126953 sec, 0.104555/0.104555 sec, 0.145507/0.145507 sec, 0.294521/0.294521 sec, 0.565869/0.565869 sec, 0.520997/0.520997 sec )
[LOG] Total clause minimization time: 21.5277/19 sec (1.13683/1.13683 sec, 1.46701/1.46701 sec, 1.53748/1.53748 sec, 1.04868/1.04868 sec, 1.15623/1.15623 sec, 1.04737/1.04737 sec, 1.25203/1.25203 sec, 1.22874/1.22874 sec, 0.522943/0.522943 sec, 1.5095/1.5095 sec, 0.630953/0.630953 sec, 1.46655/1.46655 sec, 2.05635/2.05635 sec, 3.05603/3.05603 sec, 2.41103/2.41103 sec )
[LOG] Total clause size reduction: 113044 --> 9950 (413 --> 19, 3127 --> 237, 4366 --> 267, 3953 --> 275, 4484 --> 280, 4130 --> 254, 5900 --> 414, 6372 --> 449, 2419 --> 420, 10089 --> 827, 1416 --> 124, 13098 --> 1127, 17464 --> 1684, 21830 --> 2193, 13983 --> 1380 )
[LOG] Average clause size reduction: 58.5417 --> 5.15277 (51.625 --> 2.375, 57.9074 --> 4.38889, 58.2133 --> 3.56, 58.1324 --> 4.04412, 58.2338 --> 3.63636, 58.169 --> 3.57746, 58.4158 --> 4.09901, 58.4587 --> 4.11927, 57.5952 --> 10, 58.657 --> 4.80814, 56.64 --> 4.96, 58.7354 --> 5.05381, 58.8013 --> 5.67003, 58.841 --> 5.91105, 58.7521 --> 5.79832 )
[LOG] Overall execution time: 25.7497 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.82 sec (Real time) / 26.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.94 sec (Real time) / 3.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.04 sec (Real time) / 54.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 5470 12 46 1 5397
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 912.157 sec CPU time.
[LOG] Relation determinization time: 948 sec real time.
[LOG] Final circuit size: 201528 new AND gates.
[LOG] Size before ABC: 481596 AND gates.
[LOG] Size after ABC: 201528 AND gates.
[LOG] Time for optimizing with ABC: 34 seconds.
[LOG] Total time for all control signals: 911.132/913 sec (4.35686/4 sec, 8.57774/9 sec, 4.3525/4 sec, 2.81853/3 sec, 1.84955/2 sec, 1.83708/2 sec, 1.77299/1 sec, 2.95169/3 sec, 0.978659/1 sec, 2.46468/3 sec, 0.870981/1 sec, 2.61734/2 sec, 3.33801/4 sec, 7.54027/7 sec, 5.50584/6 sec, 8.29337/8 sec, 851.006/853 sec )
[LOG] Nr of iterations: 38337 (8, 89, 103, 102, 88, 98, 101, 207, 19, 186, 14, 308, 245, 444, 398, 416, 35511 )
[LOG] Total clause computation time: 203.226/205 sec (0.167841/0.167841 sec, 1.61965/1.61965 sec, 0.399136/0.399136 sec, 0.239403/0.239403 sec, 0.178351/0.178351 sec, 0.183662/0.183662 sec, 0.146908/0.146908 sec, 0.25513/0.25513 sec, 0.171738/0.171738 sec, 0.201717/0.201717 sec, 0.132734/0.132734 sec, 0.241383/0.241383 sec, 0.202606/0.202606 sec, 1.03653/1.03653 sec, 0.902781/0.902781 sec, 1.42765/1.42765 sec, 195.719/195.719 sec )
[LOG] Total clause minimization time: 703.775/704 sec (2.91903/2.91903 sec, 6.19132/6.19132 sec, 3.54545/3.54545 sec, 2.35836/2.35836 sec, 1.53958/1.53958 sec, 1.57387/1.57387 sec, 1.57253/1.57253 sec, 2.65796/2.65796 sec, 0.780756/0.780756 sec, 2.24065/2.24065 sec, 0.724993/0.724993 sec, 2.36163/2.36163 sec, 3.12413/3.12413 sec, 6.48994/6.48994 sec, 4.5903/4.5903 sec, 6.85064/6.85064 sec, 654.254/654.254 sec )
[LOG] Total clause size reduction: 2452480 --> 481596 (448 --> 20, 5632 --> 606, 6528 --> 466, 6464 --> 452, 5568 --> 321, 6208 --> 374, 6400 --> 377, 13184 --> 1130, 1152 --> 199, 11840 --> 942, 832 --> 82, 19648 --> 1671, 15616 --> 1391, 28352 --> 2892, 25408 --> 2544, 26560 --> 2901, 2272640 --> 465228 )
[LOG] Average clause size reduction: 63.9716 --> 12.5622 (56 --> 2.5, 63.2809 --> 6.80899, 63.3786 --> 4.52427, 63.3725 --> 4.43137, 63.2727 --> 3.64773, 63.3469 --> 3.81633, 63.3663 --> 3.73267, 63.6908 --> 5.45894, 60.6316 --> 10.4737, 63.6559 --> 5.06452, 59.4286 --> 5.85714, 63.7922 --> 5.42532, 63.7388 --> 5.67755, 63.8559 --> 6.51351, 63.8392 --> 6.39196, 63.8462 --> 6.97356, 63.9982 --> 13.101 )
[LOG] Overall execution time: 912.166 sec CPU time.
[LOG] Overall execution time: 948 sec real time.
Synthesis time: 947.49 sec (Real time) / 940.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 71.16 sec (Real time) / 70.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8414.08 sec (Real time) / 8398.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 202051 13 50 1 201971
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 942.462 sec CPU time.
[LOG] Relation determinization time: 975 sec real time.
[LOG] Final circuit size: 78961 new AND gates.
[LOG] Size before ABC: 189889 AND gates.
[LOG] Size after ABC: 78961 AND gates.
[LOG] Time for optimizing with ABC: 32 seconds.
[LOG] Total time for all control signals: 941.726/942 sec (10.4268/10 sec, 138.692/139 sec, 7.44338/7 sec, 11.6255/12 sec, 4.93097/5 sec, 5.1236/5 sec, 3.08538/3 sec, 5.69224/6 sec, 3.56021/3 sec, 4.34188/5 sec, 18.837/19 sec, 20.2689/20 sec, 38.7757/39 sec, 25.3157/25 sec, 26.2095/26 sec, 89.4033/90 sec, 117.524/117 sec, 410.47/411 sec )
[LOG] Nr of iterations: 15982 (48, 1007, 10, 75, 20, 89, 86, 349, 139, 211, 947, 564, 1053, 93, 81, 3253, 1397, 6560 )
[LOG] Total clause computation time: 104.187/95 sec (1.2514/1.2514 sec, 9.16723/9.16723 sec, 0.584316/0.584316 sec, 1.4566/1.4566 sec, 0.642334/0.642334 sec, 0.345442/0.345442 sec, 0.195248/0.195248 sec, 0.523269/0.523269 sec, 0.222525/0.222525 sec, 0.299436/0.299436 sec, 1.11848/1.11848 sec, 1.15297/1.15297 sec, 2.22357/2.22357 sec, 0.359514/0.359514 sec, 0.319545/0.319545 sec, 12.3269/12.3269 sec, 27.2515/27.2515 sec, 44.7462/44.7462 sec )
[LOG] Total clause minimization time: 832.789/842 sec (7.27051/7.27051 sec, 128.525/128.525 sec, 6.24532/6.24532 sec, 9.82714/9.82714 sec, 4.08457/4.08457 sec, 4.66271/4.66271 sec, 2.82213/2.82213 sec, 5.12277/5.12277 sec, 3.30734/3.30734 sec, 4.01807/4.01807 sec, 17.6874/17.6874 sec, 19.0911/19.0911 sec, 36.5207/36.5207 sec, 24.936/24.936 sec, 25.8668/25.8668 sec, 77.0108/77.0108 sec, 90.2233/90.2233 sec, 365.568/365.568 sec )
[LOG] Total clause size reduction: 1085552 --> 189889 (3196 --> 225, 68408 --> 14825, 612 --> 25, 5032 --> 933, 1292 --> 111, 5984 --> 358, 5780 --> 310, 23664 --> 2043, 9384 --> 615, 14280 --> 1324, 64328 --> 12872, 38284 --> 5312, 71536 --> 11165, 6256 --> 369, 5440 --> 348, 221136 --> 37532, 94928 --> 10747, 446012 --> 90775 )
[LOG] Average clause size reduction: 67.9234 --> 11.8814 (66.5833 --> 4.6875, 67.9325 --> 14.7219, 61.2 --> 2.5, 67.0933 --> 12.44, 64.6 --> 5.55, 67.236 --> 4.02247, 67.2093 --> 3.60465, 67.8052 --> 5.85387, 67.5108 --> 4.42446, 67.6777 --> 6.27488, 67.9282 --> 13.5924, 67.8794 --> 9.41844, 67.9354 --> 10.603, 67.2688 --> 3.96774, 67.1605 --> 4.2963, 67.9791 --> 11.5377, 67.9513 --> 7.69291, 67.9896 --> 13.8377 )
[LOG] Overall execution time: 942.47 sec CPU time.
[LOG] Overall execution time: 975 sec real time.
Synthesis time: 974.87 sec (Real time) / 969.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.67 sec (Real time) / 21.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1199.26 sec (Real time) / 1197.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 79521 14 53 1 79436
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 5253.9 sec CPU time.
[LOG] Relation determinization time: 5281 sec real time.
[LOG] Final circuit size: 192735 new AND gates.
[LOG] Size before ABC: 462069 AND gates.
[LOG] Size after ABC: 192735 AND gates.
[LOG] Time for optimizing with ABC: 23 seconds.
[LOG] Total time for all control signals: 5252.69/5257 sec (24.0934/24 sec, 356.923/357 sec, 36.6061/37 sec, 15.9161/16 sec, 13.0348/13 sec, 18.8066/19 sec, 11.9734/12 sec, 19.3322/19 sec, 14.5513/15 sec, 10.9132/11 sec, 26.8356/26 sec, 42.0641/43 sec, 112.977/113 sec, 115.636/115 sec, 102.558/103 sec, 121.136/121 sec, 213.131/214 sec, 1062.91/1064 sec, 2933.29/2935 sec )
[LOG] Nr of iterations: 37403 (50, 1113, 7, 13, 19, 274, 305, 728, 475, 197, 1093, 1240, 3309, 108, 159, 159, 4054, 12733, 11367 )
[LOG] Total clause computation time: 626.729/639 sec (2.39061/2.39061 sec, 23.9972/23.9972 sec, 2.02502/2.02502 sec, 2.2572/2.2572 sec, 2.00585/2.00585 sec, 1.91113/1.91113 sec, 1.10791/1.10791 sec, 1.6533/1.6533 sec, 0.967464/0.967464 sec, 0.454597/0.454597 sec, 1.87371/1.87371 sec, 2.92079/2.92079 sec, 8.83323/8.83323 sec, 1.07451/1.07451 sec, 1.02204/1.02204 sec, 1.11445/1.11445 sec, 43.0714/43.0714 sec, 100.301/100.301 sec, 427.747/427.747 sec )
[LOG] Total clause minimization time: 4614.61/4606 sec (17.141/17.141 sec, 330.539/330.539 sec, 33.0884/33.0884 sec, 12.8454/12.8454 sec, 10.5678/10.5678 sec, 16.6475/16.6475 sec, 10.7242/10.7242 sec, 17.5868/17.5868 sec, 13.5253/13.5253 sec, 10.4189/10.4189 sec, 24.919/24.919 sec, 39.1013/39.1013 sec, 104.068/104.068 sec, 114.523/114.523 sec, 101.49/101.49 sec, 119.981/119.981 sec, 169.964/169.964 sec, 962.32/962.32 sec, 2505.16/2505.16 sec )
[LOG] Total clause size reduction: 2691648 --> 462069 (3528 --> 228, 80064 --> 16065, 432 --> 10, 864 --> 54, 1296 --> 125, 19656 --> 1480, 21888 --> 1919, 52344 --> 5510, 34128 --> 3338, 14112 --> 1037, 78624 --> 11363, 89208 --> 12259, 238176 --> 37333, 7704 --> 414, 11376 --> 756, 11376 --> 795, 291816 --> 44444, 916704 --> 180031, 818352 --> 144908 )
[LOG] Average clause size reduction: 71.9634 --> 12.3538 (70.56 --> 4.56, 71.9353 --> 14.434, 61.7143 --> 1.42857, 66.4615 --> 4.15385, 68.2105 --> 6.57895, 71.7372 --> 5.40146, 71.7639 --> 6.2918, 71.9011 --> 7.56868, 71.8484 --> 7.02737, 71.6345 --> 5.26396, 71.9341 --> 10.3962, 71.9419 --> 9.88629, 71.9782 --> 11.2823, 71.3333 --> 3.83333, 71.5472 --> 4.75472, 71.5472 --> 5, 71.9822 --> 10.963, 71.9943 --> 14.1389, 71.9937 --> 12.7481 )
[LOG] Overall execution time: 5253.91 sec CPU time.
[LOG] Overall execution time: 5281 sec real time.
Synthesis time: 5281.13 sec (Real time) / 5265.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 44.39 sec (Real time) / 44.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8278.52 sec (Real time) / 8257.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 193335 15 56 1 193245
=====================  genbuf12b4y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9944.43 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9970.44 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9974.92 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9974.02 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9973.95 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.055255 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 162 AND gates.
[LOG] Size after ABC: 97 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039952/0 sec (0.00533/0 sec, 0.004343/0 sec, 0.010345/0 sec, 0.003073/0 sec, 0.009334/0 sec, 0.007527/0 sec )
[LOG] Nr of iterations: 67 (12, 10, 18, 2, 17, 8 )
[LOG] Total clause computation time: 0.008661/0 sec (0.001236/0.001236 sec, 0.001192/0.001192 sec, 0.002348/0.002348 sec, 0.000172/0.000172 sec, 0.00202/0.00202 sec, 0.001693/0.001693 sec )
[LOG] Total clause minimization time: 0.028509/0 sec (0.003358/0.003358 sec, 0.002613/0.002613 sec, 0.007521/0.007521 sec, 0.002543/0.002543 sec, 0.006968/0.006968 sec, 0.005506/0.005506 sec )
[LOG] Total clause size reduction: 1769 --> 161 (319 --> 28, 261 --> 16, 493 --> 61, 29 --> 0, 464 --> 43, 203 --> 13 )
[LOG] Average clause size reduction: 26.403 --> 2.40299 (26.5833 --> 2.33333, 26.1 --> 1.6, 27.3889 --> 3.38889, 14.5 --> 0, 27.2941 --> 2.52941, 25.375 --> 1.625 )
[LOG] Overall execution time: 0.057039 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 269 5 23 1 236
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.266399 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 342 new AND gates.
[LOG] Size before ABC: 587 AND gates.
[LOG] Size after ABC: 342 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.232998/0 sec (0.01791/0 sec, 0.025323/0 sec, 0.025969/0 sec, 0.032633/0 sec, 0.041136/0 sec, 0.06908/0 sec, 0.020947/0 sec )
[LOG] Nr of iterations: 180 (16, 30, 23, 23, 28, 55, 5 )
[LOG] Total clause computation time: 0.053728/0 sec (0.004495/0.004495 sec, 0.005706/0.005706 sec, 0.005258/0.005258 sec, 0.007283/0.007283 sec, 0.007542/0.007542 sec, 0.017903/0.017903 sec, 0.005541/0.005541 sec )
[LOG] Total clause minimization time: 0.172729/0 sec (0.01193/0.01193 sec, 0.018505/0.018505 sec, 0.019708/0.019708 sec, 0.024558/0.024558 sec, 0.03287/0.03287 sec, 0.050362/0.050362 sec, 0.014796/0.014796 sec )
[LOG] Total clause size reduction: 5709 --> 587 (495 --> 43, 957 --> 93, 726 --> 75, 726 --> 76, 891 --> 83, 1782 --> 210, 132 --> 7 )
[LOG] Average clause size reduction: 31.7167 --> 3.26111 (30.9375 --> 2.6875, 31.9 --> 3.1, 31.5652 --> 3.26087, 31.5652 --> 3.30435, 31.8214 --> 2.96429, 32.4 --> 3.81818, 26.4 --> 1.4 )
[LOG] Overall execution time: 0.268524 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.27 sec (Real time) / 1.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 549 6 26 1 510
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.79147 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1733 new AND gates.
[LOG] Size before ABC: 3347 AND gates.
[LOG] Size after ABC: 1733 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.71566/2 sec (0.040894/0 sec, 0.048717/0 sec, 0.083115/0 sec, 0.07983/0 sec, 0.141441/0 sec, 0.073948/1 sec, 0.475574/0 sec, 0.575112/1 sec, 0.197024/0 sec )
[LOG] Nr of iterations: 649 (13, 24, 38, 39, 64, 14, 261, 189, 7 )
[LOG] Total clause computation time: 0.353412/0 sec (0.010815/0.010815 sec, 0.010687/0.010687 sec, 0.010934/0.010934 sec, 0.011993/0.011993 sec, 0.021245/0.021245 sec, 0.020396/0.020396 sec, 0.075515/0.075515 sec, 0.125952/0.125952 sec, 0.065875/0.065875 sec )
[LOG] Total clause minimization time: 1.33766/2 sec (0.024979/0.024979 sec, 0.034521/0.034521 sec, 0.06921/0.06921 sec, 0.06528/0.06528 sec, 0.118075/0.118075 sec, 0.052097/0.052097 sec, 0.397394/0.397394 sec, 0.446673/0.446673 sec, 0.129428/0.129428 sec )
[LOG] Total clause size reduction: 24320 --> 3347 (456 --> 28, 874 --> 68, 1406 --> 125, 1444 --> 139, 2394 --> 314, 494 --> 44, 9880 --> 1625, 7144 --> 993, 228 --> 11 )
[LOG] Average clause size reduction: 37.473 --> 5.15716 (35.0769 --> 2.15385, 36.4167 --> 2.83333, 37 --> 3.28947, 37.0256 --> 3.5641, 37.4062 --> 4.90625, 35.2857 --> 3.14286, 37.8544 --> 6.22605, 37.7989 --> 5.25397, 32.5714 --> 1.57143 )
[LOG] Overall execution time: 1.79418 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.17 sec (Real time) / 2.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.90 sec (Real time) / 8.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 1979 7 30 1 1933
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 7.7343 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 2078 new AND gates.
[LOG] Size before ABC: 4214 AND gates.
[LOG] Size after ABC: 2078 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.50803/8 sec (0.208516/0 sec, 0.798765/1 sec, 0.684113/1 sec, 0.767397/1 sec, 0.752452/0 sec, 0.861884/1 sec, 0.634616/1 sec, 0.888861/1 sec, 0.96132/1 sec, 0.95011/1 sec )
[LOG] Nr of iterations: 928 (8, 149, 81, 66, 83, 134, 38, 114, 134, 121 )
[LOG] Total clause computation time: 1.13823/0 sec (0.02525/0.02525 sec, 0.140537/0.140537 sec, 0.086876/0.086876 sec, 0.073172/0.073172 sec, 0.084285/0.084285 sec, 0.104135/0.104135 sec, 0.159891/0.159891 sec, 0.198619/0.198619 sec, 0.117669/0.117669 sec, 0.147793/0.147793 sec )
[LOG] Total clause minimization time: 6.28843/8 sec (0.164158/0.164158 sec, 0.644144/0.644144 sec, 0.586981/0.586981 sec, 0.685645/0.685645 sec, 0.661033/0.661033 sec, 0.752014/0.752014 sec, 0.470305/0.470305 sec, 0.686096/0.686096 sec, 0.839751/0.839751 sec, 0.798306/0.798306 sec )
[LOG] Total clause size reduction: 38556 --> 4214 (294 --> 16, 6216 --> 701, 3360 --> 326, 2730 --> 276, 3444 --> 358, 5586 --> 682, 1554 --> 182, 4746 --> 528, 5586 --> 604, 5040 --> 541 )
[LOG] Average clause size reduction: 41.5474 --> 4.54095 (36.75 --> 2, 41.7181 --> 4.7047, 41.4815 --> 4.02469, 41.3636 --> 4.18182, 41.494 --> 4.31325, 41.6866 --> 5.08955, 40.8947 --> 4.78947, 41.6316 --> 4.63158, 41.6866 --> 4.50746, 41.6529 --> 4.47107 )
[LOG] Overall execution time: 7.73835 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.19 sec (Real time) / 8.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.79 sec (Real time) / 0.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.50 sec (Real time) / 27.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 2364 8 33 1 2313
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 67.2926 sec CPU time.
[LOG] Relation determinization time: 69 sec real time.
[LOG] Final circuit size: 14076 new AND gates.
[LOG] Size before ABC: 29605 AND gates.
[LOG] Size after ABC: 14076 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 66.6727/67 sec (1.03268/1 sec, 3.89739/4 sec, 3.46176/4 sec, 3.39066/3 sec, 3.52853/3 sec, 3.8272/4 sec, 5.44402/6 sec, 2.91518/3 sec, 4.35741/4 sec, 3.68552/4 sec, 5.14051/5 sec, 25.9918/26 sec )
[LOG] Nr of iterations: 4156 (8, 298, 118, 92, 141, 187, 382, 34, 241, 103, 122, 2430 )
[LOG] Total clause computation time: 9.97288/10 sec (0.131741/0.131741 sec, 0.600712/0.600712 sec, 0.361348/0.361348 sec, 0.348147/0.348147 sec, 0.355917/0.355917 sec, 0.452177/0.452177 sec, 0.534131/0.534131 sec, 0.612893/0.612893 sec, 0.94111/0.94111 sec, 0.737318/0.737318 sec, 1.011/1.011 sec, 3.88639/3.88639 sec )
[LOG] Total clause minimization time: 56.176/57 sec (0.755699/0.755699 sec, 3.20291/3.20291 sec, 3.03963/3.03963 sec, 2.99758/2.99758 sec, 3.137/3.137 sec, 3.34665/3.34665 sec, 4.88771/4.88771 sec, 2.28606/2.28606 sec, 3.40032/3.40032 sec, 2.93553/2.93553 sec, 4.11639/4.11639 sec, 22.0705/22.0705 sec )
[LOG] Total clause size reduction: 194768 --> 29605 (329 --> 11, 13959 --> 1931, 5499 --> 525, 4277 --> 405, 6580 --> 721, 8742 --> 989, 17907 --> 2385, 1551 --> 206, 11280 --> 1270, 4794 --> 484, 5687 --> 736, 114163 --> 19942 )
[LOG] Average clause size reduction: 46.8643 --> 7.12344 (41.125 --> 1.375, 46.8423 --> 6.47987, 46.6017 --> 4.44915, 46.4891 --> 4.40217, 46.6667 --> 5.11348, 46.7487 --> 5.28877, 46.877 --> 6.24346, 45.6176 --> 6.05882, 46.805 --> 5.26971, 46.5437 --> 4.69903, 46.6148 --> 6.03279, 46.9807 --> 8.20658 )
[LOG] Overall execution time: 67.299 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
Synthesis time: 69.74 sec (Real time) / 68.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.86 sec (Real time) / 8.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 535.75 sec (Real time) / 533.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 14406 9 37 1 14348
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 415.821 sec CPU time.
[LOG] Relation determinization time: 423 sec real time.
[LOG] Final circuit size: 32010 new AND gates.
[LOG] Size before ABC: 71979 AND gates.
[LOG] Size after ABC: 32010 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 414.062/415 sec (3.98052/4 sec, 30.8256/31 sec, 20.0222/20 sec, 20.3196/20 sec, 17.4749/18 sec, 22.751/22 sec, 25.9455/26 sec, 27.2161/28 sec, 16.8539/17 sec, 25.805/25 sec, 22.4878/23 sec, 48.1383/48 sec, 132.242/133 sec )
[LOG] Nr of iterations: 8635 (13, 714, 173, 224, 182, 289, 526, 694, 41, 607, 193, 1407, 3572 )
[LOG] Total clause computation time: 66.0538/68 sec (0.517803/0.517803 sec, 4.04615/4.04615 sec, 1.77039/1.77039 sec, 1.81224/1.81224 sec, 1.42662/1.42662 sec, 1.95712/1.95712 sec, 2.54265/2.54265 sec, 2.37421/2.37421 sec, 3.09601/3.09601 sec, 4.67694/4.67694 sec, 6.64096/6.64096 sec, 9.77481/9.77481 sec, 25.4178/25.4178 sec )
[LOG] Total clause minimization time: 345.98/347 sec (2.87/2.87 sec, 26.4083/26.4083 sec, 18.0169/18.0169 sec, 18.3374/18.3374 sec, 15.9208/15.9208 sec, 20.694/20.694 sec, 23.316/23.316 sec, 24.7771/24.7771 sec, 13.7098/13.7098 sec, 21.0783/21.0783 sec, 15.8051/15.8051 sec, 38.3094/38.3094 sec, 106.737/106.737 sec )
[LOG] Total clause size reduction: 439722 --> 71979 (612 --> 25, 36363 --> 5439, 8772 --> 857, 11373 --> 1155, 9231 --> 871, 14688 --> 1592, 26775 --> 3465, 35343 --> 5072, 2040 --> 234, 30906 --> 4156, 9792 --> 1028, 71706 --> 13063, 182121 --> 35022 )
[LOG] Average clause size reduction: 50.9232 --> 8.33573 (47.0769 --> 1.92308, 50.9286 --> 7.61765, 50.7052 --> 4.95376, 50.7723 --> 5.15625, 50.7198 --> 4.78571, 50.8235 --> 5.50865, 50.903 --> 6.58745, 50.9265 --> 7.30836, 49.7561 --> 5.70732, 50.916 --> 6.84679, 50.7358 --> 5.32642, 50.9638 --> 9.28429, 50.9857 --> 9.80459 )
[LOG] Overall execution time: 415.834 sec CPU time.
[LOG] Overall execution time: 423 sec real time.
Synthesis time: 423.23 sec (Real time) / 420.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.87 sec (Real time) / 12.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2147.18 sec (Real time) / 2140.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 32382 10 40 1 32319
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1430.5 sec CPU time.
[LOG] Relation determinization time: 1442 sec real time.
[LOG] Final circuit size: 31101 new AND gates.
[LOG] Size before ABC: 78753 AND gates.
[LOG] Size after ABC: 31101 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 1426.28/1430 sec (18.4038/18 sec, 196.72/197 sec, 92.2214/93 sec, 69.0174/69 sec, 90.1687/90 sec, 96.0762/97 sec, 83.386/83 sec, 97.3014/98 sec, 45.5854/46 sec, 95.176/95 sec, 88.2383/89 sec, 50.8788/51 sec, 179.702/180 sec, 223.405/224 sec )
[LOG] Nr of iterations: 9684 (12, 1539, 131, 136, 171, 181, 270, 451, 34, 848, 1226, 154, 2311, 2220 )
[LOG] Total clause computation time: 164.21/165 sec (2.84502/2.84502 sec, 23.1613/23.1613 sec, 5.30264/5.30264 sec, 4.98714/4.98714 sec, 5.60896/5.60896 sec, 5.43178/5.43178 sec, 5.66507/5.66507 sec, 5.74018/5.74018 sec, 8.12158/8.12158 sec, 5.77797/5.77797 sec, 15.5085/15.5085 sec, 8.46469/8.46469 sec, 26.1593/26.1593 sec, 41.4356/41.4356 sec )
[LOG] Total clause minimization time: 1254.56/1258 sec (13.1716/13.1716 sec, 172.083/172.083 sec, 86.0309/86.0309 sec, 63.4225/63.4225 sec, 84.1257/84.1257 sec, 90.2966/90.2966 sec, 77.4496/77.4496 sec, 91.3426/91.3426 sec, 37.2809/37.2809 sec, 89.2397/89.2397 sec, 72.5972/72.5972 sec, 42.2973/42.2973 sec, 153.396/153.396 sec, 181.823/181.823 sec )
[LOG] Total clause size reduction: 531850 --> 78753 (605 --> 31, 84590 --> 13926, 7150 --> 524, 7425 --> 566, 9350 --> 747, 9900 --> 892, 14795 --> 1567, 24750 --> 3193, 1815 --> 239, 46585 --> 7266, 67375 --> 9881, 8415 --> 757, 127050 --> 20096, 122045 --> 19068 )
[LOG] Average clause size reduction: 54.9205 --> 8.13228 (50.4167 --> 2.58333, 54.9643 --> 9.04873, 54.5802 --> 4, 54.5956 --> 4.16176, 54.6784 --> 4.36842, 54.6961 --> 4.92818, 54.7963 --> 5.8037, 54.878 --> 7.07982, 53.3824 --> 7.02941, 54.9351 --> 8.5684, 54.9551 --> 8.05954, 54.6429 --> 4.91558, 54.9762 --> 8.6958, 54.9752 --> 8.58919 )
[LOG] Overall execution time: 1430.53 sec CPU time.
[LOG] Overall execution time: 1442 sec real time.
Synthesis time: 1441.58 sec (Real time) / 1431.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.15 sec (Real time) / 15.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2663.85 sec (Real time) / 2655.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 31513 11 43 1 31445
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 5985.14 sec CPU time.
[LOG] Relation determinization time: 6012 sec real time.
[LOG] Final circuit size: 47433 new AND gates.
[LOG] Size before ABC: 108075 AND gates.
[LOG] Size after ABC: 47433 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 5974.47/5990 sec (266.217/267 sec, 268.601/269 sec, 424.298/425 sec, 325.78/327 sec, 515.355/517 sec, 492.012/493 sec, 537.056/539 sec, 447.024/448 sec, 189.007/190 sec, 336.18/337 sec, 205.74/206 sec, 351.404/352 sec, 564.919/567 sec, 479.415/480 sec, 571.458/573 sec )
[LOG] Nr of iterations: 12876 (11, 161, 139, 209, 482, 305, 713, 568, 38, 909, 84, 2060, 2442, 1836, 2919 )
[LOG] Total clause computation time: 560.909/582 sec (28.4878/28.4878 sec, 42.8281/42.8281 sec, 26.1054/26.1054 sec, 17.7936/17.7936 sec, 29.8561/29.8561 sec, 33.4245/33.4245 sec, 38.8682/38.8682 sec, 25.8397/25.8397 sec, 48.673/48.673 sec, 19.0305/19.0305 sec, 36.6806/36.6806 sec, 16.5109/16.5109 sec, 42.8178/42.8178 sec, 74.2959/74.2959 sec, 79.6972/79.6972 sec )
[LOG] Total clause minimization time: 5381.95/5376 sec (226.723/226.723 sec, 219.273/219.273 sec, 394.439/394.439 sec, 305.574/305.574 sec, 484.012/484.012 sec, 457.345/457.345 sec, 497.118/497.118 sec, 420.294/420.294 sec, 139.675/139.675 sec, 316.603/316.603 sec, 168.615/168.615 sec, 334.466/334.466 sec, 521.71/521.71 sec, 404.742/404.742 sec, 491.365/491.365 sec )
[LOG] Total clause size reduction: 771660 --> 108075 (600 --> 31, 9600 --> 1362, 8280 --> 671, 12480 --> 1164, 28860 --> 3375, 18240 --> 1799, 42720 --> 4931, 34020 --> 4469, 2220 --> 229, 54480 --> 7283, 4980 --> 534, 123540 --> 17187, 146460 --> 22329, 110100 --> 15097, 175080 --> 27614 )
[LOG] Average clause size reduction: 59.9301 --> 8.39352 (54.5455 --> 2.81818, 59.6273 --> 8.45963, 59.5683 --> 4.82734, 59.7129 --> 5.56938, 59.8755 --> 7.00207, 59.8033 --> 5.89836, 59.9158 --> 6.91585, 59.8944 --> 7.86796, 58.4211 --> 6.02632, 59.934 --> 8.0121, 59.2857 --> 6.35714, 59.9709 --> 8.3432, 59.9754 --> 9.14373, 59.9673 --> 8.22277, 59.9794 --> 9.46009 )
[LOG] Overall execution time: 5985.19 sec CPU time.
[LOG] Overall execution time: 6012 sec real time.
Synthesis time: 6012.16 sec (Real time) / 5975.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.82 sec (Real time) / 17.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.10 sec (Real time) / 9970.99 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 47891 12 47 1 47817
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.34 sec (Real time) / 9958.24 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 5064.92 sec (Real time) / 5047.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 4.96047 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 3596 new AND gates.
[LOG] Size before ABC: 7175 AND gates.
[LOG] Size after ABC: 3596 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.9111/5 sec (0.032764/0 sec, 0.074211/0 sec, 0.174033/0 sec, 0.079823/0 sec, 0.709015/1 sec, 0.297408/0 sec, 1.66875/2 sec, 1.87509/2 sec )
[LOG] Nr of iterations: 1012 (9, 29, 87, 12, 223, 16, 284, 352 )
[LOG] Total clause computation time: 1.20258/2 sec (0.011605/0.011605 sec, 0.022188/0.022188 sec, 0.038824/0.038824 sec, 0.023736/0.023736 sec, 0.158881/0.158881 sec, 0.111443/0.111443 sec, 0.366326/0.366326 sec, 0.469579/0.469579 sec )
[LOG] Total clause minimization time: 3.6837/3 sec (0.016971/0.016971 sec, 0.049259/0.049259 sec, 0.132792/0.132792 sec, 0.054511/0.054511 sec, 0.547271/0.547271 sec, 0.184394/0.184394 sec, 1.29821/1.29821 sec, 1.4003/1.4003 sec )
[LOG] Total clause size reduction: 36144 --> 7175 (288 --> 16, 1008 --> 245, 3096 --> 517, 396 --> 32, 7992 --> 1579, 540 --> 59, 10188 --> 2137, 12636 --> 2590 )
[LOG] Average clause size reduction: 35.7154 --> 7.08992 (32 --> 1.77778, 34.7586 --> 8.44828, 35.5862 --> 5.94253, 33 --> 2.66667, 35.8386 --> 7.08072, 33.75 --> 3.6875, 35.8732 --> 7.52465, 35.8977 --> 7.35795 )
[LOG] Overall execution time: 4.96344 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.64 sec (Real time) / 5.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.30 sec (Real time) / 3.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.38 sec (Real time) / 23.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 3816 7 28 1 3773
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 19.3678 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 5400 new AND gates.
[LOG] Size before ABC: 10409 AND gates.
[LOG] Size after ABC: 5400 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.2146/20 sec (0.280533/1 sec, 0.623871/0 sec, 0.227157/1 sec, 1.22898/1 sec, 0.36318/0 sec, 2.38484/3 sec, 2.52687/2 sec, 3.80388/4 sec, 4.69757/5 sec, 3.07776/3 sec )
[LOG] Nr of iterations: 1387 (8, 80, 9, 161, 15, 199, 273, 265, 193, 184 )
[LOG] Total clause computation time: 4.93321/7 sec (0.105901/0.105901 sec, 0.180187/0.180187 sec, 0.082454/0.082454 sec, 0.275303/0.275303 sec, 0.144703/0.144703 sec, 0.388593/0.388593 sec, 0.568107/0.568107 sec, 0.40646/0.40646 sec, 1.60497/1.60497 sec, 1.17653/1.17653 sec )
[LOG] Total clause minimization time: 14.1909/13 sec (0.150972/0.150972 sec, 0.429679/0.429679 sec, 0.135604/0.135604 sec, 0.945852/0.945852 sec, 0.213795/0.213795 sec, 1.99052/1.99052 sec, 1.95292/1.95292 sec, 3.39118/3.39118 sec, 3.08614/3.08614 sec, 1.89423/1.89423 sec )
[LOG] Total clause size reduction: 60588 --> 10409 (308 --> 14, 3476 --> 730, 352 --> 19, 7040 --> 1108, 616 --> 37, 8712 --> 1080, 11968 --> 2220, 11616 --> 1499, 8448 --> 1414, 8052 --> 2288 )
[LOG] Average clause size reduction: 43.6828 --> 7.50469 (38.5 --> 1.75, 43.45 --> 9.125, 39.1111 --> 2.11111, 43.7267 --> 6.88199, 41.0667 --> 2.46667, 43.7789 --> 5.42714, 43.8388 --> 8.13187, 43.834 --> 5.6566, 43.772 --> 7.32642, 43.7609 --> 12.4348 )
[LOG] Overall execution time: 19.3717 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.39 sec (Real time) / 20.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.45 sec (Real time) / 5.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 90.33 sec (Real time) / 89.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 5690 9 34 1 5637
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 7596.91 sec CPU time.
[LOG] Relation determinization time: 7644 sec real time.
[LOG] Final circuit size: 188131 new AND gates.
[LOG] Size before ABC: 437753 AND gates.
[LOG] Size after ABC: 188131 AND gates.
[LOG] Time for optimizing with ABC: 27 seconds.
[LOG] Total time for all control signals: 7596.14/7615 sec (1.07323/1 sec, 1.26766/1 sec, 0.779905/1 sec, 6.73419/7 sec, 2.18294/2 sec, 55.0695/55 sec, 24.5049/25 sec, 237.324/238 sec, 512.157/513 sec, 2251.33/2257 sec, 4503.72/4515 sec )
[LOG] Nr of iterations: 35413 (14, 58, 6, 412, 8, 1786, 44, 3844, 8320, 3932, 16989 )
[LOG] Total clause computation time: 1328.62/1382 sec (0.329404/0.329404 sec, 0.43376/0.43376 sec, 0.224427/0.224427 sec, 1.10747/1.10747 sec, 0.575065/0.575065 sec, 6.93694/6.93694 sec, 5.01647/5.01647 sec, 12.4276/12.4276 sec, 37.2505/37.2505 sec, 454.838/454.838 sec, 809.477/809.477 sec )
[LOG] Total clause minimization time: 6266.31/6233 sec (0.667839/0.667839 sec, 0.788376/0.788376 sec, 0.529259/0.529259 sec, 5.60375/5.60375 sec, 1.59514/1.59514 sec, 48.0988/48.0988 sec, 19.4762/19.4762 sec, 224.818/224.818 sec, 474.71/474.71 sec, 1796.35/1796.35 sec, 3693.68/3693.68 sec )
[LOG] Total clause size reduction: 1770100 --> 437753 (650 --> 43, 2850 --> 519, 250 --> 11, 20550 --> 3178, 350 --> 14, 89250 --> 14684, 2150 --> 231, 192150 --> 38016, 415950 --> 100092, 196550 --> 43572, 849400 --> 237393 )
[LOG] Average clause size reduction: 49.9845 --> 12.3614 (46.4286 --> 3.07143, 49.1379 --> 8.94828, 41.6667 --> 1.83333, 49.8786 --> 7.71359, 43.75 --> 1.75, 49.972 --> 8.22172, 48.8636 --> 5.25, 49.987 --> 9.8897, 49.994 --> 12.0303, 49.9873 --> 11.0814, 49.9971 --> 13.9733 )
[LOG] Overall execution time: 7596.92 sec CPU time.
[LOG] Overall execution time: 7644 sec real time.
Synthesis time: 7643.65 sec (Real time) / 7603.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 60.38 sec (Real time) / 59.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.11 sec (Real time) / 9971.52 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 188470 11 38 1 188410
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 396.883 sec CPU time.
[LOG] Relation determinization time: 401 sec real time.
[LOG] Final circuit size: 18152 new AND gates.
[LOG] Size before ABC: 37919 AND gates.
[LOG] Size after ABC: 18152 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 396.376/397 sec (11.3706/11 sec, 10.6794/11 sec, 33.5188/34 sec, 8.0923/8 sec, 24.0475/24 sec, 36.4175/36 sec, 39.9604/41 sec, 36.7636/36 sec, 94.5431/95 sec, 17.5928/18 sec, 37.6384/38 sec, 28.6766/28 sec, 17.0746/17 sec )
[LOG] Nr of iterations: 4978 (101, 202, 1038, 171, 598, 666, 643, 528, 972, 14, 15, 25, 5 )
[LOG] Total clause computation time: 71.2638/61 sec (2.01138/2.01138 sec, 0.953475/0.953475 sec, 4.58135/4.58135 sec, 2.58983/2.58983 sec, 2.00618/2.00618 sec, 2.5765/2.5765 sec, 2.85366/2.85366 sec, 4.83992/4.83992 sec, 20.6659/20.6659 sec, 6.57889/6.57889 sec, 6.01459/6.01459 sec, 7.3231/7.3231 sec, 8.26898/8.26898 sec )
[LOG] Total clause minimization time: 324.177/334 sec (9.09738/9.09738 sec, 9.56585/9.56585 sec, 28.8216/28.8216 sec, 5.43845/5.43845 sec, 21.9873/21.9873 sec, 33.7953/33.7953 sec, 37.0688/37.0688 sec, 31.8908/31.8908 sec, 73.8352/73.8352 sec, 10.9813/10.9813 sec, 31.5923/31.5923 sec, 21.3236/21.3236 sec, 8.77872/8.77872 sec )
[LOG] Total clause size reduction: 283005 --> 37919 (5700 --> 846, 11457 --> 1003, 59109 --> 9876, 9690 --> 1785, 34029 --> 3497, 37905 --> 3943, 36594 --> 3735, 30039 --> 5175, 55347 --> 7899, 741 --> 35, 798 --> 33, 1368 --> 85, 228 --> 7 )
[LOG] Average clause size reduction: 56.8511 --> 7.61732 (56.4356 --> 8.37624, 56.7178 --> 4.96535, 56.9451 --> 9.51445, 56.6667 --> 10.4386, 56.9047 --> 5.84783, 56.9144 --> 5.92042, 56.9114 --> 5.80871, 56.892 --> 9.80114, 56.9414 --> 8.12654, 52.9286 --> 2.5, 53.2 --> 2.2, 54.72 --> 3.4, 45.6 --> 1.4 )
[LOG] Overall execution time: 396.889 sec CPU time.
[LOG] Overall execution time: 401 sec real time.
Synthesis time: 401.40 sec (Real time) / 398.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.56 sec (Real time) / 10.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1014.04 sec (Real time) / 1010.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 18566 13 43 1 18497
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 1265.82 sec CPU time.
[LOG] Relation determinization time: 1278 sec real time.
[LOG] Final circuit size: 37563 new AND gates.
[LOG] Size before ABC: 83757 AND gates.
[LOG] Size after ABC: 37563 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 1265.16/1269 sec (74.7846/75 sec, 38.3645/39 sec, 204.822/205 sec, 17.042/17 sec, 78.8768/79 sec, 92.2268/93 sec, 89.2944/89 sec, 119.911/121 sec, 131.901/132 sec, 174.279/175 sec, 51.3573/51 sec, 50.8052/51 sec, 82.0451/82 sec, 59.4547/60 sec )
[LOG] Nr of iterations: 9746 (287, 286, 2521, 106, 968, 1315, 746, 1226, 850, 1382, 11, 17, 10, 21 )
[LOG] Total clause computation time: 214.905/223 sec (8.11222/8.11222 sec, 3.31797/3.31797 sec, 20.6366/20.6366 sec, 6.15129/6.15129 sec, 8.51131/8.51131 sec, 7.32611/7.32611 sec, 6.47595/6.47595 sec, 7.59462/7.59462 sec, 14.4238/14.4238 sec, 37.7475/37.7475 sec, 17.1834/17.1834 sec, 20.6312/20.6312 sec, 29.2775/29.2775 sec, 27.5158/27.5158 sec )
[LOG] Total clause minimization time: 1048.35/1044 sec (66.1218/66.1218 sec, 34.7309/34.7309 sec, 183.943/183.943 sec, 10.7662/10.7662 sec, 70.2673/70.2673 sec, 84.8182/84.8182 sec, 82.7518/82.7518 sec, 112.248/112.248 sec, 117.416/117.416 sec, 136.462/136.462 sec, 34.1152/34.1152 sec, 30.1184/30.1184 sec, 52.7105/52.7105 sec, 31.8848/31.8848 sec )
[LOG] Total clause size reduction: 613116 --> 83757 (18018 --> 2678, 17955 --> 1465, 158760 --> 27040, 6615 --> 1030, 60921 --> 6820, 82782 --> 8943, 46935 --> 4750, 77175 --> 7616, 53487 --> 10236, 87003 --> 13019, 630 --> 21, 1008 --> 49, 567 --> 22, 1260 --> 68 )
[LOG] Average clause size reduction: 62.9095 --> 8.59399 (62.7805 --> 9.33101, 62.7797 --> 5.12238, 62.975 --> 10.7259, 62.4057 --> 9.71698, 62.9349 --> 7.04545, 62.9521 --> 6.80076, 62.9155 --> 6.36729, 62.9486 --> 6.21207, 62.9259 --> 12.0424, 62.9544 --> 9.42041, 57.2727 --> 1.90909, 59.2941 --> 2.88235, 56.7 --> 2.2, 60 --> 3.2381 )
[LOG] Overall execution time: 1265.83 sec CPU time.
[LOG] Overall execution time: 1278 sec real time.
Synthesis time: 1278.74 sec (Real time) / 1269.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.13 sec (Real time) / 16.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4530.08 sec (Real time) / 4516.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 38034 15 47 1 37958
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 2148.68 sec CPU time.
[LOG] Relation determinization time: 2163 sec real time.
[LOG] Final circuit size: 38431 new AND gates.
[LOG] Size before ABC: 83759 AND gates.
[LOG] Size after ABC: 38431 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 2147.68/2154 sec (163.281/163 sec, 95.0146/96 sec, 427.836/429 sec, 46.1907/46 sec, 103.224/104 sec, 141.672/142 sec, 183.327/184 sec, 251.643/252 sec, 178.363/179 sec, 121.015/121 sec, 214.844/216 sec, 44.3404/44 sec, 60.7044/61 sec, 53.5254/54 sec, 62.7035/63 sec )
[LOG] Nr of iterations: 10325 (215, 243, 2357, 261, 835, 1084, 838, 1364, 1243, 474, 1343, 12, 15, 21, 20 )
[LOG] Total clause computation time: 265.36/252 sec (22.1339/22.1339 sec, 6.55605/6.55605 sec, 37.5398/37.5398 sec, 11.465/11.465 sec, 6.38133/6.38133 sec, 7.48306/7.48306 sec, 7.38023/7.38023 sec, 9.52848/9.52848 sec, 8.99815/8.99815 sec, 16.8188/16.8188 sec, 42.3546/42.3546 sec, 16.6216/16.6216 sec, 17.6017/17.6017 sec, 26.9428/26.9428 sec, 27.5542/27.5542 sec )
[LOG] Total clause minimization time: 1878.31/1900 sec (139.724/139.724 sec, 87.6531/87.6531 sec, 389.758/389.758 sec, 34.4341/34.4341 sec, 96.6593/96.6593 sec, 134.063/134.063 sec, 175.843/175.843 sec, 242.023/242.023 sec, 169.292/169.292 sec, 104.132/104.132 sec, 172.409/172.409 sec, 27.6559/27.6559 sec, 43.0426/43.0426 sec, 26.5246/26.5246 sec, 35.0909/35.0909 sec )
[LOG] Total clause size reduction: 721700 --> 83759 (14980 --> 2026, 16940 --> 1219, 164920 --> 25154, 18200 --> 3009, 58380 --> 5186, 75810 --> 7115, 58590 --> 5076, 95410 --> 8861, 86940 --> 7808, 33110 --> 5073, 93940 --> 13059, 770 --> 21, 980 --> 30, 1400 --> 57, 1330 --> 65 )
[LOG] Average clause size reduction: 69.8983 --> 8.11225 (69.6744 --> 9.42326, 69.7119 --> 5.01646, 69.9703 --> 10.672, 69.7318 --> 11.5287, 69.9162 --> 6.21078, 69.9354 --> 6.56365, 69.9165 --> 6.05728, 69.9487 --> 6.49633, 69.9437 --> 6.28158, 69.8523 --> 10.7025, 69.9479 --> 9.72375, 64.1667 --> 1.75, 65.3333 --> 2, 66.6667 --> 2.71429, 66.5 --> 3.25 )
[LOG] Overall execution time: 2148.68 sec CPU time.
[LOG] Overall execution time: 2163 sec real time.
Synthesis time: 2163.51 sec (Real time) / 2148.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.23 sec (Real time) / 14.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4314.15 sec (Real time) / 4300.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 38964 17 52 1 38880
=====================  amba8c7y.aag =====================
Synthesis time: 10000.32 sec (Real time) / 9968.56 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9969.70 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9973.94 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 6.49794 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 4222 new AND gates.
[LOG] Size before ABC: 8287 AND gates.
[LOG] Size after ABC: 4222 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.43277/7 sec (0.053657/1 sec, 0.082548/0 sec, 0.246925/0 sec, 0.097857/0 sec, 0.827963/1 sec, 0.347802/0 sec, 2.09029/2 sec, 2.68573/3 sec )
[LOG] Nr of iterations: 1126 (9, 28, 79, 10, 241, 26, 354, 379 )
[LOG] Total clause computation time: 1.5557/2 sec (0.02016/0.02016 sec, 0.027015/0.027015 sec, 0.055394/0.055394 sec, 0.033463/0.033463 sec, 0.191967/0.191967 sec, 0.148559/0.148559 sec, 0.511761/0.511761 sec, 0.567381/0.567381 sec )
[LOG] Total clause minimization time: 4.84749/5 sec (0.02828/0.02828 sec, 0.052232/0.052232 sec, 0.18862/0.18862 sec, 0.062633/0.062633 sec, 0.632758/0.632758 sec, 0.197472/0.197472 sec, 1.57355/1.57355 sec, 2.11194/2.11194 sec )
[LOG] Total clause size reduction: 43602 --> 8287 (312 --> 16, 1053 --> 236, 3042 --> 488, 351 --> 21, 9360 --> 1680, 975 --> 102, 13767 --> 2868, 14742 --> 2876 )
[LOG] Average clause size reduction: 38.7229 --> 7.35968 (34.6667 --> 1.77778, 37.6071 --> 8.42857, 38.5063 --> 6.17722, 35.1 --> 2.1, 38.8382 --> 6.97095, 37.5 --> 3.92308, 38.8898 --> 8.10169, 38.8971 --> 7.58839 )
[LOG] Overall execution time: 6.5007 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.30 sec (Real time) / 7.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.87 sec (Real time) / 3.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31.14 sec (Real time) / 30.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 4457 7 31 1 4411
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 18.9868 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 6584 new AND gates.
[LOG] Size before ABC: 12650 AND gates.
[LOG] Size after ABC: 6584 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 18.8573/19 sec (0.171227/0 sec, 0.650718/1 sec, 0.175559/0 sec, 0.914032/1 sec, 0.300733/0 sec, 1.76055/2 sec, 2.00054/2 sec, 3.72598/4 sec, 4.79529/4 sec, 4.36272/5 sec )
[LOG] Nr of iterations: 1581 (5, 111, 10, 117, 8, 220, 268, 293, 242, 307 )
[LOG] Total clause computation time: 4.70848/4 sec (0.054298/0.054298 sec, 0.144938/0.144938 sec, 0.062398/0.062398 sec, 0.257002/0.257002 sec, 0.119045/0.119045 sec, 0.332175/0.332175 sec, 0.427091/0.427091 sec, 0.491688/0.491688 sec, 1.46359/1.46359 sec, 1.35625/1.35625 sec )
[LOG] Total clause minimization time: 14.065/15 sec (0.096695/0.096695 sec, 0.493249/0.493249 sec, 0.105542/0.105542 sec, 0.650232/0.650232 sec, 0.177666/0.177666 sec, 1.42314/1.42314 sec, 1.56791/1.56791 sec, 3.22814/3.22814 sec, 3.3245/3.3245 sec, 2.99797/2.99797 sec )
[LOG] Total clause size reduction: 72266 --> 12650 (184 --> 7, 5060 --> 1054, 414 --> 17, 5336 --> 830, 322 --> 13, 10074 --> 1276, 12282 --> 2113, 13432 --> 1690, 11086 --> 2016, 14076 --> 3634 )
[LOG] Average clause size reduction: 45.709 --> 8.00127 (36.8 --> 1.4, 45.5856 --> 9.4955, 41.4 --> 1.7, 45.6068 --> 7.09402, 40.25 --> 1.625, 45.7909 --> 5.8, 45.8284 --> 7.88433, 45.843 --> 5.76792, 45.8099 --> 8.33058, 45.8502 --> 11.8371 )
[LOG] Overall execution time: 18.9906 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.21 sec (Real time) / 19.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.77 sec (Real time) / 5.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 104.00 sec (Real time) / 103.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 6870 9 36 1 6815
=====================  amba4b9y.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9937.76 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1796.01 sec CPU time.
[LOG] Relation determinization time: 1820 sec real time.
[LOG] Final circuit size: 57978 new AND gates.
[LOG] Size before ABC: 130534 AND gates.
[LOG] Size after ABC: 57978 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 1795.47/1801 sec (19.8024/20 sec, 11.2/11 sec, 63.9112/65 sec, 13.7186/13 sec, 62.0634/63 sec, 90.5552/90 sec, 136.6/137 sec, 196.885/198 sec, 527.844/529 sec, 155.259/156 sec, 157.52/158 sec, 178.257/178 sec, 181.854/183 sec )
[LOG] Nr of iterations: 12766 (203, 236, 1891, 164, 1368, 1548, 2171, 2209, 2915, 16, 11, 22, 12 )
[LOG] Total clause computation time: 414.772/427 sec (2.79718/2.79718 sec, 1.16417/1.16417 sec, 6.84434/6.84434 sec, 6.3494/6.3494 sec, 5.80202/5.80202 sec, 8.41414/8.41414 sec, 11.1232/11.1232 sec, 23.001/23.001 sec, 107.352/107.352 sec, 64.4978/64.4978 sec, 40.1612/40.1612 sec, 76.9324/76.9324 sec, 60.3334/60.3334 sec )
[LOG] Total clause minimization time: 1379.51/1372 sec (16.7763/16.7763 sec, 9.89763/9.89763 sec, 56.951/56.951 sec, 7.30925/7.30925 sec, 56.202/56.202 sec, 82.072/82.072 sec, 125.412/125.412 sec, 173.815/173.815 sec, 420.403/420.403 sec, 90.7026/90.7026 sec, 117.281/117.281 sec, 101.26/101.26 sec, 121.431/121.431 sec )
[LOG] Total clause size reduction: 777933 --> 130534 (12322 --> 1973, 14335 --> 1143, 115290 --> 22038, 9943 --> 1611, 83387 --> 10855, 94367 --> 11787, 132370 --> 17079, 134688 --> 31041, 177754 --> 32853, 915 --> 33, 610 --> 26, 1281 --> 63, 671 --> 32 )
[LOG] Average clause size reduction: 60.9379 --> 10.2251 (60.6995 --> 9.71921, 60.7415 --> 4.84322, 60.9677 --> 11.6542, 60.628 --> 9.82317, 60.9554 --> 7.93494, 60.9606 --> 7.61434, 60.9719 --> 7.86688, 60.9724 --> 14.0521, 60.9791 --> 11.2703, 57.1875 --> 2.0625, 55.4545 --> 2.36364, 58.2273 --> 2.86364, 55.9167 --> 2.66667 )
[LOG] Overall execution time: 1796.01 sec CPU time.
[LOG] Overall execution time: 1820 sec real time.
Synthesis time: 1820.02 sec (Real time) / 1805.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 17.82 sec (Real time) / 17.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4446.14 sec (Real time) / 4433.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 58395 13 47 1 58322
=====================  amba6b5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9938.78 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9947.69 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9973.64 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9974.01 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 4.80887 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 3353 new AND gates.
[LOG] Size before ABC: 6631 AND gates.
[LOG] Size after ABC: 3353 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.74909/4 sec (0.046765/0 sec, 0.092246/0 sec, 0.243338/0 sec, 0.084877/0 sec, 0.577405/1 sec, 0.233798/0 sec, 1.77715/2 sec, 1.69351/1 sec )
[LOG] Nr of iterations: 938 (11, 33, 76, 9, 205, 16, 316, 272 )
[LOG] Total clause computation time: 1.19164/1 sec (0.018916/0.018916 sec, 0.026432/0.026432 sec, 0.058885/0.058885 sec, 0.030927/0.030927 sec, 0.118348/0.118348 sec, 0.099464/0.099464 sec, 0.429301/0.429301 sec, 0.409365/0.409365 sec )
[LOG] Total clause minimization time: 3.52919/2 sec (0.022496/0.022496 sec, 0.062358/0.062358 sec, 0.18156/0.18156 sec, 0.052085/0.052085 sec, 0.455831/0.455831 sec, 0.132595/0.132595 sec, 1.34302/1.34302 sec, 1.27924/1.27924 sec )
[LOG] Total clause size reduction: 36270 --> 6631 (390 --> 22, 1248 --> 276, 2925 --> 453, 312 --> 17, 7956 --> 1448, 585 --> 57, 12285 --> 2333, 10569 --> 2025 )
[LOG] Average clause size reduction: 38.6674 --> 7.0693 (35.4545 --> 2, 37.8182 --> 8.36364, 38.4868 --> 5.96053, 34.6667 --> 1.88889, 38.8098 --> 7.06341, 36.5625 --> 3.5625, 38.8766 --> 7.38291, 38.8566 --> 7.44485 )
[LOG] Overall execution time: 4.81165 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.47 sec (Real time) / 5.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.75 sec (Real time) / 2.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.20 sec (Real time) / 20.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 3580 7 31 1 3534
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 494.618 sec CPU time.
[LOG] Relation determinization time: 507 sec real time.
[LOG] Final circuit size: 38030 new AND gates.
[LOG] Size before ABC: 83614 AND gates.
[LOG] Size after ABC: 38030 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 494.219/495 sec (1.36679/1 sec, 2.08942/2 sec, 1.15355/1 sec, 7.32047/8 sec, 1.76489/1 sec, 63.5676/64 sec, 8.85947/9 sec, 123.564/124 sec, 126.783/127 sec, 157.749/158 sec )
[LOG] Nr of iterations: 7738 (14, 118, 11, 291, 12, 679, 362, 1252, 1421, 3578 )
[LOG] Total clause computation time: 69.0503/76 sec (0.447937/0.447937 sec, 0.612078/0.612078 sec, 0.444619/0.444619 sec, 1.8368/1.8368 sec, 0.697849/0.697849 sec, 4.47176/4.47176 sec, 2.20548/2.20548 sec, 8.83369/8.83369 sec, 25.867/25.867 sec, 23.6331/23.6331 sec )
[LOG] Total clause minimization time: 424.812/419 sec (0.851157/0.851157 sec, 1.4374/1.4374 sec, 0.684598/0.684598 sec, 5.46206/5.46206 sec, 1.05431/1.05431 sec, 59.0759/59.0759 sec, 6.63903/6.63903 sec, 114.701/114.701 sec, 100.88/100.88 sec, 134.027/134.027 sec )
[LOG] Total clause size reduction: 363216 --> 83614 (611 --> 41, 5499 --> 1104, 470 --> 22, 13630 --> 2145, 517 --> 33, 31866 --> 4439, 16967 --> 3163, 58797 --> 9539, 66740 --> 12068, 168119 --> 51060 )
[LOG] Average clause size reduction: 46.9393 --> 10.8056 (43.6429 --> 2.92857, 46.6017 --> 9.35593, 42.7273 --> 2, 46.8385 --> 7.37113, 43.0833 --> 2.75, 46.9308 --> 6.53756, 46.8702 --> 8.73757, 46.9625 --> 7.61901, 46.9669 --> 8.49261, 46.9869 --> 14.2705 )
[LOG] Overall execution time: 494.623 sec CPU time.
[LOG] Overall execution time: 507 sec real time.
Synthesis time: 507.05 sec (Real time) / 504.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.40 sec (Real time) / 13.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4886.68 sec (Real time) / 4871.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 38315 9 37 1 38259
=====================  amba4f25y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9927.92 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9957.26 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9964.90 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 5878.86 sec (Real time) / 5858.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006926 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000441/0 sec (0.000441/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000108/0 sec (0.000108/0.000108 sec )
[LOG] Total clause minimization time: 6.7e-05/0 sec (6.7e-05/6.7e-05 sec )
[LOG] Total clause size reduction: 104 --> 3 (104 --> 3 )
[LOG] Average clause size reduction: 34.6667 --> 1 (34.6667 --> 1 )
[LOG] Overall execution time: 0.009624 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 281
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.041246 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001561/0 sec (0.001561/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.000433/0 sec (0.000433/0.000433 sec )
[LOG] Total clause minimization time: 0.000742/0 sec (0.000742/0.000742 sec )
[LOG] Total clause size reduction: 528 --> 14 (528 --> 14 )
[LOG] Average clause size reduction: 75.4286 --> 2 (75.4286 --> 2 )
[LOG] Overall execution time: 0.045509 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 565 3 84 1 477
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.086677 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003366/0 sec (0.003366/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.001071/0 sec (0.001071/0.001071 sec )
[LOG] Total clause minimization time: 0.001564/0 sec (0.001564/0.001564 sec )
[LOG] Total clause size reduction: 1096 --> 11 (1096 --> 11 )
[LOG] Average clause size reduction: 121.778 --> 1.22222 (121.778 --> 1.22222 )
[LOG] Overall execution time: 0.094906 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 879 3 133 1 742
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01176 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000702/0 sec (0.000702/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000179/0 sec (0.000179/0.000179 sec )
[LOG] Total clause minimization time: 0.000156/0 sec (0.000156/0.000156 sec )
[LOG] Total clause size reduction: 272 --> 5 (272 --> 5 )
[LOG] Average clause size reduction: 54.4 --> 1 (54.4 --> 1 )
[LOG] Overall execution time: 0.014859 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.083033 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00244/0 sec (0.00244/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.00077/0 sec (0.00077/0.00077 sec )
[LOG] Total clause minimization time: 0.001126/0 sec (0.001126/0.001126 sec )
[LOG] Total clause size reduction: 1392 --> 16 (1392 --> 16 )
[LOG] Average clause size reduction: 107.077 --> 1.23077 (107.077 --> 1.23077 )
[LOG] Overall execution time: 0.089207 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 730 3 112 1 614
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.118315 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003134/0 sec (0.003134/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.000931/0 sec (0.000931/0.000931 sec )
[LOG] Total clause minimization time: 0.00143/0 sec (0.00143/0.00143 sec )
[LOG] Total clause size reduction: 2145 --> 17 (2145 --> 17 )
[LOG] Average clause size reduction: 153.214 --> 1.21429 (153.214 --> 1.21429 )
[LOG] Overall execution time: 0.128102 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 977 3 161 1 812
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012235 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000796/0 sec (0.000796/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.000262/0 sec (0.000262/0.000262 sec )
[LOG] Total clause minimization time: 0.000274/0 sec (0.000274/0.000274 sec )
[LOG] Total clause size reduction: 360 --> 6 (360 --> 6 )
[LOG] Average clause size reduction: 51.4286 --> 0.857143 (51.4286 --> 0.857143 )
[LOG] Overall execution time: 0.014984 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 387 3 56 1 327
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.06681 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002634/0 sec (0.002634/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.000825/0 sec (0.000825/0.000825 sec )
[LOG] Total clause minimization time: 0.001169/0 sec (0.001169/0.001169 sec )
[LOG] Total clause size reduction: 1326 --> 14 (1326 --> 14 )
[LOG] Average clause size reduction: 94.7143 --> 1 (94.7143 --> 1 )
[LOG] Overall execution time: 0.071925 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 653 3 98 1 551
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00128 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.3e-05/0 sec (8.3e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001508 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.7e-05/0 sec (9.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002546 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.003424 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000262/0 sec (0.000262/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 8.2e-05/0 sec (8.2e-05/8.2e-05 sec )
[LOG] Total clause minimization time: 4.3e-05/0 sec (4.3e-05/4.3e-05 sec )
[LOG] Total clause size reduction: 68 --> 2 (68 --> 2 )
[LOG] Average clause size reduction: 22.6667 --> 0.666667 (22.6667 --> 0.666667 )
[LOG] Overall execution time: 0.004863 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.009841 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00039/0 sec (0.00039/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 9.7e-05/0 sec (9.7e-05/9.7e-05 sec )
[LOG] Total clause minimization time: 6.7e-05/0 sec (6.7e-05/6.7e-05 sec )
[LOG] Total clause size reduction: 116 --> 2 (116 --> 2 )
[LOG] Average clause size reduction: 38.6667 --> 0.666667 (38.6667 --> 0.666667 )
[LOG] Overall execution time: 0.012282 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005922 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000755/0 sec (0.000466/0 sec, 0.000289/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 9.9e-05/0 sec (9.8e-05/9.8e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008946 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.012399 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001189/0 sec (0.000735/0 sec, 0.000454/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 7.3e-05/0 sec (7.2e-05/7.2e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017787 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002754 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000398/0 sec (0.000237/0 sec, 0.000161/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 3e-06/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004473 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003312 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000528/0 sec (0.000313/0 sec, 0.000215/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 3e-06/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005878 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001746 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000108/0 sec (0.000108/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 2.2e-05/0 sec (2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 14 --> 1 (14 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.5 (7 --> 0.5 )
[LOG] Overall execution time: 0.002791 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001885 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000139/0 sec (0.000139/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 2.7e-05/0 sec (2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause size reduction: 23 --> 1 (23 --> 1 )
[LOG] Average clause size reduction: 11.5 --> 0.5 (11.5 --> 0.5 )
[LOG] Overall execution time: 0.002947 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006764 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001752/0 sec (0.000506/0 sec, 0.001246/0 sec )
[LOG] Nr of iterations: 11 (3, 8 )
[LOG] Total clause computation time: 0.000437/0 sec (0.000155/0.000155 sec, 0.000282/0.000282 sec )
[LOG] Total clause minimization time: 0.000873/0 sec (0.000124/0.000124 sec, 0.000749/0.000749 sec )
[LOG] Total clause size reduction: 351 --> 24 (78 --> 3, 273 --> 21 )
[LOG] Average clause size reduction: 31.9091 --> 2.18182 (26 --> 1, 34.125 --> 2.625 )
[LOG] Overall execution time: 0.008378 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 207 2 36 1 168
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.018505 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004409/0 sec (0.000843/0 sec, 0.003566/0 sec )
[LOG] Nr of iterations: 17 (3, 14 )
[LOG] Total clause computation time: 0.001021/0 sec (0.000249/0.000249 sec, 0.000772/0.000772 sec )
[LOG] Total clause minimization time: 0.002628/0 sec (0.000212/0.000212 sec, 0.002416/0.002416 sec )
[LOG] Total clause size reduction: 990 --> 42 (132 --> 3, 858 --> 39 )
[LOG] Average clause size reduction: 58.2353 --> 2.47059 (44 --> 1, 61.2857 --> 2.78571 )
[LOG] Overall execution time: 0.021186 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 350 2 63 1 283
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004632 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00115/0 sec (0.000397/0 sec, 0.000753/0 sec )
[LOG] Nr of iterations: 9 (2, 7 )
[LOG] Total clause computation time: 0.000339/0 sec (0.000116/0.000116 sec, 0.000223/0.000223 sec )
[LOG] Total clause minimization time: 0.000418/0 sec (6.7e-05/6.7e-05 sec, 0.000351/0.000351 sec )
[LOG] Total clause size reduction: 217 --> 13 (31 --> 1, 186 --> 12 )
[LOG] Average clause size reduction: 24.1111 --> 1.44444 (15.5 --> 0.5, 26.5714 --> 1.71429 )
[LOG] Overall execution time: 0.006064 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 189 2 28 1 159
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.014856 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002978/0 sec (0.000748/0 sec, 0.00223/0 sec )
[LOG] Nr of iterations: 13 (2, 11 )
[LOG] Total clause computation time: 0.000886/0 sec (0.000195/0.000195 sec, 0.000691/0.000691 sec )
[LOG] Total clause minimization time: 0.001347/0 sec (0.000111/0.000111 sec, 0.001236/0.001236 sec )
[LOG] Total clause size reduction: 572 --> 22 (52 --> 1, 520 --> 21 )
[LOG] Average clause size reduction: 44 --> 1.69231 (26 --> 0.5, 47.2727 --> 1.90909 )
[LOG] Overall execution time: 0.017213 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 310 2 49 1 258
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01057 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004306/0 sec (0.000828/0 sec, 0.001902/0 sec, 0.001576/0 sec )
[LOG] Nr of iterations: 18 (2, 9, 7 )
[LOG] Total clause computation time: 0.001066/0 sec (0.000175/0.000175 sec, 0.000536/0.000536 sec, 0.000355/0.000355 sec )
[LOG] Total clause minimization time: 0.002331/0 sec (0.000301/0.000301 sec, 0.001038/0.001038 sec, 0.000992/0.000992 sec )
[LOG] Total clause size reduction: 600 --> 32 (40 --> 1, 320 --> 12, 240 --> 19 )
[LOG] Average clause size reduction: 33.3333 --> 1.77778 (20 --> 0.5, 35.5556 --> 1.33333, 34.2857 --> 2.71429 )
[LOG] Overall execution time: 0.012409 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 273 3 36 1 232
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.032571 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007175/0 sec (0.001512/0 sec, 0.002483/0 sec, 0.00318/0 sec )
[LOG] Nr of iterations: 14 (2, 5, 7 )
[LOG] Total clause computation time: 0.001667/0 sec (0.000342/0.000342 sec, 0.000644/0.000644 sec, 0.000681/0.000681 sec )
[LOG] Total clause minimization time: 0.003916/0 sec (0.000549/0.000549 sec, 0.001269/0.001269 sec, 0.002098/0.002098 sec )
[LOG] Total clause size reduction: 737 --> 26 (67 --> 1, 268 --> 7, 402 --> 18 )
[LOG] Average clause size reduction: 52.6429 --> 1.85714 (33.5 --> 0.5, 53.6 --> 1.4, 57.4286 --> 2.57143 )
[LOG] Overall execution time: 0.035603 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 426 3 63 1 358
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.33486 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 473 new AND gates.
[LOG] Size before ABC: 1102 AND gates.
[LOG] Size after ABC: 473 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.902385/1 sec (0.305727/1 sec, 0.174426/0 sec, 0.422232/0 sec )
[LOG] Nr of iterations: 237 (149, 20, 68 )
[LOG] Total clause computation time: 0.264296/1 sec (0.05539/0.05539 sec, 0.072881/0.072881 sec, 0.136025/0.136025 sec )
[LOG] Total clause minimization time: 0.626587/0 sec (0.246193/0.246193 sec, 0.098075/0.098075 sec, 0.282319/0.282319 sec )
[LOG] Total clause size reduction: 12870 --> 1102 (8140 --> 702, 1045 --> 90, 3685 --> 310 )
[LOG] Average clause size reduction: 54.3038 --> 4.64979 (54.6309 --> 4.71141, 52.25 --> 4.5, 54.1912 --> 4.55882 )
[LOG] Overall execution time: 1.34008 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.56 sec (Real time) / 1.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 764 2 52 1 707
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 484.723 sec CPU time.
[LOG] Relation determinization time: 487 sec real time.
[LOG] Final circuit size: 6367 new AND gates.
[LOG] Size before ABC: 16904 AND gates.
[LOG] Size after ABC: 6367 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 447.467/449 sec (114.342/115 sec, 80.1992/80 sec, 252.925/254 sec )
[LOG] Nr of iterations: 2677 (1934, 336, 407 )
[LOG] Total clause computation time: 77.6424/88 sec (22.3771/22.3771 sec, 21.0167/21.0167 sec, 34.2486/34.2486 sec )
[LOG] Total clause minimization time: 368.287/359 sec (91.4536/91.4536 sec, 58.6671/58.6671 sec, 218.166/218.166 sec )
[LOG] Total clause size reduction: 251356 --> 16904 (181702 --> 10416, 31490 --> 2298, 38164 --> 4190 )
[LOG] Average clause size reduction: 93.8947 --> 6.31453 (93.9514 --> 5.38573, 93.7202 --> 6.83929, 93.769 --> 10.2948 )
[LOG] Overall execution time: 484.813 sec CPU time.
[LOG] Overall execution time: 487 sec real time.
Synthesis time: 487.41 sec (Real time) / 484.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 5.28 sec (Real time) / 5.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.94 sec (Real time) / 0.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 6853 2 91 1 6757
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 25.5293 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 11240 new AND gates.
[LOG] Size before ABC: 24670 AND gates.
[LOG] Size after ABC: 11240 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 24.606/25 sec (0.209422/0 sec, 1.00302/1 sec, 3.76456/4 sec, 19.629/20 sec )
[LOG] Nr of iterations: 2264 (50, 174, 477, 1563 )
[LOG] Total clause computation time: 2.64464/4 sec (0.0386/0.0386 sec, 0.130555/0.130555 sec, 0.368109/0.368109 sec, 2.10738/2.10738 sec )
[LOG] Total clause minimization time: 21.8909/20 sec (0.159267/0.159267 sec, 0.861505/0.861505 sec, 3.38102/3.38102 sec, 17.4891/17.4891 sec )
[LOG] Total clause size reduction: 309620 --> 24670 (6713 --> 299, 23701 --> 1608, 65212 --> 5423, 213994 --> 17340 )
[LOG] Average clause size reduction: 136.758 --> 10.8966 (134.26 --> 5.98, 136.213 --> 9.24138, 136.713 --> 11.369, 136.912 --> 11.094 )
[LOG] Overall execution time: 25.54 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.81 sec (Real time) / 27.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 7.91 sec (Real time) / 7.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.00 sec (Real time) / 13.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 11967 3 133 1 11827
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011463 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003308/0 sec (0.002106/0 sec, 0.001202/0 sec )
[LOG] Nr of iterations: 15 (10, 5 )
[LOG] Total clause computation time: 0.000833/0 sec (0.000519/0.000519 sec, 0.000314/0.000314 sec )
[LOG] Total clause minimization time: 0.001912/0 sec (0.001278/0.001278 sec, 0.000634/0.000634 sec )
[LOG] Total clause size reduction: 507 --> 42 (351 --> 27, 156 --> 15 )
[LOG] Average clause size reduction: 33.8 --> 2.8 (35.1 --> 2.7, 31.2 --> 3 )
[LOG] Overall execution time: 0.013218 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 255 2 36 1 215
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.05491 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 50 new AND gates.
[LOG] Size before ABC: 84 AND gates.
[LOG] Size after ABC: 49 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011538/0 sec (0.005694/0 sec, 0.005844/0 sec )
[LOG] Nr of iterations: 25 (14, 11 )
[LOG] Total clause computation time: 0.00276/0 sec (0.001467/0.001467 sec, 0.001293/0.001293 sec )
[LOG] Total clause minimization time: 0.007608/0 sec (0.003669/0.003669 sec, 0.003939/0.003939 sec )
[LOG] Total clause size reduction: 1518 --> 84 (858 --> 37, 660 --> 47 )
[LOG] Average clause size reduction: 60.72 --> 3.36 (61.2857 --> 2.64286, 60 --> 4.27273 )
[LOG] Overall execution time: 0.05795 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 438 2 63 1 372
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.0641 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006343/0 sec (0.001684/0 sec, 0.002563/0 sec, 0.002096/0 sec )
[LOG] Nr of iterations: 8 (1, 3, 4 )
[LOG] Total clause computation time: 0.001484/0 sec (0.000341/0.000341 sec, 0.000581/0.000581 sec, 0.000562/0.000562 sec )
[LOG] Total clause minimization time: 0.001601/0 sec (0/0 sec, 0.000885/0.000885 sec, 0.000716/0.000716 sec )
[LOG] Total clause size reduction: 495 --> 14 (0 --> 0, 198 --> 6, 297 --> 8 )
[LOG] Average clause size reduction: 61.875 --> 1.75 (0 --> 0, 66 --> 2, 74.25 --> 2 )
[LOG] Overall execution time: 0.071191 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1113 2 96 1 1015
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.239035 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015077/0 sec (0.0027/0 sec, 0.007714/0 sec, 0.004663/0 sec )
[LOG] Nr of iterations: 11 (1, 5, 5 )
[LOG] Total clause computation time: 0.002778/0 sec (0.000287/0.000287 sec, 0.001438/0.001438 sec, 0.001053/0.001053 sec )
[LOG] Total clause minimization time: 0.0064/0 sec (0/0 sec, 0.004429/0.004429 sec, 0.001971/0.001971 sec )
[LOG] Total clause size reduction: 1368 --> 31 (0 --> 0, 684 --> 17, 684 --> 14 )
[LOG] Average clause size reduction: 124.364 --> 2.81818 (0 --> 0, 136.8 --> 3.4, 136.8 --> 2.8 )
[LOG] Overall execution time: 0.253212 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1880 2 168 1 1709
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.021399 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008175/0 sec (0.002178/0 sec, 0.002032/0 sec, 0.001324/0 sec, 0.002641/0 sec )
[LOG] Nr of iterations: 30 (8, 7, 4, 11 )
[LOG] Total clause computation time: 0.002398/0 sec (0.000639/0.000639 sec, 0.000581/0.000581 sec, 0.000373/0.000373 sec, 0.000805/0.000805 sec )
[LOG] Total clause minimization time: 0.003957/0 sec (0.000928/0.000928 sec, 0.000936/0.000936 sec, 0.000572/0.000572 sec, 0.001521/0.001521 sec )
[LOG] Total clause size reduction: 1586 --> 40 (427 --> 10, 366 --> 10, 183 --> 4, 610 --> 16 )
[LOG] Average clause size reduction: 52.8667 --> 1.33333 (53.375 --> 1.25, 52.2857 --> 1.42857, 45.75 --> 1, 55.4545 --> 1.45455 )
[LOG] Overall execution time: 0.024264 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 423 4 56 1 359
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.20925 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 205 new AND gates.
[LOG] Size before ABC: 288 AND gates.
[LOG] Size after ABC: 205 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.094497/0 sec (0.014745/0 sec, 0.030656/0 sec, 0.01891/0 sec, 0.030186/0 sec )
[LOG] Nr of iterations: 100 (25, 29, 17, 29 )
[LOG] Total clause computation time: 0.02108/0 sec (0.004722/0.004722 sec, 0.006384/0.006384 sec, 0.004001/0.004001 sec, 0.005973/0.005973 sec )
[LOG] Total clause minimization time: 0.069067/0 sec (0.008791/0.008791 sec, 0.023063/0.023063 sec, 0.013929/0.013929 sec, 0.023284/0.023284 sec )
[LOG] Total clause size reduction: 9888 --> 288 (2472 --> 37, 2884 --> 99, 1648 --> 50, 2884 --> 102 )
[LOG] Average clause size reduction: 98.88 --> 2.88 (98.88 --> 1.48, 99.4483 --> 3.41379, 96.9412 --> 2.94118, 99.4483 --> 3.51724 )
[LOG] Overall execution time: 0.214561 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 803 4 98 1 697
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.129088 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005153/0 sec (0.005153/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.001105/0 sec (0.001105/0.001105 sec )
[LOG] Total clause minimization time: 0.002901/0 sec (0.002901/0.002901 sec )
[LOG] Total clause size reduction: 1036 --> 24 (1036 --> 24 )
[LOG] Average clause size reduction: 129.5 --> 3 (129.5 --> 3 )
[LOG] Overall execution time: 0.139184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1244 3 144 1 1096
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.545801 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014748/0 sec (0.014748/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.004064/0 sec (0.004064/0.004064 sec )
[LOG] Total clause minimization time: 0.008629/0 sec (0.008629/0.008629 sec )
[LOG] Total clause size reduction: 4096 --> 32 (4096 --> 32 )
[LOG] Average clause size reduction: 240.941 --> 1.88235 (240.941 --> 1.88235 )
[LOG] Overall execution time: 0.567729 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2128 3 252 1 1872
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005339 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000414/0 sec (0.000414/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000141/0 sec (0.000141/0.000141 sec )
[LOG] Total clause minimization time: 6.2e-05/0 sec (6.2e-05/6.2e-05 sec )
[LOG] Total clause size reduction: 76 --> 2 (76 --> 2 )
[LOG] Average clause size reduction: 25.3333 --> 0.666667 (25.3333 --> 0.666667 )
[LOG] Overall execution time: 0.007232 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.020944 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000888/0 sec (0.000888/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.000297/0 sec (0.000297/0.000297 sec )
[LOG] Total clause minimization time: 0.000291/0 sec (0.000291/0.000291 sec )
[LOG] Total clause size reduction: 325 --> 5 (325 --> 5 )
[LOG] Average clause size reduction: 54.1667 --> 0.833333 (54.1667 --> 0.833333 )
[LOG] Overall execution time: 0.024055 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 438 1 63 1 373
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.254369 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016084/0 sec (0.010244/0 sec, 0.00584/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.004386/0 sec (0.002839/0.002839 sec, 0.001547/0.001547 sec )
[LOG] Total clause minimization time: 0.008584/0 sec (0.005618/0.005618 sec, 0.002966/0.002966 sec )
[LOG] Total clause size reduction: 2132 --> 31 (1148 --> 18, 984 --> 13 )
[LOG] Average clause size reduction: 142.133 --> 2.06667 (143.5 --> 2.25, 140.571 --> 1.85714 )
[LOG] Overall execution time: 0.266005 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1390 4 160 1 1222
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 1.84326 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 61 new AND gates.
[LOG] Size before ABC: 153 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.10426/0 sec (0.065407/0 sec, 0.038853/0 sec )
[LOG] Nr of iterations: 31 (16, 15 )
[LOG] Total clause computation time: 0.016988/0 sec (0.009822/0.009822 sec, 0.007166/0.007166 sec )
[LOG] Total clause minimization time: 0.081029/0 sec (0.052128/0.052128 sec, 0.028901/0.028901 sec )
[LOG] Total clause size reduction: 8236 --> 153 (4260 --> 91, 3976 --> 62 )
[LOG] Average clause size reduction: 265.677 --> 4.93548 (266.25 --> 5.6875, 265.067 --> 4.13333 )
[LOG] Overall execution time: 1.8701 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.02 sec (Real time) / 1.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2404 4 280 1 2116
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.085585 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 41 new AND gates.
[LOG] Size before ABC: 117 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.053416/0 sec (0.007747/0 sec, 0.008795/0 sec, 0.0064/0 sec, 0.004717/0 sec, 0.004874/0 sec, 0.009032/0 sec, 0.005899/0 sec, 0.005952/0 sec )
[LOG] Nr of iterations: 50 (11, 14, 6, 1, 2, 10, 2, 4 )
[LOG] Total clause computation time: 0.018242/0 sec (0.002243/0.002243 sec, 0.002678/0.002678 sec, 0.003215/0.003215 sec, 0.003865/0.003865 sec, 0.0001/0.0001 sec, 0.002395/0.002395 sec, 0.001352/0.001352 sec, 0.002394/0.002394 sec )
[LOG] Total clause minimization time: 0.028035/0 sec (0.003938/0.003938 sec, 0.004858/0.004858 sec, 0.002066/0.002066 sec, 0/0 sec, 0.004073/0.004073 sec, 0.006029/0.006029 sec, 0.003981/0.003981 sec, 0.00309/0.00309 sec )
[LOG] Total clause size reduction: 1554 --> 115 (370 --> 29, 481 --> 40, 185 --> 18, 0 --> 0, 37 --> 0, 333 --> 23, 37 --> 1, 111 --> 4 )
[LOG] Average clause size reduction: 31.08 --> 2.3 (33.6364 --> 2.63636, 34.3571 --> 2.85714, 30.8333 --> 3, 0 --> 0, 18.5 --> 0, 33.3 --> 2.3, 18.5 --> 0.5, 27.75 --> 1 )
[LOG] Overall execution time: 0.087422 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 225 13 23 1 185
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.876312 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 604 new AND gates.
[LOG] Size before ABC: 1342 AND gates.
[LOG] Size after ABC: 602 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.776844/1 sec (0.054645/0 sec, 0.109146/0 sec, 0.049042/0 sec, 0.048415/0 sec, 0.087244/0 sec, 0.103182/0 sec, 0.068163/0 sec, 0.053226/0 sec, 0.098734/0 sec, 0.105047/1 sec )
[LOG] Nr of iterations: 248 (33, 75, 2, 21, 48, 45, 2, 3, 6, 13 )
[LOG] Total clause computation time: 0.147651/0 sec (0.012055/0.012055 sec, 0.015339/0.015339 sec, 0.000165/0.000165 sec, 0.011229/0.011229 sec, 0.016105/0.016105 sec, 0.032967/0.032967 sec, 0.000179/0.000179 sec, 0.008955/0.008955 sec, 0.023907/0.023907 sec, 0.02675/0.02675 sec )
[LOG] Total clause minimization time: 0.59797/1 sec (0.034943/0.034943 sec, 0.088172/0.088172 sec, 0.045094/0.045094 sec, 0.033898/0.033898 sec, 0.068439/0.068439 sec, 0.067872/0.067872 sec, 0.066303/0.066303 sec, 0.042756/0.042756 sec, 0.073481/0.073481 sec, 0.077012/0.077012 sec )
[LOG] Total clause size reduction: 10234 --> 1340 (1376 --> 183, 3182 --> 453, 43 --> 0, 860 --> 87, 2021 --> 294, 1892 --> 266, 43 --> 0, 86 --> 2, 215 --> 14, 516 --> 41 )
[LOG] Average clause size reduction: 41.2661 --> 5.40323 (41.697 --> 5.54545, 42.4267 --> 6.04, 21.5 --> 0, 40.9524 --> 4.14286, 42.1042 --> 6.125, 42.0444 --> 5.91111, 21.5 --> 0, 28.6667 --> 0.666667, 35.8333 --> 2.33333, 39.6923 --> 3.15385 )
[LOG] Overall execution time: 0.879156 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.11 sec (Real time) / 1.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.03 sec (Real time) / 1.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 889 15 27 1 839
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 28.2188 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 4759 new AND gates.
[LOG] Size before ABC: 10088 AND gates.
[LOG] Size after ABC: 4758 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 27.4923/27 sec (0.778877/1 sec, 1.79986/1 sec, 1.35527/2 sec, 1.78552/2 sec, 2.5732/2 sec, 4.56534/5 sec, 3.25936/3 sec, 4.31884/4 sec, 3.27682/4 sec, 3.77921/3 sec )
[LOG] Nr of iterations: 1329 (80, 250, 2, 150, 211, 440, 50, 130, 8, 8 )
[LOG] Total clause computation time: 5.17898/7 sec (0.292983/0.292983 sec, 0.435182/0.435182 sec, 0.000558/0.000558 sec, 0.247311/0.247311 sec, 0.46507/0.46507 sec, 1.11256/1.11256 sec, 0.446722/0.446722 sec, 0.680762/0.680762 sec, 0.603367/0.603367 sec, 0.894469/0.894469 sec )
[LOG] Total clause minimization time: 22.0283/20 sec (0.431884/0.431884 sec, 1.32297/1.32297 sec, 1.32577/1.32577 sec, 1.5109/1.5109 sec, 2.08353/2.08353 sec, 3.42683/3.42683 sec, 2.79346/2.79346 sec, 3.61507/3.61507 sec, 2.65561/2.65561 sec, 2.86226/2.86226 sec )
[LOG] Total clause size reduction: 64631 --> 10087 (3871 --> 578, 12201 --> 1758, 49 --> 0, 7301 --> 1114, 10290 --> 1915, 21511 --> 3848, 2401 --> 173, 6321 --> 668, 343 --> 16, 343 --> 17 )
[LOG] Average clause size reduction: 48.6313 --> 7.58992 (48.3875 --> 7.225, 48.804 --> 7.032, 24.5 --> 0, 48.6733 --> 7.42667, 48.7678 --> 9.07583, 48.8886 --> 8.74545, 48.02 --> 3.46, 48.6231 --> 5.13846, 42.875 --> 2, 42.875 --> 2.125 )
[LOG] Overall execution time: 28.2254 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.14 sec (Real time) / 28.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 5.70 sec (Real time) / 5.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 90.98 sec (Real time) / 90.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 5070 18 30 1 5013
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.054083 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004109/0 sec (0.002489/0 sec, 0.00162/0 sec )
[LOG] Nr of iterations: 7 (3, 4 )
[LOG] Total clause computation time: 0.001148/0 sec (0.000701/0.000701 sec, 0.000447/0.000447 sec )
[LOG] Total clause minimization time: 0.000836/0 sec (0.000499/0.000499 sec, 0.000337/0.000337 sec )
[LOG] Total clause size reduction: 500 --> 5 (200 --> 2, 300 --> 3 )
[LOG] Average clause size reduction: 71.4286 --> 0.714286 (66.6667 --> 0.666667, 75 --> 0.75 )
[LOG] Overall execution time: 0.062109 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.407662 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 75 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0483/0 sec (0.007688/0 sec, 0.020332/0 sec, 0.02028/0 sec )
[LOG] Nr of iterations: 33 (3, 14, 16 )
[LOG] Total clause computation time: 0.012567/0 sec (0.002047/0.002047 sec, 0.006351/0.006351 sec, 0.004169/0.004169 sec )
[LOG] Total clause minimization time: 0.027422/0 sec (0.002203/0.002203 sec, 0.011141/0.011141 sec, 0.014078/0.014078 sec )
[LOG] Total clause size reduction: 4350 --> 75 (290 --> 2, 1885 --> 24, 2175 --> 49 )
[LOG] Average clause size reduction: 131.818 --> 2.27273 (96.6667 --> 0.666667, 134.643 --> 1.71429, 135.938 --> 3.0625 )
[LOG] Overall execution time: 0.422992 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2109 4 140 1 1962
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.21021 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026171/0 sec (0.016431/0 sec, 0.00974/0 sec )
[LOG] Nr of iterations: 22 (11, 11 )
[LOG] Total clause computation time: 0.006969/0 sec (0.004187/0.004187 sec, 0.002782/0.002782 sec )
[LOG] Total clause minimization time: 0.015299/0 sec (0.009979/0.009979 sec, 0.00532/0.00532 sec )
[LOG] Total clause size reduction: 3120 --> 45 (1560 --> 26, 1560 --> 19 )
[LOG] Average clause size reduction: 141.818 --> 2.04545 (141.818 --> 2.36364, 141.818 --> 1.72727 )
[LOG] Overall execution time: 0.22482 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1686 3 152 1 1529
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.983975 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 85 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.111768/0 sec (0.03867/0 sec, 0.038064/0 sec, 0.035034/0 sec )
[LOG] Nr of iterations: 41 (11, 12, 18 )
[LOG] Total clause computation time: 0.027496/0 sec (0.009523/0.009523 sec, 0.009751/0.009751 sec, 0.008222/0.008222 sec )
[LOG] Total clause minimization time: 0.068473/0 sec (0.022502/0.022502 sec, 0.022859/0.022859 sec, 0.023112/0.023112 sec )
[LOG] Total clause size reduction: 11438 --> 85 (3010 --> 24, 3311 --> 24, 5117 --> 37 )
[LOG] Average clause size reduction: 278.976 --> 2.07317 (273.636 --> 2.18182, 275.917 --> 2, 284.278 --> 2.05556 )
[LOG] Overall execution time: 1.027 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.18 sec (Real time) / 1.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.57 sec (Real time) / 1.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.59 sec (Real time) / 1.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3521 4 296 1 3218
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.017742 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001006/0 sec (0.001006/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000287/0 sec (0.000287/0.000287 sec )
[LOG] Total clause minimization time: 0.000302/0 sec (0.000302/0.000302 sec )
[LOG] Total clause size reduction: 220 --> 7 (220 --> 7 )
[LOG] Average clause size reduction: 44 --> 1.4 (44 --> 1.4 )
[LOG] Overall execution time: 0.020554 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.041155 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001236/0 sec (0.001236/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000384/0 sec (0.000384/0.000384 sec )
[LOG] Total clause minimization time: 0.0004/0 sec (0.0004/0.0004 sec )
[LOG] Total clause size reduction: 288 --> 7 (288 --> 7 )
[LOG] Average clause size reduction: 57.6 --> 1.4 (57.6 --> 1.4 )
[LOG] Overall execution time: 0.044984 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 7.49016 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028924/0 sec (0.028924/0 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.007228/0 sec (0.007228/0.007228 sec )
[LOG] Total clause minimization time: 0.01702/0 sec (0.01702/0.01702 sec )
[LOG] Total clause size reduction: 6239 --> 44 (6239 --> 44 )
[LOG] Average clause size reduction: 346.611 --> 2.44444 (346.611 --> 2.44444 )
[LOG] Overall execution time: 7.54909 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.71 sec (Real time) / 7.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.12 sec (Real time) / 1.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.89 sec (Real time) / 5.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4547 3 363 1 4180
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 31.3896 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035056/0 sec (0.035056/0 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 0.008067/0 sec (0.008067/0.008067 sec )
[LOG] Total clause minimization time: 0.018541/0 sec (0.018541/0.018541 sec )
[LOG] Total clause size reduction: 7320 --> 30 (7320 --> 30 )
[LOG] Average clause size reduction: 457.5 --> 1.875 (457.5 --> 1.875 )
[LOG] Overall execution time: 31.4842 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.72 sec (Real time) / 31.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.75 sec (Real time) / 1.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.22 sec (Real time) / 23.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5992 3 484 1 5504
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.034877 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00172/0 sec (0.00172/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.000503/0 sec (0.000503/0.000503 sec )
[LOG] Total clause minimization time: 0.000808/0 sec (0.000808/0.000808 sec )
[LOG] Total clause size reduction: 637 --> 15 (637 --> 15 )
[LOG] Average clause size reduction: 79.625 --> 1.875 (79.625 --> 1.875 )
[LOG] Overall execution time: 0.039289 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 576 3 87 1 485
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.094482 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002069/0 sec (0.002069/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.000642/0 sec (0.000642/0.000642 sec )
[LOG] Total clause minimization time: 0.000806/0 sec (0.000806/0.000806 sec )
[LOG] Total clause size reduction: 720 --> 11 (720 --> 11 )
[LOG] Average clause size reduction: 102.857 --> 1.57143 (102.857 --> 1.57143 )
[LOG] Overall execution time: 0.10083 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 757 3 116 1 637
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026727 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000923/0 sec (0.000923/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000259/0 sec (0.000259/0.000259 sec )
[LOG] Total clause minimization time: 0.000321/0 sec (0.000321/0.000321 sec )
[LOG] Total clause size reduction: 256 --> 7 (256 --> 7 )
[LOG] Average clause size reduction: 51.2 --> 1.4 (51.2 --> 1.4 )
[LOG] Overall execution time: 0.029932 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 451 3 60 1 387
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.126013 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002588/0 sec (0.002588/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.000899/0 sec (0.000899/0.000899 sec )
[LOG] Total clause minimization time: 0.000978/0 sec (0.000978/0.000978 sec )
[LOG] Total clause size reduction: 744 --> 12 (744 --> 12 )
[LOG] Average clause size reduction: 82.6667 --> 1.33333 (82.6667 --> 1.33333 )
[LOG] Overall execution time: 0.13196 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 784 4 88 1 691
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.224547 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002952/0 sec (0.002952/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.000986/0 sec (0.000986/0.000986 sec )
[LOG] Total clause minimization time: 0.001114/0 sec (0.001114/0.001114 sec )
[LOG] Total clause size reduction: 1197 --> 11 (1197 --> 11 )
[LOG] Average clause size reduction: 119.7 --> 1.1 (119.7 --> 1.1 )
[LOG] Overall execution time: 0.232167 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 865 4 128 1 732
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 8.46812 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021319/0 sec (0.021319/0 sec )
[LOG] Nr of iterations: 24 (24 )
[LOG] Total clause computation time: 0.005714/0 sec (0.005714/0.005714 sec )
[LOG] Total clause minimization time: 0.011741/0 sec (0.011741/0.011741 sec )
[LOG] Total clause size reduction: 7176 --> 44 (7176 --> 44 )
[LOG] Average clause size reduction: 299 --> 1.83333 (299 --> 1.83333 )
[LOG] Overall execution time: 8.50729 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.68 sec (Real time) / 8.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.53 sec (Real time) / 3.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2845 7 304 1 2533
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.116396 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012348/0 sec (0.012348/0 sec )
[LOG] Nr of iterations: 24 (24 )
[LOG] Total clause computation time: 0.00323/0 sec (0.00323/0.00323 sec )
[LOG] Total clause minimization time: 0.008228/0 sec (0.008228/0.008228 sec )
[LOG] Total clause size reduction: 2622 --> 46 (2622 --> 46 )
[LOG] Average clause size reduction: 109.25 --> 1.91667 (109.25 --> 1.91667 )
[LOG] Overall execution time: 0.122619 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 833 5 108 1 719
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004595 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00032/0 sec (0.00032/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 7.2e-05/0 sec (7.2e-05/7.2e-05 sec )
[LOG] Total clause minimization time: 6e-05/0 sec (6e-05/6e-05 sec )
[LOG] Total clause size reduction: 48 --> 3 (48 --> 3 )
[LOG] Average clause size reduction: 24 --> 1.5 (24 --> 1.5 )
[LOG] Overall execution time: 0.006501 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012342 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000559/0 sec (0.000559/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000146/0 sec (0.000146/0.000146 sec )
[LOG] Total clause minimization time: 0.000157/0 sec (0.000157/0.000157 sec )
[LOG] Total clause size reduction: 110 --> 5 (110 --> 5 )
[LOG] Average clause size reduction: 36.6667 --> 1.66667 (36.6667 --> 1.66667 )
[LOG] Overall execution time: 0.014752 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 344 2 52 1 290
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.319949 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008802/0 sec (0.008802/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.002577/0 sec (0.002577/0.002577 sec )
[LOG] Total clause minimization time: 0.005081/0 sec (0.005081/0.005081 sec )
[LOG] Total clause size reduction: 1428 --> 20 (1428 --> 20 )
[LOG] Average clause size reduction: 109.846 --> 1.53846 (109.846 --> 1.53846 )
[LOG] Overall execution time: 0.328108 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1057 2 116 1 938
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.073938 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001852/0 sec (0.001852/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.000339/0 sec (0.000339/0.000339 sec )
[LOG] Total clause minimization time: 0.001026/0 sec (0.001026/0.001026 sec )
[LOG] Total clause size reduction: 355 --> 27 (355 --> 27 )
[LOG] Average clause size reduction: 59.1667 --> 4.5 (59.1667 --> 4.5 )
[LOG] Overall execution time: 0.077863 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 536 2 68 1 465
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.083344 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002212/0 sec (0.002212/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.000652/0 sec (0.000652/0.000652 sec )
[LOG] Total clause minimization time: 0.000744/0 sec (0.000744/0.000744 sec )
[LOG] Total clause size reduction: 784 --> 9 (784 --> 9 )
[LOG] Average clause size reduction: 98 --> 1.125 (98 --> 1.125 )
[LOG] Overall execution time: 0.090293 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 922 3 108 1 810
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.028181 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001047/0 sec (0.001047/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.000272/0 sec (0.000272/0.000272 sec )
[LOG] Total clause minimization time: 0.000453/0 sec (0.000453/0.000453 sec )
[LOG] Total clause size reduction: 320 --> 12 (320 --> 12 )
[LOG] Average clause size reduction: 53.3333 --> 2 (53.3333 --> 2 )
[LOG] Overall execution time: 0.031258 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 436 3 60 1 372
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.08954 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002937/0 sec (0.002937/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.000786/0 sec (0.000786/0.000786 sec )
[LOG] Total clause minimization time: 0.001371/0 sec (0.001371/0.001371 sec )
[LOG] Total clause size reduction: 693 --> 15 (693 --> 15 )
[LOG] Average clause size reduction: 86.625 --> 1.875 (86.625 --> 1.875 )
[LOG] Overall execution time: 0.095992 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 960 2 96 1 862
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.839744 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011564/0 sec (0.011564/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.003277/0 sec (0.003277/0.003277 sec )
[LOG] Total clause minimization time: 0.006193/0 sec (0.006193/0.006193 sec )
[LOG] Total clause size reduction: 1528 --> 16 (1528 --> 16 )
[LOG] Average clause size reduction: 169.778 --> 1.77778 (169.778 --> 1.77778 )
[LOG] Overall execution time: 0.855351 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.99 sec (Real time) / 0.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.137519 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003884/0 sec (0.003884/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.000998/0 sec (0.000998/0.000998 sec )
[LOG] Total clause minimization time: 0.001827/0 sec (0.001827/0.001827 sec )
[LOG] Total clause size reduction: 540 --> 12 (540 --> 12 )
[LOG] Average clause size reduction: 90 --> 2 (90 --> 2 )
[LOG] Overall execution time: 0.145024 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1083 3 104 1 975
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.213971 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001586/0 sec (0.001586/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.000397/0 sec (0.000397/0.000397 sec )
[LOG] Total clause minimization time: 0.000372/0 sec (0.000372/0.000372 sec )
[LOG] Total clause size reduction: 405 --> 3 (405 --> 3 )
[LOG] Average clause size reduction: 101.25 --> 0.75 (101.25 --> 0.75 )
[LOG] Overall execution time: 0.22173 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 797 2 132 1 662
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.207286 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004403/0 sec (0.004403/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.00114/0 sec (0.00114/0.00114 sec )
[LOG] Total clause minimization time: 0.002092/0 sec (0.002092/0.002092 sec )
[LOG] Total clause size reduction: 452 --> 8 (452 --> 8 )
[LOG] Average clause size reduction: 90.4 --> 1.6 (90.4 --> 1.6 )
[LOG] Overall execution time: 0.215471 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1183 4 108 1 1070
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.157143 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012755/0 sec (0.003016/0 sec, 0.006203/0 sec, 0.003536/0 sec )
[LOG] Nr of iterations: 14 (3, 7, 4 )
[LOG] Total clause computation time: 0.003351/0 sec (0.00086/0.00086 sec, 0.001656/0.001656 sec, 0.000835/0.000835 sec )
[LOG] Total clause minimization time: 0.005442/0 sec (0.00058/0.00058 sec, 0.003247/0.003247 sec, 0.001615/0.001615 sec )
[LOG] Total clause size reduction: 1914 --> 22 (348 --> 2, 1044 --> 12, 522 --> 8 )
[LOG] Average clause size reduction: 136.714 --> 1.57143 (116 --> 0.666667, 149.143 --> 1.71429, 130.5 --> 2 )
[LOG] Overall execution time: 0.169252 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1311 1 172 1 1136
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019315 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002558/0 sec (0.001754/0 sec, 0.000804/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.0007/0 sec (0.00042/0.00042 sec, 0.00028/0.00028 sec )
[LOG] Total clause minimization time: 0.001115/0 sec (0.000884/0.000884 sec, 0.000231/0.000231 sec )
[LOG] Total clause size reduction: 441 --> 16 (252 --> 13, 189 --> 3 )
[LOG] Average clause size reduction: 49 --> 1.77778 (50.4 --> 2.6, 47.25 --> 0.75 )
[LOG] Overall execution time: 0.022074 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 394 2 60 1 331
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 25.809 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 3180 new AND gates.
[LOG] Size before ABC: 6282 AND gates.
[LOG] Size after ABC: 3180 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.3471/12 sec (0.455571/1 sec, 1.92227/2 sec, 8.96928/9 sec )
[LOG] Nr of iterations: 791 (38, 133, 620 )
[LOG] Total clause computation time: 1.71066/1 sec (0.069927/0.069927 sec, 0.261069/0.261069 sec, 1.37966/1.37966 sec )
[LOG] Total clause minimization time: 9.60556/11 sec (0.377923/0.377923 sec, 1.65281/1.65281 sec, 7.57483/7.57483 sec )
[LOG] Total clause size reduction: 223792 --> 6282 (10508 --> 141, 37488 --> 795, 175796 --> 5346 )
[LOG] Average clause size reduction: 282.923 --> 7.94185 (276.526 --> 3.71053, 281.865 --> 5.97744, 283.542 --> 8.62258 )
[LOG] Overall execution time: 25.856 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.54 sec (Real time) / 26.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 2.54 sec (Real time) / 2.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.03 sec (Real time) / 1.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 5392 3 280 1 5106
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011476 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00233/0 sec (0.001374/0 sec, 0.000956/0 sec )
[LOG] Nr of iterations: 11 (5, 6 )
[LOG] Total clause computation time: 0.000604/0 sec (0.000306/0.000306 sec, 0.000298/0.000298 sec )
[LOG] Total clause minimization time: 0.001118/0 sec (0.000694/0.000694 sec, 0.000424/0.000424 sec )
[LOG] Total clause size reduction: 459 --> 21 (204 --> 13, 255 --> 8 )
[LOG] Average clause size reduction: 41.7273 --> 1.90909 (40.8 --> 2.6, 42.5 --> 1.33333 )
[LOG] Overall execution time: 0.013652 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 300 2 48 1 249
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006556 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001106/0 sec (0.000557/0 sec, 0.000549/0 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.000311/0 sec (0.00014/0.00014 sec, 0.000171/0.000171 sec )
[LOG] Total clause minimization time: 0.000196/0 sec (0.000104/0.000104 sec, 9.2e-05/9.2e-05 sec )
[LOG] Total clause size reduction: 165 --> 4 (55 --> 2, 110 --> 2 )
[LOG] Average clause size reduction: 33 --> 0.8 (27.5 --> 1, 36.6667 --> 0.666667 )
[LOG] Overall execution time: 0.008958 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009234 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001768/0 sec (0.000764/0 sec, 0.001004/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.000488/0 sec (0.0002/0.0002 sec, 0.000288/0.000288 sec )
[LOG] Total clause minimization time: 0.000715/0 sec (0.000227/0.000227 sec, 0.000488/0.000488 sec )
[LOG] Total clause size reduction: 384 --> 17 (96 --> 5, 288 --> 12 )
[LOG] Average clause size reduction: 38.4 --> 1.7 (32 --> 1.66667, 41.1429 --> 1.71429 )
[LOG] Overall execution time: 0.011175 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 244 3 44 1 196
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018592 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002654/0 sec (0.001721/0 sec, 0.000933/0 sec )
[LOG] Nr of iterations: 9 (4, 5 )
[LOG] Total clause computation time: 0.000676/0 sec (0.000336/0.000336 sec, 0.00034/0.00034 sec )
[LOG] Total clause minimization time: 0.001183/0 sec (0.00089/0.00089 sec, 0.000293/0.000293 sec )
[LOG] Total clause size reduction: 448 --> 17 (192 --> 13, 256 --> 4 )
[LOG] Average clause size reduction: 49.7778 --> 1.88889 (48 --> 3.25, 51.2 --> 0.8 )
[LOG] Overall execution time: 0.02148 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 398 3 60 1 334
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026229 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002159/0 sec (0.001261/0 sec, 0.000898/0 sec )
[LOG] Nr of iterations: 7 (3, 4 )
[LOG] Total clause computation time: 0.000589/0 sec (0.000287/0.000287 sec, 0.000302/0.000302 sec )
[LOG] Total clause minimization time: 0.000716/0 sec (0.000435/0.000435 sec, 0.000281/0.000281 sec )
[LOG] Total clause size reduction: 355 --> 9 (142 --> 5, 213 --> 4 )
[LOG] Average clause size reduction: 50.7143 --> 1.28571 (47.3333 --> 1.66667, 53.25 --> 1 )
[LOG] Overall execution time: 0.029286 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 412 2 68 1 341
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.021888 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003823/0 sec (0.002877/0 sec, 0.000946/0 sec )
[LOG] Nr of iterations: 12 (8, 4 )
[LOG] Total clause computation time: 0.000959/0 sec (0.00064/0.00064 sec, 0.000319/0.000319 sec )
[LOG] Total clause minimization time: 0.002052/0 sec (0.001742/0.001742 sec, 0.00031/0.00031 sec )
[LOG] Total clause size reduction: 640 --> 27 (448 --> 23, 192 --> 4 )
[LOG] Average clause size reduction: 53.3333 --> 2.25 (56 --> 2.875, 48 --> 1 )
[LOG] Overall execution time: 0.024759 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 405 3 60 1 341
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.378648 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 115 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050976/0 sec (0.007542/0 sec, 0.02904/0 sec, 0.014394/0 sec )
[LOG] Nr of iterations: 32 (5, 14, 13 )
[LOG] Total clause computation time: 0.009309/0 sec (0.001603/0.001603 sec, 0.004649/0.004649 sec, 0.003057/0.003057 sec )
[LOG] Total clause minimization time: 0.035551/0 sec (0.003724/0.003724 sec, 0.02218/0.02218 sec, 0.009647/0.009647 sec )
[LOG] Total clause size reduction: 6931 --> 115 (956 --> 12, 3107 --> 66, 2868 --> 37 )
[LOG] Average clause size reduction: 216.594 --> 3.59375 (191.2 --> 2.4, 221.929 --> 4.71429, 220.615 --> 2.84615 )
[LOG] Overall execution time: 0.397359 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1806 2 236 1 1566
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027693 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 41 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006361/0 sec (0.004236/0 sec, 0.002125/0 sec )
[LOG] Nr of iterations: 17 (11, 6 )
[LOG] Total clause computation time: 0.001536/0 sec (0.000987/0.000987 sec, 0.000549/0.000549 sec )
[LOG] Total clause minimization time: 0.003954/0 sec (0.00274/0.00274 sec, 0.001214/0.001214 sec )
[LOG] Total clause size reduction: 1080 --> 41 (720 --> 27, 360 --> 14 )
[LOG] Average clause size reduction: 63.5294 --> 2.41176 (65.4545 --> 2.45455, 60 --> 2.33333 )
[LOG] Overall execution time: 0.030728 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 433 3 68 1 360
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.344001 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02881/0 sec (0.00641/0 sec, 0.007175/0 sec, 0.007873/0 sec, 0.007352/0 sec )
[LOG] Nr of iterations: 22 (4, 6, 6, 6 )
[LOG] Total clause computation time: 0.00797/0 sec (0.001646/0.001646 sec, 0.002288/0.002288 sec, 0.002277/0.002277 sec, 0.001759/0.001759 sec )
[LOG] Total clause minimization time: 0.011346/0 sec (0.001498/0.001498 sec, 0.002386/0.002386 sec, 0.003452/0.003452 sec, 0.00401/0.00401 sec )
[LOG] Total clause size reduction: 4158 --> 31 (693 --> 3, 1155 --> 5, 1155 --> 7, 1155 --> 16 )
[LOG] Average clause size reduction: 189 --> 1.40909 (173.25 --> 0.75, 192.5 --> 0.833333, 192.5 --> 1.16667, 192.5 --> 2.66667 )
[LOG] Overall execution time: 0.361772 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1715 2 228 1 1481
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 2.23189 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 611 new AND gates.
[LOG] Size before ABC: 1295 AND gates.
[LOG] Size after ABC: 611 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.986665/1 sec (0.089681/0 sec, 0.127094/0 sec, 0.76989/1 sec )
[LOG] Nr of iterations: 241 (9, 20, 212 )
[LOG] Total clause computation time: 0.200436/1 sec (0.008585/0.008585 sec, 0.018444/0.018444 sec, 0.173407/0.173407 sec )
[LOG] Total clause minimization time: 0.771239/0 sec (0.076103/0.076103 sec, 0.103533/0.103533 sec, 0.591603/0.591603 sec )
[LOG] Total clause size reduction: 90202 --> 1295 (3032 --> 22, 7201 --> 69, 79969 --> 1204 )
[LOG] Average clause size reduction: 374.282 --> 5.37344 (336.889 --> 2.44444, 360.05 --> 3.45, 377.212 --> 5.67925 )
[LOG] Overall execution time: 2.27268 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.51 sec (Real time) / 2.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.92 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.67 sec (Real time) / 1.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3462 2 376 1 3081
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.160966 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011571/0 sec (0.003536/0 sec, 0.00468/0 sec, 0.003355/0 sec )
[LOG] Nr of iterations: 11 (3, 4, 4 )
[LOG] Total clause computation time: 0.00322/0 sec (0.000989/0.000989 sec, 0.001166/0.001166 sec, 0.001065/0.001065 sec )
[LOG] Total clause minimization time: 0.003687/0 sec (0.00068/0.00068 sec, 0.00195/0.00195 sec, 0.001057/0.001057 sec )
[LOG] Total clause size reduction: 1744 --> 12 (436 --> 2, 654 --> 6, 654 --> 4 )
[LOG] Average clause size reduction: 158.545 --> 1.09091 (145.333 --> 0.666667, 163.5 --> 1.5, 163.5 --> 1 )
[LOG] Overall execution time: 0.177238 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1573 1 216 1 1354
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.025624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006799/0 sec (0.002975/0 sec, 0.003824/0 sec )
[LOG] Nr of iterations: 20 (9, 11 )
[LOG] Total clause computation time: 0.001677/0 sec (0.000815/0.000815 sec, 0.000862/0.000862 sec )
[LOG] Total clause minimization time: 0.004227/0 sec (0.001667/0.001667 sec, 0.00256/0.00256 sec )
[LOG] Total clause size reduction: 1278 --> 52 (568 --> 16, 710 --> 36 )
[LOG] Average clause size reduction: 63.9 --> 2.6 (63.1111 --> 1.77778, 64.5455 --> 3.27273 )
[LOG] Overall execution time: 0.02864 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 432 2 68 1 360
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.061986 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004796/0 sec (0.002486/0 sec, 0.00231/0 sec )
[LOG] Nr of iterations: 11 (5, 6 )
[LOG] Total clause computation time: 0.001265/0 sec (0.00067/0.00067 sec, 0.000595/0.000595 sec )
[LOG] Total clause minimization time: 0.002235/0 sec (0.00105/0.00105 sec, 0.001185/0.001185 sec )
[LOG] Total clause size reduction: 783 --> 21 (348 --> 8, 435 --> 13 )
[LOG] Average clause size reduction: 71.1818 --> 1.90909 (69.6 --> 1.6, 72.5 --> 2.16667 )
[LOG] Overall execution time: 0.066565 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 621 3 84 1 532
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 2.67058 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 354 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.248302/0 sec (0.214411/0 sec, 0.033891/0 sec )
[LOG] Nr of iterations: 48 (30, 18 )
[LOG] Total clause computation time: 0.029113/0 sec (0.019027/0.019027 sec, 0.010086/0.010086 sec )
[LOG] Total clause minimization time: 0.211857/0 sec (0.191331/0.191331 sec, 0.020526/0.020526 sec )
[LOG] Total clause size reduction: 12696 --> 354 (8004 --> 312, 4692 --> 42 )
[LOG] Average clause size reduction: 264.5 --> 7.375 (266.8 --> 10.4, 260.667 --> 2.33333 )
[LOG] Overall execution time: 2.70248 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.88 sec (Real time) / 2.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.28 sec (Real time) / 1.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2814 3 272 1 2537
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 5.64347 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 410 new AND gates.
[LOG] Size before ABC: 724 AND gates.
[LOG] Size after ABC: 410 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.698715/1 sec (0.383654/1 sec, 0.315061/0 sec )
[LOG] Nr of iterations: 120 (42, 78 )
[LOG] Total clause computation time: 0.10518/1 sec (0.03984/0.03984 sec, 0.06534/0.06534 sec )
[LOG] Total clause minimization time: 0.581232/0 sec (0.337416/0.337416 sec, 0.243816/0.243816 sec )
[LOG] Total clause size reduction: 40592 --> 724 (14104 --> 347, 26488 --> 377 )
[LOG] Average clause size reduction: 338.267 --> 6.03333 (335.81 --> 8.2619, 339.59 --> 4.83333 )
[LOG] Overall execution time: 5.68921 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.91 sec (Real time) / 5.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.53 sec (Real time) / 1.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.18 sec (Real time) / 2.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4621 3 340 1 4276
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 2.53418 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.31682/2 sec (0.186684/1 sec, 0.264271/0 sec, 0.179586/0 sec, 0.283644/0 sec, 0.402638/1 sec )
[LOG] Nr of iterations: 47 (2, 16, 2, 21, 6 )
[LOG] Total clause computation time: 0.425211/1 sec (0.00255/0.00255 sec, 0.118835/0.118835 sec, 0.002897/0.002897 sec, 0.099168/0.099168 sec, 0.201761/0.201761 sec )
[LOG] Total clause minimization time: 0.793159/1 sec (0.162845/0.162845 sec, 0.125689/0.125689 sec, 0.156552/0.156552 sec, 0.165656/0.165656 sec, 0.182417/0.182417 sec )
[LOG] Total clause size reduction: 1344 --> 143 (32 --> 0, 480 --> 55, 32 --> 0, 640 --> 79, 160 --> 9 )
[LOG] Average clause size reduction: 28.5957 --> 3.04255 (16 --> 0, 30 --> 3.4375, 16 --> 0, 30.4762 --> 3.7619, 26.6667 --> 1.5 )
[LOG] Overall execution time: 2.54227 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.70 sec (Real time) / 2.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.89 sec (Real time) / 0.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 440 12 19 1 406
=====================  moving_obstacle_16x16_3glitches.aag =====================
[LOG] Relation determinization time: 5389.85 sec CPU time.
[LOG] Relation determinization time: 5404 sec real time.
[LOG] Final circuit size: 1663 new AND gates.
[LOG] Size before ABC: 3162 AND gates.
[LOG] Size after ABC: 1663 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5202.42/5216 sec (442.504/443 sec, 733.644/736 sec, 1025.33/1028 sec, 1385.12/1389 sec, 1615.82/1620 sec )
[LOG] Nr of iterations: 523 (37, 195, 30, 254, 7 )
[LOG] Total clause computation time: 1611.15/1623 sec (13.8819/13.8819 sec, 369.507/369.507 sec, 21.4508/21.4508 sec, 648.057/648.057 sec, 558.25/558.25 sec )
[LOG] Total clause minimization time: 3562.57/3564 sec (422.29/422.29 sec, 359.917/359.917 sec, 997.574/997.574 sec, 729.36/729.36 sec, 1053.43/1053.43 sec )
[LOG] Total clause size reduction: 22792 --> 3162 (1584 --> 87, 8536 --> 1262, 1276 --> 71, 11132 --> 1729, 264 --> 13 )
[LOG] Average clause size reduction: 43.5793 --> 6.04589 (42.8108 --> 2.35135, 43.7744 --> 6.47179, 42.5333 --> 2.36667, 43.8268 --> 6.80709, 37.7143 --> 1.85714 )
[LOG] Overall execution time: 5390.04 sec CPU time.
[LOG] Overall execution time: 5405 sec real time.
Synthesis time: 5404.93 sec (Real time) / 5381.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.23 sec (Real time) / 1.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 876.66 sec (Real time) / 873.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 2139 18 25 1 2091
=====================  driver_a8y.aag =====================
Synthesis time: 22.08 sec (Real time) / 17.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  driver_b8y.aag =====================
Synthesis time: 23.33 sec (Real time) / 18.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 83.6667 sec CPU time.
[LOG] Relation determinization time: 84 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 83.5834/84 sec (36.5685/37 sec, 21.5072/21 sec, 12.3751/13 sec, 7.02394/7 sec, 3.26792/3 sec, 1.56898/2 sec, 0.683461/0 sec, 0.284992/1 sec, 0.140094/0 sec, 0.068257/0 sec, 0.035269/0 sec, 0.018695/0 sec, 0.010423/0 sec, 0.006223/0 sec, 0.003921/0 sec, 0.002833/0 sec, 0.002264/0 sec, 0.001815/0 sec, 0.001565/0 sec, 0.004136/0 sec, 0.001784/0 sec, 0.001279/0 sec, 0.00304/0 sec, 0.001709/0 sec )
[LOG] Nr of iterations: 39 (1, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 2, 2, 5, 3 )
[LOG] Total clause computation time: 14.6259/14 sec (7.07815/7.07815 sec, 2.37906/2.37906 sec, 1.73959/1.73959 sec, 1.1643/1.1643 sec, 1.35578/1.35578 sec, 0.61195/0.61195 sec, 0.209353/0.209353 sec, 0.049295/0.049295 sec, 0.019602/0.019602 sec, 0.006938/0.006938 sec, 0.003759/0.003759 sec, 0.001949/0.001949 sec, 0.001111/0.001111 sec, 0.000683/0.000683 sec, 0.000457/0.000457 sec, 0.000357/0.000357 sec, 0.000329/0.000329 sec, 0.000234/0.000234 sec, 0.000212/0.000212 sec, 0.000912/0.000912 sec, 0.000248/0.000248 sec, 0.000187/0.000187 sec, 0.000949/0.000949 sec, 0.000536/0.000536 sec )
[LOG] Total clause minimization time: 9.06985/9 sec (0/0 sec, 3.99105/3.99105 sec, 3.02781/3.02781 sec, 2.04618/2.04618 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002005/0.002005 sec, 0.000498/0.000498 sec, 0.00025/0.00025 sec, 0.001363/0.001363 sec, 0.000694/0.000694 sec )
[LOG] Total clause size reduction: 1635 --> 25 (0 --> 0, 109 --> 0, 109 --> 0, 109 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 436 --> 13, 109 --> 1, 109 --> 0, 436 --> 8, 218 --> 2 )
[LOG] Average clause size reduction: 41.9231 --> 0.641026 (0 --> 0, 54.5 --> 0, 54.5 --> 0, 54.5 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 87.2 --> 2.6, 54.5 --> 0.5, 54.5 --> 0, 87.2 --> 1.6, 72.6667 --> 0.666667 )
[LOG] Overall execution time: 83.6718 sec CPU time.
[LOG] Overall execution time: 84 sec real time.
Synthesis time: 84.25 sec (Real time) / 81.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 732 28 80 1 622
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 80.9741 sec CPU time.
[LOG] Relation determinization time: 81 sec real time.
[LOG] Final circuit size: 35 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 80.9065/81 sec (33.6752/33 sec, 21.4617/22 sec, 12.3292/12 sec, 7.96167/8 sec, 3.07457/3 sec, 1.29018/2 sec, 0.575828/0 sec, 0.257438/0 sec, 0.129533/1 sec, 0.065751/0 sec, 0.032567/0 sec, 0.017244/0 sec, 0.009529/0 sec, 0.005595/0 sec, 0.003645/0 sec, 0.002473/0 sec, 0.001881/0 sec, 0.001541/0 sec, 0.001289/0 sec, 0.003414/0 sec, 0.001503/0 sec, 0.00101/0 sec, 0.002359/0 sec, 0.001416/0 sec )
[LOG] Nr of iterations: 40 (1, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 2, 2, 5, 3 )
[LOG] Total clause computation time: 14.3771/14 sec (6.87181/6.87181 sec, 2.45317/2.45317 sec, 1.71646/1.71646 sec, 1.4189/1.4189 sec, 1.29922/1.29922 sec, 0.402821/0.402821 sec, 0.136797/0.136797 sec, 0.039017/0.039017 sec, 0.018434/0.018434 sec, 0.009099/0.009099 sec, 0.003528/0.003528 sec, 0.002035/0.002035 sec, 0.001141/0.001141 sec, 0.000725/0.000725 sec, 0.000496/0.000496 sec, 0.000373/0.000373 sec, 0.000311/0.000311 sec, 0.000275/0.000275 sec, 0.00025/0.00025 sec, 0.000792/0.000792 sec, 0.000199/0.000199 sec, 0.000139/0.000139 sec, 0.000738/0.000738 sec, 0.000364/0.000364 sec )
[LOG] Total clause minimization time: 11.434/10 sec (0/0 sec, 4.89816/4.89816 sec, 3.52105/3.52105 sec, 3.0107/3.0107 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001674/0.001674 sec, 0.000459/0.000459 sec, 0.000219/0.000219 sec, 0.001077/0.001077 sec, 0.000682/0.000682 sec )
[LOG] Total clause size reduction: 1168 --> 27 (0 --> 0, 73 --> 0, 73 --> 0, 146 --> 3, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 292 --> 13, 73 --> 1, 73 --> 0, 292 --> 8, 146 --> 2 )
[LOG] Average clause size reduction: 29.2 --> 0.675 (0 --> 0, 36.5 --> 0, 36.5 --> 0, 48.6667 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 58.4 --> 2.6, 36.5 --> 0.5, 36.5 --> 0, 58.4 --> 1.6, 48.6667 --> 0.666667 )
[LOG] Overall execution time: 80.978 sec CPU time.
[LOG] Overall execution time: 81 sec real time.
Synthesis time: 81.50 sec (Real time) / 79.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 550 16 56 1 475
