

================================================================
== Vivado HLS Report for 'exp_41_25_s'
================================================================
* Date:           Wed Nov 27 14:05:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.904 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       13|       13| 0.130 us | 0.130 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_V_read = call i41 @_ssdm_op_Read.ap_auto.i41(i41 %x_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 15 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i41 %x_V_read to i6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 16 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_3)   --->   "%p_Result_99_s = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 21)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 17 'bitselect' 'p_Result_99_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_3)   --->   "%p_Result_99_1 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 22)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 18 'bitselect' 'p_Result_99_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%p_Result_99_2 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 23)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 19 'bitselect' 'p_Result_99_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%p_Result_99_3 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 24)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 20 'bitselect' 'p_Result_99_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%p_Result_99_4 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 25)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 21 'bitselect' 'p_Result_99_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%p_Result_99_5 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 26)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 22 'bitselect' 'p_Result_99_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%p_Result_99_6 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 27)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 23 'bitselect' 'p_Result_99_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%p_Result_99_7 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 28)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 24 'bitselect' 'p_Result_99_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%p_Result_99_8 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 29)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 25 'bitselect' 'p_Result_99_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%p_Result_99_9 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 30)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 26 'bitselect' 'p_Result_99_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%p_Result_99_10 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 31)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 27 'bitselect' 'p_Result_99_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%p_Result_99_11 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 32)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 28 'bitselect' 'p_Result_99_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%p_Result_99_12 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 33)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 29 'bitselect' 'p_Result_99_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%p_Result_99_13 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 34)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 30 'bitselect' 'p_Result_99_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%p_Result_99_14 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 35)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 31 'bitselect' 'p_Result_99_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%p_Result_99_15 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 36)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 32 'bitselect' 'p_Result_99_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%p_Result_99_16 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 37)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 33 'bitselect' 'p_Result_99_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%p_Result_99_17 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 38)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 34 'bitselect' 'p_Result_99_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%p_Result_99_18 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 39)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 35 'bitselect' 'p_Result_99_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%p_Result_99_19 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 40)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474]   --->   Operation 36 'bitselect' 'p_Result_99_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 40)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:477]   --->   Operation 37 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_5 = call i6 @_ssdm_op_PartSelect.i6.i41.i32.i32(i41 %x_V_read, i32 16, i32 21)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:480]   --->   Operation 38 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln339 = trunc i41 %x_V_read to i16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:482]   --->   Operation 39 'trunc' 'trunc_ln339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %trunc_ln339, i16 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:482]   --->   Operation 40 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_3)   --->   "%xor_ln486 = xor i1 %p_Result_s, %p_Result_99_s" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 41 'xor' 'xor_ln486' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_3)   --->   "%xor_ln486_1 = xor i1 %p_Result_s, %p_Result_99_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 42 'xor' 'xor_ln486_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%xor_ln486_2 = xor i1 %p_Result_s, %p_Result_99_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 43 'xor' 'xor_ln486_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%xor_ln486_3 = xor i1 %p_Result_s, %p_Result_99_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 44 'xor' 'xor_ln486_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%xor_ln486_4 = xor i1 %p_Result_s, %p_Result_99_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 45 'xor' 'xor_ln486_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%xor_ln486_5 = xor i1 %p_Result_s, %p_Result_99_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 46 'xor' 'xor_ln486_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%xor_ln486_6 = xor i1 %p_Result_s, %p_Result_99_6" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 47 'xor' 'xor_ln486_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%xor_ln486_7 = xor i1 %p_Result_s, %p_Result_99_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 48 'xor' 'xor_ln486_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%xor_ln486_8 = xor i1 %p_Result_s, %p_Result_99_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 49 'xor' 'xor_ln486_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%xor_ln486_9 = xor i1 %p_Result_s, %p_Result_99_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 50 'xor' 'xor_ln486_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%xor_ln486_10 = xor i1 %p_Result_s, %p_Result_99_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 51 'xor' 'xor_ln486_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%xor_ln486_11 = xor i1 %p_Result_s, %p_Result_99_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 52 'xor' 'xor_ln486_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%xor_ln486_12 = xor i1 %p_Result_s, %p_Result_99_12" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 53 'xor' 'xor_ln486_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%xor_ln486_13 = xor i1 %p_Result_s, %p_Result_99_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 54 'xor' 'xor_ln486_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%xor_ln486_14 = xor i1 %p_Result_s, %p_Result_99_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 55 'xor' 'xor_ln486_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%xor_ln486_15 = xor i1 %p_Result_s, %p_Result_99_15" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 56 'xor' 'xor_ln486_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%xor_ln486_16 = xor i1 %p_Result_s, %p_Result_99_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 57 'xor' 'xor_ln486_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%xor_ln486_17 = xor i1 %p_Result_s, %p_Result_99_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 58 'xor' 'xor_ln486_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%xor_ln486_18 = xor i1 %p_Result_s, %p_Result_99_18" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 59 'xor' 'xor_ln486_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%xor_ln486_19 = xor i1 %p_Result_s, %p_Result_99_19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 60 'xor' 'xor_ln486_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_19)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %x_V_read, i32 40)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 61 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_19)   --->   "%xor_ln486_20 = xor i1 %p_Result_s, %tmp" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:486]   --->   Operation 62 'xor' 'xor_ln486_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.42ns)   --->   "%icmp_ln1494 = icmp sgt i6 %p_Result_5, 22" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 63 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s_102 = call i7 @_ssdm_op_PartSelect.i7.i41.i32.i32(i41 %x_V_read, i32 14, i32 20)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:497]   --->   Operation 64 'partselect' 'p_Result_s_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i41.i32.i32(i41 %x_V_read, i32 6, i32 13)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:499]   --->   Operation 65 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln103, i2 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:501]   --->   Operation 66 'bitconcatenate' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %tmp_V_1 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:687]   --->   Operation 67 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_ad = getelementptr [256 x i51]* @f_x_msb_3_table_V, i64 0, i64 %zext_ln544" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:687]   --->   Operation 68 'getelementptr' 'f_x_msb_3_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i51* %f_x_msb_3_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:687]   --->   Operation 69 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %tmp_V to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:764]   --->   Operation 70 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_ad = getelementptr [256 x i64]* @f_x_msb_2_table_V, i64 0, i64 %zext_ln544_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:764]   --->   Operation 71 'getelementptr' 'f_x_msb_2_table_V_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i64* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:764]   --->   Operation 72 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>
ST_1 : Operation 73 [1/1] (1.42ns)   --->   "%icmp_ln489 = icmp eq i6 %p_Result_5, 22" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 73 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln489_1 = icmp ugt i32 %p_Result_6, 776142585" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 74 'icmp' 'icmp_ln489_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_19)   --->   "%and_ln489 = and i1 %icmp_ln489_1, %icmp_ln489" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 75 'and' 'and_ln489' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_3)   --->   "%or_ln489 = or i1 %xor_ln486, %xor_ln486_1" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 76 'or' 'or_ln489' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_2)   --->   "%or_ln489_1 = or i1 %xor_ln486_3, %xor_ln486_4" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 77 'or' 'or_ln489_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_2 = or i1 %or_ln489_1, %xor_ln486_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 78 'or' 'or_ln489_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_3 = or i1 %or_ln489_2, %or_ln489" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 79 'or' 'or_ln489_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_5)   --->   "%or_ln489_4 = or i1 %xor_ln486_6, %xor_ln486_7" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 80 'or' 'or_ln489_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_5 = or i1 %or_ln489_4, %xor_ln486_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 81 'or' 'or_ln489_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_7)   --->   "%or_ln489_6 = or i1 %xor_ln486_9, %xor_ln486_10" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 82 'or' 'or_ln489_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_7 = or i1 %or_ln489_6, %xor_ln486_8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 83 'or' 'or_ln489_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_21)   --->   "%or_ln489_8 = or i1 %or_ln489_7, %or_ln489_5" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 84 'or' 'or_ln489_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_21)   --->   "%or_ln489_9 = or i1 %or_ln489_8, %or_ln489_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 85 'or' 'or_ln489_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_11)   --->   "%or_ln489_10 = or i1 %xor_ln486_12, %xor_ln486_13" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 86 'or' 'or_ln489_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_11 = or i1 %or_ln489_10, %xor_ln486_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 87 'or' 'or_ln489_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_13)   --->   "%or_ln489_12 = or i1 %xor_ln486_15, %xor_ln486_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 88 'or' 'or_ln489_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_13 = or i1 %or_ln489_12, %xor_ln486_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 89 'or' 'or_ln489_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_21)   --->   "%or_ln489_14 = or i1 %or_ln489_13, %or_ln489_11" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 90 'or' 'or_ln489_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_16)   --->   "%or_ln489_15 = or i1 %xor_ln486_18, %xor_ln486_19" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 91 'or' 'or_ln489_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_16 = or i1 %or_ln489_15, %xor_ln486_17" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 92 'or' 'or_ln489_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_19)   --->   "%or_ln489_17 = or i1 %icmp_ln1494, %and_ln489" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 93 'or' 'or_ln489_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_19)   --->   "%or_ln489_18 = or i1 %or_ln489_17, %xor_ln486_20" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 94 'or' 'or_ln489_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_19 = or i1 %or_ln489_18, %or_ln489_16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 95 'or' 'or_ln489_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln489_21)   --->   "%or_ln489_20 = or i1 %or_ln489_19, %or_ln489_14" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 96 'or' 'or_ln489_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln489_21 = or i1 %or_ln489_20, %or_ln489_9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 97 'or' 'or_ln489_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i51* %f_x_msb_3_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:687]   --->   Operation 98 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i64* %f_x_msb_2_table_V_ad, align 8" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:764]   --->   Operation 99 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_9 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %f_x_msb_2_V, i32 58, i32 63)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:766]   --->   Operation 100 'partselect' 'p_Result_9' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_V = zext i6 %p_Result_9 to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:767]   --->   Operation 101 'zext' 'lhs_V' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %tmp_V to i9" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:767]   --->   Operation 102 'zext' 'rhs_V' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.91ns)   --->   "%ret_V = add i9 %rhs_V, %lhs_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:767]   --->   Operation 103 'add' 'ret_V' <Predicate = (!or_ln489_21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i64 %f_x_msb_2_V to i58" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:770]   --->   Operation 104 'trunc' 'trunc_ln612' <Predicate = (!or_ln489_21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_8 = call i62 @_ssdm_op_BitConcatenate.i62.i6.i5.i51(i6 %trunc_ln103, i5 0, i51 %f_x_msb_3_V)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:690]   --->   Operation 105 'bitconcatenate' 'p_Result_8' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_10 = call i67 @_ssdm_op_BitConcatenate.i67.i9.i58(i9 %ret_V, i58 %trunc_ln612)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:770]   --->   Operation 106 'bitconcatenate' 'p_Result_10' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i67 %p_Result_10 to i129" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 107 'zext' 'zext_ln1116' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i62 %p_Result_8 to i129" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 108 'zext' 'zext_ln1118' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_3 : Operation 109 [5/5] (6.97ns)   --->   "%r_V_4 = mul i129 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 109 'mul' 'r_V_4' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 110 [4/5] (6.97ns)   --->   "%r_V_4 = mul i129 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 110 'mul' 'r_V_4' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 111 [3/5] (6.97ns)   --->   "%r_V_4 = mul i129 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 111 'mul' 'r_V_4' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 112 [2/5] (6.97ns)   --->   "%r_V_4 = mul i129 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 112 'mul' 'r_V_4' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_7 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %p_Result_s, i7 %p_Result_s_102)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:497]   --->   Operation 113 'bitconcatenate' 'p_Result_7' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_7 : Operation 114 [1/5] (6.97ns)   --->   "%r_V_4 = mul i129 %zext_ln1116, %zext_ln1118" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772]   --->   Operation 114 'mul' 'r_V_4' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_s = call i61 @_ssdm_op_PartSelect.i61.i129.i32.i32(i129 %r_V_4, i32 68, i32 128)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:773]   --->   Operation 115 'partselect' 'tmp_s' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i8 %p_Result_7 to i64" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:842]   --->   Operation 116 'zext' 'zext_ln544_2' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [256 x i68]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_2" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:842]   --->   Operation 117 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_7 : Operation 118 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i68* %exp_x_msb_1_table_V_s, align 16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:842]   --->   Operation 118 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln489_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 7.18>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i61 %tmp_s to i63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 119 'zext' 'zext_ln703' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i71 @_ssdm_op_BitConcatenate.i71.i9.i58.i4(i9 %ret_V, i58 %trunc_ln612, i4 0)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 120 'bitconcatenate' 'rhs_V_1' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i71 %rhs_V_1 to i72" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 121 'zext' 'zext_ln728' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i62 %p_Result_8 to i63" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 122 'zext' 'zext_ln703_3' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (3.46ns)   --->   "%add_ln703 = add i63 %zext_ln703_3, %zext_ln703" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 123 'add' 'add_ln703' <Predicate = (!or_ln489_21)> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i63 %add_ln703 to i72" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 124 'zext' 'zext_ln703_4' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (3.72ns)   --->   "%exp_x_msb_2_3_4_lsb_s = add i72 %zext_ln703_4, %zext_ln728" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774]   --->   Operation 125 'add' 'exp_x_msb_2_3_4_lsb_s' <Predicate = (!or_ln489_21)> <Delay = 3.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i68* %exp_x_msb_1_table_V_s, align 16" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:842]   --->   Operation 126 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln489_21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%r_V = zext i68 %exp_x_msb_1_V to i140" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 127 'zext' 'r_V' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i72 %exp_x_msb_2_3_4_lsb_s to i140" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 128 'zext' 'zext_ln1118_1' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_9 : Operation 129 [5/5] (6.97ns)   --->   "%r_V_5 = mul i140 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 129 'mul' 'r_V_5' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 130 [4/5] (6.97ns)   --->   "%r_V_5 = mul i140 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 130 'mul' 'r_V_5' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 131 [3/5] (6.97ns)   --->   "%r_V_5 = mul i140 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 131 'mul' 'r_V_5' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 132 [2/5] (6.97ns)   --->   "%r_V_5 = mul i140 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 132 'mul' 'r_V_5' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 133 [1/5] (6.97ns)   --->   "%r_V_5 = mul i140 %zext_ln1118_1, %r_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843]   --->   Operation 133 'mul' 'r_V_5' <Predicate = (!or_ln489_21)> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i68 @_ssdm_op_PartSelect.i68.i140.i32.i32(i140 %r_V_5, i32 72, i32 139)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:844]   --->   Operation 134 'partselect' 'y_lo_s_V' <Predicate = (!or_ln489_21)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.90>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str26) nounwind" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 135 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (3.63ns)   --->   "%y_l_V = add i68 %exp_x_msb_1_V, %y_lo_s_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:845]   --->   Operation 136 'add' 'y_l_V' <Predicate = (!or_ln489_21)> <Delay = 3.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%y_V = call i64 @_ssdm_op_PartSelect.i64.i68.i32.i32(i68 %y_l_V, i32 4, i32 67)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:846]   --->   Operation 137 'partselect' 'y_V' <Predicate = (!or_ln489_21)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%xor_ln490 = xor i1 %p_Result_s, true" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:490]   --->   Operation 138 'xor' 'xor_ln490' <Predicate = (or_ln489_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%select_ln490 = select i1 %xor_ln490, i64 -1, i64 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:490]   --->   Operation 139 'select' 'select_ln490' <Predicate = (or_ln489_21)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (1.48ns) (out node of the LUT)   --->   "%p_Val2_20 = select i1 %or_ln489_21, i64 %select_ln490, i64 %y_V" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489]   --->   Operation 140 'select' 'p_Val2_20' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln852)   --->   "%tmp_79 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_20, i32 62, i32 63)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 141 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln852)   --->   "%tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_20, i32 60, i32 61)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 142 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln852)   --->   "%or_ln852 = or i2 %tmp_80, %tmp_79" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 143 'or' 'or_ln852' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln852 = icmp ne i2 %or_ln852, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 144 'icmp' 'icmp_ln852' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_81 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %p_Val2_20, i32 56, i32 59)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 145 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (1.30ns)   --->   "%icmp_ln852_1 = icmp ne i4 %tmp_81, 0" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 146 'icmp' 'icmp_ln852_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%or_ln852_1 = or i1 %icmp_ln852_1, %icmp_ln852" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852]   --->   Operation 147 'or' 'or_ln852_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_59 = call i41 @_ssdm_op_PartSelect.i41.i64.i32.i32(i64 %p_Val2_20, i32 16, i32 56)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:864]   --->   Operation 148 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (1.48ns) (out node of the LUT)   --->   "%r_V_3 = select i1 %or_ln852_1, i41 1099511627775, i41 %tmp_59" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:864]   --->   Operation 149 'select' 'r_V_3' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "ret i41 %r_V_3" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:867]   --->   Operation 150 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.43ns
The critical path consists of the following:
	wire read on port 'x_V' (/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:474) [9]  (0 ns)
	'icmp' operation ('icmp_ln489_1', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489) [98]  (2.47 ns)
	'and' operation ('and_ln489', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489) [99]  (0 ns)
	'or' operation ('or_ln489_17', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489) [117]  (0 ns)
	'or' operation ('or_ln489_18', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489) [118]  (0 ns)
	'or' operation ('or_ln489_19', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489) [119]  (0.978 ns)
	'or' operation ('or_ln489_20', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489) [120]  (0 ns)
	'or' operation ('or_ln489_21', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489) [121]  (0.978 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'load' operation ('f_x_msb_2.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:764) on array 'f_x_msb_2_table_V' [68]  (3.25 ns)
	'add' operation ('ret.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:767) [72]  (1.92 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772) [77]  (6.98 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772) [77]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772) [77]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772) [77]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:772) [77]  (6.98 ns)

 <State 8>: 7.19ns
The critical path consists of the following:
	'add' operation ('add_ln703', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774) [83]  (3.47 ns)
	'add' operation ('exp_x_msb_2_3_4_lsb_m_1.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:774) [85]  (3.72 ns)

 <State 9>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843) [91]  (6.98 ns)

 <State 10>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843) [91]  (6.98 ns)

 <State 11>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843) [91]  (6.98 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843) [91]  (6.98 ns)

 <State 13>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:843) [91]  (6.98 ns)

 <State 14>: 7.9ns
The critical path consists of the following:
	'add' operation ('y_l.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:845) [93]  (3.63 ns)
	'select' operation ('__Val2__', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:489) [122]  (1.48 ns)
	'icmp' operation ('icmp_ln852_1', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852) [128]  (1.3 ns)
	'or' operation ('or_ln852_1', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:852) [129]  (0 ns)
	'select' operation ('r.V', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_exp_apfixed.h:864) [131]  (1.49 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
