Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jan 19 15:27:26 2020
| Host         : LAPTOP-JARNI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.254        0.000                      0                 1517        0.043        0.000                      0                 1517        4.500        0.000                       0                   691  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.459        0.000                      0                 1382        0.043        0.000                      0                 1382        9.020        0.000                       0                   636  
clk_fpga_1          5.732        0.000                      0                  135        0.193        0.000                      0                  135        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          5.254        0.000                      0                   16        0.552        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.459ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.448ns (27.281%)  route 3.860ns (72.719%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y50          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.419     4.266 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.185     5.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.325     5.775 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.986     6.762    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.354     7.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.041     8.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X10Y49         LUT5 (Prop_lut5_I0_O)        0.350     8.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.648     9.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X12Y47         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X12Y47         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.728    22.613    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 13.459    

Slack (MET) :             13.459ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.448ns (27.281%)  route 3.860ns (72.719%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y50          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.419     4.266 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.185     5.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.325     5.775 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.986     6.762    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.354     7.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.041     8.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X10Y49         LUT5 (Prop_lut5_I0_O)        0.350     8.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.648     9.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X12Y47         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X12Y47         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.728    22.613    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 13.459    

Slack (MET) :             13.521ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.448ns (27.114%)  route 3.892ns (72.886%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y50          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.419     4.266 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.185     5.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.325     5.775 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.986     6.762    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.354     7.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.041     8.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X10Y49         LUT5 (Prop_lut5_I0_O)        0.350     8.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.681     9.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X13Y48         FDRE (Setup_fdre_C_R)       -0.633    22.708    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.708    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 13.521    

Slack (MET) :             13.521ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.448ns (27.114%)  route 3.892ns (72.886%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y50          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.419     4.266 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.185     5.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.325     5.775 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.986     6.762    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.354     7.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.041     8.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X10Y49         LUT5 (Prop_lut5_I0_O)        0.350     8.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.681     9.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X13Y48         FDRE (Setup_fdre_C_R)       -0.633    22.708    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         22.708    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 13.521    

Slack (MET) :             13.521ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.448ns (27.114%)  route 3.892ns (72.886%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y50          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.419     4.266 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.185     5.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.325     5.775 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.986     6.762    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.354     7.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.041     8.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X10Y49         LUT5 (Prop_lut5_I0_O)        0.350     8.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.681     9.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X13Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X13Y48         FDRE (Setup_fdre_C_R)       -0.633    22.708    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         22.708    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 13.521    

Slack (MET) :             13.632ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 1.550ns (26.096%)  route 4.390ns (73.904%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y50          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.419     4.266 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.185     5.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.325     5.775 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.986     6.762    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.354     7.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.193     8.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X11Y48         LUT6 (Prop_lut6_I4_O)        0.328     8.637 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__0/O
                         net (fo=3, routed)           1.026     9.662    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/incr_next_pending
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.124     9.786 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq0_i_1/O
                         net (fo=1, routed)           0.000     9.786    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0_n_3
    SLICE_X10Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X10Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)        0.077    23.418    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         23.418    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                 13.632    

Slack (MET) :             13.833ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 2.372ns (41.320%)  route 3.369ns (58.680%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y50          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.419     4.266 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.185     5.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.325     5.775 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.986     6.762    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.354     7.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          0.684     7.800    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y47          LUT4 (Prop_lut4_I3_O)        0.328     8.128 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.768 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.513     9.281    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.306     9.587 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.587    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X8Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.079    23.420    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         23.420    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                 13.833    

Slack (MET) :             13.957ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.426ns (26.743%)  route 3.906ns (73.257%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y50          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.419     4.266 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.185     5.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.325     5.775 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.986     6.762    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.354     7.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.041     8.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X10Y49         LUT4 (Prop_lut4_I0_O)        0.328     8.485 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1/O
                         net (fo=18, routed)          0.695     9.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0
    SLICE_X9Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    23.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         23.136    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                 13.957    

Slack (MET) :             13.957ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.426ns (26.743%)  route 3.906ns (73.257%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y50          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.419     4.266 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.185     5.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.325     5.775 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.986     6.762    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.354     7.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.041     8.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X10Y49         LUT4 (Prop_lut4_I0_O)        0.328     8.485 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1/O
                         net (fo=18, routed)          0.695     9.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0
    SLICE_X9Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    23.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         23.136    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                 13.957    

Slack (MET) :             13.957ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.426ns (26.743%)  route 3.906ns (73.257%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 23.361 - 20.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.715     3.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X5Y50          FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDSE (Prop_fdse_C_Q)         0.419     4.266 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.185     5.450    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X6Y52          LUT2 (Prop_lut2_I0_O)        0.325     5.775 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.986     6.762    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.354     7.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=16, routed)          1.041     8.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next
    SLICE_X10Y49         LUT4 (Prop_lut4_I0_O)        0.328     8.485 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1/O
                         net (fo=18, routed)          0.695     9.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0
    SLICE_X9Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.511    23.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism              0.282    23.643    
                         clock uncertainty           -0.302    23.341    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    23.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         23.136    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                 13.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.587     1.506    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y46          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.118     1.765    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X0Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.853     1.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.351     1.539    
    SLICE_X0Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.722    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.587     1.506    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.102     1.749    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X4Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.855     1.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.370     1.522    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.730%)  route 0.186ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.186     1.814    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.761    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.792%)  route 0.232ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.580     1.499    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.232     1.873    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.226ns (52.938%)  route 0.201ns (47.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.582     1.501    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q
                         net (fo=1, routed)           0.201     1.830    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg3[30]
    SLICE_X3Y49          LUT5 (Prop_lut5_I1_O)        0.098     1.928 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.928    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X3Y49          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.856     1.894    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.118     1.776    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.868    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.247ns (54.943%)  route 0.203ns (45.057%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.588     1.507    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y49          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148     1.655 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg2_reg[29]/Q
                         net (fo=1, routed)           0.203     1.858    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg2[29]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.099     1.957 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.957    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X4Y50          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.851     1.889    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.121     1.892    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.935%)  route 0.219ns (63.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.219     1.848    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.762    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.454%)  route 0.223ns (63.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.223     1.853    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.762    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.498%)  route 0.169ns (54.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.588     1.507    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.169     1.817    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X0Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.854     1.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.351     1.540    
    SLICE_X0Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.723    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.318%)  route 0.270ns (65.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.270     1.912    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X6Y46     design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X4Y39     design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X4Y39     design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y39     design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y48     design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y48     design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y46     design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y42     design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y44     design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.261 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X12Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/Q
                         net (fo=2, routed)           0.854     5.068    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     5.192 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7/O
                         net (fo=17, routed)          0.818     6.010    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.134 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3/O
                         net (fo=4, routed)           0.727     6.861    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.632     7.617    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.510    13.261    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[12]/C
                         clock pessimism              0.411    13.671    
                         clock uncertainty           -0.154    13.517    
    SLICE_X10Y44         FDRE (Setup_fdre_C_CE)      -0.169    13.348    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[12]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.261 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X12Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/Q
                         net (fo=2, routed)           0.854     5.068    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     5.192 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7/O
                         net (fo=17, routed)          0.818     6.010    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.134 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3/O
                         net (fo=4, routed)           0.727     6.861    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.632     7.617    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.510    13.261    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[13]/C
                         clock pessimism              0.411    13.671    
                         clock uncertainty           -0.154    13.517    
    SLICE_X10Y44         FDRE (Setup_fdre_C_CE)      -0.169    13.348    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[13]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.261 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X12Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/Q
                         net (fo=2, routed)           0.854     5.068    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     5.192 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7/O
                         net (fo=17, routed)          0.818     6.010    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.134 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3/O
                         net (fo=4, routed)           0.727     6.861    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.632     7.617    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.510    13.261    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[14]/C
                         clock pessimism              0.411    13.671    
                         clock uncertainty           -0.154    13.517    
    SLICE_X10Y44         FDRE (Setup_fdre_C_CE)      -0.169    13.348    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[14]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.261 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X12Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/Q
                         net (fo=2, routed)           0.854     5.068    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     5.192 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7/O
                         net (fo=17, routed)          0.818     6.010    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.134 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3/O
                         net (fo=4, routed)           0.727     6.861    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.632     7.617    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.510    13.261    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[15]/C
                         clock pessimism              0.411    13.671    
                         clock uncertainty           -0.154    13.517    
    SLICE_X10Y44         FDRE (Setup_fdre_C_CE)      -0.169    13.348    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[15]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.890ns (23.143%)  route 2.956ns (76.857%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.261 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X12Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/Q
                         net (fo=2, routed)           0.854     5.068    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     5.192 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7/O
                         net (fo=17, routed)          0.818     6.010    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.134 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3/O
                         net (fo=4, routed)           0.727     6.861    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.557     7.542    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1_n_0
    SLICE_X10Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.510    13.261    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[10]/C
                         clock pessimism              0.411    13.671    
                         clock uncertainty           -0.154    13.517    
    SLICE_X10Y43         FDRE (Setup_fdre_C_CE)      -0.169    13.348    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[10]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.890ns (23.143%)  route 2.956ns (76.857%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.261 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X12Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/Q
                         net (fo=2, routed)           0.854     5.068    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     5.192 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7/O
                         net (fo=17, routed)          0.818     6.010    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.134 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3/O
                         net (fo=4, routed)           0.727     6.861    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.557     7.542    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1_n_0
    SLICE_X10Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.510    13.261    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[11]/C
                         clock pessimism              0.411    13.671    
                         clock uncertainty           -0.154    13.517    
    SLICE_X10Y43         FDRE (Setup_fdre_C_CE)      -0.169    13.348    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[11]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.890ns (23.143%)  route 2.956ns (76.857%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.261 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X12Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/Q
                         net (fo=2, routed)           0.854     5.068    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     5.192 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7/O
                         net (fo=17, routed)          0.818     6.010    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.134 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3/O
                         net (fo=4, routed)           0.727     6.861    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.557     7.542    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1_n_0
    SLICE_X10Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.510    13.261    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[8]/C
                         clock pessimism              0.411    13.671    
                         clock uncertainty           -0.154    13.517    
    SLICE_X10Y43         FDRE (Setup_fdre_C_CE)      -0.169    13.348    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[8]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.890ns (23.143%)  route 2.956ns (76.857%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.261 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X12Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/Q
                         net (fo=2, routed)           0.854     5.068    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     5.192 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7/O
                         net (fo=17, routed)          0.818     6.010    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.134 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3/O
                         net (fo=4, routed)           0.727     6.861    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.557     7.542    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1_n_0
    SLICE_X10Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.510    13.261    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[9]/C
                         clock pessimism              0.411    13.671    
                         clock uncertainty           -0.154    13.517    
    SLICE_X10Y43         FDRE (Setup_fdre_C_CE)      -0.169    13.348    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[9]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.890ns (23.312%)  route 2.928ns (76.688%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 13.260 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X12Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/Q
                         net (fo=2, routed)           0.854     5.068    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     5.192 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7/O
                         net (fo=17, routed)          0.818     6.010    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.134 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3/O
                         net (fo=4, routed)           0.727     6.861    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.529     7.514    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.509    13.260    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y41         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[0]/C
                         clock pessimism              0.411    13.670    
                         clock uncertainty           -0.154    13.516    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.347    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[0]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.890ns (23.312%)  route 2.928ns (76.688%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 13.260 - 10.000 ) 
    Source Clock Delay      (SCD):    3.696ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911     1.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684     3.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X12Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     4.214 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/Q
                         net (fo=2, routed)           0.854     5.068    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     5.192 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7/O
                         net (fo=17, routed)          0.818     6.010    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count[16]_i_7_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.134 f  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3/O
                         net (fo=4, routed)           0.727     6.861    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.529     7.514    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters[0]_i_1_n_0
    SLICE_X10Y41         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.659    11.659    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.750 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.509    13.260    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y41         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[1]/C
                         clock pessimism              0.411    13.670    
                         clock uncertainty           -0.154    13.516    
    SLICE_X10Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.347    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[1]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  5.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_last_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.833%)  route 0.142ns (50.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X11Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_synced_reg/Q
                         net (fo=6, routed)           0.142     1.726    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_synced
    SLICE_X11Y42         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.835     1.818    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X11Y42         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_last_reg/C
                         clock pessimism             -0.360     1.458    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.075     1.533    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_last_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.875%)  route 0.146ns (47.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y42         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[5]/Q
                         net (fo=3, routed)           0.146     1.752    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[5]
    SLICE_X9Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.835     1.818    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[5]/C
                         clock pessimism             -0.341     1.477    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.070     1.547    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.098%)  route 0.145ns (46.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[13]/Q
                         net (fo=3, routed)           0.145     1.752    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[13]
    SLICE_X9Y44          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.836     1.819    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y44          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[13]/C
                         clock pessimism             -0.341     1.478    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.066     1.544    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.562%)  route 0.181ns (52.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y42         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[4]/Q
                         net (fo=3, routed)           0.181     1.787    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[4]
    SLICE_X9Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.835     1.818    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[4]/C
                         clock pessimism             -0.341     1.477    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.070     1.547    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.105%)  route 0.192ns (53.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[10]/Q
                         net (fo=3, routed)           0.192     1.798    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[10]
    SLICE_X9Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.836     1.819    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[10]/C
                         clock pessimism             -0.341     1.478    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.070     1.548    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.090%)  route 0.192ns (53.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[15]/Q
                         net (fo=3, routed)           0.192     1.799    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[15]
    SLICE_X9Y44          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.836     1.819    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y44          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[15]/C
                         clock pessimism             -0.341     1.478    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.070     1.548    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.448%)  route 0.189ns (53.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[14]/Q
                         net (fo=3, routed)           0.189     1.796    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[14]
    SLICE_X9Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.836     1.819    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[14]/C
                         clock pessimism             -0.341     1.478    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.066     1.544    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.280%)  route 0.206ns (55.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X10Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[12]/Q
                         net (fo=3, routed)           0.206     1.813    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[12]
    SLICE_X9Y44          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.836     1.819    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y44          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[12]/C
                         clock pessimism             -0.341     1.478    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.070     1.548    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X11Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_reg/Q
                         net (fo=2, routed)           0.170     1.754    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_1/O
                         net (fo=1, routed)           0.000     1.799    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.836     1.819    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X11Y44         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_reg/C
                         clock pessimism             -0.376     1.443    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.091     1.534    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_trig_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_unsynced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_synced_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.714%)  route 0.197ns (58.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X11Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_unsynced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_unsynced_reg/Q
                         net (fo=1, routed)           0.197     1.781    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_unsynced
    SLICE_X11Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_synced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.954     0.954    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.983 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.836     1.819    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X11Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_synced_reg/C
                         clock pessimism             -0.376     1.443    
    SLICE_X11Y43         FDRE (Hold_fdre_C_D)         0.070     1.513    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_synced_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y42    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y42    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y42    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y43    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y43    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y41    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y43    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y43    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y43    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/echo_last_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41     design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/centimeters_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y44    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y44    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y44    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y43    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        4.150ns  (logic 0.580ns (13.975%)  route 3.570ns (86.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.696ns = ( 13.696 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684    13.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X13Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456    14.152 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[9]/Q
                         net (fo=1, routed)           3.570    17.722    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[9]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.124    17.846 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    17.846    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X6Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.509    23.359    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    23.359    
                         clock uncertainty           -0.337    23.022    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.079    23.101    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         23.101    
                         arrival time                         -17.846    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        4.026ns  (logic 0.580ns (14.406%)  route 3.446ns (85.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.696ns = ( 13.696 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684    13.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    14.152 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[10]/Q
                         net (fo=1, routed)           3.446    17.598    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[10]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124    17.722 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    17.722    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.509    23.359    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    23.359    
                         clock uncertainty           -0.337    23.022    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.077    23.099    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         23.099    
                         arrival time                         -17.722    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.991ns  (logic 0.580ns (14.531%)  route 3.411ns (85.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.696ns = ( 13.696 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684    13.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y44          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    14.152 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[12]/Q
                         net (fo=1, routed)           3.411    17.564    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[12]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124    17.688 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    17.688    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.509    23.359    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000    23.359    
                         clock uncertainty           -0.337    23.022    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.081    23.103    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         23.103    
                         arrival time                         -17.688    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.949ns  (logic 0.580ns (14.688%)  route 3.369ns (85.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456    14.151 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[4]/Q
                         net (fo=1, routed)           3.369    17.520    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[4]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.124    17.644 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    17.644    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X6Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.508    23.358    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    23.358    
                         clock uncertainty           -0.337    23.021    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.081    23.102    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         23.102    
                         arrival time                         -17.644    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.927ns  (logic 0.580ns (14.771%)  route 3.347ns (85.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456    14.151 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[5]/Q
                         net (fo=1, routed)           3.347    17.498    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[5]
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124    17.622 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    17.622    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X6Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.508    23.358    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    23.358    
                         clock uncertainty           -0.337    23.021    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)        0.079    23.100    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         23.100    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.914ns  (logic 0.580ns (14.818%)  route 3.334ns (85.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.696ns = ( 13.696 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.684    13.696    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y44          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.456    14.152 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[13]/Q
                         net (fo=1, routed)           3.334    17.486    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[13]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.124    17.610 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    17.610    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.509    23.359    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000    23.359    
                         clock uncertainty           -0.337    23.022    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.079    23.101    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         23.101    
                         arrival time                         -17.610    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.859ns  (logic 0.580ns (15.029%)  route 3.279ns (84.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456    14.151 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[0]/Q
                         net (fo=1, routed)           3.279    17.431    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.124    17.555 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    17.555    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X6Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.508    23.358    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    23.358    
                         clock uncertainty           -0.337    23.021    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.079    23.100    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         23.100    
                         arrival time                         -17.555    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.817ns  (logic 0.580ns (15.197%)  route 3.237ns (84.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456    14.151 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[3]/Q
                         net (fo=1, routed)           3.237    17.388    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[3]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.124    17.512 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    17.512    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X6Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.508    23.358    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    23.358    
                         clock uncertainty           -0.337    23.021    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)        0.077    23.098    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         23.098    
                         arrival time                         -17.512    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.729ns  (logic 0.580ns (15.552%)  route 3.149ns (84.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456    14.151 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[6]/Q
                         net (fo=1, routed)           3.149    17.301    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[6]
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124    17.425 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    17.425    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X6Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.508    23.358    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    23.358    
                         clock uncertainty           -0.337    23.021    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)        0.079    23.100    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         23.100    
                         arrival time                         -17.425    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        3.682ns  (logic 0.580ns (15.751%)  route 3.102ns (84.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.695ns = ( 13.695 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.911    11.911    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    12.012 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          1.683    13.695    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.456    14.151 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[2]/Q
                         net (fo=1, routed)           3.102    17.253    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[2]
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.124    17.377 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    17.377    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X6Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         1.508    23.358    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    23.358    
                         clock uncertainty           -0.337    23.021    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)        0.081    23.102    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         23.102    
                         arrival time                         -17.377    
  -------------------------------------------------------------------
                         slack                                  5.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.902%)  route 1.256ns (87.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y44          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[15]/Q
                         net (fo=1, routed)           1.256     2.839    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[15]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.045     2.884 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.884    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.836     1.874    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.874    
                         clock uncertainty            0.337     2.211    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.121     2.332    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.186ns (12.742%)  route 1.274ns (87.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X13Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[11]/Q
                         net (fo=1, routed)           1.274     2.858    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[11]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045     2.903 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     2.903    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X6Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.836     1.874    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     1.874    
                         clock uncertainty            0.337     2.211    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120     2.331    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.186ns (12.616%)  route 1.288ns (87.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[0]/Q
                         net (fo=1, routed)           1.288     2.871    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[0]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.045     2.916 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.916    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X6Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.835     1.873    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y41          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.337     2.210    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.121     2.331    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.186ns (12.355%)  route 1.320ns (87.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X13Y43         FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[8]/Q
                         net (fo=1, routed)           1.320     2.903    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[8]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045     2.948 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.948    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X6Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.836     1.874    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.874    
                         clock uncertainty            0.337     2.211    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.121     2.332    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.186ns (12.339%)  route 1.321ns (87.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y44          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[12]/Q
                         net (fo=1, routed)           1.321     2.905    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[12]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.045     2.950 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.950    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.836     1.874    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.874    
                         clock uncertainty            0.337     2.211    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.121     2.332    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.171%)  route 1.342ns (87.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y44          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[13]/Q
                         net (fo=1, routed)           1.342     2.926    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[13]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.045     2.971 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     2.971    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.836     1.874    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     1.874    
                         clock uncertainty            0.337     2.211    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.121     2.332    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.186ns (12.059%)  route 1.356ns (87.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[6]/Q
                         net (fo=1, routed)           1.356     2.939    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[6]
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.045     2.984 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.984    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X6Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.835     1.873    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.337     2.210    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.121     2.331    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.186ns (12.011%)  route 1.363ns (87.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.567     1.442    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[5]/Q
                         net (fo=1, routed)           1.363     2.945    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[5]
    SLICE_X6Y42          LUT6 (Prop_lut6_I1_O)        0.045     2.990 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.990    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X6Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.835     1.873    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y42          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty            0.337     2.210    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.121     2.331    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.186ns (11.891%)  route 1.378ns (88.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[14]/Q
                         net (fo=1, routed)           1.378     2.962    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[14]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045     3.007 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     3.007    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X6Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.836     1.874    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.874    
                         clock uncertainty            0.337     2.211    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.121     2.332    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.186ns (11.878%)  route 1.380ns (88.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.849     0.849    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.875 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=54, routed)          0.568     1.443    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/clk
    SLICE_X9Y43          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_sonar/sonar_out_reg[10]/Q
                         net (fo=1, routed)           1.380     2.964    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/sonar_out[10]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.045     3.009 r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     3.009    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=636, routed)         0.836     1.874    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y45          FDRE                                         r  design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.874    
                         clock uncertainty            0.337     2.211    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.120     2.331    design_1_i/Ultrasoon_0/U0/Ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.678    





