Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Mar  2 22:01:54 2024
| Host         : LAPTOP-ESNLEJG4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file framesMaster_timing_summary_routed.rpt -pb framesMaster_timing_summary_routed.pb -rpx framesMaster_timing_summary_routed.rpx -warn_on_violation
| Design       : framesMaster
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    77          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (77)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (181)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (77)
-------------------------
 There are 76 register/latch pins with no clock driven by root clock pin: clk25/clk25mhz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk25/clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (181)
--------------------------------------------------
 There are 181 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.132        0.000                      0                 4247        0.048        0.000                      0                 4247        4.500        0.000                       0                   568  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.132        0.000                      0                 4247        0.048        0.000                      0                 4247        4.500        0.000                       0                   568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 0.518ns (5.693%)  route 8.581ns (94.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.790     5.552    sDesigner/clk_IBUF_BUFG
    SLICE_X98Y17         FDRE                                         r  sDesigner/vAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17         FDRE (Prop_fdre_C_Q)         0.518     6.070 r  sDesigner/vAddr_reg[6]/Q
                         net (fo=80, routed)          8.581    14.651    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.608    15.091    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.384    
                         clock uncertainty           -0.035    15.349    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.783    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -14.651    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 0.478ns (5.536%)  route 8.156ns (94.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.790     5.552    sDesigner/clk_IBUF_BUFG
    SLICE_X98Y17         FDRE                                         r  sDesigner/vAddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17         FDRE (Prop_fdre_C_Q)         0.478     6.030 r  sDesigner/vAddr_reg[7]/Q
                         net (fo=80, routed)          8.156    14.186    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y8          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.535    15.018    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.311    
                         clock uncertainty           -0.035    15.276    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.738    14.538    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 0.518ns (5.835%)  route 8.360ns (94.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.790     5.552    sDesigner/clk_IBUF_BUFG
    SLICE_X98Y17         FDRE                                         r  sDesigner/vAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17         FDRE (Prop_fdre_C_Q)         0.518     6.070 r  sDesigner/vAddr_reg[6]/Q
                         net (fo=80, routed)          8.360    14.431    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y5          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.608    15.091    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.384    
                         clock uncertainty           -0.035    15.349    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.783    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 0.518ns (5.835%)  route 8.360ns (94.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.790     5.552    sDesigner/clk_IBUF_BUFG
    SLICE_X98Y17         FDRE                                         r  sDesigner/vAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17         FDRE (Prop_fdre_C_Q)         0.518     6.070 r  sDesigner/vAddr_reg[6]/Q
                         net (fo=80, routed)          8.360    14.431    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y3          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.610    15.093    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.386    
                         clock uncertainty           -0.035    15.351    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.785    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 outMaster/pixelN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outMaster/startAddr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.632ns  (logic 4.889ns (50.756%)  route 4.743ns (49.244%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.718     5.480    outMaster/clk_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  outMaster/pixelN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.456     5.936 f  outMaster/pixelN_reg[0]/Q
                         net (fo=28, routed)          0.858     6.795    outMaster/pixelN_reg_n_0_[0]
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.919 r  outMaster/rowN[1]_i_2/O
                         net (fo=17, routed)          0.661     7.579    outMaster/rowN[1]_i_2_n_0
    SLICE_X66Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.703 r  outMaster/rowNN[2]_i_1/O
                         net (fo=2, routed)           0.437     8.140    outMaster/rowNN[2]
    SLICE_X66Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.264 r  outMaster/startAddr2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.264    outMaster/startAddr2_carry_i_4_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.644 r  outMaster/startAddr2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.644    outMaster/startAddr2_carry_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.967 r  outMaster/startAddr2_carry__0/O[1]
                         net (fo=3, routed)           0.511     9.478    outMaster/startAddr2[9]
    SLICE_X64Y20         LUT2 (Prop_lut2_I1_O)        0.306     9.784 r  outMaster/startAddr1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.784    outMaster/startAddr1_carry__0_i_3_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.334 r  outMaster/startAddr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.334    outMaster/startAddr1_carry__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.647 r  outMaster/startAddr1_carry__1/O[3]
                         net (fo=9, routed)           1.180    11.827    outMaster/startAddr1[15]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.306    12.133 r  outMaster/startAddr0__80_carry__3_i_8/O
                         net (fo=1, routed)           0.000    12.133    outMaster/startAddr0__80_carry__3_i_8_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.646 r  outMaster/startAddr0__80_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.646    outMaster/startAddr0__80_carry__3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.865 r  outMaster/startAddr0__80_carry__4/O[0]
                         net (fo=3, routed)           1.097    13.962    outMaster/startAddr0__80_carry__4_n_7
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.295    14.257 r  outMaster/startAddr0__154_carry__4_i_7/O
                         net (fo=1, routed)           0.000    14.257    outMaster/startAddr0__154_carry__4_i_7_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.790 r  outMaster/startAddr0__154_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.790    outMaster/startAddr0__154_carry__4_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  outMaster/startAddr0__154_carry__5/O[1]
                         net (fo=1, routed)           0.000    15.113    outMaster/p_0_in[31]
    SLICE_X62Y20         FDRE                                         r  outMaster/startAddr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.542    15.025    outMaster/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  outMaster/startAddr_reg[31]/C
                         clock pessimism              0.394    15.419    
                         clock uncertainty           -0.035    15.384    
    SLICE_X62Y20         FDRE (Setup_fdre_C_D)        0.109    15.493    outMaster/startAddr_reg[31]
  -------------------------------------------------------------------
                         required time                         15.493    
                         arrival time                         -15.113    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 0.518ns (5.915%)  route 8.239ns (94.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.790     5.552    sDesigner/clk_IBUF_BUFG
    SLICE_X98Y17         FDRE                                         r  sDesigner/vAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17         FDRE (Prop_fdre_C_Q)         0.518     6.070 r  sDesigner/vAddr_reg[6]/Q
                         net (fo=80, routed)          8.239    14.310    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y4          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.520    15.003    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.296    
                         clock uncertainty           -0.035    15.261    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.695    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 0.518ns (5.941%)  route 8.201ns (94.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.790     5.552    sDesigner/clk_IBUF_BUFG
    SLICE_X98Y17         FDRE                                         r  sDesigner/vAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17         FDRE (Prop_fdre_C_Q)         0.518     6.070 r  sDesigner/vAddr_reg[6]/Q
                         net (fo=80, routed)          8.201    14.271    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y2          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.530    15.013    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.306    
                         clock uncertainty           -0.035    15.271    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.705    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 0.518ns (5.941%)  route 8.201ns (94.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.790     5.552    sDesigner/clk_IBUF_BUFG
    SLICE_X98Y17         FDRE                                         r  sDesigner/vAddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17         FDRE (Prop_fdre_C_Q)         0.518     6.070 r  sDesigner/vAddr_reg[6]/Q
                         net (fo=80, routed)          8.201    14.271    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y0          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.535    15.018    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.294    15.311    
                         clock uncertainty           -0.035    15.276    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.710    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 0.419ns (4.960%)  route 8.029ns (95.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.780     5.542    sDesigner/clk_IBUF_BUFG
    SLICE_X103Y25        FDRE                                         r  sDesigner/vData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDRE (Prop_fdre_C_Q)         0.419     5.961 r  sDesigner/vData_reg[5]/Q
                         net (fo=57, routed)          8.029    13.991    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y0          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.618    15.101    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.394    
                         clock uncertainty           -0.035    15.359    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.912    14.447    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 sDesigner/vAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.773ns  (logic 0.518ns (5.905%)  route 8.255ns (94.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.790     5.552    sDesigner/clk_IBUF_BUFG
    SLICE_X98Y17         FDRE                                         r  sDesigner/vAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17         FDRE (Prop_fdre_C_Q)         0.518     6.070 r  sDesigner/vAddr_reg[10]/Q
                         net (fo=80, routed)          8.255    14.325    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y3          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.610    15.093    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.386    
                         clock uncertainty           -0.035    15.351    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.785    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -14.325    
  -------------------------------------------------------------------
                         slack                                  0.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dStruct/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.971%)  route 0.257ns (61.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.610     1.557    dStruct/clk_IBUF_BUFG
    SLICE_X102Y10        FDRE                                         r  dStruct/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y10        FDRE (Prop_fdre_C_Q)         0.164     1.721 r  dStruct/data_reg[3]/Q
                         net (fo=1, routed)           0.257     1.978    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X5Y2          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.919     2.114    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.633    
    RAMB36_X5Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.929    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dStruct/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.621%)  route 0.226ns (60.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.609     1.556    dStruct/clk_IBUF_BUFG
    SLICE_X104Y12        FDRE                                         r  dStruct/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y12        FDRE (Prop_fdre_C_Q)         0.148     1.704 r  dStruct/data_reg[9]/Q
                         net (fo=1, routed)           0.226     1.929    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X5Y2          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.919     2.114    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.612    
    RAMB36_X5Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.243     1.855    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sDesigner/vData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.443%)  route 0.307ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.599     1.546    sDesigner/clk_IBUF_BUFG
    SLICE_X105Y25        FDRE                                         r  sDesigner/vData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDRE (Prop_fdre_C_Q)         0.141     1.687 r  sDesigner/vData_reg[4]/Q
                         net (fo=57, routed)          0.307     1.994    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/dina[1]
    RAMB36_X5Y6          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.917     2.112    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.610    
    RAMB36_X5Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.906    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rand/lfsr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand/random_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.610     1.557    rand/clk_IBUF_BUFG
    SLICE_X103Y11        FDRE                                         r  rand/lfsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  rand/lfsr_reg[5]/Q
                         net (fo=2, routed)           0.067     1.765    rand/lfsr[5]
    SLICE_X103Y11        FDRE                                         r  rand/random_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.880     2.074    rand/clk_IBUF_BUFG
    SLICE_X103Y11        FDRE                                         r  rand/random_reg[5]/C
                         clock pessimism             -0.517     1.557    
    SLICE_X103Y11        FDRE (Hold_fdre_C_D)         0.076     1.633    rand/random_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sDesigner/row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.879%)  route 0.263ns (65.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.608     1.555    sDesigner/clk_IBUF_BUFG
    SLICE_X103Y14        FDRE                                         r  sDesigner/row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.141     1.696 r  sDesigner/row_reg[2]/Q
                         net (fo=9, routed)           0.263     1.959    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X5Y2          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.922     2.117    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.480     1.636    
    RAMB36_X5Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.819    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rand/lfsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand/random_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.610     1.557    rand/clk_IBUF_BUFG
    SLICE_X103Y11        FDRE                                         r  rand/lfsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  rand/lfsr_reg[6]/Q
                         net (fo=3, routed)           0.079     1.777    rand/lfsr[6]
    SLICE_X103Y11        FDRE                                         r  rand/random_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.880     2.074    rand/clk_IBUF_BUFG
    SLICE_X103Y11        FDRE                                         r  rand/random_reg[6]/C
                         clock pessimism             -0.517     1.557    
    SLICE_X103Y11        FDRE (Hold_fdre_C_D)         0.078     1.635    rand/random_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sDesigner/vData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.912%)  route 0.383ns (73.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.599     1.546    sDesigner/clk_IBUF_BUFG
    SLICE_X103Y25        FDRE                                         r  sDesigner/vData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y25        FDRE (Prop_fdre_C_Q)         0.141     1.687 r  sDesigner/vData_reg[1]/Q
                         net (fo=8, routed)           0.383     2.070    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[0]
    RAMB36_X5Y4          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.909     2.104    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.480     1.623    
    RAMB36_X5Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.919    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sDesigner/vData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.350%)  route 0.394ns (73.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.599     1.546    sDesigner/clk_IBUF_BUFG
    SLICE_X95Y26         FDRE                                         r  sDesigner/vData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y26         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  sDesigner/vData_reg[10]/Q
                         net (fo=57, routed)          0.394     2.081    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/dina[7]
    RAMB36_X5Y6          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.917     2.112    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.631    
    RAMB36_X5Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.927    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sDesigner/row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.443%)  route 0.281ns (66.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.608     1.555    sDesigner/clk_IBUF_BUFG
    SLICE_X103Y13        FDRE                                         r  sDesigner/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.141     1.696 r  sDesigner/row_reg[3]/Q
                         net (fo=7, routed)           0.281     1.976    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X5Y2          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.922     2.117    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.480     1.636    
    RAMB36_X5Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.819    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rand/lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.610     1.557    rand/clk_IBUF_BUFG
    SLICE_X102Y11        FDRE                                         r  rand/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y11        FDRE (Prop_fdre_C_Q)         0.164     1.721 r  rand/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.056     1.777    rand/lfsr[0]
    SLICE_X102Y11        FDRE                                         r  rand/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.880     2.074    rand/clk_IBUF_BUFG
    SLICE_X102Y11        FDRE                                         r  rand/lfsr_reg[1]/C
                         clock pessimism             -0.517     1.557    
    SLICE_X102Y11        FDRE (Hold_fdre_C_D)         0.060     1.617    rand/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y0    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y0    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y1    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y1    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y0    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y0    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y44   clk25/clk50mhz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y44   clk25/clk50mhz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y16   dStruct/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y16   dStruct/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y16   dStruct/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y16   dStruct/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y10  dStruct/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y10  dStruct/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y10  dStruct/address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y10  dStruct/address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y44   clk25/clk50mhz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y44   clk25/clk50mhz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y16   dStruct/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y16   dStruct/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y16   dStruct/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y16   dStruct/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y10  dStruct/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y10  dStruct/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y10  dStruct/address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y10  dStruct/address_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.980ns  (logic 5.015ns (41.862%)  route 6.965ns (58.138%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE                         0.000     0.000 r  vga/h_rn_reg[28]/C
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/h_rn_reg[28]/Q
                         net (fo=4, routed)           0.677     1.195    vga/h_rn[28]
    SLICE_X51Y25         LUT3 (Prop_lut3_I1_O)        0.152     1.347 r  vga/hsync_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.967     2.314    vga/hsync_OBUF_inst_i_7_n_0
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.326     2.640 r  vga/hsync_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.419     3.059    vga/hsync_OBUF_inst_i_5_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.183 r  vga/hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.977     4.160    vga/hsync_OBUF_inst_i_2_n_0
    SLICE_X51Y20         LUT4 (Prop_lut4_I0_O)        0.152     4.312 r  vga/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.925     8.237    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.743    11.980 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.980    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.438ns  (logic 4.505ns (39.390%)  route 6.933ns (60.610%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE                         0.000     0.000 r  vga/v_rn_reg[14]/C
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/v_rn_reg[14]/Q
                         net (fo=2, routed)           1.048     1.504    vga/v_rn_reg_n_0_[14]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.124     1.628 r  vga/v_rn[30]_i_6/O
                         net (fo=3, routed)           0.984     2.612    vga/v_rn[30]_i_6_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.736 r  vga/endFrame_i_3/O
                         net (fo=3, routed)           0.629     3.364    vga/endFrame_i_3_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.488 r  vga/vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.650     4.138    vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.262 r  vga/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.623     7.885    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.553    11.438 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.438    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 4.033ns (53.761%)  route 3.469ns (46.239%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE                         0.000     0.000 r  vga/red_reg[1]/C
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/red_reg[1]/Q
                         net (fo=1, routed)           3.469     3.987    red_OBUF[1]
    U20                  OBUF (Prop_obuf_I_O)         3.515     7.502 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.502    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/green_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 4.076ns (54.429%)  route 3.413ns (45.571%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE                         0.000     0.000 r  vga/green_reg[2]/C
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/green_reg[2]/Q
                         net (fo=1, routed)           3.413     3.931    green_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.558     7.489 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.489    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/green_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 4.075ns (54.419%)  route 3.413ns (45.581%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE                         0.000     0.000 r  vga/green_reg[0]/C
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/green_reg[0]/Q
                         net (fo=1, routed)           3.413     3.931    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557     7.487 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.487    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.445ns  (logic 3.994ns (53.639%)  route 3.452ns (46.361%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  vga/red_reg[0]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/red_reg[0]/Q
                         net (fo=1, routed)           3.452     3.908    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538     7.445 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.445    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blue_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.356ns  (logic 4.055ns (55.118%)  route 3.302ns (44.882%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  vga/blue_reg[3]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/blue_reg[3]/Q
                         net (fo=1, routed)           3.302     3.820    blue_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.537     7.356 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.356    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blue_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.065ns (55.457%)  route 3.265ns (44.543%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  vga/blue_reg[2]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/blue_reg[2]/Q
                         net (fo=1, routed)           3.265     3.783    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547     7.330 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.330    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blue_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.250ns  (logic 3.988ns (55.008%)  route 3.262ns (44.992%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  vga/blue_reg[0]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/blue_reg[0]/Q
                         net (fo=1, routed)           3.262     3.718    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532     7.250 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.250    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 3.985ns (54.979%)  route 3.263ns (45.021%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE                         0.000     0.000 r  vga/red_reg[3]/C
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/red_reg[3]/Q
                         net (fo=1, routed)           3.263     3.719    red_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.529     7.248 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.248    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_rn_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE                         0.000     0.000 r  vga/v_rn_reg[1]/C
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[1]/Q
                         net (fo=4, routed)           0.109     0.250    vga/v_rn_reg_n_0_[1]
    SLICE_X53Y20         LUT5 (Prop_lut5_I1_O)        0.045     0.295 r  vga/active_i_1/O
                         net (fo=1, routed)           0.000     0.295    vga/active0
    SLICE_X53Y20         FDRE                                         r  vga/active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE                         0.000     0.000 r  vga/v_rn_reg[0]/C
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga/v_rn_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    vga/v_rn_reg_n_0_[0]
    SLICE_X53Y24         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  vga/v_rn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    vga/v_rn[0]_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  vga/v_rn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE                         0.000     0.000 r  vga/v_rn_reg[27]/C
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[27]/Q
                         net (fo=2, routed)           0.133     0.274    vga/v_rn_reg_n_0_[27]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  vga/v_rn0_carry__5/O[2]
                         net (fo=1, routed)           0.000     0.385    vga/data0[27]
    SLICE_X52Y26         FDRE                                         r  vga/v_rn_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE                         0.000     0.000 r  vga/v_rn_reg[19]/C
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[19]/Q
                         net (fo=3, routed)           0.134     0.275    vga/v_rn_reg_n_0_[19]
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  vga/v_rn0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.386    vga/data0[19]
    SLICE_X52Y24         FDRE                                         r  vga/v_rn_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.252ns (63.630%)  route 0.144ns (36.370%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  vga/v_rn_reg[7]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[7]/Q
                         net (fo=3, routed)           0.144     0.285    vga/v_rn_reg_n_0_[7]
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.396 r  vga/v_rn0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.396    vga/data0[7]
    SLICE_X52Y21         FDRE                                         r  vga/v_rn_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk25/clk25mhz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk25/clk25mhz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.209ns (52.534%)  route 0.189ns (47.466%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE                         0.000     0.000 r  clk25/clk25mhz_reg/C
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  clk25/clk25mhz_reg/Q
                         net (fo=6, routed)           0.189     0.353    clk25/clk25mhz
    SLICE_X54Y44         LUT1 (Prop_lut1_I0_O)        0.045     0.398 r  clk25/clk25mhz_i_1/O
                         net (fo=1, routed)           0.000     0.398    clk25/clk25mhz_i_1_n_0
    SLICE_X54Y44         FDRE                                         r  clk25/clk25mhz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE                         0.000     0.000 r  vga/h_rn_reg[23]/C
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/h_rn_reg[23]/Q
                         net (fo=2, routed)           0.125     0.289    vga/h_rn[23]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  vga/h_rn0_carry__4/O[2]
                         net (fo=1, routed)           0.000     0.399    vga/p_1_in[23]
    SLICE_X50Y24         FDRE                                         r  vga/h_rn_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE                         0.000     0.000 r  vga/h_rn_reg[3]/C
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/h_rn_reg[3]/Q
                         net (fo=3, routed)           0.126     0.290    vga/h_rn[3]
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  vga/h_rn0_carry/O[2]
                         net (fo=1, routed)           0.000     0.400    vga/p_1_in[3]
    SLICE_X50Y19         FDRE                                         r  vga/h_rn_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE                         0.000     0.000 r  vga/h_rn_reg[15]/C
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/h_rn_reg[15]/Q
                         net (fo=3, routed)           0.127     0.291    vga/h_rn[15]
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  vga/h_rn0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.401    vga/p_1_in[15]
    SLICE_X50Y22         FDRE                                         r  vga/h_rn_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE                         0.000     0.000 r  vga/h_rn_reg[27]/C
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/h_rn_reg[27]/Q
                         net (fo=4, routed)           0.138     0.302    vga/h_rn[27]
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.412 r  vga/h_rn0_carry__5/O[2]
                         net (fo=1, routed)           0.000     0.412    vga/p_1_in[27]
    SLICE_X50Y25         FDRE                                         r  vga/h_rn_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outMaster/b_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.225ns  (logic 0.419ns (34.210%)  route 0.806ns (65.790%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.711     5.473    outMaster/clk_IBUF_BUFG
    SLICE_X61Y27         FDSE                                         r  outMaster/b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDSE (Prop_fdse_C_Q)         0.419     5.892 r  outMaster/b_reg[3]/Q
                         net (fo=1, routed)           0.806     6.698    vga/b[3]
    SLICE_X62Y27         FDRE                                         r  vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.044ns  (logic 0.419ns (40.142%)  route 0.625ns (59.858%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.721     5.483    outMaster/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  outMaster/g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.419     5.902 r  outMaster/g_reg[3]/Q
                         net (fo=1, routed)           0.625     6.527    vga/g[3]
    SLICE_X58Y34         FDRE                                         r  vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.952ns  (logic 0.419ns (44.013%)  route 0.533ns (55.987%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.722     5.484    outMaster/clk_IBUF_BUFG
    SLICE_X56Y37         FDSE                                         r  outMaster/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDSE (Prop_fdse_C_Q)         0.419     5.903 r  outMaster/r_reg[3]/Q
                         net (fo=1, routed)           0.533     6.436    vga/r[3]
    SLICE_X60Y37         FDRE                                         r  vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.951ns  (logic 0.419ns (44.052%)  route 0.532ns (55.948%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.721     5.483    outMaster/clk_IBUF_BUFG
    SLICE_X56Y36         FDSE                                         r  outMaster/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDSE (Prop_fdse_C_Q)         0.419     5.902 r  outMaster/r_reg[1]/Q
                         net (fo=1, routed)           0.532     6.435    vga/r[1]
    SLICE_X58Y37         FDRE                                         r  vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.945ns  (logic 0.456ns (48.279%)  route 0.489ns (51.721%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.711     5.473    outMaster/clk_IBUF_BUFG
    SLICE_X61Y27         FDSE                                         r  outMaster/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDSE (Prop_fdse_C_Q)         0.456     5.929 r  outMaster/b_reg[2]/Q
                         net (fo=1, routed)           0.489     6.418    vga/b[2]
    SLICE_X62Y27         FDRE                                         r  vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.931ns  (logic 0.456ns (48.972%)  route 0.475ns (51.028%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.721     5.483    outMaster/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  outMaster/g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.456     5.939 r  outMaster/g_reg[0]/Q
                         net (fo=1, routed)           0.475     6.415    vga/g[0]
    SLICE_X58Y36         FDRE                                         r  vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.936ns  (logic 0.419ns (44.770%)  route 0.517ns (55.230%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.716     5.478    outMaster/clk_IBUF_BUFG
    SLICE_X61Y30         FDSE                                         r  outMaster/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDSE (Prop_fdse_C_Q)         0.419     5.897 r  outMaster/b_reg[1]/Q
                         net (fo=1, routed)           0.517     6.414    vga/b[1]
    SLICE_X63Y30         FDRE                                         r  vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.931ns  (logic 0.456ns (48.972%)  route 0.475ns (51.028%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.716     5.478    outMaster/clk_IBUF_BUFG
    SLICE_X61Y30         FDSE                                         r  outMaster/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDSE (Prop_fdse_C_Q)         0.456     5.934 r  outMaster/b_reg[0]/Q
                         net (fo=1, routed)           0.475     6.410    vga/b[0]
    SLICE_X63Y30         FDRE                                         r  vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.924ns  (logic 0.456ns (49.345%)  route 0.468ns (50.655%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.721     5.483    outMaster/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  outMaster/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.456     5.939 r  outMaster/g_reg[2]/Q
                         net (fo=1, routed)           0.468     6.408    vga/g[2]
    SLICE_X58Y34         FDRE                                         r  vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.805ns  (logic 0.456ns (56.669%)  route 0.349ns (43.331%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.721     5.483    outMaster/clk_IBUF_BUFG
    SLICE_X56Y36         FDSE                                         r  outMaster/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDSE (Prop_fdse_C_Q)         0.456     5.939 r  outMaster/r_reg[0]/Q
                         net (fo=1, routed)           0.349     6.288    vga/r[0]
    SLICE_X60Y36         FDRE                                         r  vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outMaster/g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.577     1.524    outMaster/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  outMaster/g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  outMaster/g_reg[1]/Q
                         net (fo=1, routed)           0.105     1.756    vga/g[1]
    SLICE_X58Y36         FDRE                                         r  vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.578     1.525    outMaster/clk_IBUF_BUFG
    SLICE_X56Y37         FDSE                                         r  outMaster/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDSE (Prop_fdse_C_Q)         0.141     1.666 r  outMaster/r_reg[2]/Q
                         net (fo=1, routed)           0.106     1.771    vga/r[2]
    SLICE_X58Y37         FDRE                                         r  vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.577     1.524    outMaster/clk_IBUF_BUFG
    SLICE_X56Y36         FDSE                                         r  outMaster/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDSE (Prop_fdse_C_Q)         0.141     1.665 r  outMaster/r_reg[0]/Q
                         net (fo=1, routed)           0.126     1.791    vga/r[0]
    SLICE_X60Y36         FDRE                                         r  vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.128ns (43.703%)  route 0.165ns (56.297%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.575     1.522    outMaster/clk_IBUF_BUFG
    SLICE_X61Y30         FDSE                                         r  outMaster/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDSE (Prop_fdse_C_Q)         0.128     1.650 r  outMaster/b_reg[1]/Q
                         net (fo=1, routed)           0.165     1.815    vga/b[1]
    SLICE_X63Y30         FDRE                                         r  vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.575     1.522    outMaster/clk_IBUF_BUFG
    SLICE_X61Y30         FDSE                                         r  outMaster/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  outMaster/b_reg[0]/Q
                         net (fo=1, routed)           0.153     1.816    vga/b[0]
    SLICE_X63Y30         FDRE                                         r  vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.128ns (43.814%)  route 0.164ns (56.186%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.577     1.524    outMaster/clk_IBUF_BUFG
    SLICE_X56Y36         FDSE                                         r  outMaster/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDSE (Prop_fdse_C_Q)         0.128     1.652 r  outMaster/r_reg[1]/Q
                         net (fo=1, routed)           0.164     1.816    vga/r[1]
    SLICE_X58Y37         FDRE                                         r  vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.577     1.524    outMaster/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  outMaster/g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  outMaster/g_reg[0]/Q
                         net (fo=1, routed)           0.153     1.818    vga/g[0]
    SLICE_X58Y36         FDRE                                         r  vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.577     1.524    outMaster/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  outMaster/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  outMaster/g_reg[2]/Q
                         net (fo=1, routed)           0.161     1.826    vga/g[2]
    SLICE_X58Y34         FDRE                                         r  vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.409%)  route 0.177ns (55.591%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.573     1.520    outMaster/clk_IBUF_BUFG
    SLICE_X61Y27         FDSE                                         r  outMaster/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDSE (Prop_fdse_C_Q)         0.141     1.661 r  outMaster/b_reg[2]/Q
                         net (fo=1, routed)           0.177     1.837    vga/b[2]
    SLICE_X62Y27         FDRE                                         r  vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.128ns (40.764%)  route 0.186ns (59.236%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.578     1.525    outMaster/clk_IBUF_BUFG
    SLICE_X56Y37         FDSE                                         r  outMaster/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDSE (Prop_fdse_C_Q)         0.128     1.653 r  outMaster/r_reg[3]/Q
                         net (fo=1, routed)           0.186     1.839    vga/r[3]
    SLICE_X60Y37         FDRE                                         r  vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           180 Endpoints
Min Delay           180 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 startGame
                            (input port)
  Destination:            outMaster/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.200ns  (logic 1.124ns (18.126%)  route 5.076ns (81.874%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  startGame (IN)
                         net (fo=0)                   0.000     0.000    startGame
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  startGame_IBUF_inst/O
                         net (fo=4, routed)           5.076     6.048    outMaster/startGame_IBUF
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.152     6.200 r  outMaster/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.200    outMaster/FSM_onehot_state[1]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.534     5.017    outMaster/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 startGame
                            (input port)
  Destination:            outMaster/genFrame_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.195ns  (logic 1.096ns (17.689%)  route 5.099ns (82.311%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  startGame (IN)
                         net (fo=0)                   0.000     0.000    startGame
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  startGame_IBUF_inst/O
                         net (fo=4, routed)           5.099     6.071    outMaster/startGame_IBUF
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.195 r  outMaster/genFrame_i_1/O
                         net (fo=1, routed)           0.000     6.195    outMaster/genFrame_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  outMaster/genFrame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.536     5.019    outMaster/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  outMaster/genFrame_reg/C

Slack:                    inf
  Source:                 startGame
                            (input port)
  Destination:            outMaster/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.174ns  (logic 1.096ns (17.749%)  route 5.078ns (82.251%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  startGame (IN)
                         net (fo=0)                   0.000     0.000    startGame
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  startGame_IBUF_inst/O
                         net (fo=4, routed)           5.078     6.050    outMaster/startGame_IBUF
    SLICE_X59Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.174 r  outMaster/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.174    outMaster/FSM_onehot_state[2]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.534     5.017    outMaster/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 startGame
                            (input port)
  Destination:            outMaster/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.172ns  (logic 1.096ns (17.755%)  route 5.076ns (82.245%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  startGame (IN)
                         net (fo=0)                   0.000     0.000    startGame
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  startGame_IBUF_inst/O
                         net (fo=4, routed)           5.076     6.048    outMaster/startGame_IBUF
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.172 r  outMaster/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.172    outMaster/FSM_onehot_state[0]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.534     5.017    outMaster/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 clk25/clk25mhz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.014ns (17.553%)  route 4.763ns (82.447%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE                         0.000     0.000 r  clk25/clk25mhz_reg/C
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  clk25/clk25mhz_reg/Q
                         net (fo=6, routed)           1.769     2.287    outMaster/clk25mhz
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  outMaster/HCounter[9]_i_1/O
                         net (fo=15, routed)          1.051     3.462    outMaster/HCounter[9]_i_1_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     3.586 r  outMaster/pixelN[5]_i_1/O
                         net (fo=50, routed)          0.781     4.367    outMaster/pixelN[5]_i_1_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.491 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          0.490     4.980    outMaster/memCounter[16]_i_2_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.124     5.104 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.672     5.777    outMaster/memCounter[16]_i_1_n_0
    SLICE_X57Y17         FDRE                                         r  outMaster/memCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.543     5.026    outMaster/clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  outMaster/memCounter_reg[5]/C

Slack:                    inf
  Source:                 clk25/clk25mhz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.014ns (17.553%)  route 4.763ns (82.447%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE                         0.000     0.000 r  clk25/clk25mhz_reg/C
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  clk25/clk25mhz_reg/Q
                         net (fo=6, routed)           1.769     2.287    outMaster/clk25mhz
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  outMaster/HCounter[9]_i_1/O
                         net (fo=15, routed)          1.051     3.462    outMaster/HCounter[9]_i_1_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     3.586 r  outMaster/pixelN[5]_i_1/O
                         net (fo=50, routed)          0.781     4.367    outMaster/pixelN[5]_i_1_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.491 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          0.490     4.980    outMaster/memCounter[16]_i_2_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.124     5.104 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.672     5.777    outMaster/memCounter[16]_i_1_n_0
    SLICE_X57Y17         FDRE                                         r  outMaster/memCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.543     5.026    outMaster/clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  outMaster/memCounter_reg[6]/C

Slack:                    inf
  Source:                 clk25/clk25mhz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.014ns (17.553%)  route 4.763ns (82.447%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE                         0.000     0.000 r  clk25/clk25mhz_reg/C
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  clk25/clk25mhz_reg/Q
                         net (fo=6, routed)           1.769     2.287    outMaster/clk25mhz
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  outMaster/HCounter[9]_i_1/O
                         net (fo=15, routed)          1.051     3.462    outMaster/HCounter[9]_i_1_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     3.586 r  outMaster/pixelN[5]_i_1/O
                         net (fo=50, routed)          0.781     4.367    outMaster/pixelN[5]_i_1_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.491 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          0.490     4.980    outMaster/memCounter[16]_i_2_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.124     5.104 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.672     5.777    outMaster/memCounter[16]_i_1_n_0
    SLICE_X57Y17         FDRE                                         r  outMaster/memCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.543     5.026    outMaster/clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  outMaster/memCounter_reg[7]/C

Slack:                    inf
  Source:                 clk25/clk25mhz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.014ns (17.553%)  route 4.763ns (82.447%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE                         0.000     0.000 r  clk25/clk25mhz_reg/C
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  clk25/clk25mhz_reg/Q
                         net (fo=6, routed)           1.769     2.287    outMaster/clk25mhz
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  outMaster/HCounter[9]_i_1/O
                         net (fo=15, routed)          1.051     3.462    outMaster/HCounter[9]_i_1_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     3.586 r  outMaster/pixelN[5]_i_1/O
                         net (fo=50, routed)          0.781     4.367    outMaster/pixelN[5]_i_1_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.491 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          0.490     4.980    outMaster/memCounter[16]_i_2_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.124     5.104 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.672     5.777    outMaster/memCounter[16]_i_1_n_0
    SLICE_X57Y17         FDRE                                         r  outMaster/memCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.543     5.026    outMaster/clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  outMaster/memCounter_reg[8]/C

Slack:                    inf
  Source:                 clk25/clk25mhz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.756ns  (logic 1.014ns (17.617%)  route 4.742ns (82.383%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE                         0.000     0.000 r  clk25/clk25mhz_reg/C
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  clk25/clk25mhz_reg/Q
                         net (fo=6, routed)           1.769     2.287    outMaster/clk25mhz
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  outMaster/HCounter[9]_i_1/O
                         net (fo=15, routed)          1.051     3.462    outMaster/HCounter[9]_i_1_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     3.586 r  outMaster/pixelN[5]_i_1/O
                         net (fo=50, routed)          0.781     4.367    outMaster/pixelN[5]_i_1_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.491 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          0.490     4.980    outMaster/memCounter[16]_i_2_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.124     5.104 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.651     5.756    outMaster/memCounter[16]_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  outMaster/memCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.540     5.023    outMaster/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  outMaster/memCounter_reg[13]/C

Slack:                    inf
  Source:                 clk25/clk25mhz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.756ns  (logic 1.014ns (17.617%)  route 4.742ns (82.383%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE                         0.000     0.000 r  clk25/clk25mhz_reg/C
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  clk25/clk25mhz_reg/Q
                         net (fo=6, routed)           1.769     2.287    outMaster/clk25mhz
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.411 r  outMaster/HCounter[9]_i_1/O
                         net (fo=15, routed)          1.051     3.462    outMaster/HCounter[9]_i_1_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I0_O)        0.124     3.586 r  outMaster/pixelN[5]_i_1/O
                         net (fo=50, routed)          0.781     4.367    outMaster/pixelN[5]_i_1_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.124     4.491 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          0.490     4.980    outMaster/memCounter[16]_i_2_n_0
    SLICE_X56Y17         LUT3 (Prop_lut3_I2_O)        0.124     5.104 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.651     5.756    outMaster/memCounter[16]_i_1_n_0
    SLICE_X57Y19         FDRE                                         r  outMaster/memCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         1.540     5.023    outMaster/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  outMaster/memCounter_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.689%)  route 0.295ns (61.311%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/active_reg/Q
                         net (fo=5, routed)           0.295     0.436    outMaster/active
    SLICE_X55Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.481 r  outMaster/ena_i_1__0/O
                         net (fo=1, routed)           0.000     0.481    outMaster/ena_i_1__0_n_0
    SLICE_X55Y22         FDRE                                         r  outMaster/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.835     2.029    outMaster/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  outMaster/ena_reg/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.450%)  route 0.370ns (66.550%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga/endFrame_reg/Q
                         net (fo=8, routed)           0.370     0.511    outMaster/endFrame
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.045     0.556 r  outMaster/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.556    outMaster/FSM_onehot_state[0]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.028    outMaster/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.189ns (33.807%)  route 0.370ns (66.193%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga/endFrame_reg/Q
                         net (fo=8, routed)           0.370     0.511    outMaster/endFrame
    SLICE_X59Y25         LUT5 (Prop_lut5_I3_O)        0.048     0.559 r  outMaster/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.559    outMaster/FSM_onehot_state[1]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.028    outMaster/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.428%)  route 0.446ns (70.572%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=8, routed)           0.446     0.587    outMaster/endFrame
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.632 r  outMaster/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.632    outMaster/FSM_onehot_state[2]_i_1_n_0
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.028    outMaster/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  outMaster/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/newRow_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.238%)  route 0.497ns (72.762%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/active_reg/Q
                         net (fo=5, routed)           0.497     0.638    outMaster/active
    SLICE_X59Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.683 r  outMaster/newRow_i_1/O
                         net (fo=1, routed)           0.000     0.683    outMaster/newRow1_out
    SLICE_X59Y18         FDRE                                         r  outMaster/newRow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.841     2.035    outMaster/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  outMaster/newRow_reg/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/vgaCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.231ns (30.902%)  route 0.517ns (69.098%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/active_reg/Q
                         net (fo=5, routed)           0.359     0.500    outMaster/active
    SLICE_X59Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.545 r  outMaster/HCounter[9]_i_1/O
                         net (fo=15, routed)          0.158     0.703    outMaster/HCounter[9]_i_1_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I0_O)        0.045     0.748 r  outMaster/vgaCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.748    outMaster/vgaCount[0]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  outMaster/vgaCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.839     2.033    outMaster/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  outMaster/vgaCount_reg[0]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.799%)  route 0.596ns (76.201%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=8, routed)           0.415     0.556    outMaster/endFrame
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.045     0.601 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.181     0.782    outMaster/timeCount
    SLICE_X56Y25         FDRE                                         r  outMaster/timeCount_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.028    outMaster/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  outMaster/timeCount_reg[28]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.799%)  route 0.596ns (76.201%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=8, routed)           0.415     0.556    outMaster/endFrame
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.045     0.601 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.181     0.782    outMaster/timeCount
    SLICE_X56Y25         FDRE                                         r  outMaster/timeCount_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.028    outMaster/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  outMaster/timeCount_reg[29]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.799%)  route 0.596ns (76.201%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=8, routed)           0.415     0.556    outMaster/endFrame
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.045     0.601 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.181     0.782    outMaster/timeCount
    SLICE_X56Y25         FDRE                                         r  outMaster/timeCount_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.028    outMaster/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  outMaster/timeCount_reg[30]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.799%)  route 0.596ns (76.201%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/endFrame_reg/Q
                         net (fo=8, routed)           0.415     0.556    outMaster/endFrame
    SLICE_X57Y25         LUT3 (Prop_lut3_I2_O)        0.045     0.601 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.181     0.782    outMaster/timeCount
    SLICE_X56Y25         FDRE                                         r  outMaster/timeCount_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=567, routed)         0.834     2.028    outMaster/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  outMaster/timeCount_reg[31]/C





