2020-08-05:19:08:36

vpmaddwd: Latency, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     72426      71937      10227      10660      10527       5058          0 
     42058      54988      10227      10150      10131       4995          0 
     42058      54992      10227      10137      10127       4994          0 
     42062      54995      10227      10152      10123       4994          0 
     42060      54994      10227      10128      10127       4993          0 

vpmaddwd: Throughput, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16564      22934      10227      10145       5003         -1          1 
     16256      22507      10227      10130       5001          1          0 
     16250      22506      10227      10127       5000          1          1 
     38200      21785      10227      10544       5080         71          7 
      8958      11001      10227      10145       5003         -1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16316      22598      10227      10124          1          0       4999 
     16254      22511      10227      10124          0          0       4999 
     16252      22508      10227      10124          1          0       4999 
     36156      18543      10227      10541          7         15       5104 
      8414      10994      10227      10124          0          0       4999 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16350      22640      10227      10130         98          0      10134 
     16254      22506      10227      10130        100          0      10141 
     40622      25600      10227      10507        244          6      10712 
      9312      11439      10227      10145        110          0      10179 
      8958      11004      10227      10130        104          0      10166 

vpdpwssds: Latency, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     49134      68034      10227      10161      10131       5001          0 
     66458      60069      10227      10720      10523       5056          0 
     42056      54992      10227      10137      10131       4996          0 
     42054      54988      10227      10156      10135       4995          0 
     42054      54991      10227      10140      10131       4994          0 

vpdpwssds: Throughput, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16352      22644      10227      10145       5004          1          1 
     16252      22506      10227      10130       5002          3          0 
     16252      22505      10227      10130       5002          3          1 
     37290      19270      10227      10523       5054         75          7 
      9102      11182      10227      10127       4956          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16694      23119      10227      10127          0          0       5000 
     16252      22506      10227      10130          1          0       5001 
     16252      22506      10227      10130          0          0       5001 
     35660      18367      10227      10544          6         15       5140 
      8556      11182      10227      10130          0          0       5049 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16634      23032      10227      10146        103          0      10148 
     16256      22510      10227      10130        100          0      10140 
     16250      22506      10227      10130        100          0      10147 
     35240      17471      10227      10526        256          4      10722 
      8512      11122      10227      10130        104          0      10167 

vshufps: Latency, 3 register operands and immdiate operand (3), type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     32560      45085      10227      10147      10135          3          0 
     47414      34993      10227      10733      10531         66          0 
      7652       9992      10227      10188      10131          2          0 
      7652       9991      10227      10189      10131          2          0 
      7650       9994      10227      10174      10127          0          0 

vshufps: Throughput, 3 register operands and immdiate operand (3), type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     32560      45084      10227      10145          4          1          1 
     51626      41550      10227      10544         68         75          7 
      7652       9993      10227      10148          5          1          0 
      7652       9991      10227      10148          5          1          1 
      7650       9995      10227      10130          2          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     32560      45086      10227      10127          1          0      10000 
     44824      32883      10227      10541          4         15      10113 
      7650       9994      10227      10130          0          0      10001 
      7650       9997      10227      10127          1          0      10000 
      7652       9995      10227      10130          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     32560      45082      10227      10145        102          0      10139 
     45330      33172      10227      10544        250          6      10718 
      7652       9992      10227      10148        110          0      10155 
      7652       9992      10227      10148        110          0      10161 
      7652       9996      10227      10127        103          0      10132 

vshufps: Throughput with memory operand, 2 register operands and a memory operand and immdiate operand (3), type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     32854      45488      10227      20156      20135          3          0 
     47196      36188      10227      20833      20527         58          0 
      7654       9998      10227      20178      20135          3          0 
      7656       9997      10227      20177      20127          0          0 
      7656       9995      10227      20169      20131          2          0 

vshufpd: Latency, 3 register operands and immdiate operand (3), type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     32556      45086      10227      10137      10131          2          0 
     58692      44325      10227      10732      10531         66          0 
      8134       9992      10227      10159      10131          2          0 
      8134       9992      10227      10185      10131          2          0 
      8138       9994      10227      10168      10127          0          0 

vshufpd: Throughput, 3 register operands and immdiate operand (3), type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     32558      45082      10227      10130          2          1          1 
     46204      34754      10227      10508         62         78          7 
      7652       9997      10227      10127          0          1          0 
      7650       9996      10227      10127          1          1          1 
      7652       9999      10227      10109         -3          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     32560      45085      10227      10145          1          0      10001 
     58246      49009      10227      10544          4         15      10111 
     33270      40928      10227      10145          0          0      10001 
      8140       9996      10227      10145          1          0      10001 
      8140       9996      10227      10130          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     32788      45401      10227      10127        102          0      10137 
     47472      35664      10227      10544        252          5      10702 
      7650       9995      10227      10145        123          0      10185 
      7650       9993      10227      10145        103          0      10138 
      7652       9995      10227      10145        103          0      10134 

vpermilps: Latency, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     32562      45087      10227      10136      10127          0          0 
     46358      32525      10227      10722      10519         61          0 
      8140       9997      10227      10183      10127          0          0 
      8138       9992      10227      10163      10127          1          0 
      8142       9997      10227      10136      10127          0          0 

vpermilps: Throughput, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     32562      45086      10227      10130          1          3          0 
     45894      31976      10227      10523         62         74          7 
      8138       9993      10227      10148          4          1          0 
      8136       9995      10227      10130          1          3          1 
      8140       9992      10227      10148          4          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     33008      45707      10227      10131          1          0      10001 
     48166      35828      10227      10523          6         15      10103 
      7652       9994      10227      10148          0          0      10002 
      7650       9993      10227      10148          1          0      10002 
      7650       9996      10227      10130          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     32560      45082      10227      10145         98          0      10132 
     44908      32493      10227      10520        266          5      10742 
      8140       9996      10227      10127        107          0      10157 
      8138       9999      10227      10124        112          0      10160 
      8140       9993      10227      10145        100          0      10139 

vpermilps: Latency, 2 register operands and immdiate operand (3), type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     32558      45084      10227      10150      10131          3          0 
     46410      33604      10227      10748      10523         60          0 
      7650       9992      10227      10157      10127          1          0 
      7648       9992      10227      10181      10127          1          0 
      7650       9992      10227      10157      10127          1          0 

vpermilps: Throughput, 2 register operands and immdiate operand (3), type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     32690      45263      10227      10145          4          0          1 
     44166      31856      10227      10541         69         76          7 
      7650       9995      10227      10127          0          3          0 
      7652       9994      10227      10142          2          1          1 
      7652       9992      10227      10145          3          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     32562      45084      10227      10145          1          0      10001 
     47738      35230      10227      10544          6         14      10106 
      7652       9995      10227      10130          0          0      10001 
      7650       9994      10227      10145          1          0      10001 
      7650       9993      10227      10148          0          0      10002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     32562      45081      10227      10148         98          0      10134 
     47686      35116      10227      10544        256          4      10716 
      7652       9996      10227      10130        100          0      10136 
      7650       9997      10227      10127        103          0      10137 
      7652       9997      10227      10127        103          0      10137 

vpermilpd: Latency, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     32772      45380      10227      10133      10131          2          0 
     48216      34915      10227      10707      10527         64          0 
      8140       9998      10227      10145      10131          1          0 
      8138       9995      10227      10156      10127          0          0 
      8138       9995      10227      10139      10135          3          0 

vpermilpd: Throughput, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     32562      45087      10227      10127          2          2          1 
     46138      32936      10227      10526         60         80          5 
      7654       9994      10227      10148          5          1          0 
      7654       9995      10227      10145          3          1          1 
      7656       9999      10227      10127          1          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     32742      45338      10227      10147          1          0      10001 
     45776      34240      10227      10526          4         15      10105 
      7650       9998      10227      10127          0          0      10000 
      7650       9998      10227      10130          1          0      10001 
      7650       9995      10227      10145          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     32820      45445      10227      10131         99          0      10138 
     44436      32262      10227      10528        252          5      10730 
      7652       9996      10227      10130        100          0      10136 
      7650       9999      10227      10127        113          0      10156 
      7648       9992      10227      10148        109          0      10158 

vpermilpd: Latency, 2 register operands and immdiate operand (3), type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     32560      45084      10227      10150      10127          0          0 
     45178      31592      10227      10727      10523         59          0 
      7650       9994      10227      10173      10127          0          0 
      7650       9996      10227      10158      10131          1          0 
      7650       9991      10227      10159      10131          2          0 

vpermilpd: Throughput, 2 register operands and immdiate operand (3), type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     32560      45086      10227      10145          4          0          1 
     47630      36785      10227      10541         61         82          5 
      7652       9995      10227      10148          4          1          0 
      7652       9996      10227      10130          1          3          1 
      7652       9995      10227      10148          4          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     32740      45334      10227      10148          0          0      10002 
     44948      32983      10227      10526          5         15      10109 
      7650       9993      10227      10148          0          0      10002 
      7652       9998      10227      10127          1          0      10000 
      7648       9992      10227      10148          0          0      10002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     32748      45347      10227      10127        102          0      10137 
     45362      33665      10227      10544        250          5      10713 
      7650       9995      10227      10145        113          0      10162 
      7652       9995      10227      10145        113          0      10164 
      7652       9998      10227      10127        103          0      10136 

vmovups: Test defined by miscellaneous.inc.
   Register type = v, size = 512
, immediate operand = 0x5AF0
   Additional options: -Dmodelins=vmovdqu8 -Dtmode=TR -Delementsize=32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     32934      45601      10202      10112      20106       4999          0 
     44100      31636      10202      10693      20498       5050          0 
      7654       9996      10202      10140      20102       4990          0 
      7656       9995      10202      10156      20106       4992          0 
      7652       9998      10202      10141      20102       4990          0 

vmovups: Test defined by miscellaneous.inc.
   Register type = v, size = 512
, immediate operand = 0x5AF0
   Additional options: -Dmodelins=vmovdqu8 -Dtmode=TR -Delementsize=32 -Dusezero=1 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     16914      23422      10202      10128      20108       4997          0 
     16274      22538      10202      10139      20106       4994          0 
     16272      26335      10202      10566      20456       5054          0 
      5308       6940      10202      10212      20150       5009          0 
      3844       5019      10202      10127      20102       4989          0 

vmovups: Test defined by miscellaneous.inc.
   Register type = v, size = 512
, immediate operand = 0x5AF0
   Additional options: -Dmodelins=vmovdqu8 -Dtmode=LR -Delementsize=32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    114008     124061      20202      20688      40498       5897          0 
     58636      76670      20202      20120      40102       8184          0 
     58622      76652      20202      20127      40098       8125          0 
     58634      76666      20202      20114      40098       8351          0 
     58554      76562      20202      20102      40102       8308          0 

vmovups: Test defined by miscellaneous.inc.
   Register type = v, size = 512
, immediate operand = 0x5AF0
   Additional options: -Dmodelins=vmovdqu8 -Dtmode=LR -Delementsize=32 -Dusezero=1 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    106162     115918      20202      20746      40496      12669          0 
     59814      78213      20202      20118      40102      21551          0 
     60672      79333      20202      20104      40102      23306          0 
     60396      78974      20202      20102      40102      23019          0 
     60370      78939      20202      20116      40098      22742          0 

vmovups: Test defined by miscellaneous.inc.
   Register type = v, size = 512
, immediate operand = 0x5AF0
   Additional options: -Dmodelins=vmovdqu8 -Dtmode=TW -Delementsize=32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     32586      45667      10202      10143      20098         -1          0 
     47448      34983      10202      10677      20498         62          0 
      7662      10011      10202      10133      20102          0          0 
      7656      10002      10202      10163      20102          1          0 
      7656      10001      10202      10133      20102          1          0 

Note: {z} on memory destination operand not allowed

vmovups: Test defined by miscellaneous.inc.
   Register type = v, size = 512
, immediate operand = 0x5AF0
   Additional options: -Dmodelins=vmovdqu8 -Dtmode=LW -Delementsize=32 

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
    157332     174584      20202      20742      30498         64          0 
    130010     159991      20202      20143      30098         -1          0 
    130010     159993      20202      20117      30102          0          0 
    130010     159991      20202      20119      30106          2          0 
    130010     159990      20202      20130      30102          1          0 

vaddps: Latency, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33886      46919      10227      10170      10131       5003          0 
     59150      51291      10227      10695      10527       5064          0 
     32096      41961      10227      10146      10135       4995          0 
     30594      39997      10227      10144      10135       4995          0 
     30594      40001      10227      10117      10131       4991          0 

vaddps: Throughput, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16336      22625      10227      10127       5000          3          1 
     16244      22495      10227      10145       5002          1          0 
     16248      22501      10227      10130       5000          3          1 
     32716      15753      10227      10541       5066         85          5 
      8420      10997      10227      10148       5003          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16966      23496      10227      10128          0          0       4999 
     16244      22494      10227      10142          1          0       5001 
     16244      22496      10227      10142          0          0       5001 
     35516      17630      10227      10538          6         15       5106 
      8420      10996      10227      10145          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16342      22630      10227      10142        102          0      10148 
     16244      22497      10227      10124        103          0      10144 
     16246      22495      10227      10127        100          0      10144 
     16246      22496      10227      10127        100          0      10148 
     16246      22493      10227      10145         98          0      10136 

vmulps: Latency, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44460      61568      10227      10124      10123       4989          0 
     55256      45366      10227      10695      10519       5054          0 
     30592      39997      10227      10146      10119       4982          0 
     30592      39996      10227      10142      10127       4995          0 
     30592      39998      10227      10126      10119       4992          0 

vmulps: Throughput, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16692      23113      10227      10145       5003          1          0 
     16246      22496      10227      10127       4999          3          1 
     16244      22498      10227      10124       4998          3          0 
     33640      17003      10227      10541       5071         78          7 
      8426      11011      10227      10124       4998          3          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16638      23042      10227      10125          1          0       4999 
     16246      22495      10227      10142          1          0       5001 
     40764      26125      10227      10540          7         16       5094 
      8414      10996      10227      10124          0          0       5000 
      8410      10989      10227      10127          1          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16348      22638      10227      10127        102          0      10139 
     16248      22502      10227      10112        100          0      10148 
     16246      22498      10227      10109        102          0      10148 
     35458      17858      10227      10523        258          4      10709 
      8410      10991      10227      10109        107          0      10157 

vfmadd231ps: Latency, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33762      46752      10227      10149      10127       5001          0 
     55774      46957      10227      10737      10531       5064          0 
     30592      39998      10227      10148      10127       4993          0 
     30592      39997      10227      10151      10127       4995          0 
     30594      40000      10227      10129      10131       4996          0 

vfmadd231ps: Throughput, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16350      22643      10227      10127       5001          3          1 
     16246      22498      10227      10127       5000          3          0 
     40520      26627      10227      10544       5076         76          7 
      8960      11004      10227      10145       5002          1          0 
      8954      10996      10227      10148       5004          1          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16348      22638      10227      10145          1          0       5001 
     16244      22497      10227      10130          0          0       5002 
     16246      22494      10227      10148          1          0       5003 
     45554      25987      10227      10523          7         15       5109 
      8408      10983      10227      10148          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16586      22966      10227      10130        100          0      10149 
     16248      22496      10227      10145        103          0      10148 
     40630      25997      10227      10541        261          4      10673 
     17210      22495      10227      10127        101          0      10137 
     10492      13708      10227      10130        104          0      10154 

vfmadd231ps: Throughput with memory operand, 2 register operands and a memory operand, type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     16944      23467      10227      10160      20135       5004          0 
     16258      22512      10227      10177      20135       5003          0 
     40610      25568      10227      10730      20527       5079          0 
      8412      10990      10227      10145      20135       5003          0 
      8436      11021      10227      10184      20135       5003          0 

vfmsub231ps: Latency, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33760      46752      10227      10137      10127       5000          0 
     57630      47702      10227      10721      10531       5072          0 
     30592      39995      10227      10157      10131       4992          0 
     30590      40000      10227      10130      10131       4996          0 
     30592      39999      10227      10129      10127       4995          0 

vfmsub231ps: Throughput, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16350      22641      10227      10130       5001          3          0 
     16246      22494      10227      10145       5002          1          1 
     16246      22499      10230      10495       5070         82         10 
      9494      12412      10227      10191       5009          6          1 
      8428      11011      10227      10145       5001          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16308      22583      10227      10148          0          0       5002 
     16242      22498      10227      10127          1          0       5001 
     39560      25784      10227      10523          5         15       5102 
      8428      11014      10227      10130          0          0       5002 
      8418      10999      10227      10145          1          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16402      22710      10227      10142        103          0      10156 
     16246      22496      10227      10127        100          0      10148 
     16246      22498      10227      10124        101          0      10134 
     34510      16727      10227      10523        257          4      10770 
      8408      10987      10227      10142        107          0      10157 

vfmadd231pd: Latency, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     33760      46752      10227      10137      10127       5000          0 
     57426      47205      10227      10693      10527       5063          0 
     30590      39998      10227      10138      10127       4990          0 
     30590      39995      10227      10145      10135       4993          0 
     30590      39997      10227      10134      10127       4995          0 

vfmadd231pd: Throughput, 3 register operands, type v, size 512  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16336      22623      10227      10130       5002          3          0 
     16244      22497      10227      10130       5001          3          1 
     16246      22495      10227      10145       5003          1          0 
     34060      16424      10227      10544       5076         77          7 
      8960      11004      10227      10145       5003          1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     16368      22665      10227      10145          0          0       5001 
     16246      22496      10227      10127          1          0       5001 
     16246      22497      10227      10127          0          0       5001 
     35714      19386      10227      10541          5         15       5110 
      8952      10995      10227      10145          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16310      22581      10227      10148         99          0      10147 
     16246      22493      10227      10130        100          0      10147 
     16246      22495      10227      10127        103          0      10151 
     36256      17526      10227      10544        255          4      10739 
      8958      10997      10227      10148        111          0      10184 

vzeroupper: Throughput, 0 register operands, type v, size 256  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      7630      10566      10227      40145          3          1          1 
      7292      10097      10227      40145          3          1          0 
      7262      10054      10227      40148          4          1          1 
      7262      10057      10227      40130          1          3          0 
      7264      10057      10227      40145          3          1          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7296      10107      10227      40124          1          0         -1 
      7290      10095      10227      40142          0          0          0 
      7260      10056      10227      40127          1          0          0 
      7260      10056      10227      40127          0          0          0 
      7260      10057      10227      40127          1          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10170      14086      10227      40159        107          3      40218 
      8646      12007      10227      40164        108         -1      40217 
      7292      10096      10227      40127        103          0      40159 
      7306      10119      10227      40124        108          0      40164 
      7292      10097      10227      40127        106          0      40161 

vzeroupper: Throughput, 32 bit mode, 0 register operands, type v, size 256  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8110      11226      10214      40132          3          0          0 
      7292      10097      10214      40111         -1          2          0 
      7262      10056      10214      40114          0          2          0 
      7260      10055      10214      40114          0          2          0 
      7262      10053      10214      40132          3          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7496      10383      10214      40111          0          0         -1 
      7290      10095      10214      40114          0          0          0 
      7288      10094      10214      40114          0          0          0 
      7258      10055      10214      40114          0          0          0 
      7258      10054      10214      40114          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8060      11160      10214      40129        107          0      40147 
      7292      10096      10214      40114        105          0      40147 
      7292      10093      10214      40132        107          0      40150 
      7262      10055      10214      40129        104          0      40142 
      7260      10055      10214      40129        104          0      40142 

vzeroall: Throughput, 0 register operands, type v, size 256  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     86902     120331      10227     340142      10301      19703          1 
     86786     120166      10227     340145      10303      19703          0 
     86786     120166      10227     340145      10303      19703          1 
     86786     120165      10227     340145      10303      19703          0 
     86758     120127      10227     340145      10103      19903          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     86872     120287      10227     340142          1          0      29802 
     86786     120169      10227     340127          0          0      29702 
     86786     120165      10227     340145          1          0      29703 
     86758     120127      10227     340145          0          0      29903 
     86758     120132      10227     340124          1          0      29901 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     86994     120450      10227     340147      40201          0     340149 
     86788     120165      10227     340145      40402          0     340149 
     86788     120165      10227     340145      40402          0     340149 
     86786     120168      10227     340127      40402          0     340147 
     86760     120127      10227     340145      40200          0     340145 

vzeroall: Throughput, 32 bit mode, 0 register operands, type v, size 256  

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     86990     120451      10214     250114      10400      19604          0 
     86756     120126      10214     250135      10104      19902          0 
     86784     120168      10214     250114      10300      19704          0 
     86786     120165      10214     250135      10304      19702          0 
     86756     120128      10214     250132      10102      19902          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     86974     120426      10214     250111          0          0      29701 
     86760     120128      10214     250114          0          0      29902 
     86786     120168      10214     250111          0          0      29701 
     86786     120165      10214     250129          0          0      29702 
     97274     120996      10215     250347          5          5      29877 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     86786     120163      10214     250135      40403          0     250135 
     86786     120169      10214     250114      40406          0     250134 
     86788     120168      10214     250114      40406          0     250134 
     86758     120130      10214     250114      40204          0     250130 
     86758     120129      10214     250132      40204          0     250132 
