{
  "module_name": "odm_RegDefine11N.h",
  "hash_id": "afdd6187415c1937c836959c5502a8be3ebdf111271bf9df12c5cd7327208c49",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8723bs/hal/odm_RegDefine11N.h",
  "human_readable_source": " \n \n\n#ifndef\t__ODM_REGDEFINE11N_H__\n#define __ODM_REGDEFINE11N_H__\n\n\n \n#define\tODM_REG_RF_MODE_11N\t\t\t\t0x00\n#define\tODM_REG_RF_0B_11N\t\t\t\t0x0B\n#define\tODM_REG_CHNBW_11N\t\t\t\t0x18\n#define\tODM_REG_T_METER_11N\t\t\t\t0x24\n#define\tODM_REG_RF_25_11N\t\t\t\t0x25\n#define\tODM_REG_RF_26_11N\t\t\t\t0x26\n#define\tODM_REG_RF_27_11N\t\t\t\t0x27\n#define\tODM_REG_RF_2B_11N\t\t\t\t0x2B\n#define\tODM_REG_RF_2C_11N\t\t\t\t0x2C\n#define\tODM_REG_RXRF_A3_11N\t\t\t\t0x3C\n#define\tODM_REG_T_METER_92D_11N\t\t\t0x42\n#define\tODM_REG_T_METER_88E_11N\t\t\t0x42\n\n \n \n#define\tODM_REG_BB_CTRL_11N\t\t\t\t0x800\n#define\tODM_REG_RF_PIN_11N\t\t\t\t0x804\n#define\tODM_REG_PSD_CTRL_11N\t\t\t\t0x808\n#define\tODM_REG_TX_ANT_CTRL_11N\t\t\t0x80C\n#define\tODM_REG_BB_PWR_SAV5_11N\t\t0x818\n#define\tODM_REG_CCK_RPT_FORMAT_11N\t\t0x824\n#define\tODM_REG_RX_DEFAULT_A_11N\t\t0x858\n#define\tODM_REG_RX_DEFAULT_B_11N\t\t0x85A\n#define\tODM_REG_BB_PWR_SAV3_11N\t\t0x85C\n#define\tODM_REG_ANTSEL_CTRL_11N\t\t\t0x860\n#define\tODM_REG_RX_ANT_CTRL_11N\t\t\t0x864\n#define\tODM_REG_PIN_CTRL_11N\t\t\t\t0x870\n#define\tODM_REG_BB_PWR_SAV1_11N\t\t0x874\n#define\tODM_REG_ANTSEL_PATH_11N\t\t\t0x878\n#define\tODM_REG_BB_3WIRE_11N\t\t\t0x88C\n#define\tODM_REG_SC_CNT_11N\t\t\t\t0x8C4\n#define\tODM_REG_PSD_DATA_11N\t\t\t\t0x8B4\n#define\tODM_REG_PSD_DATA_11N\t\t\t\t0x8B4\n#define\tODM_REG_NHM_TIMER_11N\t\t\t0x894\n#define\tODM_REG_NHM_TH9_TH10_11N\t\t0x890\n#define\tODM_REG_NHM_TH3_TO_TH0_11N\t\t0x898\n#define\tODM_REG_NHM_TH7_TO_TH4_11N\t\t0x89c\n#define\tODM_REG_NHM_CNT_11N\t\t\t\t0x8d8\n \n#define\tODM_REG_DBG_RPT_11N\t\t\t\t0x908\n#define\tODM_REG_ANT_MAPPING1_11N\t\t0x914\n#define\tODM_REG_ANT_MAPPING2_11N\t\t0x918\n \n#define\tODM_REG_CCK_ANTDIV_PARA1_11N\t0xA00\n#define\tODM_REG_CCK_CCA_11N\t\t\t\t0xA0A\n#define\tODM_REG_CCK_ANTDIV_PARA2_11N\t0xA0C\n#define\tODM_REG_CCK_ANTDIV_PARA3_11N\t0xA10\n#define\tODM_REG_CCK_ANTDIV_PARA4_11N\t0xA14\n#define\tODM_REG_CCK_FILTER_PARA1_11N\t0xA22\n#define\tODM_REG_CCK_FILTER_PARA2_11N\t0xA23\n#define\tODM_REG_CCK_FILTER_PARA3_11N\t0xA24\n#define\tODM_REG_CCK_FILTER_PARA4_11N\t0xA25\n#define\tODM_REG_CCK_FILTER_PARA5_11N\t0xA26\n#define\tODM_REG_CCK_FILTER_PARA6_11N\t0xA27\n#define\tODM_REG_CCK_FILTER_PARA7_11N\t0xA28\n#define\tODM_REG_CCK_FILTER_PARA8_11N\t0xA29\n#define\tODM_REG_CCK_FA_RST_11N\t\t\t0xA2C\n#define\tODM_REG_CCK_FA_MSB_11N\t\t\t0xA58\n#define\tODM_REG_CCK_FA_LSB_11N\t\t\t0xA5C\n#define\tODM_REG_CCK_CCA_CNT_11N\t\t\t0xA60\n#define\tODM_REG_BB_PWR_SAV4_11N\t\t0xA74\n \n#define\tODM_REG_LNA_SWITCH_11N\t\t\t0xB2C\n#define\tODM_REG_PATH_SWITCH_11N\t\t\t0xB30\n#define\tODM_REG_RSSI_CTRL_11N\t\t\t0xB38\n#define\tODM_REG_CONFIG_ANTA_11N\t\t\t0xB68\n#define\tODM_REG_RSSI_BT_11N\t\t\t\t0xB9C\n \n#define\tODM_REG_OFDM_FA_HOLDC_11N\t\t0xC00\n#define\tODM_REG_BB_RX_PATH_11N\t\t\t0xC04\n#define\tODM_REG_TRMUX_11N\t\t\t\t0xC08\n#define\tODM_REG_OFDM_FA_RSTC_11N\t\t0xC0C\n#define\tODM_REG_RXIQI_MATRIX_11N\t\t\t0xC14\n#define\tODM_REG_TXIQK_MATRIX_LSB1_11N\t0xC4C\n#define\tODM_REG_IGI_A_11N\t\t\t\t\t0xC50\n#define\tODM_REG_ANTDIV_PARA2_11N\t\t0xC54\n#define\tODM_REG_IGI_B_11N\t\t\t\t\t0xC58\n#define\tODM_REG_ANTDIV_PARA3_11N\t\t0xC5C\n#define   ODM_REG_L1SBD_PD_CH_11N\t\t\t0XC6C\n#define\tODM_REG_BB_PWR_SAV2_11N\t\t0xC70\n#define\tODM_REG_RX_OFF_11N\t\t\t\t0xC7C\n#define\tODM_REG_TXIQK_MATRIXA_11N\t\t0xC80\n#define\tODM_REG_TXIQK_MATRIXB_11N\t\t0xC88\n#define\tODM_REG_TXIQK_MATRIXA_LSB2_11N\t0xC94\n#define\tODM_REG_TXIQK_MATRIXB_LSB2_11N\t0xC9C\n#define\tODM_REG_RXIQK_MATRIX_LSB_11N\t0xCA0\n#define\tODM_REG_ANTDIV_PARA1_11N\t\t0xCA4\n#define\tODM_REG_OFDM_FA_TYPE1_11N\t\t0xCF0\n \n#define\tODM_REG_OFDM_FA_RSTD_11N\t\t0xD00\n#define\tODM_REG_BB_ATC_11N\t\t\t\t0xD2C\n#define\tODM_REG_OFDM_FA_TYPE2_11N\t\t0xDA0\n#define\tODM_REG_OFDM_FA_TYPE3_11N\t\t0xDA4\n#define\tODM_REG_OFDM_FA_TYPE4_11N\t\t0xDA8\n#define\tODM_REG_RPT_11N\t\t\t\t\t0xDF4\n \n#define\tODM_REG_TXAGC_A_6_18_11N\t\t0xE00\n#define\tODM_REG_TXAGC_A_24_54_11N\t\t0xE04\n#define\tODM_REG_TXAGC_A_1_MCS32_11N\t0xE08\n#define\tODM_REG_TXAGC_A_MCS0_3_11N\t\t0xE10\n#define\tODM_REG_TXAGC_A_MCS4_7_11N\t\t0xE14\n#define\tODM_REG_FPGA0_IQK_11N\t\t\t0xE28\n#define\tODM_REG_TXIQK_TONE_A_11N\t\t0xE30\n#define\tODM_REG_RXIQK_TONE_A_11N\t\t0xE34\n#define\tODM_REG_TXIQK_PI_A_11N\t\t\t0xE38\n#define\tODM_REG_RXIQK_PI_A_11N\t\t\t0xE3C\n#define\tODM_REG_TXIQK_11N\t\t\t\t0xE40\n#define\tODM_REG_RXIQK_11N\t\t\t\t0xE44\n#define\tODM_REG_IQK_AGC_PTS_11N\t\t\t0xE48\n#define\tODM_REG_IQK_AGC_RSP_11N\t\t\t0xE4C\n#define\tODM_REG_BLUETOOTH_11N\t\t\t0xE6C\n#define\tODM_REG_RX_WAIT_CCA_11N\t\t\t0xE70\n#define\tODM_REG_TX_CCK_RFON_11N\t\t\t0xE74\n#define\tODM_REG_TX_CCK_BBON_11N\t\t\t0xE78\n#define\tODM_REG_OFDM_RFON_11N\t\t\t0xE7C\n#define\tODM_REG_OFDM_BBON_11N\t\t\t0xE80\n#define\t\tODM_REG_TX2RX_11N\t\t\t\t0xE84\n#define\tODM_REG_TX2TX_11N\t\t\t\t0xE88\n#define\tODM_REG_RX_CCK_11N\t\t\t\t0xE8C\n#define\tODM_REG_RX_OFDM_11N\t\t\t\t0xED0\n#define\tODM_REG_RX_WAIT_RIFS_11N\t\t0xED4\n#define\tODM_REG_RX2RX_11N\t\t\t\t0xED8\n#define\tODM_REG_STANDBY_11N\t\t\t\t0xEDC\n#define\tODM_REG_SLEEP_11N\t\t\t\t0xEE0\n#define\tODM_REG_PMPD_ANAEN_11N\t\t\t0xEEC\n#define\tODM_REG_IGI_C_11N\t\t\t\t\t0xF84\n#define\tODM_REG_IGI_D_11N\t\t\t\t\t0xF88\n\n \n#define\tODM_REG_BB_RST_11N\t\t\t\t0x02\n#define\tODM_REG_ANTSEL_PIN_11N\t\t\t0x4C\n#define\tODM_REG_EARLY_MODE_11N\t\t\t0x4D0\n#define\tODM_REG_RSSI_MONITOR_11N\t\t0x4FE\n#define\tODM_REG_EDCA_VO_11N\t\t\t\t0x500\n#define\tODM_REG_EDCA_VI_11N\t\t\t\t0x504\n#define\tODM_REG_EDCA_BE_11N\t\t\t\t0x508\n#define\tODM_REG_EDCA_BK_11N\t\t\t\t0x50C\n#define\tODM_REG_TXPAUSE_11N\t\t\t\t0x522\n#define\tODM_REG_RESP_TX_11N\t\t\t\t0x6D8\n#define\tODM_REG_ANT_TRAIN_PARA1_11N\t\t0x7b0\n#define\tODM_REG_ANT_TRAIN_PARA2_11N\t\t0x7b4\n\n\n \n#define\tODM_BIT_IGI_11N\t\t\t\t\t0x0000007F\n#define\tODM_BIT_CCK_RPT_FORMAT_11N\t\tBIT9\n#define\tODM_BIT_BB_RX_PATH_11N\t\t\t0xF\n#define\tODM_BIT_BB_ATC_11N\t\t\t\tBIT11\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}