
---------- Begin Simulation Statistics ----------
final_tick                                25319464375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     91                       # Simulator instruction rate (inst/s)
host_mem_usage                                7107192                       # Number of bytes of host memory used
host_op_rate                                       95                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7236.44                       # Real time elapsed on the host
host_tick_rate                                3478824                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      658205                       # Number of instructions simulated
sim_ops                                        689835                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025174                       # Number of seconds simulated
sim_ticks                                 25174289375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.914957                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   77816                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                86544                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                244                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2968                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             83615                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1339                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1831                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                   96547                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4630                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          494                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      579718                       # Number of instructions committed
system.cpu.committedOps                        593647                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.177212                       # CPI: cycles per instruction
system.cpu.discardedOps                          7539                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             345612                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             33475                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           143960                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          642513                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314741                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      121                       # number of quiesce instructions executed
system.cpu.numCycles                          1841887                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       121                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  412207     69.44%     69.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                    359      0.06%     69.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                  31924      5.38%     74.87% # Class of committed instruction
system.cpu.op_class_0::MemWrite                149157     25.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   593647                       # Class of committed instruction
system.cpu.quiesceCycles                     38436976                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1199374                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          288                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130880                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               36830                       # Transaction distribution
system.membus.trans_dist::ReadResp              38545                       # Transaction distribution
system.membus.trans_dist::WriteReq              28551                       # Transaction distribution
system.membus.trans_dist::WriteResp             28551                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           55                       # Transaction distribution
system.membus.trans_dist::WriteClean              224                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1456                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1675                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            41                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        63804                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         63804                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       127992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       131201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       127608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       127608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 263610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       107136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       107136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3605                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        27749                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4082712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      4082712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4217597                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            194786                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001597                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039926                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  194475     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                     311      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              194786                       # Request fanout histogram
system.membus.reqLayer6.occupancy           344730488                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             3193125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4609343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              625750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2172675                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          236360820                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            8587500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2603291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       650823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3254114                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       650823                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2603291                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3254114                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3254114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3254114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6508227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       124249                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       124249                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          742                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        98432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       212994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       278530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       456370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3605                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1574408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1771016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3407876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4456452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      7264813                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          612909250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.4                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay         1058                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         7000                       # Tail queuing delay (ticks)
system.acctest.local_bus.respLayer18.occupancy     39168000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer18.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer10.occupancy    270337000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          1.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer4.occupancy    201115219                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer4.utilization          0.8                       # Layer utilization (%)
system.acctest.local_bus.reqLayer5.occupancy       701625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer5.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer0.occupancy        14750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy     16140846                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy        34125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       420500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer9.occupancy        18500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        41250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer31.occupancy     13277882                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer31.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer32.occupancy        49875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer32.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy       889125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy       599750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy    317443303                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization          1.3                       # Layer utilization (%)
system.acctest.local_bus.reqLayer10.occupancy      7431145                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer11.occupancy        34250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer11.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer20.occupancy      9728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer20.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer22.occupancy      1587000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer22.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer8.occupancy      9728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer4.occupancy     96320000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer4.utilization          0.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      1253000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy     10240000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy        14000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer26.occupancy       100625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer26.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer25.occupancy     31212201                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer25.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        36125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer29.occupancy        33375                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer29.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer28.occupancy      7350274                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer28.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       155648                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2603291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5857405                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7809873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16270569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7809873                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5857405                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13667278                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2603291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13667278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13667278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29937846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5857405                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13667278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19524682                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5857405                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2013960                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7871364                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5857405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19524682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2013960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27396046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        36668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        36668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        27136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        27136                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        73730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       127608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2359300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      4082712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        80819                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        80819    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        80819                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    205256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer8.occupancy      3072000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer10.occupancy      3966000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer1.occupancy     78990000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      5120000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer3.occupancy       256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy    118786000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          0.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer9.occupancy       256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     49688640                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     51195968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1179648                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1115656                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2295304                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     12422160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     12469264                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       294912                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        34880                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       329792                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1973785208                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18223037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41652655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2033660901                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46859237                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44317279                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     91176516                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2020644446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62540315                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41652655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2124837417                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2752516                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      4063236                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1638400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2359300                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3997700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       688129                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       729089                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       409600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        73729                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       483329                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      2603291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5206582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    109338379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     41652655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2603291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    161404199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     65082274                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     93718634                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    158800908                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      2603291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5206582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    174420653                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    135371289                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2603291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    320205106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      7729156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       650823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total      8379978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      3254114                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      2603291                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      5857405                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     10983269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      3254114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     14237383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     10090295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      2603291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     12693586                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      2603291                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      5206582                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      7809873                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     12693586                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      5206582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      2603291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     20503459                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       107200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       108928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       107200                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       107200                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1675                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1702                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4258313                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68641                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4326954                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4258313                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4258313                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4258313                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68641                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4326954                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       919048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1310724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2349272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1754560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        14368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        20481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               36719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          279                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27415                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      2603291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     36507406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     52065978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2013960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            129656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93320291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         709295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18223037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       650823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     41652655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7809873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       650823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69696506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         709295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      2603291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     54730443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       650823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93718634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7809873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       650823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2013960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           129656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            163016796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     36832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006453373000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29058                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       36719                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27415                       # Number of write requests accepted
system.mem_ctrls.readBursts                     36719                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27415                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     68                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1669                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1198595525                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  183255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2160684275                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32702.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58952.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        36                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34160                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25523                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 36715                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27415                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   32242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     77                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.906278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.268538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.884647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          122      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          102      2.32%      5.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68      1.55%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           69      1.57%      8.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          120      2.73%     10.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           61      1.39%     12.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           65      1.48%     13.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           77      1.75%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3712     84.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4396                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     246.033557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    673.846456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            126     84.56%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.67%     85.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      2.01%     87.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.67%     87.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            5      3.36%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.67%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            9      6.04%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      1.34%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     184.080537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     69.403706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    312.697560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             33     22.15%     22.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            67     44.97%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      2.01%     69.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      4.03%     73.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      4.03%     77.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.34%     78.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      4.03%     82.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.67%     83.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.01%     85.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.34%     86.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.67%     87.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.67%     87.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      1.34%     89.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      2.68%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           12      8.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2345664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1755392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2349272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1754560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        93.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25174153125                       # Total gap between requests
system.mem_ctrls.avgGap                     392524.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       917952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1308672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047488                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 2560072.264204677194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 36463869.399689860642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 51984466.393701337278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2013959.530089019798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 129656.092824665888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 785563.385937681538                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18223036.732690297067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 650822.740453224862                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 41609436.691398166120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7809872.885438698344                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 650822.740453224862                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        14368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        20481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          279                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58903820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    856715980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1195935175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     46249475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2879825                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5055569040                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  41846809125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  13000630000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 291836417440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  25228312875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22679693500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57523.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59626.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58392.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     58175.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56467.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18120319.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5838003.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  50783710.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  17812281.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   8212341.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  88592552.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23060551195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1361850000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    752578180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 242                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     198538509.297521                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    468372054.744390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          121    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       140500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1296304750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  24023159625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       269919                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           269919                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       269919                       # number of overall hits
system.cpu.icache.overall_hits::total          269919                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1675                       # number of overall misses
system.cpu.icache.overall_misses::total          1675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73061875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73061875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73061875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73061875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       271594                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       271594                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       271594                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       271594                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006167                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006167                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006167                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006167                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43619.029851                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43619.029851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43619.029851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43619.029851                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70436500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70436500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70436500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70436500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006167                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006167                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006167                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006167                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42051.641791                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42051.641791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42051.641791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42051.641791                       # average overall mshr miss latency
system.cpu.icache.replacements                   1452                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       269919                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          269919                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73061875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73061875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       271594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       271594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43619.029851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43619.029851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70436500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70436500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42051.641791                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42051.641791                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.214421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               33168                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1452                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.842975                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.214421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.846122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.846122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            544862                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           544862                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        53246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            53246                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        53246                       # number of overall hits
system.cpu.dcache.overall_hits::total           53246                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          101                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            101                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          101                       # number of overall misses
system.cpu.dcache.overall_misses::total           101                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      7648250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7648250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      7648250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7648250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        53347                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        53347                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        53347                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        53347                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001893                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001893                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001893                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001893                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75725.247525                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75725.247525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75725.247525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75725.247525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           55                       # number of writebacks
system.cpu.dcache.writebacks::total                55                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           78                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           78                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1577                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1577                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5727875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5727875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5727875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      5727875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      3518500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      3518500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001462                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001462                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001462                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001462                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73434.294872                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73434.294872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73434.294872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73434.294872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2231.135067                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2231.135067                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     59                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        33265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           33265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           41                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            41                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2727500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2727500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        33306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        33306                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001231                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66524.390244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66524.390244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          162                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          162                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2665750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2665750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      3518500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3518500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65018.292683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65018.292683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.135802                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.135802                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        19981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          19981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           60                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4920750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4920750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        20041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        20041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82012.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82012.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1415                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1415                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3062125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3062125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82760.135135                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82760.135135                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        63804                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        63804                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    668046000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    668046000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10470.283995                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10470.283995                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         9552                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         9552                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        54252                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        54252                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    643411238                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    643411238                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11859.677763                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11859.677763                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           343.598183                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               283                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.243816                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   343.598183                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.671090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.671090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            723898                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           723898                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25319464375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25319676250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     91                       # Simulator instruction rate (inst/s)
host_mem_usage                                7107192                       # Number of bytes of host memory used
host_op_rate                                       95                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7236.54                       # Real time elapsed on the host
host_tick_rate                                3478804                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      658214                       # Number of instructions simulated
sim_ops                                        689850                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025175                       # Number of seconds simulated
sim_ticks                                 25174501250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.911956                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   77817                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                86548                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                245                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2970                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             83616                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1339                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1832                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              493                       # Number of indirect misses.
system.cpu.branchPred.lookups                   96554                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4633                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          494                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      579727                       # Number of instructions committed
system.cpu.committedOps                        593662                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.177747                       # CPI: cycles per instruction
system.cpu.discardedOps                          7544                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             345628                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             33476                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           143962                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          642791                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314688                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      121                       # number of quiesce instructions executed
system.cpu.numCycles                          1842226                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       121                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  412215     69.44%     69.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                    359      0.06%     69.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                  31930      5.38%     74.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                149157     25.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   593662                       # Class of committed instruction
system.cpu.quiesceCycles                     38436976                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1199435                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1761                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               36830                       # Transaction distribution
system.membus.trans_dist::ReadResp              38549                       # Transaction distribution
system.membus.trans_dist::WriteReq              28551                       # Transaction distribution
system.membus.trans_dist::WriteResp             28551                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           56                       # Transaction distribution
system.membus.trans_dist::WriteClean              224                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1459                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1677                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            42                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        63804                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         63804                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       127995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         2506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       131204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       127608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       127608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 263621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       107328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       107328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3605                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        27877                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4082712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      4082712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4217917                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            194789                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001597                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039926                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  194478     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                     311      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              194789                       # Request fanout histogram
system.membus.reqLayer6.occupancy           344737238                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             3193125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4616093                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              625750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2178425                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          236360820                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            8602500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2603269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       650817                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3254086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       650817                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2603269                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3254086                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3254086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3254086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6508173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       103936                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       124249                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       124249                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          588                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          742                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         2506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        98432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       110720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       212994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       278530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       456370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1166                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3605                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1574408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1771016                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3407876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4456452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      7264813                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          612909250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.4                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay         1058                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         7000                       # Tail queuing delay (ticks)
system.acctest.local_bus.respLayer18.occupancy     39168000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer18.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer10.occupancy    270337000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          1.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer4.occupancy    201115219                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer4.utilization          0.8                       # Layer utilization (%)
system.acctest.local_bus.reqLayer5.occupancy       701625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer5.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer0.occupancy        14750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy     16140846                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy        34125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       420500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer9.occupancy        18500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy        41250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer31.occupancy     13277882                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer31.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer32.occupancy        49875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer32.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy       889125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy       599750                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy    317443303                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization          1.3                       # Layer utilization (%)
system.acctest.local_bus.reqLayer10.occupancy      7431145                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer11.occupancy        34250                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer11.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer20.occupancy      9728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer20.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer22.occupancy      1587000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer22.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer8.occupancy      9728000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer4.occupancy     96320000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer4.utilization          0.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      1253000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy     10240000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy        14000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer26.occupancy       100625                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer26.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer25.occupancy     31212201                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer25.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy        36125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer29.occupancy        33375                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer29.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer28.occupancy      7350274                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer28.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       155648                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2603269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5857355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7809807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16270432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7809807                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5857355                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13667163                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2603269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13667163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13667163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29937594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5857355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13667163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19524518                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5857355                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2013943                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7871298                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5857355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19524518                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2013943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27395816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        36668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        36668                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        27136                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        27136                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        73730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       127608                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2359300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      4082712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        80819                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        80819    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        80819                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    205256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer8.occupancy      3072000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer8.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer10.occupancy      3966000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer10.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer1.occupancy     78990000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      5120000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer3.occupancy       256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy    118786000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization          0.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer9.occupancy       256000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     49688640                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     51195968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1179648                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1115656                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2295304                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     12422160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     12469264                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       294912                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        34880                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       329792                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1973768597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18222883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41652305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2033643785                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46858843                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44316906                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     91175749                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2020627439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62539789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41652305                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2124819533                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      2752516                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      4063236                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1638400                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2359300                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      3997700                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       688129                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       729089                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       409600                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        73729                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       483329                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      2603269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5206538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    109337459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     41652305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2603269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    161402840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     65081726                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     93717845                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    158799571                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      2603269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5206538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    174419185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    135370150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2603269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    320202411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      7729091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       650817                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total      8379908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      3254086                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      2603269                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      5857355                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     10983177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      3254086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     14237263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     10090210                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      2603269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     12693479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      2603269                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      5206538                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total      7809807                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     12693479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      5206538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      2603269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     20503286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       107328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       109056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       107328                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       107328                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1677                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1704                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4263362                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        68641                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4332002                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4263362                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4263362                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4263362                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        68641                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4332002                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       919048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1310724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2349336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1048576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1754624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        14368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        20481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               36720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        16384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27416                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      2603269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     36507099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     52065540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2013943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            132197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93322047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         711831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18222883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       650817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     41652305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7809807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       650817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69698461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         711831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      2603269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     54729982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       650817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     93717845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7809807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       650817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2013943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           132197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            163020509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     36832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006453373000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73964                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29058                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       36720                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27416                       # Number of write requests accepted
system.mem_ctrls.readBursts                     36720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27416                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     68                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1669                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1198595525                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  183260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2160710525                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32702.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58952.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        36                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    34161                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25523                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 36716                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27416                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   32242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     77                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    932.906278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   851.268538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.884647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          122      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          102      2.32%      5.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68      1.55%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           69      1.57%      8.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          120      2.73%     10.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           61      1.39%     12.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           65      1.48%     13.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           77      1.75%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3712     84.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4396                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     246.033557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    673.846456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            126     84.56%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.67%     85.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      2.01%     87.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.67%     87.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            5      3.36%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.67%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111            9      6.04%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            2      1.34%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     184.080537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     69.403706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    312.697560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             33     22.15%     22.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            67     44.97%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      2.01%     69.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      4.03%     73.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      4.03%     77.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.34%     78.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      4.03%     82.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.67%     83.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      2.01%     85.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.34%     86.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.67%     87.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.67%     87.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      1.34%     89.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      2.68%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           12      8.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2345728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1755392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2349336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1754624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        93.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25174451875                       # Total gap between requests
system.mem_ctrls.avgGap                     392516.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       917952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1308672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1047488                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 2560050.717985922471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 36463562.510498598218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 51984028.879221595824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2013942.580093816388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 132197.256539491529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 785556.774436593871                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18222883.362982217222                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 650817.262963650632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 41609086.495804958045                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7809807.155563807115                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 650817.262963650632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        14368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        20481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           52                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        16384                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58903820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    856715980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1195935175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     46249475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2906075                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5055569040                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  41846809125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  13000630000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 291836417440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  25228312875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22679693500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57523.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59626.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58392.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     58175.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55886.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18055603.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5838003.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma  50783710.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  17812281.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   8212341.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  88592552.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23060551195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1361850000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    752790055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 242                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     198538509.297521                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    468372054.744390                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          121    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       140500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1296516625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  24023159625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       269930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           269930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       269930                       # number of overall hits
system.cpu.icache.overall_hits::total          269930                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1677                       # number of overall misses
system.cpu.icache.overall_misses::total          1677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73192500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73192500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73192500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73192500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       271607                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       271607                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       271607                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       271607                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006174                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006174                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43644.901610                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43644.901610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43644.901610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43644.901610                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1677                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70562000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70562000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70562000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70562000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006174                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006174                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006174                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006174                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42076.326774                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42076.326774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42076.326774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42076.326774                       # average overall mshr miss latency
system.cpu.icache.replacements                   1455                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       269930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          269930                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73192500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73192500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       271607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       271607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43644.901610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43644.901610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70562000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70562000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006174                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42076.326774                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42076.326774                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.214605                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              310229                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1910                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            162.423560                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.214605                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.846122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.846122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            544891                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           544891                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        53252                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            53252                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        53252                       # number of overall hits
system.cpu.dcache.overall_hits::total           53252                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          102                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            102                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          102                       # number of overall misses
system.cpu.dcache.overall_misses::total           102                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      7708250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7708250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      7708250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7708250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        53354                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        53354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        53354                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        53354                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001912                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001912                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001912                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001912                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75571.078431                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75571.078431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75571.078431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75571.078431                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           56                       # number of writebacks
system.cpu.dcache.writebacks::total                56                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           79                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           79                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1577                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1577                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5786375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5786375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5786375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      5786375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      3518500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      3518500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001481                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001481                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001481                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001481                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73245.253165                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73245.253165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73245.253165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73245.253165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2231.135067                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2231.135067                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     60                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        33271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           33271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           42                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            42                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2787500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2787500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        33313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        33313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001261                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001261                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66369.047619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66369.047619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          162                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          162                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2724250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2724250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      3518500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3518500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64863.095238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64863.095238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.135802                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.135802                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        19981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          19981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           60                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4920750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4920750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        20041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        20041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82012.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82012.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           37                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1415                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1415                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3062125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3062125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82760.135135                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82760.135135                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        63804                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        63804                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    668046000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    668046000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10470.283995                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10470.283995                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         9552                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         9552                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        54252                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        54252                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    643411238                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    643411238                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11859.677763                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11859.677763                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           343.597875                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               60789                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               591                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.857868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   343.597875                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.671090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.671090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            723927                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           723927                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25319676250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
