INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ianma/Documents/Simula/All_Gates/All_Gates.sim/sim_1/synth/timing/tb_ALL_GATES_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module All_Gates
INFO: [VRFC 10-311] analyzing module glbl
