{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 16:47:09 2011 " "Info: Processing started: Sun Mar 13 16:47:09 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_trigger -c d_trigger " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off d_trigger -c d_trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_trigger.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file d_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_trigger " "Info: Found entity 1: d_trigger" {  } { { "d_trigger.v" "" { Text "/home/steel1004/For MetroTek/Tasks_1/5/d_trigger/d_trigger.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "d_trigger.v(6) " "Error (10773): Verilog HDL error at d_trigger.v(6): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "d_trigger.v" "" { Text "/home/steel1004/For MetroTek/Tasks_1/5/d_trigger/d_trigger.v" 6 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "d_trigger.v(9) " "Error (10773): Verilog HDL error at d_trigger.v(9): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "d_trigger.v" "" { Text "/home/steel1004/For MetroTek/Tasks_1/5/d_trigger/d_trigger.v" 9 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "data_o d_trigger.v(15) " "Error (10048): Verilog HDL error at d_trigger.v(15): values cannot be assigned directly to all or part of array \"data_o\" - assignments must be made to individual elements only" {  } { { "d_trigger.v" "" { Text "/home/steel1004/For MetroTek/Tasks_1/5/d_trigger/d_trigger.v" 15 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_MEMORY_ASSIGNMENT" "data_o d_trigger.v(19) " "Error (10048): Verilog HDL error at d_trigger.v(19): values cannot be assigned directly to all or part of array \"data_o\" - assignments must be made to individual elements only" {  } { { "d_trigger.v" "" { Text "/home/steel1004/For MetroTek/Tasks_1/5/d_trigger/d_trigger.v" 19 0 0 } }  } 0 10048 "Verilog HDL error at %2!s!: values cannot be assigned directly to all or part of array \"%1!s!\" - assignments must be made to individual elements only" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_MEMORY_ACCESS" "data_i d_trigger.v(19) " "Error (10044): Verilog HDL error at d_trigger.v(19): expression cannot reference entire array \"data_i\"" {  } { { "d_trigger.v" "" { Text "/home/steel1004/For MetroTek/Tasks_1/5/d_trigger/d_trigger.v" 19 0 0 } }  } 0 10044 "Verilog HDL error at %2!s!: expression cannot reference entire array \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Error: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 13 16:47:12 2011 " "Error: Processing ended: Sun Mar 13 16:47:12 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
