L 1 "atmel\Media.c"
N/* ----------------------------------------------------------------------------
N *         ATMEL Microcontroller Software Support 
N * ----------------------------------------------------------------------------
N * Copyright (c) 2008, Atmel Corporation
N *
N * All rights reserved.
N *
N * Redistribution and use in source and binary forms, with or without
N * modification, are permitted provided that the following conditions are met:
N *
N * - Redistributions of source code must retain the above copyright notice,
N * this list of conditions and the disclaimer below.
N *
N * Atmel's name may not be used to endorse or promote products derived from
N * this software without specific prior written permission.
N *
N * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
N * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
N * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
N * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
N * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
N * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
N * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
N * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
N * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N * ----------------------------------------------------------------------------
N */
N
N//------------------------------------------------------------------------------
N//         Headers
N//------------------------------------------------------------------------------
N#include "board.h"
L 1 "atmel\board.h" 1
N/* ----------------------------------------------------------------------------
N *         ATMEL Microcontroller Software Support
N * ----------------------------------------------------------------------------
N * Copyright (c) 2008, Atmel Corporation
N *
N * All rights reserved.
N *
N * Redistribution and use in source and binary forms, with or without
N * modification, are permitted provided that the following conditions are met:
N *
N * - Redistributions of source code must retain the above copyright notice,
N * this list of conditions and the disclaimer below.
N *
N * Atmel's name may not be used to endorse or promote products derived from
N * this software without specific prior written permission.
N *
N * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
N * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
N * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
N * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
N * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
N * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
N * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
N * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
N * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N * ----------------------------------------------------------------------------
N */
N
N//------------------------------------------------------------------------------
N/// \dir
N/// !Purpose
N///
N/// Definition and functions for using AT91SAM9M10-related features, such
N/// has PIO pins, memories, etc.
N///
N/// !Usage
N/// -# The code for booting the board is provided by board_cstartup.S and
N///    board_lowlevel.c.
N/// -# For using board PIOs, board characteristics (clock, etc.) and external
N///    components, see board.h.
N/// -# For manipulating memories (remapping, SDRAM, etc.), see board_memories.h.
N//------------------------------------------------------------------------------
N
N//------------------------------------------------------------------------------
N/// \unit
N/// !Purpose
N///
N/// Definition of AT91SAM9M10-EK characteristics, AT91SAM9M10-dependant PIOs and
N/// external components interfacing.
N///
N/// !Usage
N/// -# For operating frequency information, see "SAM9M10-EK - Operating frequencies".
N/// -# For using portable PIO definitions, see "SAM9M10-EK - PIO definitions".
N/// -# Several USB definitions are included here (see "SAM9M10-EK - USB device").
N/// -# For external components definitions, see "SAM79260-EK - External components".
N/// -# For memory-related definitions, see "SAM79260-EK - Memories".
N//------------------------------------------------------------------------------
N
N#ifndef BOARD_H
N#define BOARD_H
N
N//------------------------------------------------------------------------------
N//         Headers
N//------------------------------------------------------------------------------
N
N
N    #include "chip.h"
L 1 "atmel\chip.h" 1
N/* ----------------------------------------------------------------------------
N *         ATMEL Microcontroller Software Support 
N * ----------------------------------------------------------------------------
N * Copyright (c) 2008, Atmel Corporation
N *
N * All rights reserved.
N *
N * Redistribution and use in source and binary forms, with or without
N * modification, are permitted provided that the following conditions are met:
N *
N * - Redistributions of source code must retain the above copyright notice,
N * this list of conditions and the disclaimer below.
N *
N * Atmel's name may not be used to endorse or promote products derived from
N * this software without specific prior written permission.
N *
N * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
N * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
N * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
N * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
N * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
N * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
N * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
N * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
N * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N * ----------------------------------------------------------------------------
N */
N 
N//------------------------------------------------------------------------------
N/// \unit
N/// !Purpose
N///
N/// Definition of AT91SAM9M10 characteristics and features
N///
N/// !Usage
N/// -# For ARM core feature, see "AT91SAM9M10 - ARM core features".
N/// -# For IP features, see "AT91SAM9M10 - IP features".
N/// -# For misc, see "AT91SAM9M10 - Misc".
N//------------------------------------------------------------------------------
N 
N#ifndef CHIP_H 
N#define CHIP_H
N
N//------------------------------------------------------------------------------
N//         Headers
N//------------------------------------------------------------------------------
N
N//------------------------------------------------------------------------------
N//         Definitions
N//------------------------------------------------------------------------------
N
N//------------------------------------------------------------------------------
N/// \page "AT91SAM9M10 - ARM core features"
N/// This page lists several characteristics related to the ARM core
N///
N
N//ARM core features
N
N/// ARM core definition.
N#define arm926ej_s
N
N/// family definition.
N//#define at91sam9m10 (already defined)
N
N/// temporary define, to be removed
N#define CP15_PRESENT
N
N//------------------------------------------------------------------------------
N/// \page "AT91SAM9M10 - IP features"
N/// This page lists several characteristics related to the embedded IP
N///
N
N//IP FEATURES
N
N// DMA channels number
N#define CHIP_DMA_CHANNEL_NUM   8
N
N// Indicate chip's MCI interface. 
N#define MCI2_INTERFACE
N
N/// Indicates chip has an UDP High Speed. 
N#define CHIP_USB_UDPHS 
N
N/// Indicates chip has an Host High Speed. 
N#define CHIP_USB_UHP_OHCI 
N#define CHIP_USB_UHP_EHCI 
N
N/// Indicates chip has an internal pull-up. 
N#define CHIP_USB_PULLUP_INTERNAL 
N
N/// Number of USB endpoints 
N#define CHIP_USB_NUMENDPOINTS 7 
N
N/// Endpoints max paxcket size 
N#define CHIP_USB_ENDPOINTS_MAXPACKETSIZE(i) \
N   ((i == 0) ? 64 : \
N   ((i == 1) ? 1024 : \
N   ((i == 2) ? 1024 : \
N   ((i == 3) ? 1024 : \
N   ((i == 4) ? 1024 : \
N   ((i == 5) ? 1024 : \
N   ((i == 6) ? 1024 : 0 )))))))
X#define CHIP_USB_ENDPOINTS_MAXPACKETSIZE(i)    ((i == 0) ? 64 :    ((i == 1) ? 1024 :    ((i == 2) ? 1024 :    ((i == 3) ? 1024 :    ((i == 4) ? 1024 :    ((i == 5) ? 1024 :    ((i == 6) ? 1024 : 0 )))))))
N
N/// Endpoints Number of Bank 
N#define CHIP_USB_ENDPOINTS_BANKS(i) \
N   ((i == 0) ? 1 : \
N   ((i == 1) ? 2 : \
N   ((i == 2) ? 2 : \
N   ((i == 3) ? 3 : \
N   ((i == 4) ? 3 : \
N   ((i == 5) ? 3 : \
N   ((i == 6) ? 3 : 0 )))))))
X#define CHIP_USB_ENDPOINTS_BANKS(i)    ((i == 0) ? 1 :    ((i == 1) ? 2 :    ((i == 2) ? 2 :    ((i == 3) ? 3 :    ((i == 4) ? 3 :    ((i == 5) ? 3 :    ((i == 6) ? 3 : 0 )))))))
N
N/// Endpoints max paxcket size 
N#define CHIP_USB_ENDPOINTS_DMA(i) \
N   ((i == 1) ? 1 : \
N   ((i == 2) ? 1 : \
N   ((i == 3) ? 1 : \
N   ((i == 4) ? 1 : \
N   ((i == 5) ? 1 : \
N   ((i == 6) ? 1 : 0 ))))))
X#define CHIP_USB_ENDPOINTS_DMA(i)    ((i == 1) ? 1 :    ((i == 2) ? 1 :    ((i == 3) ? 1 :    ((i == 4) ? 1 :    ((i == 5) ? 1 :    ((i == 6) ? 1 : 0 ))))))
N
N//------------------------------------------------------------------------------
N/// \page "AT91SAM9M10 - Misc "
N/// This page lists misc features
N///
N
N//Misc 
N
N#endif //#ifndef CHIP_H
N
L 69 "atmel\board.h" 2
N    #include "AT91SAM9M10.h"
L 1 "atmel\AT91SAM9M10.h" 1
N//  ----------------------------------------------------------------------------
N//          ATMEL Microcontroller Software Support  -  ROUSSET  -
N//  ----------------------------------------------------------------------------
N//  Copyright (c) 2009, Atmel Corporation
N// 
N//  All rights reserved.
N// 
N//  Redistribution and use in source and binary forms, with or without
N//  modification, are permitted provided that the following conditions are met:
N// 
N//  - Redistributions of source code must retain the above copyright notice,
N//  this list of conditions and the disclaimer below.
N// 
N//  Atmel's name may not be used to endorse or promote products derived from
N//  this software without specific prior written permission. 
N//  
N//  DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
N//  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
N//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
N//  DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
N//  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N//  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
N//  OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
N//  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
N//  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
N//  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N//  ----------------------------------------------------------------------------
N// File Name           : AT91SAM9M10.h
N// Object              : AT91SAM9M10 definitions
N// Generated           : AT91 SW Application Group  03/29/2010 (13:41:42)
N// 
N// CVS Reference       : /AT91SAM9M10.pl/1.3/Fri Mar 26 09:51:19 2010//
N// CVS Reference       : /SYS_SAM9264.pl/1.2/Tue Oct  2 12:19:30 2007//
N// CVS Reference       : /HMATRIX2_SAM9264.pl/1.5/Fri Aug 31 13:13:12 2007//
N// CVS Reference       : /CCR_SAM9264.pl/1.6/Fri Feb 29 14:02:52 2008//
N// CVS Reference       : /PMC_SAM9264.pl/1.9/Thu Nov 29 09:55:11 2007//
N// CVS Reference       : /HDDRSDRC2_6304B.pl/1.5/Fri Mar 12 10:40:41 2010//
N// CVS Reference       : /EBI_SAM9260.pl/1.1/Fri Sep 30 12:12:14 2005//
N// CVS Reference       : /HSMC3_SAM9264.pl/1.1/Wed Oct 10 09:39:31 2007//
N// CVS Reference       : /HECC_6143A.pl/1.1/Wed Feb  9 17:16:57 2005//
N// CVS Reference       : /SFR_SAM9264.pl/1.4/Fri Feb 29 14:02:55 2008//
N// CVS Reference       : /AIC_6075A.pl/1.1/Mon Jul 12 17:04:01 2004//
N// CVS Reference       : /PDC_6074C.pl/1.2/Thu Feb  3 09:02:11 2005//
N// CVS Reference       : /DBGU_6059D.pl/1.2/Mon Mar 29 11:07:19 2010//
N// CVS Reference       : /PIO_SAM9264.pl/1.1/Wed Oct 10 09:38:26 2007//
N// CVS Reference       : /RSTC_6098A.pl/1.4/Fri Oct 17 13:27:55 2008//
N// CVS Reference       : /SHDWC_6122A.pl/1.3/Wed Oct  6 14:16:58 2004//
N// CVS Reference       : /RTTC_6081A.pl/1.2/Thu Nov  4 13:57:22 2004//
N// CVS Reference       : /PITC_6079A.pl/1.2/Thu Nov  4 13:56:22 2004//
N// CVS Reference       : /WDTC_6080A.pl/1.3/Thu Nov  4 13:58:52 2004//
N// CVS Reference       : /TC_6082A.pl/1.8/Fri Oct 17 13:27:58 2008//
N// CVS Reference       : /MCI_6101F.pl/1.3/Fri Jan 23 09:15:32 2009//
N// CVS Reference       : /TWI_6061B.pl/1.3/Fri Oct 17 13:27:59 2008//
N// CVS Reference       : /US_6089S.pl/1.1/Mon Mar 29 11:03:23 2010//
N// CVS Reference       : /SSC_6078B.pl/1.3/Fri Oct 17 13:27:57 2008//
N// CVS Reference       : /SPI_6088D.pl/1.3/Fri May 20 14:23:02 2005//
N// CVS Reference       : /AC97C_XXXX.pl/1.3/Tue Feb 22 17:08:27 2005//
N// CVS Reference       : /PWM_6044D.pl/1.2/Tue May 10 12:39:09 2005//
N// CVS Reference       : /LCDC_6063A.pl/1.6/Tue Jan 20 16:29:59 2009//
N// CVS Reference       : /HDMA_SAM9264.pl/1.2/Thu Sep 13 11:48:30 2007//
N// CVS Reference       : /UDPHS_SAM9_7ept6dma4iso.pl/1.4/Tue Jun 24 13:05:14 2008//
N// CVS Reference       : /TSC_SAM9264.pl/1.2/Thu Jun 25 08:43:26 2009//
N// CVS Reference       : /RTC_1245D.pl/1.3/Fri Sep 17 14:01:31 2004//
N// CVS Reference       : /EMACB_SAM9264.pl/1.1/Tue Sep 25 12:07:23 2007//
N// CVS Reference       : /uhphs_ohci.pl/1.1/Fri Jun 22 14:20:34 2007//
N// CVS Reference       : /uhphs_ehci.pl/1.3/Tue Jul 17 07:50:29 2007//
N// CVS Reference       : /VDEC_7190.pl/1.2/Fri Aug 31 15:21:50 2007//
N// CVS Reference       : /ISI_SAM9264.pl/1.2/Wed Sep  3 08:30:55 2008//
N// CVS Reference       : /TRNG_xxxxx.pl/1.1/Wed Jul 18 12:02:58 2007//
N//  ----------------------------------------------------------------------------
N
N#ifndef AT91SAM9M10_H
N#define AT91SAM9M10_H
N
N#ifndef __ASSEMBLY__
Ntypedef volatile unsigned int AT91_REG;// Hardware register definition
N#define AT91_CAST(a) (a)
N#else
S#define AT91_CAST(a)
N#endif
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR SPECIAL FUNCTION REGISTER
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_SFR {
N	AT91_REG	 SFR_EMA; 	// memory Extra Margin Adjustment control
N	AT91_REG	 SFR_DDRCFG; 	// DDR2 SSTL18 control
N	AT91_REG	 SFR_DDRDELAY; 	// DDR2 controller clock delay
N	AT91_REG	 SFR_EBIDELAY; 	// EBI DDR controller clock delay
N	AT91_REG	 SFR_UTMICFG; 	// UTMI Software Reset, and OHCI suspend interrupt control
N	AT91_REG	 SFR_INT; 	// OHCI suspend Interrupt status
N} AT91S_SFR, *AT91PS_SFR;
N#else
S#define SFR_EMA         (AT91_CAST(AT91_REG *) 	0x00000000) // (SFR_EMA) memory Extra Margin Adjustment control
S#define SFR_DDRCFG      (AT91_CAST(AT91_REG *) 	0x00000004) // (SFR_DDRCFG) DDR2 SSTL18 control
S#define SFR_DDRDELAY    (AT91_CAST(AT91_REG *) 	0x00000008) // (SFR_DDRDELAY) DDR2 controller clock delay
S#define SFR_EBIDELAY    (AT91_CAST(AT91_REG *) 	0x0000000C) // (SFR_EBIDELAY) EBI DDR controller clock delay
S#define SFR_UTMICFG     (AT91_CAST(AT91_REG *) 	0x00000010) // (SFR_UTMICFG) UTMI Software Reset, and OHCI suspend interrupt control
S#define SFR_OHCI_SUSP_INT (AT91_CAST(AT91_REG *) 	0x00000014) // (SFR_OHCI_SUSP_INT) OHCI suspend Interrupt status
S
N#endif
N// -------- SFR_EMA : (SFR Offset: 0x0) memory Extra Margin Adjustment control register -------- 
N#define AT91C_SFR_RAM_EMA     (0x7 <<  0) // (SFR) SRAM EMA
N#define 	AT91C_SFR_RAM_EMA_0                    (0x0) // (SFR) Normal Mode
N#define 	AT91C_SFR_RAM_EMA_1                    (0x1) // (SFR) DEBUG MODE 1
N#define 	AT91C_SFR_RAM_EMA_2                    (0x2) // (SFR) DEBUG MODE 2
N#define 	AT91C_SFR_RAM_EMA_3                    (0x3) // (SFR) DEBUG MODE 3
N#define 	AT91C_SFR_RAM_EMA_4                    (0x4) // (SFR) DEBUG MODE 4
N#define 	AT91C_SFR_RAM_EMA_5                    (0x5) // (SFR) DEBUG MODE 5
N#define 	AT91C_SFR_RAM_EMA_6                    (0x6) // (SFR) DEBUG MODE 6
N#define 	AT91C_SFR_RAM_EMA_7                    (0x7) // (SFR) DEBUG MODE 7
N#define AT91C_SFR_DPRAM_EMA   (0x7 <<  4) // (SFR) SRAM EMA
N#define 	AT91C_SFR_DPRAM_EMA_0                    (0x0 <<  4) // (SFR) Normal Mode
N#define 	AT91C_SFR_DPRAM_EMA_1                    (0x1 <<  4) // (SFR) DEBUG MODE 1
N#define 	AT91C_SFR_DPRAM_EMA_2                    (0x2 <<  4) // (SFR) DEBUG MODE 2
N#define 	AT91C_SFR_DPRAM_EMA_3                    (0x3 <<  4) // (SFR) DEBUG MODE 3
N#define 	AT91C_SFR_DPRAM_EMA_4                    (0x4 <<  4) // (SFR) DEBUG MODE 4
N#define 	AT91C_SFR_DPRAM_EMA_5                    (0x5 <<  4) // (SFR) DEBUG MODE 5
N#define 	AT91C_SFR_DPRAM_EMA_6                    (0x6 <<  4) // (SFR) DEBUG MODE 6
N#define 	AT91C_SFR_DPRAM_EMA_7                    (0x7 <<  4) // (SFR) DEBUG MODE 7
N#define AT91C_SFR_RF_EMA      (0x7 <<  8) // (SFR) SRAM EMA
N#define 	AT91C_SFR_RF_EMA_0                    (0x0 <<  8) // (SFR) Normal Mode
N#define 	AT91C_SFR_RF_EMA_1                    (0x1 <<  8) // (SFR) DEBUG MODE 1
N#define 	AT91C_SFR_RF_EMA_2                    (0x2 <<  8) // (SFR) DEBUG MODE 2
N#define 	AT91C_SFR_RF_EMA_3                    (0x3 <<  8) // (SFR) DEBUG MODE 3
N#define 	AT91C_SFR_RF_EMA_4                    (0x4 <<  8) // (SFR) DEBUG MODE 4
N#define 	AT91C_SFR_RF_EMA_5                    (0x5 <<  8) // (SFR) DEBUG MODE 5
N#define 	AT91C_SFR_RF_EMA_6                    (0x6 <<  8) // (SFR) DEBUG MODE 6
N#define 	AT91C_SFR_RF_EMA_7                    (0x7 <<  8) // (SFR) DEBUG MODE 7
N#define AT91C_SFR_DPRF_EMA    (0x7 << 12) // (SFR) SRAM EMA
N#define 	AT91C_SFR_DPRF_EMA_0                    (0x0 << 12) // (SFR) Normal Mode
N#define 	AT91C_SFR_DPRF_EMA_1                    (0x1 << 12) // (SFR) DEBUG MODE 1
N#define 	AT91C_SFR_DPRF_EMA_2                    (0x2 << 12) // (SFR) DEBUG MODE 2
N#define 	AT91C_SFR_DPRF_EMA_3                    (0x3 << 12) // (SFR) DEBUG MODE 3
N#define 	AT91C_SFR_DPRF_EMA_4                    (0x4 << 12) // (SFR) DEBUG MODE 4
N#define 	AT91C_SFR_DPRF_EMA_5                    (0x5 << 12) // (SFR) DEBUG MODE 5
N#define 	AT91C_SFR_DPRF_EMA_6                    (0x6 << 12) // (SFR) DEBUG MODE 6
N#define 	AT91C_SFR_DPRF_EMA_7                    (0x7 << 12) // (SFR) DEBUG MODE 7
N#define AT91C_SFR_ROM_EMA     (0x7 << 16) // (SFR) SRAM EMA
N#define 	AT91C_SFR_ROM_EMA_0                    (0x0 << 16) // (SFR) Normal Mode
N#define 	AT91C_SFR_ROM_EMA_1                    (0x1 << 16) // (SFR) DEBUG MODE 1
N#define 	AT91C_SFR_ROM_EMA_2                    (0x2 << 16) // (SFR) DEBUG MODE 2
N#define 	AT91C_SFR_ROM_EMA_3                    (0x3 << 16) // (SFR) DEBUG MODE 3
N#define 	AT91C_SFR_ROM_EMA_4                    (0x4 << 16) // (SFR) DEBUG MODE 4
N#define 	AT91C_SFR_ROM_EMA_5                    (0x5 << 16) // (SFR) DEBUG MODE 5
N#define 	AT91C_SFR_ROM_EMA_6                    (0x6 << 16) // (SFR) DEBUG MODE 6
N#define 	AT91C_SFR_ROM_EMA_7                    (0x7 << 16) // (SFR) DEBUG MODE 7
N// -------- SFR_DDRCFG : (SFR Offset: 0x4) DDR2 SSTL18 control register -------- 
N#define AT91C_SFR_DDRCFG_SSTL (0x1 <<  0) // (SFR) Control DDR2 pads SSTL mode control
N#define 	AT91C_SFR_DDRCFG_SSTL_NORMAL               (0x0) // (SFR) Force pads in SSTL18 mode when DDR2 is connected
N#define 	AT91C_SFR_DDRCFG_SSTL_COMPATIBLE           (0x1) // (SFR) LVCMOS level (compatible SSTL18)
N#define AT91C_SFR_DDRCFG_CLKDELAY (0x1 <<  8) // (SFR) Control DDR2 pads clocks delay on clk, dqs0, dqs1
N#define 	AT91C_SFR_DDRCFG_CLKDELAY_HARD                 (0x0 <<  8) // (SFR) Fixed by hardware
N#define 	AT91C_SFR_DDRCFG_CLKDELAY_SOFT                 (0x1 <<  8) // (SFR) Software must write correct delay value
N// -------- SFR_DDRDELAY : (SFR Offset: 0x8) DDR2 controller clock delay -------- 
N#define AT91C_SFR_DDRDELAY_CLK (0xFF <<  0) // (SFR) Control CLK clock delay
N#define 	AT91C_SFR_DDRDELAY_CLK_0                    (0x0) // (SFR) minimum delay
N#define 	AT91C_SFR_DDRDELAY_CLK_1                    (0x1) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_2                    (0x2) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_3                    (0x3) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_4                    (0x4) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_5                    (0x5) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_6                    (0x6) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_7                    (0x7) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_8                    (0x8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_9                    (0x9) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_10                   (0xA) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_11                   (0xB) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_12                   (0xC) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_13                   (0xD) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_14                   (0xE) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_15                   (0xF) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_CLK_16                   (0x10) // (SFR) 
N#define AT91C_SFR_DDRDELAY_DQS0 (0xFF <<  8) // (SFR) Control DQS0 clock delay
N#define 	AT91C_SFR_DDRDELAY_DQS0_0                    (0x0 <<  8) // (SFR) minimum delay
N#define 	AT91C_SFR_DDRDELAY_DQS0_1                    (0x1 <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_2                    (0x2 <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_3                    (0x3 <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_4                    (0x4 <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_5                    (0x5 <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_6                    (0x6 <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_7                    (0x7 <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_8                    (0x8 <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_9                    (0x9 <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_10                   (0xA <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_11                   (0xB <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_12                   (0xC <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_13                   (0xD <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_14                   (0xE <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_15                   (0xF <<  8) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS0_16                   (0x10 <<  8) // (SFR) 
N#define AT91C_SFR_DDRDELAY_DQS1 (0xFF << 16) // (SFR) Control DQS1 clock delay
N#define 	AT91C_SFR_DDRDELAY_DQS1_0                    (0x0 << 16) // (SFR) minimum delay
N#define 	AT91C_SFR_DDRDELAY_DQS1_1                    (0x1 << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_2                    (0x2 << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_3                    (0x3 << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_4                    (0x4 << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_5                    (0x5 << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_6                    (0x6 << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_7                    (0x7 << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_8                    (0x8 << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_9                    (0x9 << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_10                   (0xA << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_11                   (0xB << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_12                   (0xC << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_13                   (0xD << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_14                   (0xE << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_15                   (0xF << 16) // (SFR) 
N#define 	AT91C_SFR_DDRDELAY_DQS1_16                   (0x10 << 16) // (SFR) 
N// -------- SFR_EBIDELAY : (SFR Offset: 0xc) EBI DDR controller clock delay -------- 
N#define AT91C_SFR_EBIDELAY_CLK (0xFF <<  0) // (SFR) Control CLK clock delay
N#define 	AT91C_SFR_EBIDELAY_CLK_0                    (0x0) // (SFR) minimum delay
N#define 	AT91C_SFR_EBIDELAY_CLK_1                    (0x1) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_2                    (0x2) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_3                    (0x3) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_4                    (0x4) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_5                    (0x5) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_6                    (0x6) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_7                    (0x7) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_8                    (0x8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_9                    (0x9) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_10                   (0xA) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_11                   (0xB) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_12                   (0xC) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_13                   (0xD) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_14                   (0xE) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_15                   (0xF) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_CLK_16                   (0x10) // (SFR) 
N#define AT91C_SFR_EBIDELAY_DQS0 (0xFF <<  8) // (SFR) Control DQS0 clock delay
N#define 	AT91C_SFR_EBIDELAY_DQS0_0                    (0x0 <<  8) // (SFR) minimum delay
N#define 	AT91C_SFR_EBIDELAY_DQS0_1                    (0x1 <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_2                    (0x2 <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_3                    (0x3 <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_4                    (0x4 <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_5                    (0x5 <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_6                    (0x6 <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_7                    (0x7 <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_8                    (0x8 <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_9                    (0x9 <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_10                   (0xA <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_11                   (0xB <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_12                   (0xC <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_13                   (0xD <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_14                   (0xE <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_15                   (0xF <<  8) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS0_16                   (0x10 <<  8) // (SFR) 
N#define AT91C_SFR_EBIDELAY_DQS1 (0xFF << 16) // (SFR) Control DQS1 clock delay
N#define 	AT91C_SFR_EBIDELAY_DQS1_0                    (0x0 << 16) // (SFR) minimum delay
N#define 	AT91C_SFR_EBIDELAY_DQS1_1                    (0x1 << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_2                    (0x2 << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_3                    (0x3 << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_4                    (0x4 << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_5                    (0x5 << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_6                    (0x6 << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_7                    (0x7 << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_8                    (0x8 << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_9                    (0x9 << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_10                   (0xA << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_11                   (0xB << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_12                   (0xC << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_13                   (0xD << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_14                   (0xE << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_15                   (0xF << 16) // (SFR) 
N#define 	AT91C_SFR_EBIDELAY_DQS1_16                   (0x10 << 16) // (SFR) 
N// -------- SFR_UTMICFG : (SFR Offset: 0x10) UTMI Software Reset -------- 
N#define AT91C_SFR_UTMICFG_PORT0 (0x1 <<  0) // (SFR) UTMI Software Reset port 0
N#define AT91C_SFR_UTMICFG_PORT1 (0x1 <<  1) // (SFR) UTMI Software Reset port 1
N#define AT91C_SFR_UTMICFG_OHCI_SUSP_INT_ENABLE (0x1 <<  2) // (SFR) OHCI Suspend Interrupt enable
N// -------- SFR_OHCI_SUSP_INT : (SFR Offset: 0x14) OHCI suspend Interrupt status -------- 
N#define AT91C_SFR_OHCI_SUSP_INT_STATUS (0x3 <<  0) // (SFR) OHCI suspend Interrupt status
N#define 	AT91C_SFR_OHCI_SUSP_INT_STATUS_PORT0                (0x1) // (SFR) OHCI suspend Interrupt status for port 0
N#define 	AT91C_SFR_OHCI_SUSP_INT_STATUS_PORT1                (0x2) // (SFR) OHCI suspend Interrupt status for port 1
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR System Peripherals
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_SYS {
N	AT91_REG	 Reserved0[3904]; 	// 
N	AT91_REG	 SYS_RSTC_RCR; 	// Reset Control Register
N	AT91_REG	 SYS_RSTC_RSR; 	// Reset Status Register
N	AT91_REG	 SYS_RSTC_RMR; 	// Reset Mode Register
N	AT91_REG	 Reserved1[1]; 	// 
N	AT91_REG	 SYS_SHDWC_SHCR; 	// Shut Down Control Register
N	AT91_REG	 SYS_SHDWC_SHMR; 	// Shut Down Mode Register
N	AT91_REG	 SYS_SHDWC_SHSR; 	// Shut Down Status Register
N	AT91_REG	 Reserved2[1]; 	// 
N	AT91_REG	 SYS_RTTC0_RTMR; 	// Real-time Mode Register
N	AT91_REG	 SYS_RTTC0_RTAR; 	// Real-time Alarm Register
N	AT91_REG	 SYS_RTTC0_RTVR; 	// Real-time Value Register
N	AT91_REG	 SYS_RTTC0_RTSR; 	// Real-time Status Register
N	AT91_REG	 SYS_PITC_PIMR; 	// Period Interval Mode Register
N	AT91_REG	 SYS_PITC_PISR; 	// Period Interval Status Register
N	AT91_REG	 SYS_PITC_PIVR; 	// Period Interval Value Register
N	AT91_REG	 SYS_PITC_PIIR; 	// Period Interval Image Register
N	AT91_REG	 SYS_WDTC_WDCR; 	// Watchdog Control Register
N	AT91_REG	 SYS_WDTC_WDMR; 	// Watchdog Mode Register
N	AT91_REG	 SYS_WDTC_WDSR; 	// Watchdog Status Register
N	AT91_REG	 Reserved3[1]; 	// 
N	AT91_REG	 SYS_SLCKSEL; 	// Slow Clock Selection Register
N	AT91_REG	 Reserved4[3]; 	// 
N	AT91_REG	 SYS_GPBR[4]; 	// General Purpose Register
N	AT91_REG	 Reserved5[16]; 	// 
N	AT91_REG	 RTC_CR; 	// Control Register
N	AT91_REG	 RTC_MR; 	// Mode Register
N	AT91_REG	 RTC_TIMR; 	// Time Register
N	AT91_REG	 RTC_CALR; 	// Calendar Register
N	AT91_REG	 RTC_TIMALR; 	// Time Alarm Register
N	AT91_REG	 RTC_CALALR; 	// Calendar Alarm Register
N	AT91_REG	 RTC_SR; 	// Status Register
N	AT91_REG	 RTC_SCCR; 	// Status Clear Command Register
N	AT91_REG	 RTC_IER; 	// Interrupt Enable Register
N	AT91_REG	 RTC_IDR; 	// Interrupt Disable Register
N	AT91_REG	 RTC_IMR; 	// Interrupt Mask Register
N	AT91_REG	 RTC_VER; 	// Valid Entry Register
N	AT91_REG	 Reserved6[7]; 	// 
N	AT91_REG	 SYS_RSTC_VER; 	// Version Register
N} AT91S_SYS, *AT91PS_SYS;
N#else
S#define SLCKSEL         (AT91_CAST(AT91_REG *) 	0x00003D50) // (SLCKSEL) Slow Clock Selection Register
S#define GPBR            (AT91_CAST(AT91_REG *) 	0x00003D60) // (GPBR) General Purpose Register
S
N#endif
N// -------- SLCKSEL : (SYS Offset: 0x3d50) Slow Clock Selection Register -------- 
N#define AT91C_SLCKSEL_RCEN    (0x1 <<  0) // (SYS) Enable Internal RC Oscillator
N#define AT91C_SLCKSEL_OSC32EN (0x1 <<  1) // (SYS) Enable External Oscillator
N#define AT91C_SLCKSEL_OSC32BYP (0x1 <<  2) // (SYS) Bypass External Oscillator
N#define AT91C_SLCKSEL_OSCSEL  (0x1 <<  3) // (SYS) OSC Selection
N// -------- GPBR : (SYS Offset: 0x3d60) GPBR General Purpose Register -------- 
N#define AT91C_GPBR_GPRV       (0x0 <<  0) // (SYS) General Purpose Register Value
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR External Bus Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_EBI {
N	AT91_REG	 EBI_DUMMY; 	// Dummy register - Do not use
N} AT91S_EBI, *AT91PS_EBI;
N#else
S#define EBI_DUMMY       (AT91_CAST(AT91_REG *) 	0x00000000) // (EBI_DUMMY) Dummy register - Do not use
S
N#endif
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR DDR2/SDRAM Controller
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_HDDRSDRC2 {
N	AT91_REG	 HDDRSDRC2_MR; 	// Mode Register
N	AT91_REG	 HDDRSDRC2_RTR; 	// Refresh Timer Register
N	AT91_REG	 HDDRSDRC2_CR; 	// Configuration Register
N	AT91_REG	 HDDRSDRC2_T0PR; 	// Timing0 Register
N	AT91_REG	 HDDRSDRC2_T1PR; 	// Timing1 Register
N	AT91_REG	 HDDRSDRC2_T2PR; 	// Timing2 Register
N	AT91_REG	 Reserved0[1]; 	// 
N	AT91_REG	 HDDRSDRC2_LPR; 	// Low-power Register
N	AT91_REG	 HDDRSDRC2_MDR; 	// Memory Device Register
N	AT91_REG	 HDDRSDRC2_DLL; 	// DLL Information Register
N	AT91_REG	 HDDRSDRC2_VER; 	// DLL Version Register
N	AT91_REG	 HDDRSDRC2_HS; 	// High Speed Register
N	AT91_REG	 HDDRSDRC2_DELAY1; 	// Pad delay1 Register
N	AT91_REG	 HDDRSDRC2_DELAY2; 	// Pad delay2 Register
N	AT91_REG	 HDDRSDRC2_DELAY3; 	// Pad delay3 Register
N	AT91_REG	 HDDRSDRC2_DELAY4; 	// Pad delay4 Register
N	AT91_REG	 HDDRSDRC2_DELAY5; 	// Pad delay5 Register
N	AT91_REG	 HDDRSDRC2_DELAY6; 	// Pad delay6 Register
N	AT91_REG	 HDDRSDRC2_DELAY7; 	// Pad delay7 Register
N	AT91_REG	 HDDRSDRC2_DELAY8; 	// Pad delay8 Register
N	AT91_REG	 Reserved1[37]; 	// 
N	AT91_REG	 HDDRSDRC2_WPMR; 	// Write Protect Mode Register
N	AT91_REG	 HDDRSDRC2_WPSR; 	// Write Protect Status Register
N	AT91_REG	 Reserved2[4]; 	// 
N	AT91_REG	 HDDRSDRC2_VERSION; 	// Version Register
N} AT91S_HDDRSDRC2, *AT91PS_HDDRSDRC2;
N#else
S#define HDDRSDRC2_MR    (AT91_CAST(AT91_REG *) 	0x00000000) // (HDDRSDRC2_MR) Mode Register
S#define HDDRSDRC2_RTR   (AT91_CAST(AT91_REG *) 	0x00000004) // (HDDRSDRC2_RTR) Refresh Timer Register
S#define HDDRSDRC2_CR    (AT91_CAST(AT91_REG *) 	0x00000008) // (HDDRSDRC2_CR) Configuration Register
S#define HDDRSDRC2_T0PR  (AT91_CAST(AT91_REG *) 	0x0000000C) // (HDDRSDRC2_T0PR) Timing0 Register
S#define HDDRSDRC2_T1PR  (AT91_CAST(AT91_REG *) 	0x00000010) // (HDDRSDRC2_T1PR) Timing1 Register
S#define HDDRSDRC2_T2PR  (AT91_CAST(AT91_REG *) 	0x00000014) // (HDDRSDRC2_T2PR) Timing2 Register
S#define HDDRSDRC2_LPR   (AT91_CAST(AT91_REG *) 	0x0000001C) // (HDDRSDRC2_LPR) Low-power Register
S#define HDDRSDRC2_MDR   (AT91_CAST(AT91_REG *) 	0x00000020) // (HDDRSDRC2_MDR) Memory Device Register
S#define HDDRSDRC2_DLL   (AT91_CAST(AT91_REG *) 	0x00000024) // (HDDRSDRC2_DLL) DLL Information Register
S#define HDDRSDRC2_DLL_VER (AT91_CAST(AT91_REG *) 	0x00000028) // (HDDRSDRC2_DLL_VER) DLL Version Register
S#define HDDRSDRC2_HS    (AT91_CAST(AT91_REG *) 	0x0000002C) // (HDDRSDRC2_HS) High Speed Register
S#define HDDRSDRC2_DELAY1 (AT91_CAST(AT91_REG *) 	0x00000030) // (HDDRSDRC2_DELAY1) Pad delay1 Register
S#define HDDRSDRC2_DELAY2 (AT91_CAST(AT91_REG *) 	0x00000034) // (HDDRSDRC2_DELAY2) Pad delay2 Register
S#define HDDRSDRC2_DELAY3 (AT91_CAST(AT91_REG *) 	0x00000038) // (HDDRSDRC2_DELAY3) Pad delay3 Register
S#define HDDRSDRC2_DELAY4 (AT91_CAST(AT91_REG *) 	0x0000003C) // (HDDRSDRC2_DELAY4) Pad delay4 Register
S#define HDDRSDRC2_DELAY5 (AT91_CAST(AT91_REG *) 	0x00000040) // (HDDRSDRC2_DELAY5) Pad delay5 Register
S#define HDDRSDRC2_DELAY6 (AT91_CAST(AT91_REG *) 	0x00000044) // (HDDRSDRC2_DELAY6) Pad delay6 Register
S#define HDDRSDRC2_DELAY7 (AT91_CAST(AT91_REG *) 	0x00000048) // (HDDRSDRC2_DELAY7) Pad delay7 Register
S#define HDDRSDRC2_DELAY8 (AT91_CAST(AT91_REG *) 	0x0000004C) // (HDDRSDRC2_DELAY8) Pad delay8 Register
S#define HDDRSDRC2_WPMR  (AT91_CAST(AT91_REG *) 	0x000000E4) // (HDDRSDRC2_WPMR) Write Protect Mode Register
S#define HDDRSDRC2_WPSR  (AT91_CAST(AT91_REG *) 	0x000000E8) // (HDDRSDRC2_WPSR) Write Protect Status Register
S#define HDDRSDRC2_VERSION (AT91_CAST(AT91_REG *) 	0x000000FC) // (HDDRSDRC2_VERSION) Version Register
S
N#endif
N// -------- HDDRSDRC2_MR : (HDDRSDRC2 Offset: 0x0) Mode Register -------- 
N#define AT91C_DDRC2_MODE      (0x7 <<  0) // (HDDRSDRC2) DDR/SDRAM Command Mode
N#define 	AT91C_DDRC2_MODE_NORMAL_CMD           (0x0) // (HDDRSDRC2) Normal Mode
N#define 	AT91C_DDRC2_MODE_NOP_CMD              (0x1) // (HDDRSDRC2) Issue a NOP Command at every access
N#define 	AT91C_DDRC2_MODE_PRCGALL_CMD          (0x2) // (HDDRSDRC2) Issue a All Banks Precharge Command at every access
N#define 	AT91C_DDRC2_MODE_LMR_CMD              (0x3) // (HDDRSDRC2) Issue a Load Mode Register at every access
N#define 	AT91C_DDRC2_MODE_RFSH_CMD             (0x4) // (HDDRSDRC2) Issue a Refresh
N#define 	AT91C_DDRC2_MODE_EXT_LMR_CMD          (0x5) // (HDDRSDRC2) Issue an Extended Load Mode Register
N#define 	AT91C_DDRC2_MODE_DEEP_CMD             (0x6) // (HDDRSDRC2) Enter Deep Power Mode
N#define 	AT91C_DDRC2_MODE_Reserved             (0x7) // (HDDRSDRC2) Reserved value
N// -------- HDDRSDRC2_RTR : (HDDRSDRC2 Offset: 0x4) Refresh Timer Register -------- 
N#define AT91C_DDRC2_COUNT     (0xFFF <<  0) // (HDDRSDRC2) Refresh Timer Count
N// -------- HDDRSDRC2_CR : (HDDRSDRC2 Offset: 0x8) Configuration Register -------- 
N#define AT91C_DDRC2_NC        (0x3 <<  0) // (HDDRSDRC2) Number of Column Bits
N#define 	AT91C_DDRC2_NC_DDR9_SDR8            (0x0) // (HDDRSDRC2) DDR 9 Bits | SDR 8 Bits
N#define 	AT91C_DDRC2_NC_DDR10_SDR9           (0x1) // (HDDRSDRC2) DDR 10 Bits | SDR 9 Bits
N#define 	AT91C_DDRC2_NC_DDR11_SDR10          (0x2) // (HDDRSDRC2) DDR 11 Bits | SDR 10 Bits
N#define 	AT91C_DDRC2_NC_DDR12_SDR11          (0x3) // (HDDRSDRC2) DDR 12 Bits | SDR 11 Bits
N#define AT91C_DDRC2_NR        (0x3 <<  2) // (HDDRSDRC2) Number of Row Bits
N#define 	AT91C_DDRC2_NR_11                   (0x0 <<  2) // (HDDRSDRC2) 11 Bits
N#define 	AT91C_DDRC2_NR_12                   (0x1 <<  2) // (HDDRSDRC2) 12 Bits
N#define 	AT91C_DDRC2_NR_13                   (0x2 <<  2) // (HDDRSDRC2) 13 Bits
N#define 	AT91C_DDRC2_NR_14                   (0x3 <<  2) // (HDDRSDRC2) 14 Bits
N#define AT91C_DDRC2_CAS       (0x7 <<  4) // (HDDRSDRC2) CAS Latency
N#define 	AT91C_DDRC2_CAS_2                    (0x2 <<  4) // (HDDRSDRC2) 2 cycles (SDR CAS Latency)
N#define 	AT91C_DDRC2_CAS_3                    (0x3 <<  4) // (HDDRSDRC2) 3 cycles (DDR2 CAS Latency), 3 cycles (SDR CAS Latency)
N#define AT91C_DDRC2_DLL       (0x1 <<  7) // (HDDRSDRC2) DLL Reset
N#define 	AT91C_DDRC2_DLL_RESET_DISABLED       (0x0 <<  7) // (HDDRSDRC2) DLL normal mode
N#define 	AT91C_DDRC2_DLL_RESET_ENABLED        (0x1 <<  7) // (HDDRSDRC2) Reset DLL
N#define AT91C_DDRC2_DIC_DS    (0x1 <<  8) // (HDDRSDRC2) Output driver impedance control
N#define 	AT91C_DDRC2_DIC_DS_NORMAL               (0x0 <<  8) // (HDDRSDRC2) Normal driver strength.
N#define 	AT91C_DDRC2_DIC_DS_WEEK                 (0x1 <<  8) // (HDDRSDRC2) Weak driver strength
N#define AT91C_DDRC2_DIS_DLL   (0x1 <<  9) // (HDDRSDRC2) Disable DLL
N#define 	AT91C_DDRC2_DIS_DLL_ENABLE               (0x0 <<  9) // (HDDRSDRC2) Enable DLL
N#define 	AT91C_DDRC2_DIS_DLL_DISABLE              (0x1 <<  9) // (HDDRSDRC2) Disable DLL
N#define AT91C_DDRC2_OCD       (0x7 << 12) // (HDDRSDRC2) Off chip driver
N#define 	AT91C_DDRC2_OCD_EXIT                 (0x0 << 12) // (HDDRSDRC2) Exit OCD calibration mode.
N#define 	AT91C_DDRC2_OCD_DEFAULT              (0x7 << 12) // (HDDRSDRC2) Program OCD calibration default value.
N#define AT91C_DDRC2_DQMS      (0x1 << 16) // (HDDRSDRC2) Data Mask share
N#define 	AT91C_DDRC2_DQMS_NOT_SHARED           (0x0 << 16) // (HDDRSDRC2) Used DQM bits are not shared
N#define 	AT91C_DDRC2_DQMS_SHARED               (0x1 << 16) // (HDDRSDRC2) Used DQM bits are shared
N#define AT91C_DDRC2_ACTBST    (0x1 << 18) // (HDDRSDRC2) ACTIVE Bank X to Burst Stop Read Access Bank Y
N#define 	AT91C_DDRC2_ACTBST_CAN_ACCESS           (0x0 << 18) // (HDDRSDRC2) After an ACTIVE command in Bank X, BURST STOP command can be issued to another bank to stop current read access.
N#define 	AT91C_DDRC2_ACTBST_NOT_ACCESS           (0x1 << 18) // (HDDRSDRC2) After an ACTIVE command in Bank X, BURST STOP command cannot be issued to another bank to stop current read access.
N// -------- HDDRSDRC2_T0PR : (HDDRSDRC2 Offset: 0xc) Timing0 Register -------- 
N#define AT91C_DDRC2_TRAS      (0xF <<  0) // (HDDRSDRC2) Active to precharge delay
N#define 	AT91C_DDRC2_TRAS_0                    (0x0) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TRAS_1                    (0x1) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TRAS_2                    (0x2) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TRAS_3                    (0x3) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TRAS_4                    (0x4) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TRAS_5                    (0x5) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TRAS_6                    (0x6) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TRAS_7                    (0x7) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TRAS_8                    (0x8) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TRAS_9                    (0x9) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TRAS_10                   (0xA) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TRAS_11                   (0xB) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TRAS_12                   (0xC) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TRAS_13                   (0xD) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TRAS_14                   (0xE) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TRAS_15                   (0xF) // (HDDRSDRC2) Value : 15
N#define AT91C_DDRC2_TRCD      (0xF <<  4) // (HDDRSDRC2) Row to column delay
N#define 	AT91C_DDRC2_TRCD_0                    (0x0 <<  4) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TRCD_1                    (0x1 <<  4) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TRCD_2                    (0x2 <<  4) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TRCD_3                    (0x3 <<  4) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TRCD_4                    (0x4 <<  4) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TRCD_5                    (0x5 <<  4) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TRCD_6                    (0x6 <<  4) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TRCD_7                    (0x7 <<  4) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TRCD_8                    (0x8 <<  4) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TRCD_9                    (0x9 <<  4) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TRCD_10                   (0xA <<  4) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TRCD_11                   (0xB <<  4) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TRCD_12                   (0xC <<  4) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TRCD_13                   (0xD <<  4) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TRCD_14                   (0xE <<  4) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TRCD_15                   (0xF <<  4) // (HDDRSDRC2) Value : 15
N#define AT91C_DDRC2_TWR       (0xF <<  8) // (HDDRSDRC2) Write recovery delay
N#define 	AT91C_DDRC2_TWR_0                    (0x0 <<  8) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TWR_1                    (0x1 <<  8) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TWR_2                    (0x2 <<  8) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TWR_3                    (0x3 <<  8) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TWR_4                    (0x4 <<  8) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TWR_5                    (0x5 <<  8) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TWR_6                    (0x6 <<  8) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TWR_7                    (0x7 <<  8) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TWR_8                    (0x8 <<  8) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TWR_9                    (0x9 <<  8) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TWR_10                   (0xA <<  8) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TWR_11                   (0xB <<  8) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TWR_12                   (0xC <<  8) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TWR_13                   (0xD <<  8) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TWR_14                   (0xE <<  8) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TWR_15                   (0xF <<  8) // (HDDRSDRC2) Value : 15
N#define AT91C_DDRC2_TRC       (0xF << 12) // (HDDRSDRC2) Row cycle delay
N#define 	AT91C_DDRC2_TRC_0                    (0x0 << 12) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TRC_1                    (0x1 << 12) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TRC_2                    (0x2 << 12) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TRC_3                    (0x3 << 12) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TRC_4                    (0x4 << 12) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TRC_5                    (0x5 << 12) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TRC_6                    (0x6 << 12) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TRC_7                    (0x7 << 12) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TRC_8                    (0x8 << 12) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TRC_9                    (0x9 << 12) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TRC_10                   (0xA << 12) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TRC_11                   (0xB << 12) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TRC_12                   (0xC << 12) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TRC_13                   (0xD << 12) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TRC_14                   (0xE << 12) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TRC_15                   (0xF << 12) // (HDDRSDRC2) Value : 15
N#define AT91C_DDRC2_TRP       (0xF << 16) // (HDDRSDRC2) Row precharge delay
N#define 	AT91C_DDRC2_TRP_0                    (0x0 << 16) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TRP_1                    (0x1 << 16) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TRP_2                    (0x2 << 16) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TRP_3                    (0x3 << 16) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TRP_4                    (0x4 << 16) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TRP_5                    (0x5 << 16) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TRP_6                    (0x6 << 16) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TRP_7                    (0x7 << 16) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TRP_8                    (0x8 << 16) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TRP_9                    (0x9 << 16) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TRP_10                   (0xA << 16) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TRP_11                   (0xB << 16) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TRP_12                   (0xC << 16) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TRP_13                   (0xD << 16) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TRP_14                   (0xE << 16) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TRP_15                   (0xF << 16) // (HDDRSDRC2) Value : 15
N#define AT91C_DDRC2_TRRD      (0xF << 20) // (HDDRSDRC2) Active bankA to Active bankB
N#define 	AT91C_DDRC2_TRRD_0                    (0x0 << 20) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TRRD_1                    (0x1 << 20) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TRRD_2                    (0x2 << 20) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TRRD_3                    (0x3 << 20) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TRRD_4                    (0x4 << 20) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TRRD_5                    (0x5 << 20) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TRRD_6                    (0x6 << 20) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TRRD_7                    (0x7 << 20) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TRRD_8                    (0x8 << 20) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TRRD_9                    (0x9 << 20) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TRRD_10                   (0xA << 20) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TRRD_11                   (0xB << 20) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TRRD_12                   (0xC << 20) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TRRD_13                   (0xD << 20) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TRRD_14                   (0xE << 20) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TRRD_15                   (0xF << 20) // (HDDRSDRC2) Value : 15
N#define AT91C_DDRC2_TWTR      (0x7 << 24) // (HDDRSDRC2) Internal write to read delay
N#define 	AT91C_DDRC2_TWTR_0                    (0x0 << 24) // (HDDRSDRC2) Value : 1
N#define 	AT91C_DDRC2_TWTR_1                    (0x1 << 24) // (HDDRSDRC2) Value : 2
N#define AT91C_REDUCE_WRRD     (0x1 << 27) // (HDDRSDRC2) Reduce Write to Read Delay
N#define AT91C_DDRC2_TMRD      (0xF << 28) // (HDDRSDRC2) Load mode register command to active or refresh command
N#define 	AT91C_DDRC2_TMRD_0                    (0x0 << 28) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TMRD_1                    (0x1 << 28) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TMRD_2                    (0x2 << 28) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TMRD_3                    (0x3 << 28) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TMRD_4                    (0x4 << 28) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TMRD_5                    (0x5 << 28) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TMRD_6                    (0x6 << 28) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TMRD_7                    (0x7 << 28) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TMRD_8                    (0x8 << 28) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TMRD_9                    (0x9 << 28) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TMRD_10                   (0xA << 28) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TMRD_11                   (0xB << 28) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TMRD_12                   (0xC << 28) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TMRD_13                   (0xD << 28) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TMRD_14                   (0xE << 28) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TMRD_15                   (0xF << 28) // (HDDRSDRC2) Value : 15
N// -------- HDDRSDRC2_T1PR : (HDDRSDRC2 Offset: 0x10) Timing1 Register -------- 
N#define AT91C_DDRC2_TRFC      (0x1F <<  0) // (HDDRSDRC2) row cycle delay
N#define 	AT91C_DDRC2_TRFC_0                    (0x0) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TRFC_1                    (0x1) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TRFC_2                    (0x2) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TRFC_3                    (0x3) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TRFC_4                    (0x4) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TRFC_5                    (0x5) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TRFC_6                    (0x6) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TRFC_7                    (0x7) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TRFC_8                    (0x8) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TRFC_9                    (0x9) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TRFC_10                   (0xA) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TRFC_11                   (0xB) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TRFC_12                   (0xC) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TRFC_13                   (0xD) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TRFC_14                   (0xE) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TRFC_15                   (0xF) // (HDDRSDRC2) Value : 15
N#define 	AT91C_DDRC2_TRFC_16                   (0x10) // (HDDRSDRC2) Value : 16
N#define 	AT91C_DDRC2_TRFC_17                   (0x11) // (HDDRSDRC2) Value : 17
N#define 	AT91C_DDRC2_TRFC_18                   (0x12) // (HDDRSDRC2) Value : 18
N#define 	AT91C_DDRC2_TRFC_19                   (0x13) // (HDDRSDRC2) Value : 19
N#define 	AT91C_DDRC2_TRFC_20                   (0x14) // (HDDRSDRC2) Value : 20
N#define 	AT91C_DDRC2_TRFC_21                   (0x15) // (HDDRSDRC2) Value : 21
N#define 	AT91C_DDRC2_TRFC_22                   (0x16) // (HDDRSDRC2) Value : 22
N#define 	AT91C_DDRC2_TRFC_23                   (0x17) // (HDDRSDRC2) Value : 23
N#define 	AT91C_DDRC2_TRFC_24                   (0x18) // (HDDRSDRC2) Value : 24
N#define 	AT91C_DDRC2_TRFC_25                   (0x19) // (HDDRSDRC2) Value : 25
N#define 	AT91C_DDRC2_TRFC_26                   (0x1A) // (HDDRSDRC2) Value : 26
N#define 	AT91C_DDRC2_TRFC_27                   (0x1B) // (HDDRSDRC2) Value : 27
N#define 	AT91C_DDRC2_TRFC_28                   (0x1C) // (HDDRSDRC2) Value : 28
N#define 	AT91C_DDRC2_TRFC_29                   (0x1D) // (HDDRSDRC2) Value : 29
N#define 	AT91C_DDRC2_TRFC_30                   (0x1E) // (HDDRSDRC2) Value : 30
N#define 	AT91C_DDRC2_TRFC_31                   (0x1F) // (HDDRSDRC2) Value : 31
N#define AT91C_DDRC2_TXSNR     (0xFF <<  8) // (HDDRSDRC2) Exit self refresh delay to Read command
N#define 	AT91C_DDRC2_TXSNR_0                    (0x0 <<  8) // (HDDRSDRC2) Value :   0
N#define 	AT91C_DDRC2_TXSNR_8                    (0x8 <<  8) // (HDDRSDRC2) Value :   8
N#define 	AT91C_DDRC2_TXSNR_16                   (0x10 <<  8) // (HDDRSDRC2) Value :  16
N#define 	AT91C_DDRC2_TXSNR_32                   (0x20 <<  8) // (HDDRSDRC2) Value :  32
N#define 	AT91C_DDRC2_TXSNR_48                   (0x30 <<  8) // (HDDRSDRC2) Value :  48
N#define 	AT91C_DDRC2_TXSNR_64                   (0x40 <<  8) // (HDDRSDRC2) Value :  64
N#define 	AT91C_DDRC2_TXSNR_80                   (0x50 <<  8) // (HDDRSDRC2) Value :  80
N#define 	AT91C_DDRC2_TXSNR_96                   (0x60 <<  8) // (HDDRSDRC2) Value :  96
N#define 	AT91C_DDRC2_TXSNR_112                  (0x70 <<  8) // (HDDRSDRC2) Value : 112
N#define 	AT91C_DDRC2_TXSNR_128                  (0x80 <<  8) // (HDDRSDRC2) Value : 128
N#define 	AT91C_DDRC2_TXSNR_144                  (0x90 <<  8) // (HDDRSDRC2) Value : 144
N#define 	AT91C_DDRC2_TXSNR_160                  (0xA0 <<  8) // (HDDRSDRC2) Value : 160
N#define 	AT91C_DDRC2_TXSNR_176                  (0xB0 <<  8) // (HDDRSDRC2) Value : 176
N#define 	AT91C_DDRC2_TXSNR_192                  (0xC0 <<  8) // (HDDRSDRC2) Value : 192
N#define 	AT91C_DDRC2_TXSNR_208                  (0xD0 <<  8) // (HDDRSDRC2) Value : 208
N#define 	AT91C_DDRC2_TXSNR_224                  (0xE0 <<  8) // (HDDRSDRC2) Value : 224
N#define 	AT91C_DDRC2_TXSNR_240                  (0xF0 <<  8) // (HDDRSDRC2) Value : 240
N#define 	AT91C_DDRC2_TXSNR_255                  (0xFF <<  8) // (HDDRSDRC2) Value : 255
N#define AT91C_DDRC2_TXSRD     (0xFF << 16) // (HDDRSDRC2) Exit self refresh delay to Read command
N#define 	AT91C_DDRC2_TXSRD_0                    (0x0 << 16) // (HDDRSDRC2) Value :   0
N#define 	AT91C_DDRC2_TXSRD_8                    (0x8 << 16) // (HDDRSDRC2) Value :   8
N#define 	AT91C_DDRC2_TXSRD_16                   (0x10 << 16) // (HDDRSDRC2) Value :  16
N#define 	AT91C_DDRC2_TXSRD_32                   (0x20 << 16) // (HDDRSDRC2) Value :  32
N#define 	AT91C_DDRC2_TXSRD_48                   (0x30 << 16) // (HDDRSDRC2) Value :  48
N#define 	AT91C_DDRC2_TXSRD_64                   (0x40 << 16) // (HDDRSDRC2) Value :  64
N#define 	AT91C_DDRC2_TXSRD_80                   (0x50 << 16) // (HDDRSDRC2) Value :  80
N#define 	AT91C_DDRC2_TXSRD_96                   (0x60 << 16) // (HDDRSDRC2) Value :  96
N#define 	AT91C_DDRC2_TXSRD_112                  (0x70 << 16) // (HDDRSDRC2) Value : 112
N#define 	AT91C_DDRC2_TXSRD_128                  (0x80 << 16) // (HDDRSDRC2) Value : 128
N#define 	AT91C_DDRC2_TXSRD_144                  (0x90 << 16) // (HDDRSDRC2) Value : 144
N#define 	AT91C_DDRC2_TXSRD_160                  (0xA0 << 16) // (HDDRSDRC2) Value : 160
N#define 	AT91C_DDRC2_TXSRD_176                  (0xB0 << 16) // (HDDRSDRC2) Value : 176
N#define 	AT91C_DDRC2_TXSRD_192                  (0xC0 << 16) // (HDDRSDRC2) Value : 192
N#define 	AT91C_DDRC2_TXSRD_208                  (0xD0 << 16) // (HDDRSDRC2) Value : 208
N#define 	AT91C_DDRC2_TXSRD_224                  (0xE0 << 16) // (HDDRSDRC2) Value : 224
N#define 	AT91C_DDRC2_TXSRD_240                  (0xF0 << 16) // (HDDRSDRC2) Value : 240
N#define 	AT91C_DDRC2_TXSRD_255                  (0xFF << 16) // (HDDRSDRC2) Value : 255
N#define AT91C_DDRC2_TXP       (0xF << 24) // (HDDRSDRC2) Exit Power-down delay to first command
N#define 	AT91C_DDRC2_TXP_0                    (0x0 << 24) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TXP_1                    (0x1 << 24) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TXP_2                    (0x2 << 24) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TXP_3                    (0x3 << 24) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TXP_4                    (0x4 << 24) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TXP_5                    (0x5 << 24) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TXP_6                    (0x6 << 24) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TXP_7                    (0x7 << 24) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TXP_8                    (0x8 << 24) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TXP_9                    (0x9 << 24) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TXP_10                   (0xA << 24) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TXP_11                   (0xB << 24) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TXP_12                   (0xC << 24) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TXP_13                   (0xD << 24) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TXP_14                   (0xE << 24) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TXP_15                   (0xF << 24) // (HDDRSDRC2) Value : 15
N// -------- HDDRSDRC2_T2PR : (HDDRSDRC2 Offset: 0x14) Timing2 Register -------- 
N#define AT91C_DDRC2_TXARD     (0xF <<  0) // (HDDRSDRC2) Exit active power down delay to read command in 'Fast Exit' mode.
N#define 	AT91C_DDRC2_TXARD_0                    (0x0) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TXARD_1                    (0x1) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TXARD_2                    (0x2) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TXARD_3                    (0x3) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TXARD_4                    (0x4) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TXARD_5                    (0x5) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TXARD_6                    (0x6) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TXARD_7                    (0x7) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TXARD_8                    (0x8) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TXARD_9                    (0x9) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TXARD_10                   (0xA) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TXARD_11                   (0xB) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TXARD_12                   (0xC) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TXARD_13                   (0xD) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TXARD_14                   (0xE) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TXARD_15                   (0xF) // (HDDRSDRC2) Value : 15
N#define AT91C_DDRC2_TXARDS    (0xF <<  4) // (HDDRSDRC2) Exit active power down delay to read command in 'Slow Exit' mode.
N#define 	AT91C_DDRC2_TXARDS_0                    (0x0 <<  4) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TXARDS_1                    (0x1 <<  4) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TXARDS_2                    (0x2 <<  4) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TXARDS_3                    (0x3 <<  4) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TXARDS_4                    (0x4 <<  4) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TXARDS_5                    (0x5 <<  4) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TXARDS_6                    (0x6 <<  4) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TXARDS_7                    (0x7 <<  4) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TXARDS_8                    (0x8 <<  4) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TXARDS_9                    (0x9 <<  4) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TXARDS_10                   (0xA <<  4) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TXARDS_11                   (0xB <<  4) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TXARDS_12                   (0xC <<  4) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TXARDS_13                   (0xD <<  4) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TXARDS_14                   (0xE <<  4) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TXARDS_15                   (0xF <<  4) // (HDDRSDRC2) Value : 15
N#define AT91C_DDRC2_TRPA      (0xF <<  8) // (HDDRSDRC2) Row precharge all delay
N#define 	AT91C_DDRC2_TRPA_0                    (0x0 <<  8) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TRPA_1                    (0x1 <<  8) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TRPA_2                    (0x2 <<  8) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TRPA_3                    (0x3 <<  8) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TRPA_4                    (0x4 <<  8) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TRPA_5                    (0x5 <<  8) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TRPA_6                    (0x6 <<  8) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TRPA_7                    (0x7 <<  8) // (HDDRSDRC2) Value :  7
N#define 	AT91C_DDRC2_TRPA_8                    (0x8 <<  8) // (HDDRSDRC2) Value :  8
N#define 	AT91C_DDRC2_TRPA_9                    (0x9 <<  8) // (HDDRSDRC2) Value :  9
N#define 	AT91C_DDRC2_TRPA_10                   (0xA <<  8) // (HDDRSDRC2) Value : 10
N#define 	AT91C_DDRC2_TRPA_11                   (0xB <<  8) // (HDDRSDRC2) Value : 11
N#define 	AT91C_DDRC2_TRPA_12                   (0xC <<  8) // (HDDRSDRC2) Value : 12
N#define 	AT91C_DDRC2_TRPA_13                   (0xD <<  8) // (HDDRSDRC2) Value : 13
N#define 	AT91C_DDRC2_TRPA_14                   (0xE <<  8) // (HDDRSDRC2) Value : 14
N#define 	AT91C_DDRC2_TRPA_15                   (0xF <<  8) // (HDDRSDRC2) Value : 15
N#define AT91C_DDRC2_TRTP      (0x7 << 12) // (HDDRSDRC2) Read to Precharge delay
N#define 	AT91C_DDRC2_TRTP_0                    (0x0 << 12) // (HDDRSDRC2) Value :  0
N#define 	AT91C_DDRC2_TRTP_1                    (0x1 << 12) // (HDDRSDRC2) Value :  1
N#define 	AT91C_DDRC2_TRTP_2                    (0x2 << 12) // (HDDRSDRC2) Value :  2
N#define 	AT91C_DDRC2_TRTP_3                    (0x3 << 12) // (HDDRSDRC2) Value :  3
N#define 	AT91C_DDRC2_TRTP_4                    (0x4 << 12) // (HDDRSDRC2) Value :  4
N#define 	AT91C_DDRC2_TRTP_5                    (0x5 << 12) // (HDDRSDRC2) Value :  5
N#define 	AT91C_DDRC2_TRTP_6                    (0x6 << 12) // (HDDRSDRC2) Value :  6
N#define 	AT91C_DDRC2_TRTP_7                    (0x7 << 12) // (HDDRSDRC2) Value :  7
N// -------- HDDRSDRC2_LPR : (HDDRSDRC2 Offset: 0x1c)  -------- 
N#define AT91C_DDRC2_LPCB      (0x3 <<  0) // (HDDRSDRC2) Low-power Command Bit
N#define 	AT91C_DDRC2_LPCB_DISABLED             (0x0) // (HDDRSDRC2) Low-power Feature is inhibited: no power-down, self refresh and Deep power mode are issued to the SDRAM device.
N#define 	AT91C_DDRC2_LPCB_SELFREFRESH          (0x1) // (HDDRSDRC2) The DDRSDRAMC Controller issues a Self Refresh Command to the SDRAM device, the clock(s) is/are de-activated and the CKE signal is set low. The SDRAM device leaves the self refresh mode when accessed and enters it after the access.
N#define 	AT91C_DDRC2_LPCB_POWERDOWN            (0x2) // (HDDRSDRC2) The HDDRSDRC2 Controller issues a Power-down Command to the SDRAM device after each access, the CKE signal is set low. The SDRAM device leaves the power-down mode when accessed and enters it after the access.
N#define 	AT91C_DDRC2_LPCB_DEEP_PWD             (0x3) // (HDDRSDRC2) The HDDRSDRC2 Controller issues a Deep Power-down Command to the Mobile SDRAM device. This mode is unique to Mobile SDRAM devices
N#define AT91C_DDRC2_CLK_FR    (0x1 <<  2) // (HDDRSDRC2) Clock frozen Command Bit
N#define 	AT91C_DDRC2_CLK_FR_DISABLED             (0x0 <<  2) // (HDDRSDRC2) Low-power Feature is inhibited: no power-down, self refresh and Deep power mode are issued to the SDRAM device.
N#define 	AT91C_DDRC2_CLK_FR_SELFREFRESH          (0x1 <<  2) // (HDDRSDRC2) The DDRSDRAMC Controller issues a Self Refresh Command to the SDRAM device, the clock(s) is/are de-activated and the CKE signal is set low. The SDRAM device leaves the self refresh mode when accessed and enters it after the access.
N#define 	AT91C_DDRC2_CLK_FR_POWERDOWN            (0x2 <<  2) // (HDDRSDRC2) The HDDRSDRC2 Controller issues a Power-down Command to the SDRAM device after each access, the CKE signal is set low. The SDRAM device leaves the power-down mode when accessed and enters it after the access.
N#define 	AT91C_DDRC2_CLK_FR_DEEP_PWD             (0x3 <<  2) // (HDDRSDRC2) The HDDRSDRC2 Controller issues a Deep Power-down Command to the Mobile SDRAM device. This mode is unique to Mobile SDRAM devices
N#define AT91C_DDRC2_PASR      (0x7 <<  4) // (HDDRSDRC2) Partial Array Self Refresh
N#define AT91C_DDRC2_TCR       (0x3 <<  8) // (HDDRSDRC2) Temperature compensated self refresh
N#define AT91C_DDRC2_DS        (0x3 << 10) // (HDDRSDRC2) Drive strength
N#define AT91C_DDRC2_TIMEOUT   (0x3 << 12) // (HDDRSDRC2) low-power mode delay
N#define 	AT91C_DDRC2_TIMEOUT_0                    (0x0 << 12) // (HDDRSDRC2) The SDRAM controller activates the SDRAM low-power mode immediately after the end of the last transfer.
N#define 	AT91C_DDRC2_TIMEOUT_64                   (0x1 << 12) // (HDDRSDRC2) The SDRAM controller activates the SDRAM low-power mode 64 clock cycles after the end of the last transfer.
N#define 	AT91C_DDRC2_TIMEOUT_128                  (0x2 << 12) // (HDDRSDRC2) The SDRAM controller activates the SDRAM low-power mode 128 clock cycles after the end of the last transfer.
N#define 	AT91C_DDRC2_TIMEOUT_Reserved             (0x3 << 12) // (HDDRSDRC2) Reserved
N#define AT91C_DDRC2_ADPE      (0x1 << 16) // (HDDRSDRC2) Active Power Down Exit time
N#define 	AT91C_DDRC2_ADPE_FAST                 (0x0 << 16) // (HDDRSDRC2) Fast Exit
N#define 	AT91C_DDRC2_ADPE_SLOW                 (0x1 << 16) // (HDDRSDRC2) Slow Exit
N// -------- HDDRSDRC2_MDR : (HDDRSDRC2 Offset: 0x20) Memory Device Register -------- 
N#define AT91C_DDRC2_MD        (0x7 <<  0) // (HDDRSDRC2) memory device
N#define 	AT91C_DDRC2_MD_SDR_SDRAM            (0x0) // (HDDRSDRC2) SDR SDRAM
N#define 	AT91C_DDRC2_MD_LP_SDR_SDRAM         (0x1) // (HDDRSDRC2) Low Power SDR SDRAM
N#define 	AT91C_DDRC2_MD_DDR_SDRAM            (0x2) // (HDDRSDRC2) DDR SDRAM
N#define 	AT91C_DDRC2_MD_LP_DDR_SDRAM         (0x3) // (HDDRSDRC2) Low Power DDR SDRAM
N#define 	AT91C_DDRC2_MD_DDR2_SDRAM           (0x6) // (HDDRSDRC2) DDR2 SDRAM
N#define AT91C_DDRC2_DBW       (0x1 <<  4) // (HDDRSDRC2) Data Bus Width
N#define 	AT91C_DDRC2_DBW_32_BITS              (0x0 <<  4) // (HDDRSDRC2) 32 Bits datas bus
N#define 	AT91C_DDRC2_DBW_16_BITS              (0x1 <<  4) // (HDDRSDRC2) 16 Bits datas bus
N// -------- HDDRSDRC2_DLL : (HDDRSDRC2 Offset: 0x24) DLL Information Register -------- 
N#define AT91C_DDRC2_MDINC     (0x1 <<  0) // (HDDRSDRC2) DLL Master Delay Increment
N#define AT91C_DDRC2_MDDEC     (0x1 <<  1) // (HDDRSDRC2) DLL Master Delay Decrement
N#define AT91C_DDRC2_MDOVF     (0x1 <<  2) // (HDDRSDRC2) DLL Master Delay Overflow Flag
N#define AT91C_DDRC2_MDVAL     (0xFF <<  8) // (HDDRSDRC2) DLL Master Delay Value
N// -------- HDDRSDRC2_HS : (HDDRSDRC2 Offset: 0x2c) High Speed Register -------- 
N#define AT91C_DDRC2_NO_OPT    (0x1 <<  1) // (HDDRSDRC2) Disable optimization
N#define AT91C_DDRC2_NO_ANT    (0x1 <<  2) // (HDDRSDRC2) Disable Anticipated read
N// -------- HDDRSDRC2_DELAY1 : (HDDRSDRC2 Offset: 0x30) Pad delay1 Register -------- 
N#define AT91C_DDRC2_DELAY     (0xF <<  0) // (HDDRSDRC2) Pad delay value
N// -------- HDDRSDRC2_DELAY2 : (HDDRSDRC2 Offset: 0x34) Pad delay2 Register -------- 
N// -------- HDDRSDRC2_DELAY3 : (HDDRSDRC2 Offset: 0x38) Pad delay3 Register -------- 
N// -------- HDDRSDRC2_DELAY4 : (HDDRSDRC2 Offset: 0x3c) Pad delay4 Register -------- 
N// -------- HDDRSDRC2_DELAY5 : (HDDRSDRC2 Offset: 0x40) Pad delay5 Register -------- 
N// -------- HDDRSDRC2_DELAY6 : (HDDRSDRC2 Offset: 0x44) Pad delay6 Register -------- 
N// -------- HDDRSDRC2_DELAY7 : (HDDRSDRC2 Offset: 0x48) Pad delay7 Register -------- 
N// -------- HDDRSDRC2_DELAY8 : (HDDRSDRC2 Offset: 0x4c) Pad delay8 Register -------- 
N// -------- HDDRSDRC2_WPMR : (HDDRSDRC2 Offset: 0xe4) Write Protect Mode Register -------- 
N#define AT91C_DDRC2_WPEN      (0x1 <<  0) // (HDDRSDRC2) write protect enable
N#define 	AT91C_DDRC2_WPEN_DISABLE              (0x0) // (HDDRSDRC2) 0 = Disables the Write Protect if WPKEY corresponds to 0x444452 (DDR in ASCII).
N#define 	AT91C_DDRC2_WPEN_ENABLE               (0x1) // (HDDRSDRC2) 1 = Enables the Write Protect if WPKEY corresponds to 0x444452 (DDR in ASCII).
N#define AT91C_DDRC2_WPKEY     (0xFFFFFF <<  8) // (HDDRSDRC2) write protect key
N// -------- HDDRSDRC2_WPSR : (HDDRSDRC2 Offset: 0xe8) Write Protect Status Register -------- 
N#define AT91C_DDRC2_WPVS      (0x1 <<  0) // (HDDRSDRC2) write protect violation status
N#define 	AT91C_DDRC2_WPVS_NO                   (0x0) // (HDDRSDRC2) 0 = No Write Protect Violation has occurred since the last read of the DDRSDRC_WPSR register.
N#define 	AT91C_DDRC2_WPVS_YES                  (0x1) // (HDDRSDRC2) A Write Protect Violation has occurred since the last read of the DDRSDRC_WPSR register.
N#define AT91C_DDRC2_WPVSRC    (0xFFFF <<  8) // (HDDRSDRC2) Write Protect Violation Source
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Static Memory Controller Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_SMC {
N	AT91_REG	 SMC_SETUP0; 	//  Setup Register for CS 0
N	AT91_REG	 SMC_PULSE0; 	//  Pulse Register for CS 0
N	AT91_REG	 SMC_CYCLE0; 	//  Cycle Register for CS 0
N	AT91_REG	 SMC_CTRL0; 	//  Control Register for CS 0
N	AT91_REG	 SMC_SETUP1; 	//  Setup Register for CS 1
N	AT91_REG	 SMC_PULSE1; 	//  Pulse Register for CS 1
N	AT91_REG	 SMC_CYCLE1; 	//  Cycle Register for CS 1
N	AT91_REG	 SMC_CTRL1; 	//  Control Register for CS 1
N	AT91_REG	 SMC_SETUP2; 	//  Setup Register for CS 2
N	AT91_REG	 SMC_PULSE2; 	//  Pulse Register for CS 2
N	AT91_REG	 SMC_CYCLE2; 	//  Cycle Register for CS 2
N	AT91_REG	 SMC_CTRL2; 	//  Control Register for CS 2
N	AT91_REG	 SMC_SETUP3; 	//  Setup Register for CS 3
N	AT91_REG	 SMC_PULSE3; 	//  Pulse Register for CS 3
N	AT91_REG	 SMC_CYCLE3; 	//  Cycle Register for CS 3
N	AT91_REG	 SMC_CTRL3; 	//  Control Register for CS 3
N	AT91_REG	 SMC_SETUP4; 	//  Setup Register for CS 4
N	AT91_REG	 SMC_PULSE4; 	//  Pulse Register for CS 4
N	AT91_REG	 SMC_CYCLE4; 	//  Cycle Register for CS 4
N	AT91_REG	 SMC_CTRL4; 	//  Control Register for CS 4
N	AT91_REG	 SMC_SETUP5; 	//  Setup Register for CS 5
N	AT91_REG	 SMC_PULSE5; 	//  Pulse Register for CS 5
N	AT91_REG	 SMC_CYCLE5; 	//  Cycle Register for CS 5
N	AT91_REG	 SMC_CTRL5; 	//  Control Register for CS 5
N	AT91_REG	 SMC_SETUP6; 	//  Setup Register for CS 6
N	AT91_REG	 SMC_PULSE6; 	//  Pulse Register for CS 6
N	AT91_REG	 SMC_CYCLE6; 	//  Cycle Register for CS 6
N	AT91_REG	 SMC_CTRL6; 	//  Control Register for CS 6
N	AT91_REG	 SMC_SETUP7; 	//  Setup Register for CS 7
N	AT91_REG	 SMC_PULSE7; 	//  Pulse Register for CS 7
N	AT91_REG	 SMC_CYCLE7; 	//  Cycle Register for CS 7
N	AT91_REG	 SMC_CTRL7; 	//  Control Register for CS 7
N	AT91_REG	 Reserved0[16]; 	// 
N	AT91_REG	 SMC_DELAY1; 	// SMC Delay Control Register
N	AT91_REG	 SMC_DELAY2; 	// SMC Delay Control Register
N	AT91_REG	 SMC_DELAY3; 	// SMC Delay Control Register
N	AT91_REG	 SMC_DELAY4; 	// SMC Delay Control Register
N	AT91_REG	 SMC_DELAY5; 	// SMC Delay Control Register
N	AT91_REG	 SMC_DELAY6; 	// SMC Delay Control Register
N	AT91_REG	 SMC_DELAY7; 	// SMC Delay Control Register
N	AT91_REG	 SMC_DELAY8; 	// SMC Delay Control Register
N} AT91S_SMC, *AT91PS_SMC;
N#else
S#define SETUP0          (AT91_CAST(AT91_REG *) 	0x00000000) // (SETUP0)  Setup Register for CS 0
S#define PULSE0          (AT91_CAST(AT91_REG *) 	0x00000004) // (PULSE0)  Pulse Register for CS 0
S#define CYCLE0          (AT91_CAST(AT91_REG *) 	0x00000008) // (CYCLE0)  Cycle Register for CS 0
S#define CTRL0           (AT91_CAST(AT91_REG *) 	0x0000000C) // (CTRL0)  Control Register for CS 0
S#define SETUP1          (AT91_CAST(AT91_REG *) 	0x00000010) // (SETUP1)  Setup Register for CS 1
S#define PULSE1          (AT91_CAST(AT91_REG *) 	0x00000014) // (PULSE1)  Pulse Register for CS 1
S#define CYCLE1          (AT91_CAST(AT91_REG *) 	0x00000018) // (CYCLE1)  Cycle Register for CS 1
S#define CTRL1           (AT91_CAST(AT91_REG *) 	0x0000001C) // (CTRL1)  Control Register for CS 1
S#define SETUP2          (AT91_CAST(AT91_REG *) 	0x00000020) // (SETUP2)  Setup Register for CS 2
S#define PULSE2          (AT91_CAST(AT91_REG *) 	0x00000024) // (PULSE2)  Pulse Register for CS 2
S#define CYCLE2          (AT91_CAST(AT91_REG *) 	0x00000028) // (CYCLE2)  Cycle Register for CS 2
S#define CTRL2           (AT91_CAST(AT91_REG *) 	0x0000002C) // (CTRL2)  Control Register for CS 2
S#define SETUP3          (AT91_CAST(AT91_REG *) 	0x00000030) // (SETUP3)  Setup Register for CS 3
S#define PULSE3          (AT91_CAST(AT91_REG *) 	0x00000034) // (PULSE3)  Pulse Register for CS 3
S#define CYCLE3          (AT91_CAST(AT91_REG *) 	0x00000038) // (CYCLE3)  Cycle Register for CS 3
S#define CTRL3           (AT91_CAST(AT91_REG *) 	0x0000003C) // (CTRL3)  Control Register for CS 3
S#define SETUP4          (AT91_CAST(AT91_REG *) 	0x00000040) // (SETUP4)  Setup Register for CS 4
S#define PULSE4          (AT91_CAST(AT91_REG *) 	0x00000044) // (PULSE4)  Pulse Register for CS 4
S#define CYCLE4          (AT91_CAST(AT91_REG *) 	0x00000048) // (CYCLE4)  Cycle Register for CS 4
S#define CTRL4           (AT91_CAST(AT91_REG *) 	0x0000004C) // (CTRL4)  Control Register for CS 4
S#define SETUP5          (AT91_CAST(AT91_REG *) 	0x00000050) // (SETUP5)  Setup Register for CS 5
S#define PULSE5          (AT91_CAST(AT91_REG *) 	0x00000054) // (PULSE5)  Pulse Register for CS 5
S#define CYCLE5          (AT91_CAST(AT91_REG *) 	0x00000058) // (CYCLE5)  Cycle Register for CS 5
S#define CTRL5           (AT91_CAST(AT91_REG *) 	0x0000005C) // (CTRL5)  Control Register for CS 5
S#define SETUP6          (AT91_CAST(AT91_REG *) 	0x00000060) // (SETUP6)  Setup Register for CS 6
S#define PULSE6          (AT91_CAST(AT91_REG *) 	0x00000064) // (PULSE6)  Pulse Register for CS 6
S#define CYCLE6          (AT91_CAST(AT91_REG *) 	0x00000068) // (CYCLE6)  Cycle Register for CS 6
S#define CTRL6           (AT91_CAST(AT91_REG *) 	0x0000006C) // (CTRL6)  Control Register for CS 6
S#define SETUP7          (AT91_CAST(AT91_REG *) 	0x00000070) // (SETUP7)  Setup Register for CS 7
S#define PULSE7          (AT91_CAST(AT91_REG *) 	0x00000074) // (PULSE7)  Pulse Register for CS 7
S#define CYCLE7          (AT91_CAST(AT91_REG *) 	0x00000078) // (CYCLE7)  Cycle Register for CS 7
S#define CTRL7           (AT91_CAST(AT91_REG *) 	0x0000007C) // (CTRL7)  Control Register for CS 7
S#define DELAY1          (AT91_CAST(AT91_REG *) 	0x000000C0) // (DELAY1) SMC Delay Control Register
S#define DELAY2          (AT91_CAST(AT91_REG *) 	0x000000C4) // (DELAY2) SMC Delay Control Register
S#define DELAY3          (AT91_CAST(AT91_REG *) 	0x000000C8) // (DELAY3) SMC Delay Control Register
S#define DELAY4          (AT91_CAST(AT91_REG *) 	0x000000CC) // (DELAY4) SMC Delay Control Register
S#define DELAY5          (AT91_CAST(AT91_REG *) 	0x000000D0) // (DELAY5) SMC Delay Control Register
S#define DELAY6          (AT91_CAST(AT91_REG *) 	0x000000D4) // (DELAY6) SMC Delay Control Register
S#define DELAY7          (AT91_CAST(AT91_REG *) 	0x000000D8) // (DELAY7) SMC Delay Control Register
S#define DELAY8          (AT91_CAST(AT91_REG *) 	0x000000DC) // (DELAY8) SMC Delay Control Register
S
N#endif
N// -------- SMC_SETUP : (SMC Offset: 0x0) Setup Register for CS x -------- 
N#define AT91C_SMC_NWESETUP    (0x3F <<  0) // (SMC) NWE Setup Length
N#define AT91C_SMC_NCSSETUPWR  (0x3F <<  8) // (SMC) NCS Setup Length in WRite Access
N#define AT91C_SMC_NRDSETUP    (0x3F << 16) // (SMC) NRD Setup Length
N#define AT91C_SMC_NCSSETUPRD  (0x3F << 24) // (SMC) NCS Setup Length in ReaD Access
N// -------- SMC_PULSE : (SMC Offset: 0x4) Pulse Register for CS x -------- 
N#define AT91C_SMC_NWEPULSE    (0x7F <<  0) // (SMC) NWE Pulse Length
N#define AT91C_SMC_NCSPULSEWR  (0x7F <<  8) // (SMC) NCS Pulse Length in WRite Access
N#define AT91C_SMC_NRDPULSE    (0x7F << 16) // (SMC) NRD Pulse Length
N#define AT91C_SMC_NCSPULSERD  (0x7F << 24) // (SMC) NCS Pulse Length in ReaD Access
N// -------- SMC_CYC : (SMC Offset: 0x8) Cycle Register for CS x -------- 
N#define AT91C_SMC_NWECYCLE    (0x1FF <<  0) // (SMC) Total Write Cycle Length
N#define AT91C_SMC_NRDCYCLE    (0x1FF << 16) // (SMC) Total Read Cycle Length
N// -------- SMC_CTRL : (SMC Offset: 0xc) Control Register for CS x -------- 
N#define AT91C_SMC_READMODE    (0x1 <<  0) // (SMC) Read Mode
N#define AT91C_SMC_WRITEMODE   (0x1 <<  1) // (SMC) Write Mode
N#define AT91C_SMC_NWAITM      (0x3 <<  5) // (SMC) NWAIT Mode
N#define 	AT91C_SMC_NWAITM_NWAIT_DISABLE        (0x0 <<  5) // (SMC) External NWAIT disabled.
N#define 	AT91C_SMC_NWAITM_NWAIT_ENABLE_FROZEN  (0x2 <<  5) // (SMC) External NWAIT enabled in frozen mode.
N#define 	AT91C_SMC_NWAITM_NWAIT_ENABLE_READY   (0x3 <<  5) // (SMC) External NWAIT enabled in ready mode.
N#define AT91C_SMC_BAT         (0x1 <<  8) // (SMC) Byte Access Type
N#define 	AT91C_SMC_BAT_BYTE_SELECT          (0x0 <<  8) // (SMC) Write controled by ncs, nbs0, nbs1, nbs2, nbs3. Read controled by ncs, nrd, nbs0, nbs1, nbs2, nbs3.
N#define 	AT91C_SMC_BAT_BYTE_WRITE           (0x1 <<  8) // (SMC) Write controled by ncs, nwe0, nwe1, nwe2, nwe3. Read controled by ncs and nrd.
N#define AT91C_SMC_DBW         (0x3 << 12) // (SMC) Data Bus Width
N#define 	AT91C_SMC_DBW_WIDTH_EIGTH_BITS     (0x0 << 12) // (SMC) 8 bits.
N#define 	AT91C_SMC_DBW_WIDTH_SIXTEEN_BITS   (0x1 << 12) // (SMC) 16 bits.
N#define 	AT91C_SMC_DBW_WIDTH_THIRTY_TWO_BITS (0x2 << 12) // (SMC) 32 bits.
N#define AT91C_SMC_TDF         (0xF << 16) // (SMC) Data Float Time.
N#define AT91C_SMC_TDFEN       (0x1 << 20) // (SMC) TDF Enabled.
N#define AT91C_SMC_PMEN        (0x1 << 24) // (SMC) Page Mode Enabled.
N#define AT91C_SMC_PS          (0x3 << 28) // (SMC) Page Size
N#define 	AT91C_SMC_PS_SIZE_FOUR_BYTES      (0x0 << 28) // (SMC) 4 bytes.
N#define 	AT91C_SMC_PS_SIZE_EIGHT_BYTES     (0x1 << 28) // (SMC) 8 bytes.
N#define 	AT91C_SMC_PS_SIZE_SIXTEEN_BYTES   (0x2 << 28) // (SMC) 16 bytes.
N#define 	AT91C_SMC_PS_SIZE_THIRTY_TWO_BYTES (0x3 << 28) // (SMC) 32 bytes.
N// -------- SMC_SETUP : (SMC Offset: 0x10) Setup Register for CS x -------- 
N// -------- SMC_PULSE : (SMC Offset: 0x14) Pulse Register for CS x -------- 
N// -------- SMC_CYC : (SMC Offset: 0x18) Cycle Register for CS x -------- 
N// -------- SMC_CTRL : (SMC Offset: 0x1c) Control Register for CS x -------- 
N// -------- SMC_SETUP : (SMC Offset: 0x20) Setup Register for CS x -------- 
N// -------- SMC_PULSE : (SMC Offset: 0x24) Pulse Register for CS x -------- 
N// -------- SMC_CYC : (SMC Offset: 0x28) Cycle Register for CS x -------- 
N// -------- SMC_CTRL : (SMC Offset: 0x2c) Control Register for CS x -------- 
N// -------- SMC_SETUP : (SMC Offset: 0x30) Setup Register for CS x -------- 
N// -------- SMC_PULSE : (SMC Offset: 0x34) Pulse Register for CS x -------- 
N// -------- SMC_CYC : (SMC Offset: 0x38) Cycle Register for CS x -------- 
N// -------- SMC_CTRL : (SMC Offset: 0x3c) Control Register for CS x -------- 
N// -------- SMC_SETUP : (SMC Offset: 0x40) Setup Register for CS x -------- 
N// -------- SMC_PULSE : (SMC Offset: 0x44) Pulse Register for CS x -------- 
N// -------- SMC_CYC : (SMC Offset: 0x48) Cycle Register for CS x -------- 
N// -------- SMC_CTRL : (SMC Offset: 0x4c) Control Register for CS x -------- 
N// -------- SMC_SETUP : (SMC Offset: 0x50) Setup Register for CS x -------- 
N// -------- SMC_PULSE : (SMC Offset: 0x54) Pulse Register for CS x -------- 
N// -------- SMC_CYC : (SMC Offset: 0x58) Cycle Register for CS x -------- 
N// -------- SMC_CTRL : (SMC Offset: 0x5c) Control Register for CS x -------- 
N// -------- SMC_SETUP : (SMC Offset: 0x60) Setup Register for CS x -------- 
N// -------- SMC_PULSE : (SMC Offset: 0x64) Pulse Register for CS x -------- 
N// -------- SMC_CYC : (SMC Offset: 0x68) Cycle Register for CS x -------- 
N// -------- SMC_CTRL : (SMC Offset: 0x6c) Control Register for CS x -------- 
N// -------- SMC_SETUP : (SMC Offset: 0x70) Setup Register for CS x -------- 
N// -------- SMC_PULSE : (SMC Offset: 0x74) Pulse Register for CS x -------- 
N// -------- SMC_CYC : (SMC Offset: 0x78) Cycle Register for CS x -------- 
N// -------- SMC_CTRL : (SMC Offset: 0x7c) Control Register for CS x -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR AHB Matrix Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_MATRIX {
N	AT91_REG	 MATRIX_MCFG0; 	//  Master Configuration Register 0 : ARM-I
N	AT91_REG	 MATRIX_MCFG1; 	//  Master Configuration Register 1 ; ARM-D
N	AT91_REG	 MATRIX_MCFG2; 	//  Master Configuration Register 2 : pdc
N	AT91_REG	 MATRIX_MCFG3; 	//  Master Configuration Register 3 : USB Host OHCI
N	AT91_REG	 MATRIX_MCFG4; 	//  Master Configuration Register 4 : DMA0
N	AT91_REG	 MATRIX_MCFG5; 	//  Master Configuration Register 5 : DMA1
N	AT91_REG	 MATRIX_MCFG6; 	//  Master Configuration Register 6 : hisi
N	AT91_REG	 MATRIX_MCFG7; 	//  Master Configuration Register 7 : lcdc
N	AT91_REG	 MATRIX_MCFG8; 	//  Master Configuration Register 8 : eMAC
N	AT91_REG	 MATRIX_MCFG9; 	//  Master Configuration Register 9 : USB Device
N	AT91_REG	 MATRIX_MCFG10; 	//  Master Configuration Register 10 : USB Host EHCI
N	AT91_REG	 MATRIX_MCFG11; 	//  Master Configuration Register 11 : Video Decoder
N	AT91_REG	 Reserved0[4]; 	// 
N	AT91_REG	 MATRIX_SCFG0; 	//  Slave Configuration Register 0 : SRAM S0
N	AT91_REG	 MATRIX_SCFG1; 	//  Slave Configuration Register 1 : SRAM S1
N	AT91_REG	 MATRIX_SCFG2; 	//  Slave Configuration Register 2 : SRAM S2
N	AT91_REG	 MATRIX_SCFG3; 	//  Slave Configuration Register 3 : SRAM S3
N	AT91_REG	 MATRIX_SCFG4; 	//  Slave Configuration Register 4 ; ROM + USB Dev + USB EHCI + USB OHCI + LCD + Video Decoder
N	AT91_REG	 MATRIX_SCFG5; 	//  Slave Configuration Register 5 : DDR2 S0
N	AT91_REG	 MATRIX_SCFG6; 	//  Slave Configuration Register 6 : DDR2 S1
N	AT91_REG	 MATRIX_SCFG7; 	//  Slave Configuration Register 7 : DDR2 S2
N	AT91_REG	 Reserved1[8]; 	// 
N	AT91_REG	 MATRIX_PRAS0; 	//  PRAS0 : SRAM S0
N	AT91_REG	 MATRIX_PRBS0; 	//  PRBS0 : SRAM S0
N	AT91_REG	 MATRIX_PRAS1; 	//  PRAS1 : SRAM S1
N	AT91_REG	 MATRIX_PRBS1; 	//  PRBS1 : SRAM S1
N	AT91_REG	 MATRIX_PRAS2; 	//  PRAS2 : SRAM S2
N	AT91_REG	 MATRIX_PRBS2; 	//  PRBS2 : SRAM S2
N	AT91_REG	 MATRIX_PRAS3; 	//  PRAS3 : SRAM S3
N	AT91_REG	 MATRIX_PRBS3; 	//  PRBS3 : SRAM S3
N	AT91_REG	 MATRIX_PRAS4; 	//  PRAS4 : ROM + USB Dev + USB EHCI + USB OHCI + LCD + Video Decoder
N	AT91_REG	 MATRIX_PRBS4; 	//  PRBS4 : ROM + USB Dev + USB EHCI + USB OHCI + LCD + Video Decoder
N	AT91_REG	 MATRIX_PRAS5; 	//  PRAS5 : DDR2 S0
N	AT91_REG	 MATRIX_PRBS5; 	//  PRBS5 : DDR2 S0
N	AT91_REG	 MATRIX_PRAS6; 	//  PRAS6 : DDR2 S1
N	AT91_REG	 MATRIX_PRBS6; 	//  PRBS6 : DDR2 S1
N	AT91_REG	 MATRIX_PRAS7; 	//  PRAS7 : DDR2 S2
N	AT91_REG	 MATRIX_PRBS7; 	//  PRBS7 : DDR2 S2
N	AT91_REG	 Reserved2[16]; 	// 
N	AT91_REG	 MATRIX_MRCR; 	//  Master Remap Control Register 
N	AT91_REG	 Reserved3[56]; 	// 
N	AT91_REG	 MATRIX_WRPROTEN; 	//  Write Protection Control Register 
N	AT91_REG	 MATRIX_WRPROTST; 	//  Write Protection Status Register 
N} AT91S_MATRIX, *AT91PS_MATRIX;
N#else
S#define MATRIX_MCFG0    (AT91_CAST(AT91_REG *) 	0x00000000) // (MATRIX_MCFG0)  Master Configuration Register 0 : ARM-I
S#define MATRIX_MCFG1    (AT91_CAST(AT91_REG *) 	0x00000004) // (MATRIX_MCFG1)  Master Configuration Register 1 ; ARM-D
S#define MATRIX_MCFG2    (AT91_CAST(AT91_REG *) 	0x00000008) // (MATRIX_MCFG2)  Master Configuration Register 2 : pdc
S#define MATRIX_MCFG3    (AT91_CAST(AT91_REG *) 	0x0000000C) // (MATRIX_MCFG3)  Master Configuration Register 3 : USB Host OHCI
S#define MATRIX_MCFG4    (AT91_CAST(AT91_REG *) 	0x00000010) // (MATRIX_MCFG4)  Master Configuration Register 4 : DMA0
S#define MATRIX_MCFG5    (AT91_CAST(AT91_REG *) 	0x00000014) // (MATRIX_MCFG5)  Master Configuration Register 5 : DMA1
S#define MATRIX_MCFG6    (AT91_CAST(AT91_REG *) 	0x00000018) // (MATRIX_MCFG6)  Master Configuration Register 6 : hisi
S#define MATRIX_MCFG7    (AT91_CAST(AT91_REG *) 	0x0000001C) // (MATRIX_MCFG7)  Master Configuration Register 7 : lcdc
S#define MATRIX_MCFG8    (AT91_CAST(AT91_REG *) 	0x00000020) // (MATRIX_MCFG8)  Master Configuration Register 8 : eMAC
S#define MATRIX_MCFG9    (AT91_CAST(AT91_REG *) 	0x00000024) // (MATRIX_MCFG9)  Master Configuration Register 9 : USB Device
S#define MATRIX_MCFG10   (AT91_CAST(AT91_REG *) 	0x00000028) // (MATRIX_MCFG10)  Master Configuration Register 10 : USB Host EHCI
S#define MATRIX_MCFG11   (AT91_CAST(AT91_REG *) 	0x0000002C) // (MATRIX_MCFG11)  Master Configuration Register 11 : Video Decoder
S#define MATRIX_SCFG0    (AT91_CAST(AT91_REG *) 	0x00000040) // (MATRIX_SCFG0)  Slave Configuration Register 0 : SRAM S0
S#define MATRIX_SCFG1    (AT91_CAST(AT91_REG *) 	0x00000044) // (MATRIX_SCFG1)  Slave Configuration Register 1 : SRAM S1
S#define MATRIX_SCFG2    (AT91_CAST(AT91_REG *) 	0x00000048) // (MATRIX_SCFG2)  Slave Configuration Register 2 : SRAM S2
S#define MATRIX_SCFG3    (AT91_CAST(AT91_REG *) 	0x0000004C) // (MATRIX_SCFG3)  Slave Configuration Register 3 : SRAM S3
S#define MATRIX_SCFG4    (AT91_CAST(AT91_REG *) 	0x00000050) // (MATRIX_SCFG4)  Slave Configuration Register 4 ; ROM + USB Dev + USB EHCI + USB OHCI + LCD + Video Decoder
S#define MATRIX_SCFG5    (AT91_CAST(AT91_REG *) 	0x00000054) // (MATRIX_SCFG5)  Slave Configuration Register 5 : DDR2 S0
S#define MATRIX_SCFG6    (AT91_CAST(AT91_REG *) 	0x00000058) // (MATRIX_SCFG6)  Slave Configuration Register 6 : DDR2 S1
S#define MATRIX_SCFG7    (AT91_CAST(AT91_REG *) 	0x0000005C) // (MATRIX_SCFG7)  Slave Configuration Register 7 : DDR2 S2
S#define MATRIX_PRAS0    (AT91_CAST(AT91_REG *) 	0x00000080) // (MATRIX_PRAS0)  PRAS0 : SRAM S0
S#define MATRIX_PRBS0    (AT91_CAST(AT91_REG *) 	0x00000084) // (MATRIX_PRBS0)  PRBS0 : SRAM S0
S#define MATRIX_PRAS1    (AT91_CAST(AT91_REG *) 	0x00000088) // (MATRIX_PRAS1)  PRAS1 : SRAM S1
S#define MATRIX_PRBS1    (AT91_CAST(AT91_REG *) 	0x0000008C) // (MATRIX_PRBS1)  PRBS1 : SRAM S1
S#define MATRIX_PRAS2    (AT91_CAST(AT91_REG *) 	0x00000090) // (MATRIX_PRAS2)  PRAS2 : SRAM S2
S#define MATRIX_PRBS2    (AT91_CAST(AT91_REG *) 	0x00000094) // (MATRIX_PRBS2)  PRBS2 : SRAM S2
S#define MATRIX_PRAS3    (AT91_CAST(AT91_REG *) 	0x00000098) // (MATRIX_PRAS3)  PRAS3 : SRAM S3
S#define MATRIX_PRBS3    (AT91_CAST(AT91_REG *) 	0x0000009C) // (MATRIX_PRBS3)  PRBS3 : SRAM S3
S#define MATRIX_PRAS4    (AT91_CAST(AT91_REG *) 	0x000000A0) // (MATRIX_PRAS4)  PRAS4 : ROM + USB Dev + USB EHCI + USB OHCI + LCD + Video Decoder
S#define MATRIX_PRBS4    (AT91_CAST(AT91_REG *) 	0x000000A4) // (MATRIX_PRBS4)  PRBS4 : ROM + USB Dev + USB EHCI + USB OHCI + LCD + Video Decoder
S#define MATRIX_PRAS5    (AT91_CAST(AT91_REG *) 	0x000000A8) // (MATRIX_PRAS5)  PRAS5 : DDR2 S0
S#define MATRIX_PRBS5    (AT91_CAST(AT91_REG *) 	0x000000AC) // (MATRIX_PRBS5)  PRBS5 : DDR2 S0
S#define MATRIX_PRAS6    (AT91_CAST(AT91_REG *) 	0x000000B0) // (MATRIX_PRAS6)  PRAS6 : DDR2 S1
S#define MATRIX_PRBS6    (AT91_CAST(AT91_REG *) 	0x000000B4) // (MATRIX_PRBS6)  PRBS6 : DDR2 S1
S#define MATRIX_PRAS7    (AT91_CAST(AT91_REG *) 	0x000000B8) // (MATRIX_PRAS7)  PRAS7 : DDR2 S2
S#define MATRIX_PRBS7    (AT91_CAST(AT91_REG *) 	0x000000BC) // (MATRIX_PRBS7)  PRBS7 : DDR2 S2
S#define MATRIX_MRCR     (AT91_CAST(AT91_REG *) 	0x00000100) // (MATRIX_MRCR)  Master Remap Control Register 
S#define MATRIX_WRPROTEN (AT91_CAST(AT91_REG *) 	0x000001E4) // (MATRIX_WRPROTEN)  Write Protection Control Register 
S#define MATRIX_WRPROTST (AT91_CAST(AT91_REG *) 	0x000001E8) // (MATRIX_WRPROTST)  Write Protection Status Register 
S
N#endif
N// -------- MATRIX_MCFG0 : (MATRIX Offset: 0x0) Master Configuration Register ARM-I -------- 
N#define AT91C_MATRIX_ULBT     (0x7 <<  0) // (MATRIX) Undefined Length Burst Type
N// -------- MATRIX_MCFG1 : (MATRIX Offset: 0x4) Master Configuration Register ARM-D -------- 
N// -------- MATRIX_MCFG2 : (MATRIX Offset: 0x8) Master Configuration Register PDC -------- 
N// -------- MATRIX_MCFG3 : (MATRIX Offset: 0xc) Master Configuration Register USB Host OHCI -------- 
N// -------- MATRIX_MCFG4 : (MATRIX Offset: 0x10) Master Configuration Register DMA0 -------- 
N// -------- MATRIX_MCFG5 : (MATRIX Offset: 0x14) Master Configuration Register DMA1 -------- 
N// -------- MATRIX_MCFG6 : (MATRIX Offset: 0x18) Master Configuration Register HISI -------- 
N// -------- MATRIX_MCFG7 : (MATRIX Offset: 0x1c) Master Configuration Register LCD -------- 
N// -------- MATRIX_MCFG8 : (MATRIX Offset: 0x20) Master Configuration Register EMAC -------- 
N// -------- MATRIX_MCFG9 : (MATRIX Offset: 0x24) Master Configuration Register USB Device -------- 
N// -------- MATRIX_MCFG10 : (MATRIX Offset: 0x28) Master Configuration Register USB Host EHCI -------- 
N// -------- MATRIX_MCFG11 : (MATRIX Offset: 0x2c) Master Configuration Register Video Decoder -------- 
N// -------- MATRIX_SCFG0 : (MATRIX Offset: 0x40) Slave Configuration Register 0 -------- 
N#define AT91C_MATRIX_SLOT_CYCLE (0xFF <<  0) // (MATRIX) Maximum Number of Allowed Cycles for a Burst
N#define AT91C_MATRIX_DEFMSTR_TYPE (0x3 << 16) // (MATRIX) Default Master Type
N#define 	AT91C_MATRIX_DEFMSTR_TYPE_NO_DEFMSTR           (0x0 << 16) // (MATRIX) No Default Master. At the end of current slave access, if no other master request is pending, the slave is deconnected from all masters. This results in having a one cycle latency for the first transfer of a burst.
N#define 	AT91C_MATRIX_DEFMSTR_TYPE_LAST_DEFMSTR         (0x1 << 16) // (MATRIX) Last Default Master. At the end of current slave access, if no other master request is pending, the slave stay connected with the last master having accessed it. This results in not having the one cycle latency when the last master re-trying access on the slave.
N#define 	AT91C_MATRIX_DEFMSTR_TYPE_FIXED_DEFMSTR        (0x2 << 16) // (MATRIX) Fixed Default Master. At the end of current slave access, if no other master request is pending, the slave connects with fixed which number is in FIXED_DEFMSTR field. This results in not having the one cycle latency when the fixed master re-trying access on the slave.
N#define AT91C_MATRIX_FIXED_DEFMSTR0 (0xF << 18) // (MATRIX) Fixed Index of Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR0_ARM926I              (0x0 << 18) // (MATRIX) ARM926EJ-S Instruction Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR0_ARM926D              (0x1 << 18) // (MATRIX) ARM926EJ-S Data Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR0_PDC                  (0x2 << 18) // (MATRIX) PDC Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR0_UHPHS_OHCI           (0x3 << 18) // (MATRIX) USB Host OHCI Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR0_DMA0                 (0x4 << 18) // (MATRIX) DMA0 Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR0_DMA1                 (0x5 << 18) // (MATRIX) DMA1 Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR0_ISI                  (0x6 << 18) // (MATRIX) ISI Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR0_EMAC                 (0x8 << 18) // (MATRIX) EMAC Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR0_UDPHS                (0x9 << 18) // (MATRIX) USB Device Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR0_UHPHS_EHCI           (0xA << 18) // (MATRIX) USB Host EHCI Master is Default Master
N#define AT91C_MATRIX_ARBT     (0x3 << 24) // (MATRIX) Arbitration Type
N// -------- MATRIX_SCFG1 : (MATRIX Offset: 0x44) Slave Configuration Register 1 -------- 
N#define AT91C_MATRIX_FIXED_DEFMSTR1 (0xF << 18) // (MATRIX) Fixed Index of Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR1_ARM926I              (0x0 << 18) // (MATRIX) ARM926EJ-S Instruction Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR1_ARM926D              (0x1 << 18) // (MATRIX) ARM926EJ-S Data Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR1_PDC                  (0x2 << 18) // (MATRIX) PDC Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR1_ISI                  (0x6 << 18) // (MATRIX) ISI Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR1_UDPHS                (0x9 << 18) // (MATRIX) USB Device Master is Default Master
N// -------- MATRIX_SCFG2 : (MATRIX Offset: 0x48) Slave Configuration Register 2 -------- 
N#define AT91C_MATRIX_FIXED_DEFMSTR2 (0xF << 18) // (MATRIX) Fixed Index of Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR2_ARM926I              (0x0 << 18) // (MATRIX) ARM926EJ-S Instruction Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR2_VDEC                 (0xB << 18) // (MATRIX) Video Decoder Master is Default Master
N// -------- MATRIX_SCFG3 : (MATRIX Offset: 0x4c) Slave Configuration Register 3 -------- 
N#define AT91C_MATRIX_FIXED_DEFMSTR3 (0xF << 18) // (MATRIX) Fixed Index of Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR3_ARM926D              (0x1 << 18) // (MATRIX) ARM926EJ-S Data Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR3_LCD                  (0x7 << 18) // (MATRIX) LCD Master is Default Master
N// -------- MATRIX_SCFG4 : (MATRIX Offset: 0x50) Slave Configuration Register 4 -------- 
N#define AT91C_MATRIX_FIXED_DEFMSTR4 (0xF << 18) // (MATRIX) Fixed Index of Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR4_ARM926I              (0x0 << 18) // (MATRIX) ARM926EJ-S Instruction Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR4_PDC                  (0x2 << 18) // (MATRIX) PDC Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR4_UHPHS_OHCI           (0x3 << 18) // (MATRIX) USB Host OHCI Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR4_DMA0                 (0x4 << 18) // (MATRIX) DMA0 Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR4_DMA1                 (0x5 << 18) // (MATRIX) DMA1 Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR4_ISI                  (0x6 << 18) // (MATRIX) ISI Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR4_EMAC                 (0x8 << 18) // (MATRIX) EMAC Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR4_UDPHS                (0x9 << 18) // (MATRIX) USB Device Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR4_UHPHS_EHCI           (0xA << 18) // (MATRIX) USB Host EHCI Master is Default Master
N// -------- MATRIX_SCFG5 : (MATRIX Offset: 0x54) Slave Configuration Register 5 -------- 
N#define AT91C_MATRIX_FIXED_DEFMSTR5 (0xF << 18) // (MATRIX) Fixed Index of Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR5_ARM926D              (0x1 << 18) // (MATRIX) ARM926EJ-S Data Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR5_PDC                  (0x2 << 18) // (MATRIX) PDC Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR5_UHPHS_OHCI           (0x3 << 18) // (MATRIX) USB Host OHCI Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR5_DMA0                 (0x4 << 18) // (MATRIX) DMA0 Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR5_DMA1                 (0x5 << 18) // (MATRIX) DMA1 Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR5_ISI                  (0x6 << 18) // (MATRIX) ISI Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR5_EMAC                 (0x8 << 18) // (MATRIX) EMAC Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR5_UDPHS                (0x9 << 18) // (MATRIX) USB Device Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR5_UHPHS_EHCI           (0xA << 18) // (MATRIX) USB Host EHCI Master is Default Master
N// -------- MATRIX_SCFG6 : (MATRIX Offset: 0x58) Slave Configuration Register 6 -------- 
N#define AT91C_MATRIX_FIXED_DEFMSTR6 (0xF << 18) // (MATRIX) Fixed Index of Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_ARM926I              (0x0 << 18) // (MATRIX) ARM926EJ-S Instruction Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_ARM926D              (0x1 << 18) // (MATRIX) ARM926EJ-S Data Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_PDC                  (0x2 << 18) // (MATRIX) PDC Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_UHPHS_OHCI           (0x3 << 18) // (MATRIX) USB Host OHCI Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_DMA0                 (0x4 << 18) // (MATRIX) DMA0 Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_DMA1                 (0x5 << 18) // (MATRIX) DMA1 Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_ISI                  (0x6 << 18) // (MATRIX) ISI Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_LCD                  (0x7 << 18) // (MATRIX) LCD Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_EMAC                 (0x8 << 18) // (MATRIX) EMAC Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_UDPHS                (0x9 << 18) // (MATRIX) USB Device Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_UHPHS_EHCI           (0xA << 18) // (MATRIX) USB Host EHCI Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR6_VDEC                 (0xB << 18) // (MATRIX) Video Decoder Master is Default Master
N// -------- MATRIX_SCFG7 : (MATRIX Offset: 0x5c) Slave Configuration Register 7 -------- 
N#define AT91C_MATRIX_FIXED_DEFMSTR7 (0xF << 18) // (MATRIX) Fixed Index of Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR7_ARM926I              (0x0 << 18) // (MATRIX) ARM926EJ-S Instruction Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR7_ARM926D              (0x1 << 18) // (MATRIX) ARM926EJ-S Data Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR7_PDC                  (0x2 << 18) // (MATRIX) PDC Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR7_DMA0                 (0x4 << 18) // (MATRIX) DMA0 Master is Default Master
N#define 	AT91C_MATRIX_FIXED_DEFMSTR7_DMA1                 (0x5 << 18) // (MATRIX) DMA1 Master is Default Master
N// -------- MATRIX_PRAS0 : (MATRIX Offset: 0x80) PRAS0 Register -------- 
N#define AT91C_MATRIX_M0PR     (0x3 <<  0) // (MATRIX) ARM926EJ-S Instruction priority
N#define AT91C_MATRIX_M1PR     (0x3 <<  4) // (MATRIX) ARM926EJ-S Data priority
N#define AT91C_MATRIX_M2PR     (0x3 <<  8) // (MATRIX) PDC priority
N#define AT91C_MATRIX_M3PR     (0x3 << 12) // (MATRIX) USB Host OHCI priority
N#define AT91C_MATRIX_M4PR     (0x3 << 16) // (MATRIX) DMA0 priority
N#define AT91C_MATRIX_M5PR     (0x3 << 20) // (MATRIX) DMA1 priority
N#define AT91C_MATRIX_M6PR     (0x3 << 24) // (MATRIX) ISI priority
N#define AT91C_MATRIX_M7PR     (0x3 << 28) // (MATRIX) LCD priority
N// -------- MATRIX_PRBS0 : (MATRIX Offset: 0x84) PRBS0 Register -------- 
N#define AT91C_MATRIX_M8PR     (0x3 <<  0) // (MATRIX) EMAC priority
N#define AT91C_MATRIX_M9PR     (0x3 <<  4) // (MATRIX) USB Device priority
N#define AT91C_MATRIX_M10PR    (0x3 <<  8) // (MATRIX) USB Host EHCI priority
N#define AT91C_MATRIX_M11PR    (0x3 << 12) // (MATRIX) Video Decoder priority
N// -------- MATRIX_PRAS1 : (MATRIX Offset: 0x88) PRAS1 Register -------- 
N// -------- MATRIX_PRBS1 : (MATRIX Offset: 0x8c) PRBS1 Register -------- 
N// -------- MATRIX_PRAS2 : (MATRIX Offset: 0x90) PRAS2 Register -------- 
N// -------- MATRIX_PRBS2 : (MATRIX Offset: 0x94) PRBS2 Register -------- 
N// -------- MATRIX_PRAS3 : (MATRIX Offset: 0x98) PRAS3 Register -------- 
N// -------- MATRIX_PRBS3 : (MATRIX Offset: 0x9c) PRBS3 Register -------- 
N// -------- MATRIX_PRAS4 : (MATRIX Offset: 0xa0) PRAS4 Register -------- 
N// -------- MATRIX_PRBS4 : (MATRIX Offset: 0xa4) PRBS4 Register -------- 
N// -------- MATRIX_PRAS5 : (MATRIX Offset: 0xa8) PRAS5 Register -------- 
N// -------- MATRIX_PRBS5 : (MATRIX Offset: 0xac) PRBS5 Register -------- 
N// -------- MATRIX_PRAS6 : (MATRIX Offset: 0xb0) PRAS6 Register -------- 
N// -------- MATRIX_PRBS6 : (MATRIX Offset: 0xb4) PRBS6 Register -------- 
N// -------- MATRIX_PRAS7 : (MATRIX Offset: 0xb8) PRAS7 Register -------- 
N// -------- MATRIX_PRBS7 : (MATRIX Offset: 0xbc) PRBS7 Register -------- 
N// -------- MATRIX_MRCR : (MATRIX Offset: 0x100) MRCR Register -------- 
N#define AT91C_MATRIX_RCA926I  (0x1 <<  0) // (MATRIX) Remap Command Bit for ARM926EJ-S Instruction
N#define AT91C_MATRIX_RCA926D  (0x1 <<  1) // (MATRIX) Remap Command Bit for ARM926EJ-S Data
N#define AT91C_MATRIX_RCB2     (0x1 <<  2) // (MATRIX) Remap Command Bit for PDC
N#define AT91C_MATRIX_RCB3     (0x1 <<  3) // (MATRIX) Remap Command Bit for USB Host OHCI
N#define AT91C_MATRIX_RCB4     (0x1 <<  4) // (MATRIX) Remap Command Bit for DMA0
N#define AT91C_MATRIX_RCB5     (0x1 <<  5) // (MATRIX) Remap Command Bit for DMA1
N#define AT91C_MATRIX_RCB6     (0x1 <<  6) // (MATRIX) Remap Command Bit for ISI
N#define AT91C_MATRIX_RCB7     (0x1 <<  7) // (MATRIX) Remap Command Bit for LCD
N#define AT91C_MATRIX_RCB8     (0x1 <<  8) // (MATRIX) Remap Command Bit for EMAC
N#define AT91C_MATRIX_RCB9     (0x1 <<  9) // (MATRIX) Remap Command Bit for USB Device
N#define AT91C_MATRIX_RCB10    (0x1 << 10) // (MATRIX) Remap Command Bit for USB Host EHCI
N#define AT91C_MATRIX_RCB11    (0x1 << 11) // (MATRIX) Remap Command Bit for Video Decoder
N// -------- MATRIX_WRPROTEN : (MATRIX Offset: 0x1e4) Write Protection Control Register -------- 
N#define AT91C_MATRIX_WRPROT   (0x1 <<  0) // (MATRIX) Enable/Disable Write Protection of HMATRIX2 configuration registers (requires key)
N#define 	AT91C_MATRIX_WRPROT_DISABLE              (0x0) // (MATRIX) Disable Write Protection of HMATRIX2 configuration registers
N#define 	AT91C_MATRIX_WRPROT_ENABLE               (0x1) // (MATRIX) Enable  Write Protection of HMATRIX2 configuration registers
N// -------- MATRIX_WRPROTST : (MATRIX Offset: 0x1e8) Write Protection Status Register -------- 
N#define AT91C_MATRIX_WRPROT_VIOLATION (0x1 <<  0) // (MATRIX) Violation of Write Protection of HMATRIX2 configuration registers
N#define 	AT91C_MATRIX_WRPROT_VIOLATION_UNDETECTED           (0x0) // (MATRIX) No violation of Write Protection of HMATRIX2 configuration registers
N#define 	AT91C_MATRIX_WRPROT_VIOLATION_DETECTED             (0x1) // (MATRIX) Violation of  Write Protection of HMATRIX2 configuration registers
N#define AT91C_MATRIX_WRPROT_VIOLATION_OFFSET (0x1FF <<  8) // (MATRIX) Offset where violation of Write Protection of HMATRIX2 configuration registers is detected
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR AHB CCFG Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_CCFG {
N	AT91_REG	 CCFG_TCMR; 	//  TCM configuration
N	AT91_REG	 CCFG_UDPHS; 	//  USB HS configuration
N	AT91_REG	 CCFG_VIDEO; 	//  Video Mode configuration
N	AT91_REG	 Reserved0[3]; 	// 
N	AT91_REG	 CCFG_EBICSA; 	//  EBI Chip Select Assignement Register
N	AT91_REG	 Reserved1[52]; 	// 
N	AT91_REG	 CCFG_MATRIXVERSION; 	//  Version Register
N} AT91S_CCFG, *AT91PS_CCFG;
N#else
S#define CCFG_TCMR       (AT91_CAST(AT91_REG *) 	0x00000000) // (CCFG_TCMR)  TCM configuration
S#define CCFG_UDPHS      (AT91_CAST(AT91_REG *) 	0x00000004) // (CCFG_UDPHS)  USB HS configuration
S#define CCFG_VIDEO      (AT91_CAST(AT91_REG *) 	0x00000008) // (CCFG_VIDEO)  Video Mode configuration
S#define CCFG_EBICSA     (AT91_CAST(AT91_REG *) 	0x00000018) // (CCFG_EBICSA)  EBI Chip Select Assignement Register
S#define CCFG_MATRIXVERSION (AT91_CAST(AT91_REG *) 	0x000000EC) // (CCFG_MATRIXVERSION)  Version Register
S
N#endif
N// -------- CCFG_TCMR : (CCFG Offset: 0x0) TCM Configuration -------- 
N#define AT91C_CCFG_ITCM_SIZE  (0xF <<  0) // (CCFG) Size of ITCM enabled memory block
N#define 	AT91C_CCFG_ITCM_SIZE_0KB                  (0x0) // (CCFG) 0 KB (No ITCM Memory)
N#define 	AT91C_CCFG_ITCM_SIZE_32KB                 (0x6) // (CCFG) 32 KB
N#define AT91C_CCFG_DTCM_SIZE  (0xF <<  4) // (CCFG) Size of DTCM enabled memory block
N#define 	AT91C_CCFG_DTCM_SIZE_0KB                  (0x0 <<  4) // (CCFG) 0 KB (No DTCM Memory)
N#define 	AT91C_CCFG_DTCM_SIZE_32KB                 (0x6 <<  4) // (CCFG) 32 KB
N#define 	AT91C_CCFG_DTCM_SIZE_64KB                 (0x7 <<  4) // (CCFG) 64 KB
N#define AT91C_CCFG_WAIT_STATE_TCM (0x1 << 11) // (CCFG) Wait state TCM register
N#define 	AT91C_CCFG_WAIT_STATE_TCM_NO_WS                (0x0 << 11) // (CCFG) NO WAIT STATE : 0 WS
N#define 	AT91C_CCFG_WAIT_STATE_TCM_ONE_WS               (0x1 << 11) // (CCFG) 1 WS activated (only for RATIO 3:1 or 4:1
N// -------- CCFG_UDPHS : (CCFG Offset: 0x4) USB HS configuration -------- 
N#define AT91C_CCFG_DONT_USE_UTMI_LOCK (0x1 <<  0) // (CCFG) 
N#define 	AT91C_CCFG_DONT_USE_UTMI_LOCK_DONT_USE_LOCK        (0x0) // (CCFG) 
N// -------- CCFG_VIDEO : (CCFG Offset: 0x8) Video Mode configuration -------- 
N#define AT91C_VDEC_SEL        (0x1 <<  0) // (CCFG) 
N#define 	AT91C_VDEC_SEL_OFF                  (0x0) // (CCFG) 0: Video Mode OFF
N#define 	AT91C_VDEC_SEL_ON                   (0x1) // (CCFG) 1: Video Mode ON
N// -------- CCFG_EBICSA : (CCFG Offset: 0x18) EBI Chip Select Assignement Register -------- 
N#define AT91C_EBI_CS1A        (0x1 <<  1) // (CCFG) Chip Select 1 Assignment
N#define 	AT91C_EBI_CS1A_SMC                  (0x0 <<  1) // (CCFG) Chip Select 1 is assigned to the Static Memory Controller.
N#define 	AT91C_EBI_CS1A_SDRAMC               (0x1 <<  1) // (CCFG) Chip Select 1 is assigned to the SDRAM Controller.
N#define AT91C_EBI_CS3A        (0x1 <<  3) // (CCFG) Chip Select 3 Assignment
N#define 	AT91C_EBI_CS3A_SMC                  (0x0 <<  3) // (CCFG) Chip Select 3 is only assigned to the Static Memory Controller and NCS3 behaves as defined by the SMC.
N#define 	AT91C_EBI_CS3A_SM                   (0x1 <<  3) // (CCFG) Chip Select 3 is assigned to the Static Memory Controller and the SmartMedia Logic is activated.
N#define AT91C_EBI_CS4A        (0x1 <<  4) // (CCFG) Chip Select 4 Assignment
N#define 	AT91C_EBI_CS4A_SMC                  (0x0 <<  4) // (CCFG) Chip Select 4 is only assigned to the Static Memory Controller and NCS4 behaves as defined by the SMC.
N#define 	AT91C_EBI_CS4A_CF                   (0x1 <<  4) // (CCFG) Chip Select 4 is assigned to the Static Memory Controller and the CompactFlash Logic (first slot) is activated.
N#define AT91C_EBI_CS5A        (0x1 <<  5) // (CCFG) Chip Select 5 Assignment
N#define 	AT91C_EBI_CS5A_SMC                  (0x0 <<  5) // (CCFG) Chip Select 5 is only assigned to the Static Memory Controller and NCS5 behaves as defined by the SMC
N#define 	AT91C_EBI_CS5A_CF                   (0x1 <<  5) // (CCFG) Chip Select 5 is assigned to the Static Memory Controller and the CompactFlash Logic (second slot) is activated.
N#define AT91C_EBI_DBPUC       (0x1 <<  8) // (CCFG) Data Bus Pull-up Configuration
N#define AT91C_EBI_SUPPLY      (0x1 << 16) // (CCFG) EBI supply set to 1.8
N#define AT91C_EBI_DRV         (0x1 << 17) // (CCFG) Drive type for EBI pads
N#define AT91C_CCFG_DDR_DRV    (0x1 << 18) // (CCFG) Drive type for DDR2 dedicated port
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_AIC {
N	AT91_REG	 AIC_SMR[32]; 	// Source Mode Register
N	AT91_REG	 AIC_SVR[32]; 	// Source Vector Register
N	AT91_REG	 AIC_IVR; 	// IRQ Vector Register
N	AT91_REG	 AIC_FVR; 	// FIQ Vector Register
N	AT91_REG	 AIC_ISR; 	// Interrupt Status Register
N	AT91_REG	 AIC_IPR; 	// Interrupt Pending Register
N	AT91_REG	 AIC_IMR; 	// Interrupt Mask Register
N	AT91_REG	 AIC_CISR; 	// Core Interrupt Status Register
N	AT91_REG	 Reserved0[2]; 	// 
N	AT91_REG	 AIC_IECR; 	// Interrupt Enable Command Register
N	AT91_REG	 AIC_IDCR; 	// Interrupt Disable Command Register
N	AT91_REG	 AIC_ICCR; 	// Interrupt Clear Command Register
N	AT91_REG	 AIC_ISCR; 	// Interrupt Set Command Register
N	AT91_REG	 AIC_EOICR; 	// End of Interrupt Command Register
N	AT91_REG	 AIC_SPU; 	// Spurious Vector Register
N	AT91_REG	 AIC_DCR; 	// Debug Control Register (Protect)
N	AT91_REG	 Reserved1[1]; 	// 
N	AT91_REG	 AIC_FFER; 	// Fast Forcing Enable Register
N	AT91_REG	 AIC_FFDR; 	// Fast Forcing Disable Register
N	AT91_REG	 AIC_FFSR; 	// Fast Forcing Status Register
N} AT91S_AIC, *AT91PS_AIC;
N#else
S#define AIC_SMR         (AT91_CAST(AT91_REG *) 	0x00000000) // (AIC_SMR) Source Mode Register
S#define AIC_SVR         (AT91_CAST(AT91_REG *) 	0x00000080) // (AIC_SVR) Source Vector Register
S#define AIC_IVR         (AT91_CAST(AT91_REG *) 	0x00000100) // (AIC_IVR) IRQ Vector Register
S#define AIC_FVR         (AT91_CAST(AT91_REG *) 	0x00000104) // (AIC_FVR) FIQ Vector Register
S#define AIC_ISR         (AT91_CAST(AT91_REG *) 	0x00000108) // (AIC_ISR) Interrupt Status Register
S#define AIC_IPR         (AT91_CAST(AT91_REG *) 	0x0000010C) // (AIC_IPR) Interrupt Pending Register
S#define AIC_IMR         (AT91_CAST(AT91_REG *) 	0x00000110) // (AIC_IMR) Interrupt Mask Register
S#define AIC_CISR        (AT91_CAST(AT91_REG *) 	0x00000114) // (AIC_CISR) Core Interrupt Status Register
S#define AIC_IECR        (AT91_CAST(AT91_REG *) 	0x00000120) // (AIC_IECR) Interrupt Enable Command Register
S#define AIC_IDCR        (AT91_CAST(AT91_REG *) 	0x00000124) // (AIC_IDCR) Interrupt Disable Command Register
S#define AIC_ICCR        (AT91_CAST(AT91_REG *) 	0x00000128) // (AIC_ICCR) Interrupt Clear Command Register
S#define AIC_ISCR        (AT91_CAST(AT91_REG *) 	0x0000012C) // (AIC_ISCR) Interrupt Set Command Register
S#define AIC_EOICR       (AT91_CAST(AT91_REG *) 	0x00000130) // (AIC_EOICR) End of Interrupt Command Register
S#define AIC_SPU         (AT91_CAST(AT91_REG *) 	0x00000134) // (AIC_SPU) Spurious Vector Register
S#define AIC_DCR         (AT91_CAST(AT91_REG *) 	0x00000138) // (AIC_DCR) Debug Control Register (Protect)
S#define AIC_FFER        (AT91_CAST(AT91_REG *) 	0x00000140) // (AIC_FFER) Fast Forcing Enable Register
S#define AIC_FFDR        (AT91_CAST(AT91_REG *) 	0x00000144) // (AIC_FFDR) Fast Forcing Disable Register
S#define AIC_FFSR        (AT91_CAST(AT91_REG *) 	0x00000148) // (AIC_FFSR) Fast Forcing Status Register
S
N#endif
N// -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- 
N#define AT91C_AIC_PRIOR       (0x7 <<  0) // (AIC) Priority Level
N#define 	AT91C_AIC_PRIOR_LOWEST               (0x0) // (AIC) Lowest priority level
N#define 	AT91C_AIC_PRIOR_HIGHEST              (0x7) // (AIC) Highest priority level
N#define AT91C_AIC_SRCTYPE     (0x3 <<  5) // (AIC) Interrupt Source Type
N#define 	AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE  (0x0 <<  5) // (AIC) Internal Sources Code Label Level Sensitive
N#define 	AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED   (0x1 <<  5) // (AIC) Internal Sources Code Label Edge triggered
N#define 	AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL       (0x2 <<  5) // (AIC) External Sources Code Label High-level Sensitive
N#define 	AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE    (0x3 <<  5) // (AIC) External Sources Code Label Positive Edge triggered
N// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- 
N#define AT91C_AIC_NFIQ        (0x1 <<  0) // (AIC) NFIQ Status
N#define AT91C_AIC_NIRQ        (0x1 <<  1) // (AIC) NIRQ Status
N// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- 
N#define AT91C_AIC_DCR_PROT    (0x1 <<  0) // (AIC) Protection Mode
N#define AT91C_AIC_DCR_GMSK    (0x1 <<  1) // (AIC) General Mask
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Peripheral DMA Controller
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_PDC {
N	AT91_REG	 PDC_RPR; 	// Receive Pointer Register
N	AT91_REG	 PDC_RCR; 	// Receive Counter Register
N	AT91_REG	 PDC_TPR; 	// Transmit Pointer Register
N	AT91_REG	 PDC_TCR; 	// Transmit Counter Register
N	AT91_REG	 PDC_RNPR; 	// Receive Next Pointer Register
N	AT91_REG	 PDC_RNCR; 	// Receive Next Counter Register
N	AT91_REG	 PDC_TNPR; 	// Transmit Next Pointer Register
N	AT91_REG	 PDC_TNCR; 	// Transmit Next Counter Register
N	AT91_REG	 PDC_PTCR; 	// PDC Transfer Control Register
N	AT91_REG	 PDC_PTSR; 	// PDC Transfer Status Register
N} AT91S_PDC, *AT91PS_PDC;
N#else
S#define PDC_RPR         (AT91_CAST(AT91_REG *) 	0x00000000) // (PDC_RPR) Receive Pointer Register
S#define PDC_RCR         (AT91_CAST(AT91_REG *) 	0x00000004) // (PDC_RCR) Receive Counter Register
S#define PDC_TPR         (AT91_CAST(AT91_REG *) 	0x00000008) // (PDC_TPR) Transmit Pointer Register
S#define PDC_TCR         (AT91_CAST(AT91_REG *) 	0x0000000C) // (PDC_TCR) Transmit Counter Register
S#define PDC_RNPR        (AT91_CAST(AT91_REG *) 	0x00000010) // (PDC_RNPR) Receive Next Pointer Register
S#define PDC_RNCR        (AT91_CAST(AT91_REG *) 	0x00000014) // (PDC_RNCR) Receive Next Counter Register
S#define PDC_TNPR        (AT91_CAST(AT91_REG *) 	0x00000018) // (PDC_TNPR) Transmit Next Pointer Register
S#define PDC_TNCR        (AT91_CAST(AT91_REG *) 	0x0000001C) // (PDC_TNCR) Transmit Next Counter Register
S#define PDC_PTCR        (AT91_CAST(AT91_REG *) 	0x00000020) // (PDC_PTCR) PDC Transfer Control Register
S#define PDC_PTSR        (AT91_CAST(AT91_REG *) 	0x00000024) // (PDC_PTSR) PDC Transfer Status Register
S
N#endif
N// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- 
N#define AT91C_PDC_RXTEN       (0x1 <<  0) // (PDC) Receiver Transfer Enable
N#define AT91C_PDC_RXTDIS      (0x1 <<  1) // (PDC) Receiver Transfer Disable
N#define AT91C_PDC_TXTEN       (0x1 <<  8) // (PDC) Transmitter Transfer Enable
N#define AT91C_PDC_TXTDIS      (0x1 <<  9) // (PDC) Transmitter Transfer Disable
N// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Debug Unit
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_DBGU {
N	AT91_REG	 DBGU_CR; 	// Control Register
N	AT91_REG	 DBGU_MR; 	// Mode Register
N	AT91_REG	 DBGU_IER; 	// Interrupt Enable Register
N	AT91_REG	 DBGU_IDR; 	// Interrupt Disable Register
N	AT91_REG	 DBGU_IMR; 	// Interrupt Mask Register
N	AT91_REG	 DBGU_CSR; 	// Channel Status Register
N	AT91_REG	 DBGU_RHR; 	// Receiver Holding Register
N	AT91_REG	 DBGU_THR; 	// Transmitter Holding Register
N	AT91_REG	 DBGU_BRGR; 	// Baud Rate Generator Register
N	AT91_REG	 Reserved0[7]; 	// 
N	AT91_REG	 DBGU_CIDR; 	// Chip ID Register
N	AT91_REG	 DBGU_EXID; 	// Chip ID Extension Register
N	AT91_REG	 DBGU_FNTR; 	// Force NTRST Register
N	AT91_REG	 Reserved1[45]; 	// 
N	AT91_REG	 DBGU_RPR; 	// Receive Pointer Register
N	AT91_REG	 DBGU_RCR; 	// Receive Counter Register
N	AT91_REG	 DBGU_TPR; 	// Transmit Pointer Register
N	AT91_REG	 DBGU_TCR; 	// Transmit Counter Register
N	AT91_REG	 DBGU_RNPR; 	// Receive Next Pointer Register
N	AT91_REG	 DBGU_RNCR; 	// Receive Next Counter Register
N	AT91_REG	 DBGU_TNPR; 	// Transmit Next Pointer Register
N	AT91_REG	 DBGU_TNCR; 	// Transmit Next Counter Register
N	AT91_REG	 DBGU_PTCR; 	// PDC Transfer Control Register
N	AT91_REG	 DBGU_PTSR; 	// PDC Transfer Status Register
N} AT91S_DBGU, *AT91PS_DBGU;
N#else
S#define DBGU_CR         (AT91_CAST(AT91_REG *) 	0x00000000) // (DBGU_CR) Control Register
S#define DBGU_MR         (AT91_CAST(AT91_REG *) 	0x00000004) // (DBGU_MR) Mode Register
S#define DBGU_IER        (AT91_CAST(AT91_REG *) 	0x00000008) // (DBGU_IER) Interrupt Enable Register
S#define DBGU_IDR        (AT91_CAST(AT91_REG *) 	0x0000000C) // (DBGU_IDR) Interrupt Disable Register
S#define DBGU_IMR        (AT91_CAST(AT91_REG *) 	0x00000010) // (DBGU_IMR) Interrupt Mask Register
S#define DBGU_CSR        (AT91_CAST(AT91_REG *) 	0x00000014) // (DBGU_CSR) Channel Status Register
S#define DBGU_RHR        (AT91_CAST(AT91_REG *) 	0x00000018) // (DBGU_RHR) Receiver Holding Register
S#define DBGU_THR        (AT91_CAST(AT91_REG *) 	0x0000001C) // (DBGU_THR) Transmitter Holding Register
S#define DBGU_BRGR       (AT91_CAST(AT91_REG *) 	0x00000020) // (DBGU_BRGR) Baud Rate Generator Register
S#define DBGU_CIDR       (AT91_CAST(AT91_REG *) 	0x00000040) // (DBGU_CIDR) Chip ID Register
S#define DBGU_EXID       (AT91_CAST(AT91_REG *) 	0x00000044) // (DBGU_EXID) Chip ID Extension Register
S#define DBGU_FNTR       (AT91_CAST(AT91_REG *) 	0x00000048) // (DBGU_FNTR) Force NTRST Register
S
N#endif
N// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- 
N#define AT91C_DBGU_RSTRX      (0x1 <<  2) // (DBGU) Reset Receiver
N#define AT91C_DBGU_RSTTX      (0x1 <<  3) // (DBGU) Reset Transmitter
N#define AT91C_DBGU_RXEN       (0x1 <<  4) // (DBGU) Receiver Enable
N#define AT91C_DBGU_RXDIS      (0x1 <<  5) // (DBGU) Receiver Disable
N#define AT91C_DBGU_TXEN       (0x1 <<  6) // (DBGU) Transmitter Enable
N#define AT91C_DBGU_TXDIS      (0x1 <<  7) // (DBGU) Transmitter Disable
N#define AT91C_DBGU_RSTSTA     (0x1 <<  8) // (DBGU) Reset Status Bits
N// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- 
N#define AT91C_DBGU_PAR        (0x7 <<  9) // (DBGU) Parity type
N#define 	AT91C_DBGU_PAR_EVEN                 (0x0 <<  9) // (DBGU) Even Parity
N#define 	AT91C_DBGU_PAR_ODD                  (0x1 <<  9) // (DBGU) Odd Parity
N#define 	AT91C_DBGU_PAR_SPACE                (0x2 <<  9) // (DBGU) Parity forced to 0 (Space)
N#define 	AT91C_DBGU_PAR_MARK                 (0x3 <<  9) // (DBGU) Parity forced to 1 (Mark)
N#define 	AT91C_DBGU_PAR_NONE                 (0x4 <<  9) // (DBGU) No Parity
N#define AT91C_DBGU_CHMODE     (0x3 << 14) // (DBGU) Channel Mode
N#define 	AT91C_DBGU_CHMODE_NORMAL               (0x0 << 14) // (DBGU) Normal Mode: The debug unit channel operates as an RX/TX debug unit.
N#define 	AT91C_DBGU_CHMODE_AUTO                 (0x1 << 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.
N#define 	AT91C_DBGU_CHMODE_LOCAL                (0x2 << 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.
N#define 	AT91C_DBGU_CHMODE_REMOTE               (0x3 << 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.
N// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- 
N#define AT91C_DBGU_RXRDY      (0x1 <<  0) // (DBGU) RXRDY Interrupt
N#define AT91C_DBGU_TXRDY      (0x1 <<  1) // (DBGU) TXRDY Interrupt
N#define AT91C_DBGU_ENDRX      (0x1 <<  3) // (DBGU) End of Receive Transfer Interrupt
N#define AT91C_DBGU_ENDTX      (0x1 <<  4) // (DBGU) End of Transmit Interrupt
N#define AT91C_DBGU_OVRE       (0x1 <<  5) // (DBGU) Overrun Interrupt
N#define AT91C_DBGU_FRAME      (0x1 <<  6) // (DBGU) Framing Error Interrupt
N#define AT91C_DBGU_PARE       (0x1 <<  7) // (DBGU) Parity Error Interrupt
N#define AT91C_DBGU_TXEMPTY    (0x1 <<  9) // (DBGU) TXEMPTY Interrupt
N#define AT91C_DBGU_TXBUFE     (0x1 << 11) // (DBGU) TXBUFE Interrupt
N#define AT91C_DBGU_RXBUFF     (0x1 << 12) // (DBGU) RXBUFF Interrupt
N#define AT91C_DBGU_COMM_TX    (0x1 << 30) // (DBGU) COMM_TX Interrupt
N#define AT91C_DBGU_COMM_RX    (0x1 << 31) // (DBGU) COMM_RX Interrupt
N// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- 
N// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- 
N// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- 
N// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- 
N#define AT91C_DBGU_FORCE_NTRST (0x1 <<  0) // (DBGU) Force NTRST in JTAG
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Parallel Input Output Controler
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_PIO {
N	AT91_REG	 PIO_PER; 	// PIO Enable Register
N	AT91_REG	 PIO_PDR; 	// PIO Disable Register
N	AT91_REG	 PIO_PSR; 	// PIO Status Register
N	AT91_REG	 Reserved0[1]; 	// 
N	AT91_REG	 PIO_OER; 	// Output Enable Register
N	AT91_REG	 PIO_ODR; 	// Output Disable Registerr
N	AT91_REG	 PIO_OSR; 	// Output Status Register
N	AT91_REG	 Reserved1[1]; 	// 
N	AT91_REG	 PIO_IFER; 	// Input Filter Enable Register
N	AT91_REG	 PIO_IFDR; 	// Input Filter Disable Register
N	AT91_REG	 PIO_IFSR; 	// Input Filter Status Register
N	AT91_REG	 Reserved2[1]; 	// 
N	AT91_REG	 PIO_SODR; 	// Set Output Data Register
N	AT91_REG	 PIO_CODR; 	// Clear Output Data Register
N	AT91_REG	 PIO_ODSR; 	// Output Data Status Register
N	AT91_REG	 PIO_PDSR; 	// Pin Data Status Register
N	AT91_REG	 PIO_IER; 	// Interrupt Enable Register
N	AT91_REG	 PIO_IDR; 	// Interrupt Disable Register
N	AT91_REG	 PIO_IMR; 	// Interrupt Mask Register
N	AT91_REG	 PIO_ISR; 	// Interrupt Status Register
N	AT91_REG	 PIO_MDER; 	// Multi-driver Enable Register
N	AT91_REG	 PIO_MDDR; 	// Multi-driver Disable Register
N	AT91_REG	 PIO_MDSR; 	// Multi-driver Status Register
N	AT91_REG	 Reserved3[1]; 	// 
N	AT91_REG	 PIO_PPUDR; 	// Pull-up Disable Register
N	AT91_REG	 PIO_PPUER; 	// Pull-up Enable Register
N	AT91_REG	 PIO_PPUSR; 	// Pull-up Status Register
N	AT91_REG	 Reserved4[1]; 	// 
N	AT91_REG	 PIO_ASR; 	// Select A Register
N	AT91_REG	 PIO_BSR; 	// Select B Register
N	AT91_REG	 PIO_ABSR; 	// AB Select Status Register
N	AT91_REG	 Reserved5[9]; 	// 
N	AT91_REG	 PIO_OWER; 	// Output Write Enable Register
N	AT91_REG	 PIO_OWDR; 	// Output Write Disable Register
N	AT91_REG	 PIO_OWSR; 	// Output Write Status Register
N	AT91_REG	 Reserved6[1]; 	// 
N	AT91_REG	 PIO_SLEWRATE1; 	// PIO Slewrate Control Register
N	AT91_REG	 Reserved7[3]; 	// 
N	AT91_REG	 PIO_DELAY1; 	// PIO Delay Control Register
N	AT91_REG	 PIO_DELAY2; 	// PIO Delay Control Register
N	AT91_REG	 PIO_DELAY3; 	// PIO Delay Control Register
N	AT91_REG	 PIO_DELAY4; 	// PIO Delay Control Register
N	AT91_REG	 Reserved8[11]; 	// 
N	AT91_REG	 PIO_VERSION; 	// PIO Version Register
N} AT91S_PIO, *AT91PS_PIO;
N#else
S#define PIO_PER         (AT91_CAST(AT91_REG *) 	0x00000000) // (PIO_PER) PIO Enable Register
S#define PIO_PDR         (AT91_CAST(AT91_REG *) 	0x00000004) // (PIO_PDR) PIO Disable Register
S#define PIO_PSR         (AT91_CAST(AT91_REG *) 	0x00000008) // (PIO_PSR) PIO Status Register
S#define PIO_OER         (AT91_CAST(AT91_REG *) 	0x00000010) // (PIO_OER) Output Enable Register
S#define PIO_ODR         (AT91_CAST(AT91_REG *) 	0x00000014) // (PIO_ODR) Output Disable Registerr
S#define PIO_OSR         (AT91_CAST(AT91_REG *) 	0x00000018) // (PIO_OSR) Output Status Register
S#define PIO_IFER        (AT91_CAST(AT91_REG *) 	0x00000020) // (PIO_IFER) Input Filter Enable Register
S#define PIO_IFDR        (AT91_CAST(AT91_REG *) 	0x00000024) // (PIO_IFDR) Input Filter Disable Register
S#define PIO_IFSR        (AT91_CAST(AT91_REG *) 	0x00000028) // (PIO_IFSR) Input Filter Status Register
S#define PIO_SODR        (AT91_CAST(AT91_REG *) 	0x00000030) // (PIO_SODR) Set Output Data Register
S#define PIO_CODR        (AT91_CAST(AT91_REG *) 	0x00000034) // (PIO_CODR) Clear Output Data Register
S#define PIO_ODSR        (AT91_CAST(AT91_REG *) 	0x00000038) // (PIO_ODSR) Output Data Status Register
S#define PIO_PDSR        (AT91_CAST(AT91_REG *) 	0x0000003C) // (PIO_PDSR) Pin Data Status Register
S#define PIO_IER         (AT91_CAST(AT91_REG *) 	0x00000040) // (PIO_IER) Interrupt Enable Register
S#define PIO_IDR         (AT91_CAST(AT91_REG *) 	0x00000044) // (PIO_IDR) Interrupt Disable Register
S#define PIO_IMR         (AT91_CAST(AT91_REG *) 	0x00000048) // (PIO_IMR) Interrupt Mask Register
S#define PIO_ISR         (AT91_CAST(AT91_REG *) 	0x0000004C) // (PIO_ISR) Interrupt Status Register
S#define PIO_MDER        (AT91_CAST(AT91_REG *) 	0x00000050) // (PIO_MDER) Multi-driver Enable Register
S#define PIO_MDDR        (AT91_CAST(AT91_REG *) 	0x00000054) // (PIO_MDDR) Multi-driver Disable Register
S#define PIO_MDSR        (AT91_CAST(AT91_REG *) 	0x00000058) // (PIO_MDSR) Multi-driver Status Register
S#define PIO_PPUDR       (AT91_CAST(AT91_REG *) 	0x00000060) // (PIO_PPUDR) Pull-up Disable Register
S#define PIO_PPUER       (AT91_CAST(AT91_REG *) 	0x00000064) // (PIO_PPUER) Pull-up Enable Register
S#define PIO_PPUSR       (AT91_CAST(AT91_REG *) 	0x00000068) // (PIO_PPUSR) Pull-up Status Register
S#define PIO_ASR         (AT91_CAST(AT91_REG *) 	0x00000070) // (PIO_ASR) Select A Register
S#define PIO_BSR         (AT91_CAST(AT91_REG *) 	0x00000074) // (PIO_BSR) Select B Register
S#define PIO_ABSR        (AT91_CAST(AT91_REG *) 	0x00000078) // (PIO_ABSR) AB Select Status Register
S#define PIO_OWER        (AT91_CAST(AT91_REG *) 	0x000000A0) // (PIO_OWER) Output Write Enable Register
S#define PIO_OWDR        (AT91_CAST(AT91_REG *) 	0x000000A4) // (PIO_OWDR) Output Write Disable Register
S#define PIO_OWSR        (AT91_CAST(AT91_REG *) 	0x000000A8) // (PIO_OWSR) Output Write Status Register
S#define SLEWRATE1       (AT91_CAST(AT91_REG *) 	0x000000B0) // (SLEWRATE1) PIO Slewrate Control Register
S#define PIO_VERSION     (AT91_CAST(AT91_REG *) 	0x000000FC) // (PIO_VERSION) PIO Version Register
S
N#endif
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Power Management Controller V610
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_PMC {
N	AT91_REG	 PMC_SCER; 	// System Clock Enable Register
N	AT91_REG	 PMC_SCDR; 	// System Clock Disable Register
N	AT91_REG	 PMC_SCSR; 	// System Clock Status Register
N	AT91_REG	 Reserved0[1]; 	// 
N	AT91_REG	 PMC_PCER; 	// Peripheral Clock Enable Register
N	AT91_REG	 PMC_PCDR; 	// Peripheral Clock Disable Register
N	AT91_REG	 PMC_PCSR; 	// Peripheral Clock Status Register
N	AT91_REG	 PMC_UCKR; 	// UTMI Clock Configuration Register
N	AT91_REG	 PMC_MOR; 	// Main Oscillator Register
N	AT91_REG	 PMC_MCFR; 	// Main Clock  Frequency Register
N	AT91_REG	 PMC_PLLAR; 	// PLL A Register
N	AT91_REG	 Reserved1[1]; 	// 
N	AT91_REG	 PMC_MCKR; 	// Master Clock Register
N	AT91_REG	 Reserved2[1]; 	// 
N	AT91_REG	 PMC_USB; 	// USB clock register
N	AT91_REG	 Reserved3[1]; 	// 
N	AT91_REG	 PMC_PCKR[2]; 	// Programmable Clock 0 Register
N	AT91_REG	 Reserved4[6]; 	// 
N	AT91_REG	 PMC_IER; 	// Interrupt Enable Register
N	AT91_REG	 PMC_IDR; 	// Interrupt Disable Register
N	AT91_REG	 PMC_SR; 	// Status Register
N	AT91_REG	 PMC_IMR; 	// Interrupt Mask Register
N	AT91_REG	 Reserved5[4]; 	// 
N	AT91_REG	 PMC_PLLICPR; 	// PLL Charge Pump Current Register
N	AT91_REG	 Reserved6[26]; 	// 
N	AT91_REG	 PMC_ADDRSIZE; 	// 
N	AT91_REG	 PMC_NAME1; 	// 
N	AT91_REG	 PMC_NAME2; 	// 
N	AT91_REG	 PMC_FEATURES; 	// 
N	AT91_REG	 PMC_VERSION; 	// 
N} AT91S_PMC, *AT91PS_PMC;
N#else
S#define PMC_SCER        (AT91_CAST(AT91_REG *) 	0x00000000) // (PMC_SCER) System Clock Enable Register
S#define PMC_SCDR        (AT91_CAST(AT91_REG *) 	0x00000004) // (PMC_SCDR) System Clock Disable Register
S#define PMC_SCSR        (AT91_CAST(AT91_REG *) 	0x00000008) // (PMC_SCSR) System Clock Status Register
S#define PMC_PCER        (AT91_CAST(AT91_REG *) 	0x00000010) // (PMC_PCER) Peripheral Clock Enable Register
S#define PMC_PCDR        (AT91_CAST(AT91_REG *) 	0x00000014) // (PMC_PCDR) Peripheral Clock Disable Register
S#define PMC_PCSR        (AT91_CAST(AT91_REG *) 	0x00000018) // (PMC_PCSR) Peripheral Clock Status Register
S#define CKGR_UCKR       (AT91_CAST(AT91_REG *) 	0x0000001C) // (CKGR_UCKR) UTMI Clock Configuration Register
S#define CKGR_MOR        (AT91_CAST(AT91_REG *) 	0x00000020) // (CKGR_MOR) Main Oscillator Register
S#define CKGR_MCFR       (AT91_CAST(AT91_REG *) 	0x00000024) // (CKGR_MCFR) Main Clock  Frequency Register
S#define CKGR_PLLAR      (AT91_CAST(AT91_REG *) 	0x00000028) // (CKGR_PLLAR) PLL A Register
S#define PMC_MCKR        (AT91_CAST(AT91_REG *) 	0x00000030) // (PMC_MCKR) Master Clock Register
S#define PMC_USB         (AT91_CAST(AT91_REG *) 	0x00000038) // (PMC_USB) USB clock register
S#define PMC_PCKR        (AT91_CAST(AT91_REG *) 	0x00000040) // (PMC_PCKR) Programmable Clock 0 Register
S#define PMC_IER         (AT91_CAST(AT91_REG *) 	0x00000060) // (PMC_IER) Interrupt Enable Register
S#define PMC_IDR         (AT91_CAST(AT91_REG *) 	0x00000064) // (PMC_IDR) Interrupt Disable Register
S#define PMC_SR          (AT91_CAST(AT91_REG *) 	0x00000068) // (PMC_SR) Status Register
S#define PMC_IMR         (AT91_CAST(AT91_REG *) 	0x0000006C) // (PMC_IMR) Interrupt Mask Register
S#define PMC_PLLICPR     (AT91_CAST(AT91_REG *) 	0x00000080) // (PMC_PLLICPR) PLL Charge Pump Current Register
S#define PMC_ADDRSIZE    (AT91_CAST(AT91_REG *) 	0x000000EC) // (PMC_ADDRSIZE) 
S#define PMC_NAME1       (AT91_CAST(AT91_REG *) 	0x000000F0) // (PMC_NAME1) 
S#define PMC_NAME2       (AT91_CAST(AT91_REG *) 	0x000000F4) // (PMC_NAME2) 
S#define PMC_FEATURES    (AT91_CAST(AT91_REG *) 	0x000000F8) // (PMC_FEATURES) 
S#define PMC_VERSION     (AT91_CAST(AT91_REG *) 	0x000000FC) // (PMC_VERSION) 
S
N#endif
N// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- 
N#define AT91C_PMC_DDR         (0x1 <<  2) // (PMC) DDR controller Clock2x
N#define AT91C_PMC_UHP         (0x1 <<  6) // (PMC) USB Host Port Clock
N#define AT91C_PMC_UDP         (0x1 <<  7) // (PMC) USB Device Port Clock
N#define AT91C_PMC_PCK0        (0x1 <<  8) // (PMC) Programmable Clock Output
N#define AT91C_PMC_PCK1        (0x1 <<  9) // (PMC) Programmable Clock Output
N// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- 
N#define AT91C_PMC_PCK         (0x1 <<  0) // (PMC) Processor Clock
N// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- 
N// -------- CKGR_UCKR : (PMC Offset: 0x1c) UTMI Clock Configuration Register -------- 
N#define AT91C_CKGR_UPLLEN     (0x1 << 16) // (PMC) UTMI PLL Enable
N#define 	AT91C_CKGR_UPLLEN_DISABLED             (0x0 << 16) // (PMC) The UTMI PLL is disabled
N#define 	AT91C_CKGR_UPLLEN_ENABLED              (0x1 << 16) // (PMC) The UTMI PLL is enabled
N#define AT91C_CKGR_PLLCOUNT   (0xF << 20) // (PMC) UTMI Oscillator Start-up Time
N#define AT91C_CKGR_BIASEN     (0x1 << 24) // (PMC) UTMI BIAS Enable
N#define 	AT91C_CKGR_BIASEN_DISABLED             (0x0 << 24) // (PMC) The UTMI BIAS is disabled
N#define 	AT91C_CKGR_BIASEN_ENABLED              (0x1 << 24) // (PMC) The UTMI BIAS is enabled
N#define AT91C_CKGR_BIASCOUNT  (0xF << 28) // (PMC) UTMI BIAS Start-up Time
N// -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- 
N#define AT91C_CKGR_MOSCEN     (0x1 <<  0) // (PMC) Main Oscillator Enable
N#define AT91C_CKGR_OSCBYPASS  (0x1 <<  1) // (PMC) Main Oscillator Bypass
N#define AT91C_CKGR_OSCOUNT    (0xFF <<  8) // (PMC) Main Oscillator Start-up Time
N// -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- 
N#define AT91C_CKGR_MAINF      (0xFFFF <<  0) // (PMC) Main Clock Frequency
N#define AT91C_CKGR_MAINRDY    (0x1 << 16) // (PMC) Main Clock Ready
N// -------- CKGR_PLLAR : (PMC Offset: 0x28) PLL A Register -------- 
N#define AT91C_CKGR_DIVA       (0xFF <<  0) // (PMC) Divider A Selected
N#define 	AT91C_CKGR_DIVA_0                    (0x0) // (PMC) Divider A output is 0
N#define 	AT91C_CKGR_DIVA_BYPASS               (0x1) // (PMC) Divider A is bypassed
N#define AT91C_CKGR_PLLACOUNT  (0x3F <<  8) // (PMC) PLL A Counter
N#define AT91C_CKGR_OUTA       (0x3 << 14) // (PMC) PLL A Output Frequency Range
N#define 	AT91C_CKGR_OUTA_0                    (0x0 << 14) // (PMC) Please refer to the PLLA datasheet
N#define 	AT91C_CKGR_OUTA_1                    (0x1 << 14) // (PMC) Please refer to the PLLA datasheet
N#define 	AT91C_CKGR_OUTA_2                    (0x2 << 14) // (PMC) Please refer to the PLLA datasheet
N#define 	AT91C_CKGR_OUTA_3                    (0x3 << 14) // (PMC) Please refer to the PLLA datasheet
N#define AT91C_CKGR_MULA       (0xFF << 16) // (PMC) PLL A Multiplier
N#define AT91C_CKGR_SRCA       (0x1 << 29) // (PMC) 
N// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- 
N#define AT91C_PMC_CSS         (0x3 <<  0) // (PMC) Programmable Clock Selection
N#define 	AT91C_PMC_CSS_SLOW_CLK             (0x0) // (PMC) Slow Clock is selected
N#define 	AT91C_PMC_CSS_MAIN_CLK             (0x1) // (PMC) Main Clock is selected
N#define 	AT91C_PMC_CSS_PLLA_CLK             (0x2) // (PMC) Clock from PLL A is selected
N#define 	AT91C_PMC_CSS_UPLL_CLK             (0x3) // (PMC) Clock from UTMI PLL is selected
N#define AT91C_PMC_PRES        (0x7 <<  2) // (PMC) Programmable Clock Prescaler
N#define 	AT91C_PMC_PRES_CLK                  (0x0 <<  2) // (PMC) Selected clock
N#define 	AT91C_PMC_PRES_CLK_2                (0x1 <<  2) // (PMC) Selected clock divided by 2
N#define 	AT91C_PMC_PRES_CLK_4                (0x2 <<  2) // (PMC) Selected clock divided by 4
N#define 	AT91C_PMC_PRES_CLK_8                (0x3 <<  2) // (PMC) Selected clock divided by 8
N#define 	AT91C_PMC_PRES_CLK_16               (0x4 <<  2) // (PMC) Selected clock divided by 16
N#define 	AT91C_PMC_PRES_CLK_32               (0x5 <<  2) // (PMC) Selected clock divided by 32
N#define 	AT91C_PMC_PRES_CLK_64               (0x6 <<  2) // (PMC) Selected clock divided by 64
N#define AT91C_PMC_MDIV        (0x3 <<  8) // (PMC) Master Clock Division
N#define 	AT91C_PMC_MDIV_1                    (0x0 <<  8) // (PMC) Processor clock = Master Clock ; DDR Clock = Master Clock
N#define 	AT91C_PMC_MDIV_2                    (0x1 <<  8) // (PMC) Processor clock = 2 * Master Clock ; DDR Clock = 2 * Master Clock
N#define 	AT91C_PMC_MDIV_4                    (0x2 <<  8) // (PMC) Processor clock = 4 * Master Clock ; DDR Clock = 2 * Master Clock
N#define 	AT91C_PMC_MDIV_3                    (0x3 <<  8) // (PMC) Processor clock = 3 * Master Clock ; DDR Clock = 2 * Master Clock
N#define AT91C_PMC_PLLADIV2    (0x1 << 12) // (PMC) PLLA divisor by 2
N#define 	AT91C_PMC_PLLADIV2_1                    (0x0 << 12) // (PMC) PLLA clock frequency is divided by 1
N#define 	AT91C_PMC_PLLADIV2_2                    (0x1 << 12) // (PMC) PLLA clock frequency is divided by 2
N// -------- PMC_USB : (PMC Offset: 0x38) USB Clock Register -------- 
N#define AT91C_PMC_USBS        (0x1 <<  0) // (PMC) USBS
N#define 	AT91C_PMC_USBS_USB_PLLA             (0x0) // (PMC) USB Clock Input is PLLA
N#define 	AT91C_PMC_USBS_USB_UPLL             (0x1) // (PMC) USB Clock Input is UPLL
N#define AT91C_PMC_USBDIV      (0xF <<  8) // (PMC) USBDIV
N#define 	AT91C_PMC_USBDIV_1                    (0x0 <<  8) // (PMC) USB Clock divided by 1
N#define 	AT91C_PMC_USBDIV_2                    (0x1 <<  8) // (PMC) USB Clock divided by 2
N#define 	AT91C_PMC_USBDIV_3                    (0x2 <<  8) // (PMC) USB Clock divided by 3
N#define 	AT91C_PMC_USBDIV_4                    (0x3 <<  8) // (PMC) USB Clock divided by 4
N#define 	AT91C_PMC_USBDIV_5                    (0x4 <<  8) // (PMC) USB Clock divided by 5
N#define 	AT91C_PMC_USBDIV_6                    (0x5 <<  8) // (PMC) USB Clock divided by 6
N#define 	AT91C_PMC_USBDIV_7                    (0x6 <<  8) // (PMC) USB Clock divided by 7
N#define 	AT91C_PMC_USBDIV_8                    (0x7 <<  8) // (PMC) USB Clock divided by 8
N#define 	AT91C_PMC_USBDIV_9                    (0x8 <<  8) // (PMC) USB Clock divided by 9
N#define 	AT91C_PMC_USBDIV_10                   (0x9 <<  8) // (PMC) USB Clock divided by 10
N#define 	AT91C_PMC_USBDIV_11                   (0xA <<  8) // (PMC) USB Clock divided by 11
N#define 	AT91C_PMC_USBDIV_12                   (0xB <<  8) // (PMC) USB Clock divided by 12
N#define 	AT91C_PMC_USBDIV_13                   (0xC <<  8) // (PMC) USB Clock divided by 13
N#define 	AT91C_PMC_USBDIV_14                   (0xD <<  8) // (PMC) USB Clock divided by 14
N#define 	AT91C_PMC_USBDIV_15                   (0xE <<  8) // (PMC) USB Clock divided by 15
N#define 	AT91C_PMC_USBDIV_16                   (0xF <<  8) // (PMC) USB Clock divided by 16
N// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock 0 Register -------- 
N#define AT91C_PMC_SLCKMCK     (0x1 <<  8) // (PMC) Programmable Clock Prescaler
N#define 	AT91C_PMC_SLCKMCK_SLCK                 (0x0 <<  8) // (PMC) Slow Clock selected
N#define 	AT91C_PMC_SLCKMCK_MCK                  (0x1 <<  8) // (PMC) Master Clock selected
N// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- 
N#define AT91C_PMC_MOSCS       (0x1 <<  0) // (PMC) MOSC Status/Enable/Disable/Mask
N#define AT91C_PMC_LOCKA       (0x1 <<  1) // (PMC) PLL A Status/Enable/Disable/Mask
N#define AT91C_PMC_MCKRDY      (0x1 <<  3) // (PMC) Master Clock Status/Enable/Disable/Mask
N#define AT91C_PMC_LOCKU       (0x1 <<  6) // (PMC) PLL UTMI Status/Enable/Disable/Mask
N#define AT91C_PMC_PCK0RDY     (0x1 <<  8) // (PMC) PCK0_RDY Status/Enable/Disable/Mask
N#define AT91C_PMC_PCK1RDY     (0x1 <<  9) // (PMC) PCK1_RDY Status/Enable/Disable/Mask
N// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- 
N// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- 
N// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- 
N// -------- PMC_PLLICPR : (PMC Offset: 0x80) PLL Charge Pump Current Register -------- 
N#define AT91C_PMC_ICPPLLA     (0xF <<  0) // (PMC) PLLA charge pump current setting
N#define 	AT91C_PMC_ICPPLLA_0                    (0x0) // (PMC) 595-800 MHz
N#define 	AT91C_PMC_ICPPLLA_1                    (0x1) // (PMC) 395-600 MHz
N#define AT91C_PMC_REALLOCK    (0x1 <<  7) // (PMC) PLLs use real lock signals when 1
N#define AT91C_PMC_IPLLA       (0xF <<  8) // (PMC) PLLA special setting
N#define 	AT91C_PMC_IPLLA_0                    (0x0 <<  8) // (PMC) Internal LFT
N#define 	AT91C_PMC_IPLLA_1                    (0x1 <<  8) // (PMC) External LFT
N// -------- PMC_FEATURES : (PMC Offset: 0xf8)   -------- 
N#define AT91C_PMC_CFGAHBCLK   (0x1 <<  0) // (PMC) 
N#define 	AT91C_PMC_CFGAHBCLK_0                    (0x0) // (PMC) 
N#define 	AT91C_PMC_CFGAHBCLK_1                    (0x1) // (PMC) 
N#define AT91C_PMC_HCLKEN      (0x1 <<  1) // (PMC) 
N#define 	AT91C_PMC_HCLKEN_0                    (0x0 <<  1) // (PMC) 
N#define 	AT91C_PMC_HCLKEN_1                    (0x1 <<  1) // (PMC) 
N#define AT91C_PMC_PERMCLK     (0x1 <<  2) // (PMC) 
N#define 	AT91C_PMC_PERMCLK_0                    (0x0 <<  2) // (PMC) 
N#define 	AT91C_PMC_PERMCLK_1                    (0x1 <<  2) // (PMC) 
N#define AT91C_PMC_CORE2       (0x1 <<  3) // (PMC) 
N#define 	AT91C_PMC_CORE2_0                    (0x0 <<  3) // (PMC) 
N#define 	AT91C_PMC_CORE2_1                    (0x1 <<  3) // (PMC) 
N#define AT91C_PMC_USBDEVCK    (0x1 <<  4) // (PMC) 
N#define 	AT91C_PMC_USBDEVCK_0                    (0x0 <<  4) // (PMC) 
N#define 	AT91C_PMC_USBDEVCK_1                    (0x1 <<  4) // (PMC) 
N#define AT91C_PMC_USBHOSTCK   (0x1 <<  5) // (PMC) 
N#define 	AT91C_PMC_USBHOSTCK_0                    (0x0 <<  5) // (PMC) 
N#define 	AT91C_PMC_USBHOSTCK_1                    (0x1 <<  5) // (PMC) 
N#define AT91C_PMC_USBOTGCK    (0x1 <<  6) // (PMC) 
N#define 	AT91C_PMC_USBOTGCK_0                    (0x0 <<  6) // (PMC) 
N#define 	AT91C_PMC_USBOTGCK_1                    (0x1 <<  6) // (PMC) 
N#define AT91C_PMC_UHSYNRST    (0x1 <<  7) // (PMC) 
N#define 	AT91C_PMC_UHSYNRST_0                    (0x0 <<  7) // (PMC) 
N#define 	AT91C_PMC_UHSYNRST_1                    (0x1 <<  7) // (PMC) 
N#define AT91C_PMC_UOSYNRST    (0x1 <<  8) // (PMC) 
N#define 	AT91C_PMC_UOSYNRST_0                    (0x0 <<  8) // (PMC) 
N#define 	AT91C_PMC_UOSYNRST_1                    (0x1 <<  8) // (PMC) 
N#define AT91C_PMC_PLLENPOL    (0x1 <<  9) // (PMC) 
N#define 	AT91C_PMC_PLLENPOL_0                    (0x0 <<  9) // (PMC) 
N#define 	AT91C_PMC_PLLENPOL_1                    (0x1 <<  9) // (PMC) 
N#define AT91C_PMC_BIASREG     (0x1 << 10) // (PMC) 
N#define 	AT91C_PMC_BIASREG_0                    (0x0 << 10) // (PMC) 
N#define 	AT91C_PMC_BIASREG_1                    (0x1 << 10) // (PMC) 
N#define AT91C_PMC_OUTPLL      (0x1 << 11) // (PMC) 
N#define 	AT91C_PMC_OUTPLL_0                    (0x0 << 11) // (PMC) 
N#define 	AT91C_PMC_OUTPLL_1                    (0x1 << 11) // (PMC) 
N#define AT91C_PMC_OUTCURR     (0x1 << 12) // (PMC) 
N#define 	AT91C_PMC_OUTCURR_0                    (0x0 << 12) // (PMC) 
N#define 	AT91C_PMC_OUTCURR_1                    (0x1 << 12) // (PMC) 
N#define AT91C_PMC_FWUP        (0x1 << 13) // (PMC) 
N#define 	AT91C_PMC_FWUP_0                    (0x0 << 13) // (PMC) 
N#define 	AT91C_PMC_FWUP_1                    (0x1 << 13) // (PMC) 
N#define AT91C_PMC_SELMAINCLK  (0x1 << 14) // (PMC) 
N#define 	AT91C_PMC_SELMAINCLK_0                    (0x0 << 14) // (PMC) 
N#define 	AT91C_PMC_SELMAINCLK_1                    (0x1 << 14) // (PMC) 
N#define AT91C_PMC_RSTCLKM     (0x1 << 15) // (PMC) 
N#define 	AT91C_PMC_RSTCLKM_0                    (0x0 << 15) // (PMC) 
N#define 	AT91C_PMC_RSTCLKM_1                    (0x1 << 15) // (PMC) 
N#define AT91C_PMC_NB_PERIPH_CLOCK (0xFF << 16) // (PMC) 
N// -------- PMC_VERSION : (PMC Offset: 0xfc)   -------- 
N#define AT91C_PMC_Version     (0xFFFF <<  0) // (PMC) 
N#define 	AT91C_PMC_Version_0                    (0x0) // (PMC) 
N#define 	AT91C_PMC_Version_1                    (0x1) // (PMC) 
N#define AT91C_PMC_MFN         (0x7 << 16) // (PMC) 
N#define 	AT91C_PMC_MFN_0                    (0x0 << 16) // (PMC) 
N#define 	AT91C_PMC_MFN_1                    (0x1 << 16) // (PMC) 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Clock Generator Controler
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_CKGR {
N	AT91_REG	 CKGR_UCKR; 	// UTMI Clock Configuration Register
N	AT91_REG	 CKGR_MOR; 	// Main Oscillator Register
N	AT91_REG	 CKGR_MCFR; 	// Main Clock  Frequency Register
N	AT91_REG	 CKGR_PLLAR; 	// PLL A Register
N} AT91S_CKGR, *AT91PS_CKGR;
N#else
S
N#endif
N// -------- CKGR_UCKR : (CKGR Offset: 0x0) UTMI Clock Configuration Register -------- 
N// -------- CKGR_MOR : (CKGR Offset: 0x4) Main Oscillator Register -------- 
N// -------- CKGR_MCFR : (CKGR Offset: 0x8) Main Clock Frequency Register -------- 
N// -------- CKGR_PLLAR : (CKGR Offset: 0xc) PLL A Register -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Reset Controller Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_RSTC {
N	AT91_REG	 RSTC_RCR; 	// Reset Control Register
N	AT91_REG	 RSTC_RSR; 	// Reset Status Register
N	AT91_REG	 RSTC_RMR; 	// Reset Mode Register
N	AT91_REG	 Reserved0[60]; 	// 
N	AT91_REG	 RSTC_VER; 	// Version Register
N} AT91S_RSTC, *AT91PS_RSTC;
N#else
S#define RSTC_RCR        (AT91_CAST(AT91_REG *) 	0x00000000) // (RSTC_RCR) Reset Control Register
S#define RSTC_RSR        (AT91_CAST(AT91_REG *) 	0x00000004) // (RSTC_RSR) Reset Status Register
S#define RSTC_RMR        (AT91_CAST(AT91_REG *) 	0x00000008) // (RSTC_RMR) Reset Mode Register
S#define RSTC_VER        (AT91_CAST(AT91_REG *) 	0x000000FC) // (RSTC_VER) Version Register
S
N#endif
N// -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- 
N#define AT91C_RSTC_PROCRST    (0x1 <<  0) // (RSTC) Processor Reset
N#define AT91C_RSTC_ICERST     (0x1 <<  1) // (RSTC) ICE Interface Reset
N#define AT91C_RSTC_PERRST     (0x1 <<  2) // (RSTC) Peripheral Reset
N#define AT91C_RSTC_EXTRST     (0x1 <<  3) // (RSTC) External Reset
N#define AT91C_RSTC_KEY        (0xFF << 24) // (RSTC) Password
N// -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- 
N#define AT91C_RSTC_URSTS      (0x1 <<  0) // (RSTC) User Reset Status
N#define AT91C_RSTC_RSTTYP     (0x7 <<  8) // (RSTC) Reset Type
N#define 	AT91C_RSTC_RSTTYP_GENERAL              (0x0 <<  8) // (RSTC) General reset. Both VDDCORE and VDDBU rising.
N#define 	AT91C_RSTC_RSTTYP_WAKEUP               (0x1 <<  8) // (RSTC) WakeUp Reset. VDDCORE rising.
N#define 	AT91C_RSTC_RSTTYP_WATCHDOG             (0x2 <<  8) // (RSTC) Watchdog Reset. Watchdog overflow occured.
N#define 	AT91C_RSTC_RSTTYP_SOFTWARE             (0x3 <<  8) // (RSTC) Software Reset. Processor reset required by the software.
N#define 	AT91C_RSTC_RSTTYP_USER                 (0x4 <<  8) // (RSTC) User Reset. NRST pin detected low.
N#define AT91C_RSTC_NRSTL      (0x1 << 16) // (RSTC) NRST pin level
N#define AT91C_RSTC_SRCMP      (0x1 << 17) // (RSTC) Software Reset Command in Progress.
N// -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- 
N#define AT91C_RSTC_URSTEN     (0x1 <<  0) // (RSTC) User Reset Enable
N#define AT91C_RSTC_URSTIEN    (0x1 <<  4) // (RSTC) User Reset Interrupt Enable
N#define AT91C_RSTC_ERSTL      (0xF <<  8) // (RSTC) User Reset Enable
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Shut Down Controller Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_SHDWC {
N	AT91_REG	 SHDWC_SHCR; 	// Shut Down Control Register
N	AT91_REG	 SHDWC_SHMR; 	// Shut Down Mode Register
N	AT91_REG	 SHDWC_SHSR; 	// Shut Down Status Register
N} AT91S_SHDWC, *AT91PS_SHDWC;
N#else
S#define SHDWC_SHCR      (AT91_CAST(AT91_REG *) 	0x00000000) // (SHDWC_SHCR) Shut Down Control Register
S#define SHDWC_SHMR      (AT91_CAST(AT91_REG *) 	0x00000004) // (SHDWC_SHMR) Shut Down Mode Register
S#define SHDWC_SHSR      (AT91_CAST(AT91_REG *) 	0x00000008) // (SHDWC_SHSR) Shut Down Status Register
S
N#endif
N// -------- SHDWC_SHCR : (SHDWC Offset: 0x0) Shut Down Control Register -------- 
N#define AT91C_SHDWC_SHDW      (0x1 <<  0) // (SHDWC) Processor Reset
N#define AT91C_SHDWC_KEY       (0xFF << 24) // (SHDWC) Shut down KEY Password
N// -------- SHDWC_SHMR : (SHDWC Offset: 0x4) Shut Down Mode Register -------- 
N#define AT91C_SHDWC_WKMODE0   (0x3 <<  0) // (SHDWC) Wake Up 0 Mode Selection
N#define 	AT91C_SHDWC_WKMODE0_NONE                 (0x0) // (SHDWC) None. No detection is performed on the wake up input.
N#define 	AT91C_SHDWC_WKMODE0_HIGH                 (0x1) // (SHDWC) High Level.
N#define 	AT91C_SHDWC_WKMODE0_LOW                  (0x2) // (SHDWC) Low Level.
N#define 	AT91C_SHDWC_WKMODE0_ANYLEVEL             (0x3) // (SHDWC) Any level change.
N#define AT91C_SHDWC_CPTWK0    (0xF <<  4) // (SHDWC) Counter On Wake Up 0
N#define AT91C_SHDWC_WKMODE1   (0x3 <<  8) // (SHDWC) Wake Up 1 Mode Selection
N#define 	AT91C_SHDWC_WKMODE1_NONE                 (0x0 <<  8) // (SHDWC) None. No detection is performed on the wake up input.
N#define 	AT91C_SHDWC_WKMODE1_HIGH                 (0x1 <<  8) // (SHDWC) High Level.
N#define 	AT91C_SHDWC_WKMODE1_LOW                  (0x2 <<  8) // (SHDWC) Low Level.
N#define 	AT91C_SHDWC_WKMODE1_ANYLEVEL             (0x3 <<  8) // (SHDWC) Any level change.
N#define AT91C_SHDWC_CPTWK1    (0xF << 12) // (SHDWC) Counter On Wake Up 1
N#define AT91C_SHDWC_RTTWKEN   (0x1 << 16) // (SHDWC) Real Time Timer Wake Up Enable
N#define AT91C_SHDWC_RTCWKEN   (0x1 << 17) // (SHDWC) Real Time Clock Wake Up Enable
N// -------- SHDWC_SHSR : (SHDWC Offset: 0x8) Shut Down Status Register -------- 
N#define AT91C_SHDWC_WAKEUP0   (0x1 <<  0) // (SHDWC) Wake Up 0 Status
N#define AT91C_SHDWC_WAKEUP1   (0x1 <<  1) // (SHDWC) Wake Up 1 Status
N#define AT91C_SHDWC_FWKUP     (0x1 <<  2) // (SHDWC) Force Wake Up Status
N#define AT91C_SHDWC_RTTWK     (0x1 << 16) // (SHDWC) Real Time Timer wake Up
N#define AT91C_SHDWC_RTCWK     (0x1 << 17) // (SHDWC) Real Time Clock wake Up
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_RTTC {
N	AT91_REG	 RTTC_RTMR; 	// Real-time Mode Register
N	AT91_REG	 RTTC_RTAR; 	// Real-time Alarm Register
N	AT91_REG	 RTTC_RTVR; 	// Real-time Value Register
N	AT91_REG	 RTTC_RTSR; 	// Real-time Status Register
N} AT91S_RTTC, *AT91PS_RTTC;
N#else
S#define RTTC_RTMR       (AT91_CAST(AT91_REG *) 	0x00000000) // (RTTC_RTMR) Real-time Mode Register
S#define RTTC_RTAR       (AT91_CAST(AT91_REG *) 	0x00000004) // (RTTC_RTAR) Real-time Alarm Register
S#define RTTC_RTVR       (AT91_CAST(AT91_REG *) 	0x00000008) // (RTTC_RTVR) Real-time Value Register
S#define RTTC_RTSR       (AT91_CAST(AT91_REG *) 	0x0000000C) // (RTTC_RTSR) Real-time Status Register
S
N#endif
N// -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- 
N#define AT91C_RTTC_RTPRES     (0xFFFF <<  0) // (RTTC) Real-time Timer Prescaler Value
N#define AT91C_RTTC_ALMIEN     (0x1 << 16) // (RTTC) Alarm Interrupt Enable
N#define AT91C_RTTC_RTTINCIEN  (0x1 << 17) // (RTTC) Real Time Timer Increment Interrupt Enable
N#define AT91C_RTTC_RTTRST     (0x1 << 18) // (RTTC) Real Time Timer Restart
N// -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- 
N#define AT91C_RTTC_ALMV       (0x0 <<  0) // (RTTC) Alarm Value
N// -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- 
N#define AT91C_RTTC_CRTV       (0x0 <<  0) // (RTTC) Current Real-time Value
N// -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- 
N#define AT91C_RTTC_ALMS       (0x1 <<  0) // (RTTC) Real-time Alarm Status
N#define AT91C_RTTC_RTTINC     (0x1 <<  1) // (RTTC) Real-time Timer Increment
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_PITC {
N	AT91_REG	 PITC_PIMR; 	// Period Interval Mode Register
N	AT91_REG	 PITC_PISR; 	// Period Interval Status Register
N	AT91_REG	 PITC_PIVR; 	// Period Interval Value Register
N	AT91_REG	 PITC_PIIR; 	// Period Interval Image Register
N} AT91S_PITC, *AT91PS_PITC;
N#else
S#define PITC_PIMR       (AT91_CAST(AT91_REG *) 	0x00000000) // (PITC_PIMR) Period Interval Mode Register
S#define PITC_PISR       (AT91_CAST(AT91_REG *) 	0x00000004) // (PITC_PISR) Period Interval Status Register
S#define PITC_PIVR       (AT91_CAST(AT91_REG *) 	0x00000008) // (PITC_PIVR) Period Interval Value Register
S#define PITC_PIIR       (AT91_CAST(AT91_REG *) 	0x0000000C) // (PITC_PIIR) Period Interval Image Register
S
N#endif
N// -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- 
N#define AT91C_PITC_PIV        (0xFFFFF <<  0) // (PITC) Periodic Interval Value
N#define AT91C_PITC_PITEN      (0x1 << 24) // (PITC) Periodic Interval Timer Enabled
N#define AT91C_PITC_PITIEN     (0x1 << 25) // (PITC) Periodic Interval Timer Interrupt Enable
N// -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- 
N#define AT91C_PITC_PITS       (0x1 <<  0) // (PITC) Periodic Interval Timer Status
N// -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- 
N#define AT91C_PITC_CPIV       (0xFFFFF <<  0) // (PITC) Current Periodic Interval Value
N#define AT91C_PITC_PICNT      (0xFFF << 20) // (PITC) Periodic Interval Counter
N// -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_WDTC {
N	AT91_REG	 WDTC_WDCR; 	// Watchdog Control Register
N	AT91_REG	 WDTC_WDMR; 	// Watchdog Mode Register
N	AT91_REG	 WDTC_WDSR; 	// Watchdog Status Register
N} AT91S_WDTC, *AT91PS_WDTC;
N#else
S#define WDTC_WDCR       (AT91_CAST(AT91_REG *) 	0x00000000) // (WDTC_WDCR) Watchdog Control Register
S#define WDTC_WDMR       (AT91_CAST(AT91_REG *) 	0x00000004) // (WDTC_WDMR) Watchdog Mode Register
S#define WDTC_WDSR       (AT91_CAST(AT91_REG *) 	0x00000008) // (WDTC_WDSR) Watchdog Status Register
S
N#endif
N// -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- 
N#define AT91C_WDTC_WDRSTT     (0x1 <<  0) // (WDTC) Watchdog Restart
N#define AT91C_WDTC_KEY        (0xFF << 24) // (WDTC) Watchdog KEY Password
N// -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- 
N#define AT91C_WDTC_WDV        (0xFFF <<  0) // (WDTC) Watchdog Timer Restart
N#define AT91C_WDTC_WDFIEN     (0x1 << 12) // (WDTC) Watchdog Fault Interrupt Enable
N#define AT91C_WDTC_WDRSTEN    (0x1 << 13) // (WDTC) Watchdog Reset Enable
N#define AT91C_WDTC_WDRPROC    (0x1 << 14) // (WDTC) Watchdog Timer Restart
N#define AT91C_WDTC_WDDIS      (0x1 << 15) // (WDTC) Watchdog Disable
N#define AT91C_WDTC_WDD        (0xFFF << 16) // (WDTC) Watchdog Delta Value
N#define AT91C_WDTC_WDDBGHLT   (0x1 << 28) // (WDTC) Watchdog Debug Halt
N#define AT91C_WDTC_WDIDLEHLT  (0x1 << 29) // (WDTC) Watchdog Idle Halt
N// -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- 
N#define AT91C_WDTC_WDUNF      (0x1 <<  0) // (WDTC) Watchdog Underflow
N#define AT91C_WDTC_WDERR      (0x1 <<  1) // (WDTC) Watchdog Error
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Real-time Clock Alarm and Parallel Load Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_RTC {
N	AT91_REG	 RTC_CR; 	// Control Register
N	AT91_REG	 RTC_MR; 	// Mode Register
N	AT91_REG	 RTC_TIMR; 	// Time Register
N	AT91_REG	 RTC_CALR; 	// Calendar Register
N	AT91_REG	 RTC_TIMALR; 	// Time Alarm Register
N	AT91_REG	 RTC_CALALR; 	// Calendar Alarm Register
N	AT91_REG	 RTC_SR; 	// Status Register
N	AT91_REG	 RTC_SCCR; 	// Status Clear Command Register
N	AT91_REG	 RTC_IER; 	// Interrupt Enable Register
N	AT91_REG	 RTC_IDR; 	// Interrupt Disable Register
N	AT91_REG	 RTC_IMR; 	// Interrupt Mask Register
N	AT91_REG	 RTC_VER; 	// Valid Entry Register
N} AT91S_RTC, *AT91PS_RTC;
N#else
S#define RTC_CR          (AT91_CAST(AT91_REG *) 	0x00000000) // (RTC_CR) Control Register
S#define RTC_MR          (AT91_CAST(AT91_REG *) 	0x00000004) // (RTC_MR) Mode Register
S#define RTC_TIMR        (AT91_CAST(AT91_REG *) 	0x00000008) // (RTC_TIMR) Time Register
S#define RTC_CALR        (AT91_CAST(AT91_REG *) 	0x0000000C) // (RTC_CALR) Calendar Register
S#define RTC_TIMALR      (AT91_CAST(AT91_REG *) 	0x00000010) // (RTC_TIMALR) Time Alarm Register
S#define RTC_CALALR      (AT91_CAST(AT91_REG *) 	0x00000014) // (RTC_CALALR) Calendar Alarm Register
S#define RTC_SR          (AT91_CAST(AT91_REG *) 	0x00000018) // (RTC_SR) Status Register
S#define RTC_SCCR        (AT91_CAST(AT91_REG *) 	0x0000001C) // (RTC_SCCR) Status Clear Command Register
S#define RTC_IER         (AT91_CAST(AT91_REG *) 	0x00000020) // (RTC_IER) Interrupt Enable Register
S#define RTC_IDR         (AT91_CAST(AT91_REG *) 	0x00000024) // (RTC_IDR) Interrupt Disable Register
S#define RTC_IMR         (AT91_CAST(AT91_REG *) 	0x00000028) // (RTC_IMR) Interrupt Mask Register
S#define RTC_VER         (AT91_CAST(AT91_REG *) 	0x0000002C) // (RTC_VER) Valid Entry Register
S
N#endif
N// -------- RTC_CR : (RTC Offset: 0x0) RTC Control Register -------- 
N#define AT91C_RTC_UPDTIM      (0x1 <<  0) // (RTC) Update Request Time Register
N#define AT91C_RTC_UPDCAL      (0x1 <<  1) // (RTC) Update Request Calendar Register
N#define AT91C_RTC_TIMEVSEL    (0x3 <<  8) // (RTC) Time Event Selection
N#define 	AT91C_RTC_TIMEVSEL_MINUTE               (0x0 <<  8) // (RTC) Minute change.
N#define 	AT91C_RTC_TIMEVSEL_HOUR                 (0x1 <<  8) // (RTC) Hour change.
N#define 	AT91C_RTC_TIMEVSEL_DAY24                (0x2 <<  8) // (RTC) Every day at midnight.
N#define 	AT91C_RTC_TIMEVSEL_DAY12                (0x3 <<  8) // (RTC) Every day at noon.
N#define AT91C_RTC_CALEVSEL    (0x3 << 16) // (RTC) Calendar Event Selection
N#define 	AT91C_RTC_CALEVSEL_WEEK                 (0x0 << 16) // (RTC) Week change (every Monday at time 00:00:00).
N#define 	AT91C_RTC_CALEVSEL_MONTH                (0x1 << 16) // (RTC) Month change (every 01 of each month at time 00:00:00).
N#define 	AT91C_RTC_CALEVSEL_YEAR                 (0x2 << 16) // (RTC) Year change (every January 1 at time 00:00:00).
N// -------- RTC_MR : (RTC Offset: 0x4) RTC Mode Register -------- 
N#define AT91C_RTC_HRMOD       (0x1 <<  0) // (RTC) 12-24 hour Mode
N// -------- RTC_TIMR : (RTC Offset: 0x8) RTC Time Register -------- 
N#define AT91C_RTC_SEC         (0x7F <<  0) // (RTC) Current Second
N#define AT91C_RTC_MIN         (0x7F <<  8) // (RTC) Current Minute
N#define AT91C_RTC_HOUR        (0x3F << 16) // (RTC) Current Hour
N#define AT91C_RTC_AMPM        (0x1 << 22) // (RTC) Ante Meridiem, Post Meridiem Indicator
N// -------- RTC_CALR : (RTC Offset: 0xc) RTC Calendar Register -------- 
N#define AT91C_RTC_CENT        (0x3F <<  0) // (RTC) Current Century
N#define AT91C_RTC_YEAR        (0xFF <<  8) // (RTC) Current Year
N#define AT91C_RTC_MONTH       (0x1F << 16) // (RTC) Current Month
N#define AT91C_RTC_DAY         (0x7 << 21) // (RTC) Current Day
N#define AT91C_RTC_DATE        (0x3F << 24) // (RTC) Current Date
N// -------- RTC_TIMALR : (RTC Offset: 0x10) RTC Time Alarm Register -------- 
N#define AT91C_RTC_SECEN       (0x1 <<  7) // (RTC) Second Alarm Enable
N#define AT91C_RTC_MINEN       (0x1 << 15) // (RTC) Minute Alarm
N#define AT91C_RTC_HOUREN      (0x1 << 23) // (RTC) Current Hour
N// -------- RTC_CALALR : (RTC Offset: 0x14) RTC Calendar Alarm Register -------- 
N#define AT91C_RTC_MONTHEN     (0x1 << 23) // (RTC) Month Alarm Enable
N#define AT91C_RTC_DATEEN      (0x1 << 31) // (RTC) Date Alarm Enable
N// -------- RTC_SR : (RTC Offset: 0x18) RTC Status Register -------- 
N#define AT91C_RTC_ACKUPD      (0x1 <<  0) // (RTC) Acknowledge for Update
N#define AT91C_RTC_ALARM       (0x1 <<  1) // (RTC) Alarm Flag
N#define AT91C_RTC_SECEV       (0x1 <<  2) // (RTC) Second Event
N#define AT91C_RTC_TIMEV       (0x1 <<  3) // (RTC) Time Event
N#define AT91C_RTC_CALEV       (0x1 <<  4) // (RTC) Calendar event
N// -------- RTC_SCCR : (RTC Offset: 0x1c) RTC Status Clear Command Register -------- 
N// -------- RTC_IER : (RTC Offset: 0x20) RTC Interrupt Enable Register -------- 
N// -------- RTC_IDR : (RTC Offset: 0x24) RTC Interrupt Disable Register -------- 
N// -------- RTC_IMR : (RTC Offset: 0x28) RTC Interrupt Mask Register -------- 
N// -------- RTC_VER : (RTC Offset: 0x2c) RTC Valid Entry Register -------- 
N#define AT91C_RTC_NVTIM       (0x1 <<  0) // (RTC) Non valid Time
N#define AT91C_RTC_NVCAL       (0x1 <<  1) // (RTC) Non valid Calendar
N#define AT91C_RTC_NVTIMALR    (0x1 <<  2) // (RTC) Non valid time Alarm
N#define AT91C_RTC_NVCALALR    (0x1 <<  3) // (RTC) Nonvalid Calendar Alarm
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_TC {
N	AT91_REG	 TC_CCR; 	// Channel Control Register
N	AT91_REG	 TC_CMR; 	// Channel Mode Register (Capture Mode / Waveform Mode)
N	AT91_REG	 Reserved0[2]; 	// 
N	AT91_REG	 TC_CV; 	// Counter Value
N	AT91_REG	 TC_RA; 	// Register A
N	AT91_REG	 TC_RB; 	// Register B
N	AT91_REG	 TC_RC; 	// Register C
N	AT91_REG	 TC_SR; 	// Status Register
N	AT91_REG	 TC_IER; 	// Interrupt Enable Register
N	AT91_REG	 TC_IDR; 	// Interrupt Disable Register
N	AT91_REG	 TC_IMR; 	// Interrupt Mask Register
N} AT91S_TC, *AT91PS_TC;
N#else
S#define TC_CCR          (AT91_CAST(AT91_REG *) 	0x00000000) // (TC_CCR) Channel Control Register
S#define TC_CMR          (AT91_CAST(AT91_REG *) 	0x00000004) // (TC_CMR) Channel Mode Register (Capture Mode / Waveform Mode)
S#define TC_CV           (AT91_CAST(AT91_REG *) 	0x00000010) // (TC_CV) Counter Value
S#define TC_RA           (AT91_CAST(AT91_REG *) 	0x00000014) // (TC_RA) Register A
S#define TC_RB           (AT91_CAST(AT91_REG *) 	0x00000018) // (TC_RB) Register B
S#define TC_RC           (AT91_CAST(AT91_REG *) 	0x0000001C) // (TC_RC) Register C
S#define TC_SR           (AT91_CAST(AT91_REG *) 	0x00000020) // (TC_SR) Status Register
S#define TC_IER          (AT91_CAST(AT91_REG *) 	0x00000024) // (TC_IER) Interrupt Enable Register
S#define TC_IDR          (AT91_CAST(AT91_REG *) 	0x00000028) // (TC_IDR) Interrupt Disable Register
S#define TC_IMR          (AT91_CAST(AT91_REG *) 	0x0000002C) // (TC_IMR) Interrupt Mask Register
S
N#endif
N// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- 
N#define AT91C_TC_CLKEN        (0x1 <<  0) // (TC) Counter Clock Enable Command
N#define AT91C_TC_CLKDIS       (0x1 <<  1) // (TC) Counter Clock Disable Command
N#define AT91C_TC_SWTRG        (0x1 <<  2) // (TC) Software Trigger Command
N// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- 
N#define AT91C_TC_CLKS         (0x7 <<  0) // (TC) Clock Selection
N#define 	AT91C_TC_CLKS_TIMER_DIV1_CLOCK     (0x0) // (TC) Clock selected: TIMER_DIV1_CLOCK
N#define 	AT91C_TC_CLKS_TIMER_DIV2_CLOCK     (0x1) // (TC) Clock selected: TIMER_DIV2_CLOCK
N#define 	AT91C_TC_CLKS_TIMER_DIV3_CLOCK     (0x2) // (TC) Clock selected: TIMER_DIV3_CLOCK
N#define 	AT91C_TC_CLKS_TIMER_DIV4_CLOCK     (0x3) // (TC) Clock selected: TIMER_DIV4_CLOCK
N#define 	AT91C_TC_CLKS_TIMER_DIV5_CLOCK     (0x4) // (TC) Clock selected: TIMER_DIV5_CLOCK
N#define 	AT91C_TC_CLKS_XC0                  (0x5) // (TC) Clock selected: XC0
N#define 	AT91C_TC_CLKS_XC1                  (0x6) // (TC) Clock selected: XC1
N#define 	AT91C_TC_CLKS_XC2                  (0x7) // (TC) Clock selected: XC2
N#define AT91C_TC_CLKI         (0x1 <<  3) // (TC) Clock Invert
N#define AT91C_TC_BURST        (0x3 <<  4) // (TC) Burst Signal Selection
N#define 	AT91C_TC_BURST_NONE                 (0x0 <<  4) // (TC) The clock is not gated by an external signal
N#define 	AT91C_TC_BURST_XC0                  (0x1 <<  4) // (TC) XC0 is ANDed with the selected clock
N#define 	AT91C_TC_BURST_XC1                  (0x2 <<  4) // (TC) XC1 is ANDed with the selected clock
N#define 	AT91C_TC_BURST_XC2                  (0x3 <<  4) // (TC) XC2 is ANDed with the selected clock
N#define AT91C_TC_CPCSTOP      (0x1 <<  6) // (TC) Counter Clock Stopped with RC Compare
N#define AT91C_TC_LDBSTOP      (0x1 <<  6) // (TC) Counter Clock Stopped with RB Loading
N#define AT91C_TC_CPCDIS       (0x1 <<  7) // (TC) Counter Clock Disable with RC Compare
N#define AT91C_TC_LDBDIS       (0x1 <<  7) // (TC) Counter Clock Disabled with RB Loading
N#define AT91C_TC_ETRGEDG      (0x3 <<  8) // (TC) External Trigger Edge Selection
N#define 	AT91C_TC_ETRGEDG_NONE                 (0x0 <<  8) // (TC) Edge: None
N#define 	AT91C_TC_ETRGEDG_RISING               (0x1 <<  8) // (TC) Edge: rising edge
N#define 	AT91C_TC_ETRGEDG_FALLING              (0x2 <<  8) // (TC) Edge: falling edge
N#define 	AT91C_TC_ETRGEDG_BOTH                 (0x3 <<  8) // (TC) Edge: each edge
N#define AT91C_TC_EEVTEDG      (0x3 <<  8) // (TC) External Event Edge Selection
N#define 	AT91C_TC_EEVTEDG_NONE                 (0x0 <<  8) // (TC) Edge: None
N#define 	AT91C_TC_EEVTEDG_RISING               (0x1 <<  8) // (TC) Edge: rising edge
N#define 	AT91C_TC_EEVTEDG_FALLING              (0x2 <<  8) // (TC) Edge: falling edge
N#define 	AT91C_TC_EEVTEDG_BOTH                 (0x3 <<  8) // (TC) Edge: each edge
N#define AT91C_TC_EEVT         (0x3 << 10) // (TC) External Event  Selection
N#define 	AT91C_TC_EEVT_TIOB                 (0x0 << 10) // (TC) Signal selected as external event: TIOB TIOB direction: input
N#define 	AT91C_TC_EEVT_XC0                  (0x1 << 10) // (TC) Signal selected as external event: XC0 TIOB direction: output
N#define 	AT91C_TC_EEVT_XC1                  (0x2 << 10) // (TC) Signal selected as external event: XC1 TIOB direction: output
N#define 	AT91C_TC_EEVT_XC2                  (0x3 << 10) // (TC) Signal selected as external event: XC2 TIOB direction: output
N#define AT91C_TC_ABETRG       (0x1 << 10) // (TC) TIOA or TIOB External Trigger Selection
N#define AT91C_TC_ENETRG       (0x1 << 12) // (TC) External Event Trigger enable
N#define AT91C_TC_WAVESEL      (0x3 << 13) // (TC) Waveform  Selection
N#define 	AT91C_TC_WAVESEL_UP                   (0x0 << 13) // (TC) UP mode without atomatic trigger on RC Compare
N#define 	AT91C_TC_WAVESEL_UPDOWN               (0x1 << 13) // (TC) UPDOWN mode without automatic trigger on RC Compare
N#define 	AT91C_TC_WAVESEL_UP_AUTO              (0x2 << 13) // (TC) UP mode with automatic trigger on RC Compare
N#define 	AT91C_TC_WAVESEL_UPDOWN_AUTO          (0x3 << 13) // (TC) UPDOWN mode with automatic trigger on RC Compare
N#define AT91C_TC_CPCTRG       (0x1 << 14) // (TC) RC Compare Trigger Enable
N#define AT91C_TC_WAVE         (0x1 << 15) // (TC) 
N#define AT91C_TC_ACPA         (0x3 << 16) // (TC) RA Compare Effect on TIOA
N#define 	AT91C_TC_ACPA_NONE                 (0x0 << 16) // (TC) Effect: none
N#define 	AT91C_TC_ACPA_SET                  (0x1 << 16) // (TC) Effect: set
N#define 	AT91C_TC_ACPA_CLEAR                (0x2 << 16) // (TC) Effect: clear
N#define 	AT91C_TC_ACPA_TOGGLE               (0x3 << 16) // (TC) Effect: toggle
N#define AT91C_TC_LDRA         (0x3 << 16) // (TC) RA Loading Selection
N#define 	AT91C_TC_LDRA_NONE                 (0x0 << 16) // (TC) Edge: None
N#define 	AT91C_TC_LDRA_RISING               (0x1 << 16) // (TC) Edge: rising edge of TIOA
N#define 	AT91C_TC_LDRA_FALLING              (0x2 << 16) // (TC) Edge: falling edge of TIOA
N#define 	AT91C_TC_LDRA_BOTH                 (0x3 << 16) // (TC) Edge: each edge of TIOA
N#define AT91C_TC_ACPC         (0x3 << 18) // (TC) RC Compare Effect on TIOA
N#define 	AT91C_TC_ACPC_NONE                 (0x0 << 18) // (TC) Effect: none
N#define 	AT91C_TC_ACPC_SET                  (0x1 << 18) // (TC) Effect: set
N#define 	AT91C_TC_ACPC_CLEAR                (0x2 << 18) // (TC) Effect: clear
N#define 	AT91C_TC_ACPC_TOGGLE               (0x3 << 18) // (TC) Effect: toggle
N#define AT91C_TC_LDRB         (0x3 << 18) // (TC) RB Loading Selection
N#define 	AT91C_TC_LDRB_NONE                 (0x0 << 18) // (TC) Edge: None
N#define 	AT91C_TC_LDRB_RISING               (0x1 << 18) // (TC) Edge: rising edge of TIOA
N#define 	AT91C_TC_LDRB_FALLING              (0x2 << 18) // (TC) Edge: falling edge of TIOA
N#define 	AT91C_TC_LDRB_BOTH                 (0x3 << 18) // (TC) Edge: each edge of TIOA
N#define AT91C_TC_AEEVT        (0x3 << 20) // (TC) External Event Effect on TIOA
N#define 	AT91C_TC_AEEVT_NONE                 (0x0 << 20) // (TC) Effect: none
N#define 	AT91C_TC_AEEVT_SET                  (0x1 << 20) // (TC) Effect: set
N#define 	AT91C_TC_AEEVT_CLEAR                (0x2 << 20) // (TC) Effect: clear
N#define 	AT91C_TC_AEEVT_TOGGLE               (0x3 << 20) // (TC) Effect: toggle
N#define AT91C_TC_ASWTRG       (0x3 << 22) // (TC) Software Trigger Effect on TIOA
N#define 	AT91C_TC_ASWTRG_NONE                 (0x0 << 22) // (TC) Effect: none
N#define 	AT91C_TC_ASWTRG_SET                  (0x1 << 22) // (TC) Effect: set
N#define 	AT91C_TC_ASWTRG_CLEAR                (0x2 << 22) // (TC) Effect: clear
N#define 	AT91C_TC_ASWTRG_TOGGLE               (0x3 << 22) // (TC) Effect: toggle
N#define AT91C_TC_BCPB         (0x3 << 24) // (TC) RB Compare Effect on TIOB
N#define 	AT91C_TC_BCPB_NONE                 (0x0 << 24) // (TC) Effect: none
N#define 	AT91C_TC_BCPB_SET                  (0x1 << 24) // (TC) Effect: set
N#define 	AT91C_TC_BCPB_CLEAR                (0x2 << 24) // (TC) Effect: clear
N#define 	AT91C_TC_BCPB_TOGGLE               (0x3 << 24) // (TC) Effect: toggle
N#define AT91C_TC_BCPC         (0x3 << 26) // (TC) RC Compare Effect on TIOB
N#define 	AT91C_TC_BCPC_NONE                 (0x0 << 26) // (TC) Effect: none
N#define 	AT91C_TC_BCPC_SET                  (0x1 << 26) // (TC) Effect: set
N#define 	AT91C_TC_BCPC_CLEAR                (0x2 << 26) // (TC) Effect: clear
N#define 	AT91C_TC_BCPC_TOGGLE               (0x3 << 26) // (TC) Effect: toggle
N#define AT91C_TC_BEEVT        (0x3 << 28) // (TC) External Event Effect on TIOB
N#define 	AT91C_TC_BEEVT_NONE                 (0x0 << 28) // (TC) Effect: none
N#define 	AT91C_TC_BEEVT_SET                  (0x1 << 28) // (TC) Effect: set
N#define 	AT91C_TC_BEEVT_CLEAR                (0x2 << 28) // (TC) Effect: clear
N#define 	AT91C_TC_BEEVT_TOGGLE               (0x3 << 28) // (TC) Effect: toggle
N#define AT91C_TC_BSWTRG       (0x3 << 30) // (TC) Software Trigger Effect on TIOB
N#define 	AT91C_TC_BSWTRG_NONE                 (0x0 << 30) // (TC) Effect: none
N#define 	AT91C_TC_BSWTRG_SET                  (0x1 << 30) // (TC) Effect: set
N#define 	AT91C_TC_BSWTRG_CLEAR                (0x2 << 30) // (TC) Effect: clear
N#define 	AT91C_TC_BSWTRG_TOGGLE               (0x3 << 30) // (TC) Effect: toggle
N// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- 
N#define AT91C_TC_COVFS        (0x1 <<  0) // (TC) Counter Overflow
N#define AT91C_TC_LOVRS        (0x1 <<  1) // (TC) Load Overrun
N#define AT91C_TC_CPAS         (0x1 <<  2) // (TC) RA Compare
N#define AT91C_TC_CPBS         (0x1 <<  3) // (TC) RB Compare
N#define AT91C_TC_CPCS         (0x1 <<  4) // (TC) RC Compare
N#define AT91C_TC_LDRAS        (0x1 <<  5) // (TC) RA Loading
N#define AT91C_TC_LDRBS        (0x1 <<  6) // (TC) RB Loading
N#define AT91C_TC_ETRGS        (0x1 <<  7) // (TC) External Trigger
N#define AT91C_TC_CLKSTA       (0x1 << 16) // (TC) Clock Enabling
N#define AT91C_TC_MTIOA        (0x1 << 17) // (TC) TIOA Mirror
N#define AT91C_TC_MTIOB        (0x1 << 18) // (TC) TIOA Mirror
N// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- 
N// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- 
N// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Timer Counter Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_TCB {
N	AT91S_TC	 TCB_TC0; 	// TC Channel 0
N	AT91_REG	 Reserved0[4]; 	// 
N	AT91S_TC	 TCB_TC1; 	// TC Channel 1
N	AT91_REG	 Reserved1[4]; 	// 
N	AT91S_TC	 TCB_TC2; 	// TC Channel 2
N	AT91_REG	 Reserved2[4]; 	// 
N	AT91_REG	 TCB_BCR; 	// TC Block Control Register
N	AT91_REG	 TCB_BMR; 	// TC Block Mode Register
N	AT91_REG	 Reserved3[9]; 	// 
N	AT91_REG	 TCB_ADDRSIZE; 	// TC ADDRSIZE REGISTER 
N	AT91_REG	 TCB_IPNAME1; 	// TC IPNAME1 REGISTER 
N	AT91_REG	 TCB_IPNAME2; 	// TC IPNAME2 REGISTER 
N	AT91_REG	 TCB_FEATURES; 	// TC FEATURES REGISTER 
N	AT91_REG	 TCB_VER; 	//  Version Register
N} AT91S_TCB, *AT91PS_TCB;
N#else
S#define TCB_BCR         (AT91_CAST(AT91_REG *) 	0x000000C0) // (TCB_BCR) TC Block Control Register
S#define TCB_BMR         (AT91_CAST(AT91_REG *) 	0x000000C4) // (TCB_BMR) TC Block Mode Register
S#define TC_ADDRSIZE     (AT91_CAST(AT91_REG *) 	0x000000EC) // (TC_ADDRSIZE) TC ADDRSIZE REGISTER 
S#define TC_IPNAME1      (AT91_CAST(AT91_REG *) 	0x000000F0) // (TC_IPNAME1) TC IPNAME1 REGISTER 
S#define TC_IPNAME2      (AT91_CAST(AT91_REG *) 	0x000000F4) // (TC_IPNAME2) TC IPNAME2 REGISTER 
S#define TC_FEATURES     (AT91_CAST(AT91_REG *) 	0x000000F8) // (TC_FEATURES) TC FEATURES REGISTER 
S#define TC_VER          (AT91_CAST(AT91_REG *) 	0x000000FC) // (TC_VER)  Version Register
S
N#endif
N// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- 
N#define AT91C_TCB_SYNC        (0x1 <<  0) // (TCB) Synchro Command
N// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- 
N#define AT91C_TCB_TC0XC0S     (0x3 <<  0) // (TCB) External Clock Signal 0 Selection
N#define 	AT91C_TCB_TC0XC0S_TCLK0                (0x0) // (TCB) TCLK0 connected to XC0
N#define 	AT91C_TCB_TC0XC0S_NONE                 (0x1) // (TCB) None signal connected to XC0
N#define 	AT91C_TCB_TC0XC0S_TIOA1                (0x2) // (TCB) TIOA1 connected to XC0
N#define 	AT91C_TCB_TC0XC0S_TIOA2                (0x3) // (TCB) TIOA2 connected to XC0
N#define AT91C_TCB_TC1XC1S     (0x3 <<  2) // (TCB) External Clock Signal 1 Selection
N#define 	AT91C_TCB_TC1XC1S_TCLK1                (0x0 <<  2) // (TCB) TCLK1 connected to XC1
N#define 	AT91C_TCB_TC1XC1S_NONE                 (0x1 <<  2) // (TCB) None signal connected to XC1
N#define 	AT91C_TCB_TC1XC1S_TIOA0                (0x2 <<  2) // (TCB) TIOA0 connected to XC1
N#define 	AT91C_TCB_TC1XC1S_TIOA2                (0x3 <<  2) // (TCB) TIOA2 connected to XC1
N#define AT91C_TCB_TC2XC2S     (0x3 <<  4) // (TCB) External Clock Signal 2 Selection
N#define 	AT91C_TCB_TC2XC2S_TCLK2                (0x0 <<  4) // (TCB) TCLK2 connected to XC2
N#define 	AT91C_TCB_TC2XC2S_NONE                 (0x1 <<  4) // (TCB) None signal connected to XC2
N#define 	AT91C_TCB_TC2XC2S_TIOA0                (0x2 <<  4) // (TCB) TIOA0 connected to XC2
N#define 	AT91C_TCB_TC2XC2S_TIOA1                (0x3 <<  4) // (TCB) TIOA2 connected to XC2
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Multimedia Card Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_MCI {
N	AT91_REG	 MCI_CR; 	// MCI Control Register
N	AT91_REG	 MCI_MR; 	// MCI Mode Register
N	AT91_REG	 MCI_DTOR; 	// MCI Data Timeout Register
N	AT91_REG	 MCI_SDCR; 	// MCI SD/SDIO Card Register
N	AT91_REG	 MCI_ARGR; 	// MCI Argument Register
N	AT91_REG	 MCI_CMDR; 	// MCI Command Register
N	AT91_REG	 MCI_BLKR; 	// MCI Block Register
N	AT91_REG	 MCI_CSTOR; 	// MCI Completion Signal Timeout Register
N	AT91_REG	 MCI_RSPR[4]; 	// MCI Response Register
N	AT91_REG	 MCI_RDR; 	// MCI Receive Data Register
N	AT91_REG	 MCI_TDR; 	// MCI Transmit Data Register
N	AT91_REG	 Reserved0[2]; 	// 
N	AT91_REG	 MCI_SR; 	// MCI Status Register
N	AT91_REG	 MCI_IER; 	// MCI Interrupt Enable Register
N	AT91_REG	 MCI_IDR; 	// MCI Interrupt Disable Register
N	AT91_REG	 MCI_IMR; 	// MCI Interrupt Mask Register
N	AT91_REG	 MCI_DMA; 	// MCI DMA Configuration Register
N	AT91_REG	 MCI_CFG; 	// MCI Configuration Register
N	AT91_REG	 Reserved1[35]; 	// 
N	AT91_REG	 MCI_WPCR; 	// MCI Write Protection Control Register
N	AT91_REG	 MCI_WPSR; 	// MCI Write Protection Status Register
N	AT91_REG	 MCI_ADDRSIZE; 	// MCI ADDRSIZE REGISTER 
N	AT91_REG	 MCI_IPNAME1; 	// MCI IPNAME1 REGISTER 
N	AT91_REG	 MCI_IPNAME2; 	// MCI IPNAME2 REGISTER 
N	AT91_REG	 MCI_FEATURES; 	// MCI FEATURES REGISTER 
N	AT91_REG	 MCI_VER; 	// MCI VERSION REGISTER 
N	AT91_REG	 MCI_RPR; 	// Receive Pointer Register
N	AT91_REG	 MCI_RCR; 	// Receive Counter Register
N	AT91_REG	 MCI_TPR; 	// Transmit Pointer Register
N	AT91_REG	 MCI_TCR; 	// Transmit Counter Register
N	AT91_REG	 MCI_RNPR; 	// Receive Next Pointer Register
N	AT91_REG	 MCI_RNCR; 	// Receive Next Counter Register
N	AT91_REG	 MCI_TNPR; 	// Transmit Next Pointer Register
N	AT91_REG	 MCI_TNCR; 	// Transmit Next Counter Register
N	AT91_REG	 MCI_PTCR; 	// PDC Transfer Control Register
N	AT91_REG	 MCI_PTSR; 	// PDC Transfer Status Register
N	AT91_REG	 Reserved2[54]; 	// 
N	AT91_REG	 MCI_FIFO; 	// MCI FIFO Aperture Register
N} AT91S_MCI, *AT91PS_MCI;
N#else
S#define MCI_CR          (AT91_CAST(AT91_REG *) 	0x00000000) // (MCI_CR) MCI Control Register
S#define MCI_MR          (AT91_CAST(AT91_REG *) 	0x00000004) // (MCI_MR) MCI Mode Register
S#define MCI_DTOR        (AT91_CAST(AT91_REG *) 	0x00000008) // (MCI_DTOR) MCI Data Timeout Register
S#define MCI_SDCR        (AT91_CAST(AT91_REG *) 	0x0000000C) // (MCI_SDCR) MCI SD/SDIO Card Register
S#define MCI_ARGR        (AT91_CAST(AT91_REG *) 	0x00000010) // (MCI_ARGR) MCI Argument Register
S#define MCI_CMDR        (AT91_CAST(AT91_REG *) 	0x00000014) // (MCI_CMDR) MCI Command Register
S#define MCI_BLKR        (AT91_CAST(AT91_REG *) 	0x00000018) // (MCI_BLKR) MCI Block Register
S#define MCI_CSTOR       (AT91_CAST(AT91_REG *) 	0x0000001C) // (MCI_CSTOR) MCI Completion Signal Timeout Register
S#define MCI_RSPR        (AT91_CAST(AT91_REG *) 	0x00000020) // (MCI_RSPR) MCI Response Register
S#define MCI_RDR         (AT91_CAST(AT91_REG *) 	0x00000030) // (MCI_RDR) MCI Receive Data Register
S#define MCI_TDR         (AT91_CAST(AT91_REG *) 	0x00000034) // (MCI_TDR) MCI Transmit Data Register
S#define MCI_SR          (AT91_CAST(AT91_REG *) 	0x00000040) // (MCI_SR) MCI Status Register
S#define MCI_IER         (AT91_CAST(AT91_REG *) 	0x00000044) // (MCI_IER) MCI Interrupt Enable Register
S#define MCI_IDR         (AT91_CAST(AT91_REG *) 	0x00000048) // (MCI_IDR) MCI Interrupt Disable Register
S#define MCI_IMR         (AT91_CAST(AT91_REG *) 	0x0000004C) // (MCI_IMR) MCI Interrupt Mask Register
S#define MCI_DMA         (AT91_CAST(AT91_REG *) 	0x00000050) // (MCI_DMA) MCI DMA Configuration Register
S#define MCI_CFG         (AT91_CAST(AT91_REG *) 	0x00000054) // (MCI_CFG) MCI Configuration Register
S#define MCI_WPCR        (AT91_CAST(AT91_REG *) 	0x000000E4) // (MCI_WPCR) MCI Write Protection Control Register
S#define MCI_WPSR        (AT91_CAST(AT91_REG *) 	0x000000E8) // (MCI_WPSR) MCI Write Protection Status Register
S#define MCI_ADDRSIZE    (AT91_CAST(AT91_REG *) 	0x000000EC) // (MCI_ADDRSIZE) MCI ADDRSIZE REGISTER 
S#define MCI_IPNAME1     (AT91_CAST(AT91_REG *) 	0x000000F0) // (MCI_IPNAME1) MCI IPNAME1 REGISTER 
S#define MCI_IPNAME2     (AT91_CAST(AT91_REG *) 	0x000000F4) // (MCI_IPNAME2) MCI IPNAME2 REGISTER 
S#define MCI_FEATURES    (AT91_CAST(AT91_REG *) 	0x000000F8) // (MCI_FEATURES) MCI FEATURES REGISTER 
S#define MCI_VER         (AT91_CAST(AT91_REG *) 	0x000000FC) // (MCI_VER) MCI VERSION REGISTER 
S#define MCI_FIFO        (AT91_CAST(AT91_REG *) 	0x00000200) // (MCI_FIFO) MCI FIFO Aperture Register
S
N#endif
N// -------- MCI_CR : (MCI Offset: 0x0) MCI Control Register -------- 
N#define AT91C_MCI_MCIEN       (0x1 <<  0) // (MCI) Multimedia Interface Enable
N#define 	AT91C_MCI_MCIEN_0                    (0x0) // (MCI) No effect
N#define 	AT91C_MCI_MCIEN_1                    (0x1) // (MCI) Enable the MultiMedia Interface if MCIDIS is 0
N#define AT91C_MCI_MCIDIS      (0x1 <<  1) // (MCI) Multimedia Interface Disable
N#define 	AT91C_MCI_MCIDIS_0                    (0x0 <<  1) // (MCI) No effect
N#define 	AT91C_MCI_MCIDIS_1                    (0x1 <<  1) // (MCI) Disable the MultiMedia Interface
N#define AT91C_MCI_PWSEN       (0x1 <<  2) // (MCI) Power Save Mode Enable
N#define 	AT91C_MCI_PWSEN_0                    (0x0 <<  2) // (MCI) No effect
N#define 	AT91C_MCI_PWSEN_1                    (0x1 <<  2) // (MCI) Enable the Power-saving mode if PWSDIS is 0.
N#define AT91C_MCI_PWSDIS      (0x1 <<  3) // (MCI) Power Save Mode Disable
N#define 	AT91C_MCI_PWSDIS_0                    (0x0 <<  3) // (MCI) No effect
N#define 	AT91C_MCI_PWSDIS_1                    (0x1 <<  3) // (MCI) Disable the Power-saving mode.
N#define AT91C_MCI_IOWAITEN    (0x1 <<  4) // (MCI) SDIO Read Wait Enable
N#define 	AT91C_MCI_IOWAITEN_0                    (0x0 <<  4) // (MCI) No effect
N#define 	AT91C_MCI_IOWAITEN_1                    (0x1 <<  4) // (MCI) Enables the SDIO Read Wait Operation.
N#define AT91C_MCI_IOWAITDIS   (0x1 <<  5) // (MCI) SDIO Read Wait Disable
N#define 	AT91C_MCI_IOWAITDIS_0                    (0x0 <<  5) // (MCI) No effect
N#define 	AT91C_MCI_IOWAITDIS_1                    (0x1 <<  5) // (MCI) Disables the SDIO Read Wait Operation.
N#define AT91C_MCI_SWRST       (0x1 <<  7) // (MCI) MCI Software reset
N#define 	AT91C_MCI_SWRST_0                    (0x0 <<  7) // (MCI) No effect
N#define 	AT91C_MCI_SWRST_1                    (0x1 <<  7) // (MCI) Resets the MCI
N// -------- MCI_MR : (MCI Offset: 0x4) MCI Mode Register -------- 
N#define AT91C_MCI_CLKDIV      (0xFF <<  0) // (MCI) Clock Divider
N#define AT91C_MCI_PWSDIV      (0x7 <<  8) // (MCI) Power Saving Divider
N#define AT91C_MCI_RDPROOF     (0x1 << 11) // (MCI) Read Proof Enable
N#define 	AT91C_MCI_RDPROOF_DISABLE              (0x0 << 11) // (MCI) Disables Read Proof
N#define 	AT91C_MCI_RDPROOF_ENABLE               (0x1 << 11) // (MCI) Enables Read Proof
N#define AT91C_MCI_WRPROOF     (0x1 << 12) // (MCI) Write Proof Enable
N#define 	AT91C_MCI_WRPROOF_DISABLE              (0x0 << 12) // (MCI) Disables Write Proof
N#define 	AT91C_MCI_WRPROOF_ENABLE               (0x1 << 12) // (MCI) Enables Write Proof
N#define AT91C_MCI_PDCFBYTE    (0x1 << 13) // (MCI) PDC Force Byte Transfer
N#define 	AT91C_MCI_PDCFBYTE_DISABLE              (0x0 << 13) // (MCI) Disables PDC Force Byte Transfer
N#define 	AT91C_MCI_PDCFBYTE_ENABLE               (0x1 << 13) // (MCI) Enables PDC Force Byte Transfer
N#define AT91C_MCI_PDCPADV     (0x1 << 14) // (MCI) PDC Padding Value
N#define AT91C_MCI_PDCMODE     (0x1 << 15) // (MCI) PDC Oriented Mode
N#define 	AT91C_MCI_PDCMODE_DISABLE              (0x0 << 15) // (MCI) Disables PDC Transfer
N#define 	AT91C_MCI_PDCMODE_ENABLE               (0x1 << 15) // (MCI) Enables PDC Transfer
N#define AT91C_MCI_BLKLEN      (0xFFFF0000) //(0xFFFF << 16) // (MCI) Data Block Length
N// -------- MCI_DTOR : (MCI Offset: 0x8) MCI Data Timeout Register -------- 
N#define AT91C_MCI_DTOCYC      (0xF <<  0) // (MCI) Data Timeout Cycle Number
N#define AT91C_MCI_DTOMUL      (0x7 <<  4) // (MCI) Data Timeout Multiplier
N#define 	AT91C_MCI_DTOMUL_1                    (0x0 <<  4) // (MCI) DTOCYC x 1
N#define 	AT91C_MCI_DTOMUL_16                   (0x1 <<  4) // (MCI) DTOCYC x 16
N#define 	AT91C_MCI_DTOMUL_128                  (0x2 <<  4) // (MCI) DTOCYC x 128
N#define 	AT91C_MCI_DTOMUL_256                  (0x3 <<  4) // (MCI) DTOCYC x 256
N#define 	AT91C_MCI_DTOMUL_1024                 (0x4 <<  4) // (MCI) DTOCYC x 1024
N#define 	AT91C_MCI_DTOMUL_4096                 (0x5 <<  4) // (MCI) DTOCYC x 4096
N#define 	AT91C_MCI_DTOMUL_65536                (0x6 <<  4) // (MCI) DTOCYC x 65536
N#define 	AT91C_MCI_DTOMUL_1048576              (0x7 <<  4) // (MCI) DTOCYC x 1048576
N// -------- MCI_SDCR : (MCI Offset: 0xc) MCI SD Card Register -------- 
N#define AT91C_MCI_SCDSEL      (0x3 <<  0) // (MCI) SD Card/SDIO Selector
N#define 	AT91C_MCI_SCDSEL_SLOTA                (0x0) // (MCI) Slot A selected
N#define 	AT91C_MCI_SCDSEL_SLOTB                (0x1) // (MCI) Slot B selected
N#define 	AT91C_MCI_SCDSEL_SLOTC                (0x2) // (MCI) Slot C selected
N#define 	AT91C_MCI_SCDSEL_SLOTD                (0x3) // (MCI) Slot D selected
N#define AT91C_MCI_SCDBUS      (0x3 <<  6) // (MCI) SDCard/SDIO Bus Width
N#define 	AT91C_MCI_SCDBUS_1BIT                 (0x0 <<  6) // (MCI) 1-bit data bus
N#define 	AT91C_MCI_SCDBUS_4BITS                (0x2 <<  6) // (MCI) 4-bits data bus
N#define 	AT91C_MCI_SCDBUS_8BITS                (0x3 <<  6) // (MCI) 8-bits data bus
N// -------- MCI_CMDR : (MCI Offset: 0x14) MCI Command Register -------- 
N#define AT91C_MCI_CMDNB       (0x3F <<  0) // (MCI) Command Number
N#define AT91C_MCI_RSPTYP      (0x3 <<  6) // (MCI) Response Type
N#define 	AT91C_MCI_RSPTYP_NO                   (0x0 <<  6) // (MCI) No response
N#define 	AT91C_MCI_RSPTYP_48                   (0x1 <<  6) // (MCI) 48-bit response
N#define 	AT91C_MCI_RSPTYP_136                  (0x2 <<  6) // (MCI) 136-bit response
N#define 	AT91C_MCI_RSPTYP_R1B                  (0x3 <<  6) // (MCI) R1b response
N#define AT91C_MCI_SPCMD       (0x7 <<  8) // (MCI) Special CMD
N#define 	AT91C_MCI_SPCMD_NONE                 (0x0 <<  8) // (MCI) Not a special CMD
N#define 	AT91C_MCI_SPCMD_INIT                 (0x1 <<  8) // (MCI) Initialization CMD
N#define 	AT91C_MCI_SPCMD_SYNC                 (0x2 <<  8) // (MCI) Synchronized CMD
N#define 	AT91C_MCI_SPCMD_CE_ATA               (0x3 <<  8) // (MCI) CE-ATA Completion Signal disable CMD
N#define 	AT91C_MCI_SPCMD_IT_CMD               (0x4 <<  8) // (MCI) Interrupt command
N#define 	AT91C_MCI_SPCMD_IT_REP               (0x5 <<  8) // (MCI) Interrupt response
N#define AT91C_MCI_OPDCMD      (0x1 << 11) // (MCI) Open Drain Command
N#define 	AT91C_MCI_OPDCMD_PUSHPULL             (0x0 << 11) // (MCI) Push/pull command
N#define 	AT91C_MCI_OPDCMD_OPENDRAIN            (0x1 << 11) // (MCI) Open drain command
N#define AT91C_MCI_MAXLAT      (0x1 << 12) // (MCI) Maximum Latency for Command to respond
N#define 	AT91C_MCI_MAXLAT_5                    (0x0 << 12) // (MCI) 5 cycles maximum latency
N#define 	AT91C_MCI_MAXLAT_64                   (0x1 << 12) // (MCI) 64 cycles maximum latency
N#define AT91C_MCI_TRCMD       (0x3 << 16) // (MCI) Transfer CMD
N#define 	AT91C_MCI_TRCMD_NO                   (0x0 << 16) // (MCI) No transfer
N#define 	AT91C_MCI_TRCMD_START                (0x1 << 16) // (MCI) Start transfer
N#define 	AT91C_MCI_TRCMD_STOP                 (0x2 << 16) // (MCI) Stop transfer
N#define AT91C_MCI_TRDIR       (0x1 << 18) // (MCI) Transfer Direction
N#define 	AT91C_MCI_TRDIR_WRITE                (0x0 << 18) // (MCI) Write
N#define 	AT91C_MCI_TRDIR_READ                 (0x1 << 18) // (MCI) Read
N#define AT91C_MCI_TRTYP       (0x7 << 19) // (MCI) Transfer Type
N#define 	AT91C_MCI_TRTYP_BLOCK                (0x0 << 19) // (MCI) MMC/SDCard Single Block Transfer type
N#define 	AT91C_MCI_TRTYP_MULTIPLE             (0x1 << 19) // (MCI) MMC/SDCard Multiple Block transfer type
N#define 	AT91C_MCI_TRTYP_STREAM               (0x2 << 19) // (MCI) MMC Stream transfer type
N#define 	AT91C_MCI_TRTYP_SDIO_BYTE            (0x4 << 19) // (MCI) SDIO Byte transfer type
N#define 	AT91C_MCI_TRTYP_SDIO_BLOCK           (0x5 << 19) // (MCI) SDIO Block transfer type
N#define AT91C_MCI_IOSPCMD     (0x3 << 24) // (MCI) SDIO Special Command
N#define 	AT91C_MCI_IOSPCMD_NONE                 (0x0 << 24) // (MCI) NOT a special command
N#define 	AT91C_MCI_IOSPCMD_SUSPEND              (0x1 << 24) // (MCI) SDIO Suspend Command
N#define 	AT91C_MCI_IOSPCMD_RESUME               (0x2 << 24) // (MCI) SDIO Resume Command
N#define AT91C_MCI_ATACS       (0x1 << 26) // (MCI) ATA with command completion signal
N#define 	AT91C_MCI_ATACS_NORMAL               (0x0 << 26) // (MCI) normal operation mode
N#define 	AT91C_MCI_ATACS_COMPLETION           (0x1 << 26) // (MCI) completion signal is expected within MCI_CSTOR
N// -------- MCI_BLKR : (MCI Offset: 0x18) MCI Block Register -------- 
N#define AT91C_MCI_BCNT        (0xFFFF <<  0) // (MCI) MMC/SDIO Block Count / SDIO Byte Count
N// -------- MCI_CSTOR : (MCI Offset: 0x1c) MCI Completion Signal Timeout Register -------- 
N#define AT91C_MCI_CSTOCYC     (0xF <<  0) // (MCI) Completion Signal Timeout Cycle Number
N#define AT91C_MCI_CSTOMUL     (0x7 <<  4) // (MCI) Completion Signal Timeout Multiplier
N#define 	AT91C_MCI_CSTOMUL_1                    (0x0 <<  4) // (MCI) CSTOCYC x 1
N#define 	AT91C_MCI_CSTOMUL_16                   (0x1 <<  4) // (MCI) CSTOCYC x  16
N#define 	AT91C_MCI_CSTOMUL_128                  (0x2 <<  4) // (MCI) CSTOCYC x  128
N#define 	AT91C_MCI_CSTOMUL_256                  (0x3 <<  4) // (MCI) CSTOCYC x  256
N#define 	AT91C_MCI_CSTOMUL_1024                 (0x4 <<  4) // (MCI) CSTOCYC x  1024
N#define 	AT91C_MCI_CSTOMUL_4096                 (0x5 <<  4) // (MCI) CSTOCYC x  4096
N#define 	AT91C_MCI_CSTOMUL_65536                (0x6 <<  4) // (MCI) CSTOCYC x  65536
N#define 	AT91C_MCI_CSTOMUL_1048576              (0x7 <<  4) // (MCI) CSTOCYC x  1048576
N// -------- MCI_SR : (MCI Offset: 0x40) MCI Status Register -------- 
N#define AT91C_MCI_CMDRDY      (0x1 <<  0) // (MCI) Command Ready flag
N#define AT91C_MCI_RXRDY       (0x1 <<  1) // (MCI) RX Ready flag
N#define AT91C_MCI_TXRDY       (0x1 <<  2) // (MCI) TX Ready flag
N#define AT91C_MCI_BLKE        (0x1 <<  3) // (MCI) Data Block Transfer Ended flag
N#define AT91C_MCI_DTIP        (0x1 <<  4) // (MCI) Data Transfer in Progress flag
N#define AT91C_MCI_NOTBUSY     (0x1 <<  5) // (MCI) Data Line Not Busy flag
N#define AT91C_MCI_ENDRX       (0x1 <<  6) // (MCI) End of RX Buffer flag
N#define AT91C_MCI_ENDTX       (0x1 <<  7) // (MCI) End of TX Buffer flag
N#define AT91C_MCI_SDIOIRQA    (0x1 <<  8) // (MCI) SDIO Interrupt for Slot A
N#define AT91C_MCI_SDIOIRQB    (0x1 <<  9) // (MCI) SDIO Interrupt for Slot B
N#define AT91C_MCI_SDIOIRQC    (0x1 << 10) // (MCI) SDIO Interrupt for Slot C
N#define AT91C_MCI_SDIOIRQD    (0x1 << 11) // (MCI) SDIO Interrupt for Slot D
N#define AT91C_MCI_SDIOWAIT    (0x1 << 12) // (MCI) SDIO Read Wait operation flag
N#define AT91C_MCI_CSRCV       (0x1 << 13) // (MCI) CE-ATA Completion Signal flag
N#define AT91C_MCI_RXBUFF      (0x1 << 14) // (MCI) RX Buffer Full flag
N#define AT91C_MCI_TXBUFE      (0x1 << 15) // (MCI) TX Buffer Empty flag
N#define AT91C_MCI_RINDE       (0x1 << 16) // (MCI) Response Index Error flag
N#define AT91C_MCI_RDIRE       (0x1 << 17) // (MCI) Response Direction Error flag
N#define AT91C_MCI_RCRCE       (0x1 << 18) // (MCI) Response CRC Error flag
N#define AT91C_MCI_RENDE       (0x1 << 19) // (MCI) Response End Bit Error flag
N#define AT91C_MCI_RTOE        (0x1 << 20) // (MCI) Response Time-out Error flag
N#define AT91C_MCI_DCRCE       (0x1 << 21) // (MCI) data CRC Error flag
N#define AT91C_MCI_DTOE        (0x1 << 22) // (MCI) Data timeout Error flag
N#define AT91C_MCI_CSTOE       (0x1 << 23) // (MCI) Completion Signal timeout Error flag
N#define AT91C_MCI_BLKOVRE     (0x1 << 24) // (MCI) DMA Block Overrun Error flag
N#define AT91C_MCI_DMADONE     (0x1 << 25) // (MCI) DMA Transfer Done flag
N#define AT91C_MCI_FIFOEMPTY   (0x1 << 26) // (MCI) FIFO Empty flag
N#define AT91C_MCI_XFRDONE     (0x1 << 27) // (MCI) Transfer Done flag
N#define AT91C_MCI_OVRE        (0x1 << 30) // (MCI) Overrun flag
N#define AT91C_MCI_UNRE        (0x80000000) // (0x1 << 31) // (MCI) Underrun flag
N// -------- MCI_IER : (MCI Offset: 0x44) MCI Interrupt Enable Register -------- 
N// -------- MCI_IDR : (MCI Offset: 0x48) MCI Interrupt Disable Register -------- 
N// -------- MCI_IMR : (MCI Offset: 0x4c) MCI Interrupt Mask Register -------- 
N// -------- MCI_DMA : (MCI Offset: 0x50) MCI DMA Configuration Register -------- 
N#define AT91C_MCI_OFFSET      (0x3 <<  0) // (MCI) DMA Write Buffer Offset
N#define AT91C_MCI_CHKSIZE     (0x7 <<  4) // (MCI) DMA Channel Read/Write Chunk Size
N#define 	AT91C_MCI_CHKSIZE_1                    (0x0 <<  4) // (MCI) Number of data transferred is 1
N#define 	AT91C_MCI_CHKSIZE_4                    (0x1 <<  4) // (MCI) Number of data transferred is 4
N#define 	AT91C_MCI_CHKSIZE_8                    (0x2 <<  4) // (MCI) Number of data transferred is 8
N#define 	AT91C_MCI_CHKSIZE_16                   (0x3 <<  4) // (MCI) Number of data transferred is 16
N#define 	AT91C_MCI_CHKSIZE_32                   (0x4 <<  4) // (MCI) Number of data transferred is 32
N#define AT91C_MCI_DMAEN       (0x1 <<  8) // (MCI) DMA Hardware Handshaking Enable
N#define 	AT91C_MCI_DMAEN_DISABLE              (0x0 <<  8) // (MCI) DMA interface is disabled
N#define 	AT91C_MCI_DMAEN_ENABLE               (0x1 <<  8) // (MCI) DMA interface is enabled
N// -------- MCI_CFG : (MCI Offset: 0x54) MCI Configuration Register -------- 
N#define AT91C_MCI_FIFOMODE    (0x1 <<  0) // (MCI) MCI Internal FIFO Control Mode
N#define 	AT91C_MCI_FIFOMODE_AMOUNTDATA           (0x0) // (MCI) A write transfer starts when a sufficient amount of datas is written into the FIFO
N#define 	AT91C_MCI_FIFOMODE_ONEDATA              (0x1) // (MCI) A write transfer starts as soon as one data is written into the FIFO
N#define AT91C_MCI_FERRCTRL    (0x1 <<  4) // (MCI) Flow Error Flag Reset Control Mode
N#define 	AT91C_MCI_FERRCTRL_RWCMD                (0x0 <<  4) // (MCI) When an underflow/overflow condition flag is set, a new Write/Read command is needed to reset the flag
N#define 	AT91C_MCI_FERRCTRL_READSR               (0x1 <<  4) // (MCI) When an underflow/overflow condition flag is set, a read status resets the flag
N#define AT91C_MCI_HSMODE      (0x1 <<  8) // (MCI) High Speed Mode
N#define 	AT91C_MCI_HSMODE_DISABLE              (0x0 <<  8) // (MCI) Default Bus Timing Mode
N#define 	AT91C_MCI_HSMODE_ENABLE               (0x1 <<  8) // (MCI) High Speed Mode
N#define AT91C_MCI_LSYNC       (0x1 << 12) // (MCI) Synchronize on last block
N#define 	AT91C_MCI_LSYNC_CURRENT              (0x0 << 12) // (MCI) Pending command sent at end of current data block
N#define 	AT91C_MCI_LSYNC_INFINITE             (0x1 << 12) // (MCI) Pending command sent at end of block transfer when transfer length is not infinite
N// -------- MCI_WPCR : (MCI Offset: 0xe4) Write Protection Control Register -------- 
N#define AT91C_MCI_WP_EN       (0x1 <<  0) // (MCI) Write Protection Enable
N#define 	AT91C_MCI_WP_EN_DISABLE              (0x0) // (MCI) Write Operation is disabled (if WP_KEY corresponds)
N#define 	AT91C_MCI_WP_EN_ENABLE               (0x1) // (MCI) Write Operation is enabled (if WP_KEY corresponds)
N#define AT91C_MCI_WP_KEY      (0xFFFFFF <<  8) // (MCI) Write Protection Key
N// -------- MCI_WPSR : (MCI Offset: 0xe8) Write Protection Status Register -------- 
N#define AT91C_MCI_WP_VS       (0xF <<  0) // (MCI) Write Protection Violation Status
N#define 	AT91C_MCI_WP_VS_NO_VIOLATION         (0x0) // (MCI) No Write Protection Violation detected since last read
N#define 	AT91C_MCI_WP_VS_ON_WRITE             (0x1) // (MCI) Write Protection Violation detected since last read
N#define 	AT91C_MCI_WP_VS_ON_RESET             (0x2) // (MCI) Software Reset Violation detected since last read
N#define 	AT91C_MCI_WP_VS_ON_BOTH              (0x3) // (MCI) Write Protection and Software Reset Violation detected since last read
N#define AT91C_MCI_WP_VSRC     (0xF <<  8) // (MCI) Write Protection Violation Source
N#define 	AT91C_MCI_WP_VSRC_NO_VIOLATION         (0x0 <<  8) // (MCI) No Write Protection Violation detected since last read
N#define 	AT91C_MCI_WP_VSRC_MCI_MR               (0x1 <<  8) // (MCI) Write Protection Violation detected on MCI_MR since last read
N#define 	AT91C_MCI_WP_VSRC_MCI_DTOR             (0x2 <<  8) // (MCI) Write Protection Violation detected on MCI_DTOR since last read
N#define 	AT91C_MCI_WP_VSRC_MCI_SDCR             (0x3 <<  8) // (MCI) Write Protection Violation detected on MCI_SDCR since last read
N#define 	AT91C_MCI_WP_VSRC_MCI_CSTOR            (0x4 <<  8) // (MCI) Write Protection Violation detected on MCI_CSTOR since last read
N#define 	AT91C_MCI_WP_VSRC_MCI_DMA              (0x5 <<  8) // (MCI) Write Protection Violation detected on MCI_DMA since last read
N#define 	AT91C_MCI_WP_VSRC_MCI_CFG              (0x6 <<  8) // (MCI) Write Protection Violation detected on MCI_CFG since last read
N#define 	AT91C_MCI_WP_VSRC_MCI_DEL              (0x7 <<  8) // (MCI) Write Protection Violation detected on MCI_DEL since last read
N// -------- MCI_VER : (MCI Offset: 0xfc)  VERSION  Register -------- 
N#define AT91C_MCI_VER         (0xF <<  0) // (MCI)  VERSION  Register
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Two-wire Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_TWI {
N	AT91_REG	 TWI_CR; 	// Control Register
N	AT91_REG	 TWI_MMR; 	// Master Mode Register
N	AT91_REG	 TWI_SMR; 	// Slave Mode Register
N	AT91_REG	 TWI_IADR; 	// Internal Address Register
N	AT91_REG	 TWI_CWGR; 	// Clock Waveform Generator Register
N	AT91_REG	 Reserved0[3]; 	// 
N	AT91_REG	 TWI_SR; 	// Status Register
N	AT91_REG	 TWI_IER; 	// Interrupt Enable Register
N	AT91_REG	 TWI_IDR; 	// Interrupt Disable Register
N	AT91_REG	 TWI_IMR; 	// Interrupt Mask Register
N	AT91_REG	 TWI_RHR; 	// Receive Holding Register
N	AT91_REG	 TWI_THR; 	// Transmit Holding Register
N	AT91_REG	 Reserved1[45]; 	// 
N	AT91_REG	 TWI_ADDRSIZE; 	// TWI ADDRSIZE REGISTER 
N	AT91_REG	 TWI_IPNAME1; 	// TWI IPNAME1 REGISTER 
N	AT91_REG	 TWI_IPNAME2; 	// TWI IPNAME2 REGISTER 
N	AT91_REG	 TWI_FEATURES; 	// TWI FEATURES REGISTER 
N	AT91_REG	 TWI_VER; 	// Version Register
N	AT91_REG	 TWI_RPR; 	// Receive Pointer Register
N	AT91_REG	 TWI_RCR; 	// Receive Counter Register
N	AT91_REG	 TWI_TPR; 	// Transmit Pointer Register
N	AT91_REG	 TWI_TCR; 	// Transmit Counter Register
N	AT91_REG	 TWI_RNPR; 	// Receive Next Pointer Register
N	AT91_REG	 TWI_RNCR; 	// Receive Next Counter Register
N	AT91_REG	 TWI_TNPR; 	// Transmit Next Pointer Register
N	AT91_REG	 TWI_TNCR; 	// Transmit Next Counter Register
N	AT91_REG	 TWI_PTCR; 	// PDC Transfer Control Register
N	AT91_REG	 TWI_PTSR; 	// PDC Transfer Status Register
N} AT91S_TWI, *AT91PS_TWI;
N#else
S#define TWI_CR          (AT91_CAST(AT91_REG *) 	0x00000000) // (TWI_CR) Control Register
S#define TWI_MMR         (AT91_CAST(AT91_REG *) 	0x00000004) // (TWI_MMR) Master Mode Register
S#define TWI_SMR         (AT91_CAST(AT91_REG *) 	0x00000008) // (TWI_SMR) Slave Mode Register
S#define TWI_IADR        (AT91_CAST(AT91_REG *) 	0x0000000C) // (TWI_IADR) Internal Address Register
S#define TWI_CWGR        (AT91_CAST(AT91_REG *) 	0x00000010) // (TWI_CWGR) Clock Waveform Generator Register
S#define TWI_SR          (AT91_CAST(AT91_REG *) 	0x00000020) // (TWI_SR) Status Register
S#define TWI_IER         (AT91_CAST(AT91_REG *) 	0x00000024) // (TWI_IER) Interrupt Enable Register
S#define TWI_IDR         (AT91_CAST(AT91_REG *) 	0x00000028) // (TWI_IDR) Interrupt Disable Register
S#define TWI_IMR         (AT91_CAST(AT91_REG *) 	0x0000002C) // (TWI_IMR) Interrupt Mask Register
S#define TWI_RHR         (AT91_CAST(AT91_REG *) 	0x00000030) // (TWI_RHR) Receive Holding Register
S#define TWI_THR         (AT91_CAST(AT91_REG *) 	0x00000034) // (TWI_THR) Transmit Holding Register
S#define TWI_ADDRSIZE    (AT91_CAST(AT91_REG *) 	0x000000EC) // (TWI_ADDRSIZE) TWI ADDRSIZE REGISTER 
S#define TWI_IPNAME1     (AT91_CAST(AT91_REG *) 	0x000000F0) // (TWI_IPNAME1) TWI IPNAME1 REGISTER 
S#define TWI_IPNAME2     (AT91_CAST(AT91_REG *) 	0x000000F4) // (TWI_IPNAME2) TWI IPNAME2 REGISTER 
S#define TWI_FEATURES    (AT91_CAST(AT91_REG *) 	0x000000F8) // (TWI_FEATURES) TWI FEATURES REGISTER 
S#define TWI_VER         (AT91_CAST(AT91_REG *) 	0x000000FC) // (TWI_VER) Version Register
S
N#endif
N// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- 
N#define AT91C_TWI_START       (0x1 <<  0) // (TWI) Send a START Condition
N#define AT91C_TWI_STOP        (0x1 <<  1) // (TWI) Send a STOP Condition
N#define AT91C_TWI_MSEN        (0x1 <<  2) // (TWI) TWI Master Transfer Enabled
N#define AT91C_TWI_MSDIS       (0x1 <<  3) // (TWI) TWI Master Transfer Disabled
N#define AT91C_TWI_SVEN        (0x1 <<  4) // (TWI) TWI Slave mode Enabled
N#define AT91C_TWI_SVDIS       (0x1 <<  5) // (TWI) TWI Slave mode Disabled
N#define AT91C_TWI_SWRST       (0x1 <<  7) // (TWI) Software Reset
N// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- 
N#define AT91C_TWI_IADRSZ      (0x3 <<  8) // (TWI) Internal Device Address Size
N#define 	AT91C_TWI_IADRSZ_NO                   (0x0 <<  8) // (TWI) No internal device address
N#define 	AT91C_TWI_IADRSZ_1_BYTE               (0x1 <<  8) // (TWI) One-byte internal device address
N#define 	AT91C_TWI_IADRSZ_2_BYTE               (0x2 <<  8) // (TWI) Two-byte internal device address
N#define 	AT91C_TWI_IADRSZ_3_BYTE               (0x3 <<  8) // (TWI) Three-byte internal device address
N#define AT91C_TWI_MREAD       (0x1 << 12) // (TWI) Master Read Direction
N#define AT91C_TWI_DADR        (0x7F << 16) // (TWI) Device Address
N// -------- TWI_SMR : (TWI Offset: 0x8) TWI Slave Mode Register -------- 
N#define AT91C_TWI_SADR        (0x7F << 16) // (TWI) Slave Address
N// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- 
N#define AT91C_TWI_CLDIV       (0xFF <<  0) // (TWI) Clock Low Divider
N#define AT91C_TWI_CHDIV       (0xFF <<  8) // (TWI) Clock High Divider
N#define AT91C_TWI_CKDIV       (0x7 << 16) // (TWI) Clock Divider
N// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- 
N#define AT91C_TWI_TXCOMP_SLAVE (0x1 <<  0) // (TWI) Transmission Completed
N#define AT91C_TWI_TXCOMP_MASTER (0x1 <<  0) // (TWI) Transmission Completed
N#define AT91C_TWI_RXRDY       (0x1 <<  1) // (TWI) Receive holding register ReaDY
N#define AT91C_TWI_TXRDY_MASTER (0x1 <<  2) // (TWI) Transmit holding register ReaDY
N#define AT91C_TWI_TXRDY_SLAVE (0x1 <<  2) // (TWI) Transmit holding register ReaDY
N#define AT91C_TWI_SVREAD      (0x1 <<  3) // (TWI) Slave READ (used only in Slave mode)
N#define AT91C_TWI_SVACC       (0x1 <<  4) // (TWI) Slave ACCess (used only in Slave mode)
N#define AT91C_TWI_GACC        (0x1 <<  5) // (TWI) General Call ACcess (used only in Slave mode)
N#define AT91C_TWI_OVRE        (0x1 <<  6) // (TWI) Overrun Error (used only in Master and Multi-master mode)
N#define AT91C_TWI_NACK_SLAVE  (0x1 <<  8) // (TWI) Not Acknowledged
N#define AT91C_TWI_NACK_MASTER (0x1 <<  8) // (TWI) Not Acknowledged
N#define AT91C_TWI_ARBLST_MULTI_MASTER (0x1 <<  9) // (TWI) Arbitration Lost (used only in Multimaster mode)
N#define AT91C_TWI_SCLWS       (0x1 << 10) // (TWI) Clock Wait State (used only in Slave mode)
N#define AT91C_TWI_EOSACC      (0x1 << 11) // (TWI) End Of Slave ACCess (used only in Slave mode)
N#define AT91C_TWI_ENDRX       (0x1 << 12) // (TWI) End of Receiver Transfer
N#define AT91C_TWI_ENDTX       (0x1 << 13) // (TWI) End of Receiver Transfer
N#define AT91C_TWI_RXBUFF      (0x1 << 14) // (TWI) RXBUFF Interrupt
N#define AT91C_TWI_TXBUFE      (0x1 << 15) // (TWI) TXBUFE Interrupt
N// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- 
N// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- 
N// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Usart
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_USART {
N	AT91_REG	 US_CR; 	// Control Register
N	AT91_REG	 US_MR; 	// Mode Register
N	AT91_REG	 US_IER; 	// Interrupt Enable Register
N	AT91_REG	 US_IDR; 	// Interrupt Disable Register
N	AT91_REG	 US_IMR; 	// Interrupt Mask Register
N	AT91_REG	 US_CSR; 	// Channel Status Register
N	AT91_REG	 US_RHR; 	// Receiver Holding Register
N	AT91_REG	 US_THR; 	// Transmitter Holding Register
N	AT91_REG	 US_BRGR; 	// Baud Rate Generator Register
N	AT91_REG	 US_RTOR; 	// Receiver Time-out Register
N	AT91_REG	 US_TTGR; 	// Transmitter Time-guard Register
N	AT91_REG	 Reserved0[5]; 	// 
N	AT91_REG	 US_FIDI; 	// FI_DI_Ratio Register
N	AT91_REG	 US_NER; 	// Nb Errors Register
N	AT91_REG	 Reserved1[1]; 	// 
N	AT91_REG	 US_IF; 	// IRDA_FILTER Register
N	AT91_REG	 US_MAN; 	// Manchester Encoder Decoder Register
N	AT91_REG	 Reserved2[38]; 	// 
N	AT91_REG	 US_ADDRSIZE; 	// US ADDRSIZE REGISTER 
N	AT91_REG	 US_IPNAME1; 	// US IPNAME1 REGISTER 
N	AT91_REG	 US_IPNAME2; 	// US IPNAME2 REGISTER 
N	AT91_REG	 US_FEATURES; 	// US FEATURES REGISTER 
N	AT91_REG	 US_VER; 	// VERSION Register
N	AT91_REG	 US_RPR; 	// Receive Pointer Register
N	AT91_REG	 US_RCR; 	// Receive Counter Register
N	AT91_REG	 US_TPR; 	// Transmit Pointer Register
N	AT91_REG	 US_TCR; 	// Transmit Counter Register
N	AT91_REG	 US_RNPR; 	// Receive Next Pointer Register
N	AT91_REG	 US_RNCR; 	// Receive Next Counter Register
N	AT91_REG	 US_TNPR; 	// Transmit Next Pointer Register
N	AT91_REG	 US_TNCR; 	// Transmit Next Counter Register
N	AT91_REG	 US_PTCR; 	// PDC Transfer Control Register
N	AT91_REG	 US_PTSR; 	// PDC Transfer Status Register
N} AT91S_USART, *AT91PS_USART;
N#else
S#define US_CR           (AT91_CAST(AT91_REG *) 	0x00000000) // (US_CR) Control Register
S#define US_MR           (AT91_CAST(AT91_REG *) 	0x00000004) // (US_MR) Mode Register
S#define US_IER          (AT91_CAST(AT91_REG *) 	0x00000008) // (US_IER) Interrupt Enable Register
S#define US_IDR          (AT91_CAST(AT91_REG *) 	0x0000000C) // (US_IDR) Interrupt Disable Register
S#define US_IMR          (AT91_CAST(AT91_REG *) 	0x00000010) // (US_IMR) Interrupt Mask Register
S#define US_CSR          (AT91_CAST(AT91_REG *) 	0x00000014) // (US_CSR) Channel Status Register
S#define US_RHR          (AT91_CAST(AT91_REG *) 	0x00000018) // (US_RHR) Receiver Holding Register
S#define US_THR          (AT91_CAST(AT91_REG *) 	0x0000001C) // (US_THR) Transmitter Holding Register
S#define US_BRGR         (AT91_CAST(AT91_REG *) 	0x00000020) // (US_BRGR) Baud Rate Generator Register
S#define US_RTOR         (AT91_CAST(AT91_REG *) 	0x00000024) // (US_RTOR) Receiver Time-out Register
S#define US_TTGR         (AT91_CAST(AT91_REG *) 	0x00000028) // (US_TTGR) Transmitter Time-guard Register
S#define US_FIDI         (AT91_CAST(AT91_REG *) 	0x00000040) // (US_FIDI) FI_DI_Ratio Register
S#define US_NER          (AT91_CAST(AT91_REG *) 	0x00000044) // (US_NER) Nb Errors Register
S#define US_IF           (AT91_CAST(AT91_REG *) 	0x0000004C) // (US_IF) IRDA_FILTER Register
S#define US_MAN          (AT91_CAST(AT91_REG *) 	0x00000050) // (US_MAN) Manchester Encoder Decoder Register
S#define US_ADDRSIZE     (AT91_CAST(AT91_REG *) 	0x000000EC) // (US_ADDRSIZE) US ADDRSIZE REGISTER 
S#define US_IPNAME1      (AT91_CAST(AT91_REG *) 	0x000000F0) // (US_IPNAME1) US IPNAME1 REGISTER 
S#define US_IPNAME2      (AT91_CAST(AT91_REG *) 	0x000000F4) // (US_IPNAME2) US IPNAME2 REGISTER 
S#define US_FEATURES     (AT91_CAST(AT91_REG *) 	0x000000F8) // (US_FEATURES) US FEATURES REGISTER 
S#define US_VER          (AT91_CAST(AT91_REG *) 	0x000000FC) // (US_VER) VERSION Register
S
N#endif
N// -------- US_CR : (USART Offset: 0x0)  Control Register -------- 
N#define AT91C_US_RSTRX        (0x1 <<  2) // (USART) Reset Receiver
N#define AT91C_US_RSTTX        (0x1 <<  3) // (USART) Reset Transmitter
N#define AT91C_US_RXEN         (0x1 <<  4) // (USART) Receiver Enable
N#define AT91C_US_RXDIS        (0x1 <<  5) // (USART) Receiver Disable
N#define AT91C_US_TXEN         (0x1 <<  6) // (USART) Transmitter Enable
N#define AT91C_US_TXDIS        (0x1 <<  7) // (USART) Transmitter Disable
N#define AT91C_US_RSTSTA       (0x1 <<  8) // (USART) Reset Status Bits
N#define AT91C_US_STTBRK       (0x1 <<  9) // (USART) Start Break
N#define AT91C_US_STPBRK       (0x1 << 10) // (USART) Stop Break
N#define AT91C_US_STTTO        (0x1 << 11) // (USART) Start Time-out
N#define AT91C_US_SENDA        (0x1 << 12) // (USART) Send Address
N#define AT91C_US_RSTIT        (0x1 << 13) // (USART) Reset Iterations
N#define AT91C_US_RSTNACK      (0x1 << 14) // (USART) Reset Non Acknowledge
N#define AT91C_US_RETTO        (0x1 << 15) // (USART) Rearm Time-out
N#define AT91C_US_DTREN        (0x1 << 16) // (USART) Data Terminal ready Enable
N#define AT91C_US_DTRDIS       (0x1 << 17) // (USART) Data Terminal ready Disable
N#define AT91C_US_RTSEN        (0x1 << 18) // (USART) Request to Send enable
N#define AT91C_US_RTSDIS       (0x1 << 19) // (USART) Request to Send Disable
N// -------- US_MR : (USART Offset: 0x4)  Mode Register -------- 
N#define AT91C_US_USMODE       (0xF <<  0) // (USART) Usart mode
N#define 	AT91C_US_USMODE_NORMAL               (0x0) // (USART) Normal
N#define 	AT91C_US_USMODE_RS485                (0x1) // (USART) RS485
N#define 	AT91C_US_USMODE_HWHSH                (0x2) // (USART) Hardware Handshaking
N#define 	AT91C_US_USMODE_ISO7816_0            (0x4) // (USART) ISO7816 protocol: T = 0
N#define 	AT91C_US_USMODE_ISO7816_1            (0x6) // (USART) ISO7816 protocol: T = 1
N#define 	AT91C_US_USMODE_IRDA                 (0x8) // (USART) IrDA
N#define 	AT91C_US_USMODE_SPI_MASTER           (0xE) // (USART) SPI Master
N#define 	AT91C_US_USMODE_SPI_SLAVE            (0xF) // (USART) SPI Slave
N#define AT91C_US_CLKS         (0x3 <<  4) // (USART) Clock Selection (Baud Rate generator Input Clock
N#define 	AT91C_US_CLKS_CLOCK                (0x0 <<  4) // (USART) Clock
N#define 	AT91C_US_CLKS_FDIV1                (0x1 <<  4) // (USART) fdiv1
N#define 	AT91C_US_CLKS_SLOW                 (0x2 <<  4) // (USART) slow_clock (ARM)
N#define 	AT91C_US_CLKS_EXT                  (0x3 <<  4) // (USART) External (SCK)
N#define AT91C_US_CHRL         (0x3 <<  6) // (USART) Clock Selection (Baud Rate generator Input Clock
N#define 	AT91C_US_CHRL_5_BITS               (0x0 <<  6) // (USART) Character Length: 5 bits
N#define 	AT91C_US_CHRL_6_BITS               (0x1 <<  6) // (USART) Character Length: 6 bits
N#define 	AT91C_US_CHRL_7_BITS               (0x2 <<  6) // (USART) Character Length: 7 bits
N#define 	AT91C_US_CHRL_8_BITS               (0x3 <<  6) // (USART) Character Length: 8 bits
N#define AT91C_US_SYNC         (0x1 <<  8) // (USART) Synchronous Mode Select
N#define AT91C_US_PAR          (0x7 <<  9) // (USART) Parity type
N#define 	AT91C_US_PAR_EVEN                 (0x0 <<  9) // (USART) Even Parity
N#define 	AT91C_US_PAR_ODD                  (0x1 <<  9) // (USART) Odd Parity
N#define 	AT91C_US_PAR_SPACE                (0x2 <<  9) // (USART) Parity forced to 0 (Space)
N#define 	AT91C_US_PAR_MARK                 (0x3 <<  9) // (USART) Parity forced to 1 (Mark)
N#define 	AT91C_US_PAR_NONE                 (0x4 <<  9) // (USART) No Parity
N#define 	AT91C_US_PAR_MULTI_DROP           (0x6 <<  9) // (USART) Multi-drop mode
N#define AT91C_US_NBSTOP       (0x3 << 12) // (USART) Number of Stop bits
N#define 	AT91C_US_NBSTOP_1_BIT                (0x0 << 12) // (USART) 1 stop bit
N#define 	AT91C_US_NBSTOP_15_BIT               (0x1 << 12) // (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits
N#define 	AT91C_US_NBSTOP_2_BIT                (0x2 << 12) // (USART) 2 stop bits
N#define AT91C_US_CHMODE       (0x3 << 14) // (USART) Channel Mode
N#define 	AT91C_US_CHMODE_NORMAL               (0x0 << 14) // (USART) Normal Mode: The USART channel operates as an RX/TX USART.
N#define 	AT91C_US_CHMODE_AUTO                 (0x1 << 14) // (USART) Automatic Echo: Receiver Data Input is connected to the TXD pin.
N#define 	AT91C_US_CHMODE_LOCAL                (0x2 << 14) // (USART) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.
N#define 	AT91C_US_CHMODE_REMOTE               (0x3 << 14) // (USART) Remote Loopback: RXD pin is internally connected to TXD pin.
N#define AT91C_US_MSBF         (0x1 << 16) // (USART) Bit Order
N#define AT91C_US_MODE9        (0x1 << 17) // (USART) 9-bit Character length
N#define AT91C_US_CKLO         (0x1 << 18) // (USART) Clock Output Select
N#define AT91C_US_OVER         (0x1 << 19) // (USART) Over Sampling Mode
N#define AT91C_US_INACK        (0x1 << 20) // (USART) Inhibit Non Acknowledge
N#define AT91C_US_DSNACK       (0x1 << 21) // (USART) Disable Successive NACK
N#define AT91C_US_VAR_SYNC     (0x1 << 22) // (USART) Variable synchronization of command/data sync Start Frame Delimiter
N#define AT91C_US_MAX_ITER     (0x1 << 24) // (USART) Number of Repetitions
N#define AT91C_US_FILTER       (0x1 << 28) // (USART) Receive Line Filter
N#define AT91C_US_MANMODE      (0x1 << 29) // (USART) Manchester Encoder/Decoder Enable
N#define AT91C_US_MODSYNC      (0x1 << 30) // (USART) Manchester Synchronization mode
N#define AT91C_US_ONEBIT       (0x1 << 31) // (USART) Start Frame Delimiter selector
N// -------- US_IER : (USART Offset: 0x8)  Interrupt Enable Register -------- 
N#define AT91C_US_RXRDY        (0x1 <<  0) // (USART) RXRDY Interrupt
N#define AT91C_US_TXRDY        (0x1 <<  1) // (USART) TXRDY Interrupt
N#define AT91C_US_RXBRK        (0x1 <<  2) // (USART) Break Received/End of Break
N#define AT91C_US_ENDRX        (0x1 <<  3) // (USART) End of Receive Transfer Interrupt
N#define AT91C_US_ENDTX        (0x1 <<  4) // (USART) End of Transmit Interrupt
N#define AT91C_US_OVRE         (0x1 <<  5) // (USART) Overrun Interrupt
N#define AT91C_US_FRAME        (0x1 <<  6) // (USART) Framing Error Interrupt
N#define AT91C_US_PARE         (0x1 <<  7) // (USART) Parity Error Interrupt
N#define AT91C_US_TIMEOUT      (0x1 <<  8) // (USART) Receiver Time-out
N#define AT91C_US_TXEMPTY      (0x1 <<  9) // (USART) TXEMPTY Interrupt
N#define AT91C_US_ITERATION    (0x1 << 10) // (USART) Max number of Repetitions Reached
N#define AT91C_US_TXBUFE       (0x1 << 11) // (USART) TXBUFE Interrupt
N#define AT91C_US_RXBUFF       (0x1 << 12) // (USART) RXBUFF Interrupt
N#define AT91C_US_NACK         (0x1 << 13) // (USART) Non Acknowledge
N#define AT91C_US_RIIC         (0x1 << 16) // (USART) Ring INdicator Input Change Flag
N#define AT91C_US_DSRIC        (0x1 << 17) // (USART) Data Set Ready Input Change Flag
N#define AT91C_US_DCDIC        (0x1 << 18) // (USART) Data Carrier Flag
N#define AT91C_US_CTSIC        (0x1 << 19) // (USART) Clear To Send Input Change Flag
N#define AT91C_US_MANE         (0x1 << 20) // (USART) Manchester Error Interrupt
N// -------- US_IDR : (USART Offset: 0xc)  Interrupt Disable Register -------- 
N// -------- US_IMR : (USART Offset: 0x10)  Interrupt Mask Register -------- 
N// -------- US_CSR : (USART Offset: 0x14)  Channel Status Register -------- 
N#define AT91C_US_RI           (0x1 << 20) // (USART) Image of RI Input
N#define AT91C_US_DSR          (0x1 << 21) // (USART) Image of DSR Input
N#define AT91C_US_DCD          (0x1 << 22) // (USART) Image of DCD Input
N#define AT91C_US_CTS          (0x1 << 23) // (USART) Image of CTS Input
N#define AT91C_US_MANERR       (0x1 << 24) // (USART) Manchester Error
N// -------- US_MAN : (USART Offset: 0x50) Manchester Encoder Decoder Register -------- 
N#define AT91C_US_TX_PL        (0xF <<  0) // (USART) Transmitter Preamble Length
N#define AT91C_US_TX_PP        (0x3 <<  8) // (USART) Transmitter Preamble Pattern
N#define 	AT91C_US_TX_PP_ALL_ONE              (0x0 <<  8) // (USART) ALL_ONE
N#define 	AT91C_US_TX_PP_ALL_ZERO             (0x1 <<  8) // (USART) ALL_ZERO
N#define 	AT91C_US_TX_PP_ZERO_ONE             (0x2 <<  8) // (USART) ZERO_ONE
N#define 	AT91C_US_TX_PP_ONE_ZERO             (0x3 <<  8) // (USART) ONE_ZERO
N#define AT91C_US_TX_MPOL      (0x1 << 12) // (USART) Transmitter Manchester Polarity
N#define AT91C_US_RX_PL        (0xF << 16) // (USART) Receiver Preamble Length
N#define AT91C_US_RX_PP        (0x3 << 24) // (USART) Receiver Preamble Pattern detected
N#define 	AT91C_US_RX_PP_ALL_ONE              (0x0 << 24) // (USART) ALL_ONE
N#define 	AT91C_US_RX_PP_ALL_ZERO             (0x1 << 24) // (USART) ALL_ZERO
N#define 	AT91C_US_RX_PP_ZERO_ONE             (0x2 << 24) // (USART) ZERO_ONE
N#define 	AT91C_US_RX_PP_ONE_ZERO             (0x3 << 24) // (USART) ONE_ZERO
N#define AT91C_US_RX_MPOL      (0x1 << 28) // (USART) Receiver Manchester Polarity
N#define AT91C_US_DRIFT        (0x1 << 30) // (USART) Drift compensation
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_SSC {
N	AT91_REG	 SSC_CR; 	// Control Register
N	AT91_REG	 SSC_CMR; 	// Clock Mode Register
N	AT91_REG	 Reserved0[2]; 	// 
N	AT91_REG	 SSC_RCMR; 	// Receive Clock ModeRegister
N	AT91_REG	 SSC_RFMR; 	// Receive Frame Mode Register
N	AT91_REG	 SSC_TCMR; 	// Transmit Clock Mode Register
N	AT91_REG	 SSC_TFMR; 	// Transmit Frame Mode Register
N	AT91_REG	 SSC_RHR; 	// Receive Holding Register
N	AT91_REG	 SSC_THR; 	// Transmit Holding Register
N	AT91_REG	 Reserved1[2]; 	// 
N	AT91_REG	 SSC_RSHR; 	// Receive Sync Holding Register
N	AT91_REG	 SSC_TSHR; 	// Transmit Sync Holding Register
N	AT91_REG	 Reserved2[2]; 	// 
N	AT91_REG	 SSC_SR; 	// Status Register
N	AT91_REG	 SSC_IER; 	// Interrupt Enable Register
N	AT91_REG	 SSC_IDR; 	// Interrupt Disable Register
N	AT91_REG	 SSC_IMR; 	// Interrupt Mask Register
N	AT91_REG	 Reserved3[39]; 	// 
N	AT91_REG	 SSC_ADDRSIZE; 	// SSC ADDRSIZE REGISTER 
N	AT91_REG	 SSC_IPNAME1; 	// SSC IPNAME1 REGISTER 
N	AT91_REG	 SSC_IPNAME2; 	// SSC IPNAME2 REGISTER 
N	AT91_REG	 SSC_FEATURES; 	// SSC FEATURES REGISTER 
N	AT91_REG	 SSC_VER; 	// Version Register
N	AT91_REG	 SSC_RPR; 	// Receive Pointer Register
N	AT91_REG	 SSC_RCR; 	// Receive Counter Register
N	AT91_REG	 SSC_TPR; 	// Transmit Pointer Register
N	AT91_REG	 SSC_TCR; 	// Transmit Counter Register
N	AT91_REG	 SSC_RNPR; 	// Receive Next Pointer Register
N	AT91_REG	 SSC_RNCR; 	// Receive Next Counter Register
N	AT91_REG	 SSC_TNPR; 	// Transmit Next Pointer Register
N	AT91_REG	 SSC_TNCR; 	// Transmit Next Counter Register
N	AT91_REG	 SSC_PTCR; 	// PDC Transfer Control Register
N	AT91_REG	 SSC_PTSR; 	// PDC Transfer Status Register
N} AT91S_SSC, *AT91PS_SSC;
N#else
S#define SSC_CR          (AT91_CAST(AT91_REG *) 	0x00000000) // (SSC_CR) Control Register
S#define SSC_CMR         (AT91_CAST(AT91_REG *) 	0x00000004) // (SSC_CMR) Clock Mode Register
S#define SSC_RCMR        (AT91_CAST(AT91_REG *) 	0x00000010) // (SSC_RCMR) Receive Clock ModeRegister
S#define SSC_RFMR        (AT91_CAST(AT91_REG *) 	0x00000014) // (SSC_RFMR) Receive Frame Mode Register
S#define SSC_TCMR        (AT91_CAST(AT91_REG *) 	0x00000018) // (SSC_TCMR) Transmit Clock Mode Register
S#define SSC_TFMR        (AT91_CAST(AT91_REG *) 	0x0000001C) // (SSC_TFMR) Transmit Frame Mode Register
S#define SSC_RHR         (AT91_CAST(AT91_REG *) 	0x00000020) // (SSC_RHR) Receive Holding Register
S#define SSC_THR         (AT91_CAST(AT91_REG *) 	0x00000024) // (SSC_THR) Transmit Holding Register
S#define SSC_RSHR        (AT91_CAST(AT91_REG *) 	0x00000030) // (SSC_RSHR) Receive Sync Holding Register
S#define SSC_TSHR        (AT91_CAST(AT91_REG *) 	0x00000034) // (SSC_TSHR) Transmit Sync Holding Register
S#define SSC_SR          (AT91_CAST(AT91_REG *) 	0x00000040) // (SSC_SR) Status Register
S#define SSC_IER         (AT91_CAST(AT91_REG *) 	0x00000044) // (SSC_IER) Interrupt Enable Register
S#define SSC_IDR         (AT91_CAST(AT91_REG *) 	0x00000048) // (SSC_IDR) Interrupt Disable Register
S#define SSC_IMR         (AT91_CAST(AT91_REG *) 	0x0000004C) // (SSC_IMR) Interrupt Mask Register
S#define SSC_ADDRSIZE    (AT91_CAST(AT91_REG *) 	0x000000EC) // (SSC_ADDRSIZE) SSC ADDRSIZE REGISTER 
S#define SSC_IPNAME1     (AT91_CAST(AT91_REG *) 	0x000000F0) // (SSC_IPNAME1) SSC IPNAME1 REGISTER 
S#define SSC_IPNAME2     (AT91_CAST(AT91_REG *) 	0x000000F4) // (SSC_IPNAME2) SSC IPNAME2 REGISTER 
S#define SSC_FEATURES    (AT91_CAST(AT91_REG *) 	0x000000F8) // (SSC_FEATURES) SSC FEATURES REGISTER 
S#define SSC_VER         (AT91_CAST(AT91_REG *) 	0x000000FC) // (SSC_VER) Version Register
S
N#endif
N// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- 
N#define AT91C_SSC_RXEN        (0x1 <<  0) // (SSC) Receive Enable
N#define AT91C_SSC_RXDIS       (0x1 <<  1) // (SSC) Receive Disable
N#define AT91C_SSC_TXEN        (0x1 <<  8) // (SSC) Transmit Enable
N#define AT91C_SSC_TXDIS       (0x1 <<  9) // (SSC) Transmit Disable
N#define AT91C_SSC_SWRST       (0x1 << 15) // (SSC) Software Reset
N// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- 
N#define AT91C_SSC_CKS         (0x3 <<  0) // (SSC) Receive/Transmit Clock Selection
N#define 	AT91C_SSC_CKS_DIV                  (0x0) // (SSC) Divided Clock
N#define 	AT91C_SSC_CKS_TK                   (0x1) // (SSC) TK Clock signal
N#define 	AT91C_SSC_CKS_RK                   (0x2) // (SSC) RK pin
N#define AT91C_SSC_CKO         (0x7 <<  2) // (SSC) Receive/Transmit Clock Output Mode Selection
N#define 	AT91C_SSC_CKO_NONE                 (0x0 <<  2) // (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only
N#define 	AT91C_SSC_CKO_CONTINOUS            (0x1 <<  2) // (SSC) Continuous Receive/Transmit Clock RK pin: Output
N#define 	AT91C_SSC_CKO_DATA_TX              (0x2 <<  2) // (SSC) Receive/Transmit Clock only during data transfers RK pin: Output
N#define AT91C_SSC_CKI         (0x1 <<  5) // (SSC) Receive/Transmit Clock Inversion
N#define AT91C_SSC_CKG         (0x3 <<  6) // (SSC) Receive/Transmit Clock Gating Selection
N#define 	AT91C_SSC_CKG_NONE                 (0x0 <<  6) // (SSC) Receive/Transmit Clock Gating: None, continuous clock
N#define 	AT91C_SSC_CKG_LOW                  (0x1 <<  6) // (SSC) Receive/Transmit Clock enabled only if RF Low
N#define 	AT91C_SSC_CKG_HIGH                 (0x2 <<  6) // (SSC) Receive/Transmit Clock enabled only if RF High
N#define AT91C_SSC_START       (0xF <<  8) // (SSC) Receive/Transmit Start Selection
N#define 	AT91C_SSC_START_CONTINOUS            (0x0 <<  8) // (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.
N#define 	AT91C_SSC_START_TX                   (0x1 <<  8) // (SSC) Transmit/Receive start
N#define 	AT91C_SSC_START_LOW_RF               (0x2 <<  8) // (SSC) Detection of a low level on RF input
N#define 	AT91C_SSC_START_HIGH_RF              (0x3 <<  8) // (SSC) Detection of a high level on RF input
N#define 	AT91C_SSC_START_FALL_RF              (0x4 <<  8) // (SSC) Detection of a falling edge on RF input
N#define 	AT91C_SSC_START_RISE_RF              (0x5 <<  8) // (SSC) Detection of a rising edge on RF input
N#define 	AT91C_SSC_START_LEVEL_RF             (0x6 <<  8) // (SSC) Detection of any level change on RF input
N#define 	AT91C_SSC_START_EDGE_RF              (0x7 <<  8) // (SSC) Detection of any edge on RF input
N#define 	AT91C_SSC_START_0                    (0x8 <<  8) // (SSC) Compare 0
N#define AT91C_SSC_STOP        (0x1 << 12) // (SSC) Receive Stop Selection
N#define AT91C_SSC_STTDLY      (0xFF << 16) // (SSC) Receive/Transmit Start Delay
N#define AT91C_SSC_PERIOD      (0xFF << 24) // (SSC) Receive/Transmit Period Divider Selection
N// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- 
N#define AT91C_SSC_DATLEN      (0x1F <<  0) // (SSC) Data Length
N#define AT91C_SSC_LOOP        (0x1 <<  5) // (SSC) Loop Mode
N#define AT91C_SSC_MSBF        (0x1 <<  7) // (SSC) Most Significant Bit First
N#define AT91C_SSC_DATNB       (0xF <<  8) // (SSC) Data Number per Frame
N#define AT91C_SSC_FSLEN       (0xF << 16) // (SSC) Receive/Transmit Frame Sync length
N#define AT91C_SSC_FSOS        (0x7 << 20) // (SSC) Receive/Transmit Frame Sync Output Selection
N#define 	AT91C_SSC_FSOS_NONE                 (0x0 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only
N#define 	AT91C_SSC_FSOS_NEGATIVE             (0x1 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse
N#define 	AT91C_SSC_FSOS_POSITIVE             (0x2 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse
N#define 	AT91C_SSC_FSOS_LOW                  (0x3 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer
N#define 	AT91C_SSC_FSOS_HIGH                 (0x4 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer
N#define 	AT91C_SSC_FSOS_TOGGLE               (0x5 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer
N#define AT91C_SSC_FSEDGE      (0x1 << 24) // (SSC) Frame Sync Edge Detection
N// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- 
N// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- 
N#define AT91C_SSC_DATDEF      (0x1 <<  5) // (SSC) Data Default Value
N#define AT91C_SSC_FSDEN       (0x1 << 23) // (SSC) Frame Sync Data Enable
N// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- 
N#define AT91C_SSC_TXRDY       (0x1 <<  0) // (SSC) Transmit Ready
N#define AT91C_SSC_TXEMPTY     (0x1 <<  1) // (SSC) Transmit Empty
N#define AT91C_SSC_ENDTX       (0x1 <<  2) // (SSC) End Of Transmission
N#define AT91C_SSC_TXBUFE      (0x1 <<  3) // (SSC) Transmit Buffer Empty
N#define AT91C_SSC_RXRDY       (0x1 <<  4) // (SSC) Receive Ready
N#define AT91C_SSC_OVRUN       (0x1 <<  5) // (SSC) Receive Overrun
N#define AT91C_SSC_ENDRX       (0x1 <<  6) // (SSC) End of Reception
N#define AT91C_SSC_RXBUFF      (0x1 <<  7) // (SSC) Receive Buffer Full
N#define AT91C_SSC_CP0         (0x1 <<  8) // (SSC) Compare 0
N#define AT91C_SSC_CP1         (0x1 <<  9) // (SSC) Compare 1
N#define AT91C_SSC_TXSYN       (0x1 << 10) // (SSC) Transmit Sync
N#define AT91C_SSC_RXSYN       (0x1 << 11) // (SSC) Receive Sync
N#define AT91C_SSC_TXENA       (0x1 << 16) // (SSC) Transmit Enable
N#define AT91C_SSC_RXENA       (0x1 << 17) // (SSC) Receive Enable
N// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- 
N// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- 
N// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR PWMC Channel Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_PWMC_CH {
N	AT91_REG	 PWMC_CMR; 	// Channel Mode Register
N	AT91_REG	 PWMC_CDTYR; 	// Channel Duty Cycle Register
N	AT91_REG	 PWMC_CPRDR; 	// Channel Period Register
N	AT91_REG	 PWMC_CCNTR; 	// Channel Counter Register
N	AT91_REG	 PWMC_CUPDR; 	// Channel Update Register
N	AT91_REG	 PWMC_Reserved[3]; 	// Reserved
N} AT91S_PWMC_CH, *AT91PS_PWMC_CH;
N#else
S#define PWMC_CMR        (AT91_CAST(AT91_REG *) 	0x00000000) // (PWMC_CMR) Channel Mode Register
S#define PWMC_CDTYR      (AT91_CAST(AT91_REG *) 	0x00000004) // (PWMC_CDTYR) Channel Duty Cycle Register
S#define PWMC_CPRDR      (AT91_CAST(AT91_REG *) 	0x00000008) // (PWMC_CPRDR) Channel Period Register
S#define PWMC_CCNTR      (AT91_CAST(AT91_REG *) 	0x0000000C) // (PWMC_CCNTR) Channel Counter Register
S#define PWMC_CUPDR      (AT91_CAST(AT91_REG *) 	0x00000010) // (PWMC_CUPDR) Channel Update Register
S#define Reserved        (AT91_CAST(AT91_REG *) 	0x00000014) // (Reserved) Reserved
S
N#endif
N// -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- 
N#define AT91C_PWMC_CPRE       (0xF <<  0) // (PWMC_CH) Channel Pre-scaler : PWMC_CLKx
N#define 	AT91C_PWMC_CPRE_MCK                  (0x0) // (PWMC_CH) 
N#define 	AT91C_PWMC_CPRE_MCKA                 (0xB) // (PWMC_CH) 
N#define 	AT91C_PWMC_CPRE_MCKB                 (0xC) // (PWMC_CH) 
N#define AT91C_PWMC_CALG       (0x1 <<  8) // (PWMC_CH) Channel Alignment
N#define AT91C_PWMC_CPOL       (0x1 <<  9) // (PWMC_CH) Channel Polarity
N#define AT91C_PWMC_CPD        (0x1 << 10) // (PWMC_CH) Channel Update Period
N// -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- 
N#define AT91C_PWMC_CDTY       (0x0 <<  0) // (PWMC_CH) Channel Duty Cycle
N// -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- 
N#define AT91C_PWMC_CPRD       (0x0 <<  0) // (PWMC_CH) Channel Period
N// -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- 
N#define AT91C_PWMC_CCNT       (0x0 <<  0) // (PWMC_CH) Channel Counter
N// -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- 
N#define AT91C_PWMC_CUPD       (0x0 <<  0) // (PWMC_CH) Channel Update
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_PWMC {
N	AT91_REG	 PWMC_MR; 	// PWMC Mode Register
N	AT91_REG	 PWMC_ENA; 	// PWMC Enable Register
N	AT91_REG	 PWMC_DIS; 	// PWMC Disable Register
N	AT91_REG	 PWMC_SR; 	// PWMC Status Register
N	AT91_REG	 PWMC_IER; 	// PWMC Interrupt Enable Register
N	AT91_REG	 PWMC_IDR; 	// PWMC Interrupt Disable Register
N	AT91_REG	 PWMC_IMR; 	// PWMC Interrupt Mask Register
N	AT91_REG	 PWMC_ISR; 	// PWMC Interrupt Status Register
N	AT91_REG	 Reserved0[55]; 	// 
N	AT91_REG	 PWMC_VR; 	// PWMC Version Register
N	AT91_REG	 Reserved1[64]; 	// 
N	AT91S_PWMC_CH	 PWMC_CH[32]; 	// PWMC Channel
N} AT91S_PWMC, *AT91PS_PWMC;
N#else
S#define PWMC_MR         (AT91_CAST(AT91_REG *) 	0x00000000) // (PWMC_MR) PWMC Mode Register
S#define PWMC_ENA        (AT91_CAST(AT91_REG *) 	0x00000004) // (PWMC_ENA) PWMC Enable Register
S#define PWMC_DIS        (AT91_CAST(AT91_REG *) 	0x00000008) // (PWMC_DIS) PWMC Disable Register
S#define PWMC_SR         (AT91_CAST(AT91_REG *) 	0x0000000C) // (PWMC_SR) PWMC Status Register
S#define PWMC_IER        (AT91_CAST(AT91_REG *) 	0x00000010) // (PWMC_IER) PWMC Interrupt Enable Register
S#define PWMC_IDR        (AT91_CAST(AT91_REG *) 	0x00000014) // (PWMC_IDR) PWMC Interrupt Disable Register
S#define PWMC_IMR        (AT91_CAST(AT91_REG *) 	0x00000018) // (PWMC_IMR) PWMC Interrupt Mask Register
S#define PWMC_ISR        (AT91_CAST(AT91_REG *) 	0x0000001C) // (PWMC_ISR) PWMC Interrupt Status Register
S#define PWMC_VR         (AT91_CAST(AT91_REG *) 	0x000000FC) // (PWMC_VR) PWMC Version Register
S
N#endif
N// -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- 
N#define AT91C_PWMC_DIVA       (0xFF <<  0) // (PWMC) CLKA divide factor.
N#define AT91C_PWMC_PREA       (0xF <<  8) // (PWMC) Divider Input Clock Prescaler A
N#define 	AT91C_PWMC_PREA_MCK                  (0x0 <<  8) // (PWMC) 
N#define AT91C_PWMC_DIVB       (0xFF << 16) // (PWMC) CLKB divide factor.
N#define AT91C_PWMC_PREB       (0xF << 24) // (PWMC) Divider Input Clock Prescaler B
N#define 	AT91C_PWMC_PREB_MCK                  (0x0 << 24) // (PWMC) 
N// -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- 
N#define AT91C_PWMC_CHID0      (0x1 <<  0) // (PWMC) Channel ID 0
N#define AT91C_PWMC_CHID1      (0x1 <<  1) // (PWMC) Channel ID 1
N#define AT91C_PWMC_CHID2      (0x1 <<  2) // (PWMC) Channel ID 2
N#define AT91C_PWMC_CHID3      (0x1 <<  3) // (PWMC) Channel ID 3
N#define AT91C_PWMC_CHID4      (0x1 <<  4) // (PWMC) Channel ID 4
N#define AT91C_PWMC_CHID5      (0x1 <<  5) // (PWMC) Channel ID 5
N#define AT91C_PWMC_CHID6      (0x1 <<  6) // (PWMC) Channel ID 6
N#define AT91C_PWMC_CHID7      (0x1 <<  7) // (PWMC) Channel ID 7
N// -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- 
N// -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- 
N// -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- 
N// -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- 
N// -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- 
N// -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Serial Parallel Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_SPI {
N	AT91_REG	 SPI_CR; 	// Control Register
N	AT91_REG	 SPI_MR; 	// Mode Register
N	AT91_REG	 SPI_RDR; 	// Receive Data Register
N	AT91_REG	 SPI_TDR; 	// Transmit Data Register
N	AT91_REG	 SPI_SR; 	// Status Register
N	AT91_REG	 SPI_IER; 	// Interrupt Enable Register
N	AT91_REG	 SPI_IDR; 	// Interrupt Disable Register
N	AT91_REG	 SPI_IMR; 	// Interrupt Mask Register
N	AT91_REG	 Reserved0[4]; 	// 
N	AT91_REG	 SPI_CSR[4]; 	// Chip Select Register
N	AT91_REG	 Reserved1[48]; 	// 
N	AT91_REG	 SPI_RPR; 	// Receive Pointer Register
N	AT91_REG	 SPI_RCR; 	// Receive Counter Register
N	AT91_REG	 SPI_TPR; 	// Transmit Pointer Register
N	AT91_REG	 SPI_TCR; 	// Transmit Counter Register
N	AT91_REG	 SPI_RNPR; 	// Receive Next Pointer Register
N	AT91_REG	 SPI_RNCR; 	// Receive Next Counter Register
N	AT91_REG	 SPI_TNPR; 	// Transmit Next Pointer Register
N	AT91_REG	 SPI_TNCR; 	// Transmit Next Counter Register
N	AT91_REG	 SPI_PTCR; 	// PDC Transfer Control Register
N	AT91_REG	 SPI_PTSR; 	// PDC Transfer Status Register
N} AT91S_SPI, *AT91PS_SPI;
N#else
S#define SPI_CR          (AT91_CAST(AT91_REG *) 	0x00000000) // (SPI_CR) Control Register
S#define SPI_MR          (AT91_CAST(AT91_REG *) 	0x00000004) // (SPI_MR) Mode Register
S#define SPI_RDR         (AT91_CAST(AT91_REG *) 	0x00000008) // (SPI_RDR) Receive Data Register
S#define SPI_TDR         (AT91_CAST(AT91_REG *) 	0x0000000C) // (SPI_TDR) Transmit Data Register
S#define SPI_SR          (AT91_CAST(AT91_REG *) 	0x00000010) // (SPI_SR) Status Register
S#define SPI_IER         (AT91_CAST(AT91_REG *) 	0x00000014) // (SPI_IER) Interrupt Enable Register
S#define SPI_IDR         (AT91_CAST(AT91_REG *) 	0x00000018) // (SPI_IDR) Interrupt Disable Register
S#define SPI_IMR         (AT91_CAST(AT91_REG *) 	0x0000001C) // (SPI_IMR) Interrupt Mask Register
S#define SPI_CSR         (AT91_CAST(AT91_REG *) 	0x00000030) // (SPI_CSR) Chip Select Register
S
N#endif
N// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- 
N#define AT91C_SPI_SPIEN       (0x1 <<  0) // (SPI) SPI Enable
N#define AT91C_SPI_SPIDIS      (0x1 <<  1) // (SPI) SPI Disable
N#define AT91C_SPI_SWRST       (0x1 <<  7) // (SPI) SPI Software reset
N#define AT91C_SPI_LASTXFER    (0x1 << 24) // (SPI) SPI Last Transfer
N// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- 
N#define AT91C_SPI_MSTR        (0x1 <<  0) // (SPI) Master/Slave Mode
N#define AT91C_SPI_PS          (0x1 <<  1) // (SPI) Peripheral Select
N#define 	AT91C_SPI_PS_FIXED                (0x0 <<  1) // (SPI) Fixed Peripheral Select
N#define 	AT91C_SPI_PS_VARIABLE             (0x1 <<  1) // (SPI) Variable Peripheral Select
N#define AT91C_SPI_PCSDEC      (0x1 <<  2) // (SPI) Chip Select Decode
N#define AT91C_SPI_FDIV        (0x1 <<  3) // (SPI) Clock Selection
N#define AT91C_SPI_MODFDIS     (0x1 <<  4) // (SPI) Mode Fault Detection
N#define AT91C_SPI_LLB         (0x1 <<  7) // (SPI) Clock Selection
N#define AT91C_SPI_PCS         (0xF << 16) // (SPI) Peripheral Chip Select
N#define AT91C_SPI_DLYBCS      (0xFF << 24) // (SPI) Delay Between Chip Selects
N// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- 
N#define AT91C_SPI_RD          (0xFFFF <<  0) // (SPI) Receive Data
N#define AT91C_SPI_RPCS        (0xF << 16) // (SPI) Peripheral Chip Select Status
N// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- 
N#define AT91C_SPI_TD          (0xFFFF <<  0) // (SPI) Transmit Data
N#define AT91C_SPI_TPCS        (0xF << 16) // (SPI) Peripheral Chip Select Status
N// -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- 
N#define AT91C_SPI_RDRF        (0x1 <<  0) // (SPI) Receive Data Register Full
N#define AT91C_SPI_TDRE        (0x1 <<  1) // (SPI) Transmit Data Register Empty
N#define AT91C_SPI_MODF        (0x1 <<  2) // (SPI) Mode Fault Error
N#define AT91C_SPI_OVRES       (0x1 <<  3) // (SPI) Overrun Error Status
N#define AT91C_SPI_ENDRX       (0x1 <<  4) // (SPI) End of Receiver Transfer
N#define AT91C_SPI_ENDTX       (0x1 <<  5) // (SPI) End of Receiver Transfer
N#define AT91C_SPI_RXBUFF      (0x1 <<  6) // (SPI) RXBUFF Interrupt
N#define AT91C_SPI_TXBUFE      (0x1 <<  7) // (SPI) TXBUFE Interrupt
N#define AT91C_SPI_NSSR        (0x1 <<  8) // (SPI) NSSR Interrupt
N#define AT91C_SPI_TXEMPTY     (0x1 <<  9) // (SPI) TXEMPTY Interrupt
N#define AT91C_SPI_SPIENS      (0x1 << 16) // (SPI) Enable Status
N// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- 
N// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- 
N// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- 
N// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- 
N#define AT91C_SPI_CPOL        (0x1 <<  0) // (SPI) Clock Polarity
N#define AT91C_SPI_NCPHA       (0x1 <<  1) // (SPI) Clock Phase
N#define AT91C_SPI_CSAAT       (0x1 <<  3) // (SPI) Chip Select Active After Transfer
N#define AT91C_SPI_BITS        (0xF <<  4) // (SPI) Bits Per Transfer
N#define 	AT91C_SPI_BITS_8                    (0x0 <<  4) // (SPI) 8 Bits Per transfer
N#define 	AT91C_SPI_BITS_9                    (0x1 <<  4) // (SPI) 9 Bits Per transfer
N#define 	AT91C_SPI_BITS_10                   (0x2 <<  4) // (SPI) 10 Bits Per transfer
N#define 	AT91C_SPI_BITS_11                   (0x3 <<  4) // (SPI) 11 Bits Per transfer
N#define 	AT91C_SPI_BITS_12                   (0x4 <<  4) // (SPI) 12 Bits Per transfer
N#define 	AT91C_SPI_BITS_13                   (0x5 <<  4) // (SPI) 13 Bits Per transfer
N#define 	AT91C_SPI_BITS_14                   (0x6 <<  4) // (SPI) 14 Bits Per transfer
N#define 	AT91C_SPI_BITS_15                   (0x7 <<  4) // (SPI) 15 Bits Per transfer
N#define 	AT91C_SPI_BITS_16                   (0x8 <<  4) // (SPI) 16 Bits Per transfer
N#define AT91C_SPI_SCBR        (0xFF <<  8) // (SPI) Serial Clock Baud Rate
N#define AT91C_SPI_DLYBS       (0xFF << 16) // (SPI) Delay Before SPCK
N#define AT91C_SPI_DLYBCT      (0xFF << 24) // (SPI) Delay Between Consecutive Transfers
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR TSADC
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_TSADC {
N	AT91_REG	 TSADC_CR; 	// Control Register
N	AT91_REG	 TSADC_MR; 	// Mode Register
N	AT91_REG	 TSADC_TRGR; 	// Trigger Register
N	AT91_REG	 TSADC_TSR; 	// Touch Screen Register
N	AT91_REG	 TSADC_CHER; 	// Channel Enable Register
N	AT91_REG	 TSADC_CHDR; 	// Channel Disable Register
N	AT91_REG	 TSADC_CHSR; 	// Channel Status Register
N	AT91_REG	 TSADC_SR; 	// Status Register
N	AT91_REG	 TSADC_LCDR; 	// Last Converted Register
N	AT91_REG	 TSADC_IER; 	// Interrupt Enable Register
N	AT91_REG	 TSADC_IDR; 	// Interrupt Disable Register
N	AT91_REG	 TSADC_IMR; 	// Interrupt Mask Register
N	AT91_REG	 TSADC_CDR0; 	// Channel Data Register 0
N	AT91_REG	 TSADC_CDR1; 	// Channel Data Register 1
N	AT91_REG	 TSADC_CDR2; 	// Channel Data Register 2
N	AT91_REG	 TSADC_CDR3; 	// Channel Data Register 3
N	AT91_REG	 TSADC_CDR4; 	// Channel Data Register 4
N	AT91_REG	 TSADC_CDR5; 	// Channel Data Register 5
N	AT91_REG	 TSADC_CDR6; 	// Channel Data Register 6
N	AT91_REG	 TSADC_CDR7; 	// Channel Data Register 7
N	AT91_REG	 Reserved0[44]; 	// 
N	AT91_REG	 TSADC_RPR; 	// Receive Pointer Register
N	AT91_REG	 TSADC_RCR; 	// Receive Counter Register
N	AT91_REG	 TSADC_TPR; 	// Transmit Pointer Register
N	AT91_REG	 TSADC_TCR; 	// Transmit Counter Register
N	AT91_REG	 TSADC_RNPR; 	// Receive Next Pointer Register
N	AT91_REG	 TSADC_RNCR; 	// Receive Next Counter Register
N	AT91_REG	 TSADC_TNPR; 	// Transmit Next Pointer Register
N	AT91_REG	 TSADC_TNCR; 	// Transmit Next Counter Register
N	AT91_REG	 TSADC_PTCR; 	// PDC Transfer Control Register
N	AT91_REG	 TSADC_PTSR; 	// PDC Transfer Status Register
N} AT91S_TSADC, *AT91PS_TSADC;
N#else
S#define TSADC_CR        (AT91_CAST(AT91_REG *) 	0x00000000) // (TSADC_CR) Control Register
S#define TSADC_MR        (AT91_CAST(AT91_REG *) 	0x00000004) // (TSADC_MR) Mode Register
S#define TSADC_TRGR      (AT91_CAST(AT91_REG *) 	0x00000008) // (TSADC_TRGR) Trigger Register
S#define TSADC_TSR       (AT91_CAST(AT91_REG *) 	0x0000000C) // (TSADC_TSR) Touch Screen Register
S#define TSADC_CHER      (AT91_CAST(AT91_REG *) 	0x00000010) // (TSADC_CHER) Channel Enable Register
S#define TSADC_CHDR      (AT91_CAST(AT91_REG *) 	0x00000014) // (TSADC_CHDR) Channel Disable Register
S#define TSADC_CHSR      (AT91_CAST(AT91_REG *) 	0x00000018) // (TSADC_CHSR) Channel Status Register
S#define TSADC_SR        (AT91_CAST(AT91_REG *) 	0x0000001C) // (TSADC_SR) Status Register
S#define TSADC_LCDR      (AT91_CAST(AT91_REG *) 	0x00000020) // (TSADC_LCDR) Last Converted Register
S#define TSADC_IER       (AT91_CAST(AT91_REG *) 	0x00000024) // (TSADC_IER) Interrupt Enable Register
S#define TSADC_IDR       (AT91_CAST(AT91_REG *) 	0x00000028) // (TSADC_IDR) Interrupt Disable Register
S#define TSADC_IMR       (AT91_CAST(AT91_REG *) 	0x0000002C) // (TSADC_IMR) Interrupt Mask Register
S#define TSADC_CDR0      (AT91_CAST(AT91_REG *) 	0x00000030) // (TSADC_CDR0) Channel Data Register 0
S#define TSADC_CDR1      (AT91_CAST(AT91_REG *) 	0x00000034) // (TSADC_CDR1) Channel Data Register 1
S#define TSADC_CDR2      (AT91_CAST(AT91_REG *) 	0x00000038) // (TSADC_CDR2) Channel Data Register 2
S#define TSADC_CDR3      (AT91_CAST(AT91_REG *) 	0x0000003C) // (TSADC_CDR3) Channel Data Register 3
S#define TSADC_CDR4      (AT91_CAST(AT91_REG *) 	0x00000040) // (TSADC_CDR4) Channel Data Register 4
S#define TSADC_CDR5      (AT91_CAST(AT91_REG *) 	0x00000044) // (TSADC_CDR5) Channel Data Register 5
S#define TSADC_CDR6      (AT91_CAST(AT91_REG *) 	0x00000048) // (TSADC_CDR6) Channel Data Register 6
S#define TSADC_CDR7      (AT91_CAST(AT91_REG *) 	0x0000004C) // (TSADC_CDR7) Channel Data Register 7
S
N#endif
N// -------- TSADC_CR : (TSADC Offset: 0x0) Control Register -------- 
N#define AT91C_TSADC_SWRST     (0x1 <<  0) // (TSADC) Software Reset
N#define AT91C_TSADC_START     (0x1 <<  1) // (TSADC) Start Conversion
N// -------- TSADC_MR : (TSADC Offset: 0x4) Mode Register -------- 
N#define AT91C_TSADC_TSAMOD    (0x3 <<  0) // (TSADC) Touch Screen ADC Mode
N#define 	AT91C_TSADC_TSAMOD_ADC_ONLY_MODE        (0x0) // (TSADC) ADC Mode
N#define 	AT91C_TSADC_TSAMOD_TS_ONLY_MODE         (0x1) // (TSADC) Touch Screen Only Mode
N#define AT91C_TSADC_LOWRES    (0x1 <<  4) // (TSADC) ADC Resolution
N#define AT91C_TSADC_SLEEP     (0x1 <<  5) // (TSADC) Sleep Mode
N#define AT91C_TSADC_PENDET    (0x1 <<  6) // (TSADC) Pen Detect Selection
N#define AT91C_TSADC_PRESCAL   (0xFF <<  8) // (TSADC) Prescaler Rate Selection
N#define AT91C_TSADC_STARTUP   (0x7F << 16) // (TSADC) Startup Time
N#define AT91C_TSADC_SHTIM     (0xF << 24) // (TSADC) Sample and Hold Time for ADC Channels
N#define AT91C_TSADC_PENDBC    (0xF << 28) // (TSADC) Pen Detect Debouncing Period
N// -------- TSADC_TRGR : (TSADC Offset: 0x8) Trigger Register -------- 
N#define AT91C_TSADC_TRGMOD    (0x7 <<  0) // (TSADC) Trigger Mode
N#define 	AT91C_TSADC_TRGMOD_NO_TRIGGER           (0x0) // (TSADC) No Trigger
N#define 	AT91C_TSADC_TRGMOD_EXTERNAL_TRIGGER_RE  (0x1) // (TSADC) External Trigger Rising Edge
N#define 	AT91C_TSADC_TRGMOD_EXTERNAL_TRIGGER_FE  (0x2) // (TSADC) External Trigger Falling Edge
N#define 	AT91C_TSADC_TRGMOD_EXTERNAL_TRIGGER_AE  (0x3) // (TSADC) External Trigger Any Edge
N#define 	AT91C_TSADC_TRGMOD_PENDET_TRIGGER       (0x4) // (TSADC) Pen Detect Trigger (only if PENDET is set and in Touch Screen mode only)
N#define 	AT91C_TSADC_TRGMOD_PERIODIC_TRIGGER     (0x5) // (TSADC) Periodic Trigger (wrt TRGPER)
N#define 	AT91C_TSADC_TRGMOD_CONT_TRIGGER         (0x6) // (TSADC) Continuous Trigger
N#define AT91C_TSADC_TRGPER    (0xFFFF << 16) // (TSADC) Trigger Period
N// -------- TSADC_TSR : (TSADC Offset: 0xc) Touch Screen Register -------- 
N#define AT91C_TSADC_TSSHTIM   (0xF << 24) // (TSADC) Sample and Hold Time for Touch Screen Channels
N// -------- TSADC_CHER : (TSADC Offset: 0x10) Channel Enable Register -------- 
N#define AT91C_TSADC_CHENA0    (0x1 <<  0) // (TSADC) Channel 0 Enable
N#define AT91C_TSADC_CHENA1    (0x1 <<  1) // (TSADC) Channel 1 Enable
N#define AT91C_TSADC_CHENA2    (0x1 <<  2) // (TSADC) Channel 2 Enable
N#define AT91C_TSADC_CHENA3    (0x1 <<  3) // (TSADC) Channel 3 Enable
N#define AT91C_TSADC_CHENA4    (0x1 <<  4) // (TSADC) Channel 4 Enable
N#define AT91C_TSADC_CHENA5    (0x1 <<  5) // (TSADC) Channel 5 Enable
N#define AT91C_TSADC_CHENA6    (0x1 <<  6) // (TSADC) Channel 6 Enable
N#define AT91C_TSADC_CHENA7    (0x1 <<  7) // (TSADC) Channel 7 Enable
N// -------- TSADC_CHDR : (TSADC Offset: 0x14) Channel Disable Register -------- 
N#define AT91C_TSADC_CHDIS0    (0x1 <<  0) // (TSADC) Channel 0 Disable
N#define AT91C_TSADC_CHDIS1    (0x1 <<  1) // (TSADC) Channel 1 Disable
N#define AT91C_TSADC_CHDIS2    (0x1 <<  2) // (TSADC) Channel 2 Disable
N#define AT91C_TSADC_CHDIS3    (0x1 <<  3) // (TSADC) Channel 3 Disable
N#define AT91C_TSADC_CHDIS4    (0x1 <<  4) // (TSADC) Channel 4 Disable
N#define AT91C_TSADC_CHDIS5    (0x1 <<  5) // (TSADC) Channel 5 Disable
N#define AT91C_TSADC_CHDIS6    (0x1 <<  6) // (TSADC) Channel 6 Disable
N#define AT91C_TSADC_CHDIS7    (0x1 <<  7) // (TSADC) Channel 7 Disable
N// -------- TSADC_CHSR : (TSADC Offset: 0x18) Channel Status Register -------- 
N#define AT91C_TSADC_CHS0      (0x1 <<  0) // (TSADC) Channel 0 Status
N#define AT91C_TSADC_CHS1      (0x1 <<  1) // (TSADC) Channel 1 Status
N#define AT91C_TSADC_CHS2      (0x1 <<  2) // (TSADC) Channel 2 Status
N#define AT91C_TSADC_CHS3      (0x1 <<  3) // (TSADC) Channel 3 Status
N#define AT91C_TSADC_CHS4      (0x1 <<  4) // (TSADC) Channel 4 Status
N#define AT91C_TSADC_CHS5      (0x1 <<  5) // (TSADC) Channel 5 Status
N#define AT91C_TSADC_CHS6      (0x1 <<  6) // (TSADC) Channel 6 Status
N#define AT91C_TSADC_CHS7      (0x1 <<  7) // (TSADC) Channel 7 Status
N// -------- TSADC_SR : (TSADC Offset: 0x1c) Status Register -------- 
N#define AT91C_TSADC_EOC0      (0x1 <<  0) // (TSADC) Channel 0 End Of Conversion
N#define AT91C_TSADC_EOC1      (0x1 <<  1) // (TSADC) Channel 1 End Of Conversion
N#define AT91C_TSADC_EOC2      (0x1 <<  2) // (TSADC) Channel 2 End Of Conversion
N#define AT91C_TSADC_EOC3      (0x1 <<  3) // (TSADC) Channel 3 End Of Conversion
N#define AT91C_TSADC_EOC4      (0x1 <<  4) // (TSADC) Channel 4 End Of Conversion
N#define AT91C_TSADC_EOC5      (0x1 <<  5) // (TSADC) Channel 5 End Of Conversion
N#define AT91C_TSADC_EOC6      (0x1 <<  6) // (TSADC) Channel 6 End Of Conversion
N#define AT91C_TSADC_EOC7      (0x1 <<  7) // (TSADC) Channel 7 End Of Conversion
N#define AT91C_TSADC_OVRE0     (0x1 <<  8) // (TSADC) Channel 0 Overrun Error
N#define AT91C_TSADC_OVRE1     (0x1 <<  9) // (TSADC) Channel 1 Overrun Error
N#define AT91C_TSADC_OVRE2     (0x1 << 10) // (TSADC) Channel 2 Overrun Error
N#define AT91C_TSADC_OVRE3     (0x1 << 11) // (TSADC) Channel 3 Overrun Error
N#define AT91C_TSADC_OVRE4     (0x1 << 12) // (TSADC) Channel 4 Overrun Error
N#define AT91C_TSADC_OVRE5     (0x1 << 13) // (TSADC) Channel 5 Overrun Error
N#define AT91C_TSADC_OVRE6     (0x1 << 14) // (TSADC) Channel 6 Overrun Error
N#define AT91C_TSADC_OVRE7     (0x1 << 15) // (TSADC) Channel 7 Overrun Error
N#define AT91C_TSADC_DRDY      (0x1 << 16) // (TSADC) Data Ready
N#define AT91C_TSADC_GOVRE     (0x1 << 17) // (TSADC) General Overrun Error
N#define AT91C_TSADC_ENDRX     (0x1 << 18) // (TSADC) End of RX Buffer
N#define AT91C_TSADC_RXBUFF    (0x1 << 19) // (TSADC) RX Buffer Full
N#define AT91C_TSADC_PENCNT    (0x1 << 20) // (TSADC) Pen Contact
N#define AT91C_TSADC_NOCNT     (0x1 << 21) // (TSADC) No Contact
N// -------- TSADC_LCDR : (TSADC Offset: 0x20) Last Converted Data Register -------- 
N#define AT91C_TSADC_LDATA     (0x3FF <<  0) // (TSADC) Last Converted Data
N// -------- TSADC_IER : (TSADC Offset: 0x24) Interrupt Enable Register -------- 
N#define AT91C_TSADC_IENAEOC0  (0x1 <<  0) // (TSADC) Channel 0 End Of Conversion Interrupt Enable
N#define AT91C_TSADC_IENAEOC1  (0x1 <<  1) // (TSADC) Channel 1 End Of Conversion Interrupt Enable
N#define AT91C_TSADC_IENAEOC2  (0x1 <<  2) // (TSADC) Channel 2 End Of Conversion Interrupt Enable
N#define AT91C_TSADC_IENAEOC3  (0x1 <<  3) // (TSADC) Channel 3 End Of Conversion Interrupt Enable
N#define AT91C_TSADC_IENAEOC4  (0x1 <<  4) // (TSADC) Channel 4 End Of Conversion Interrupt Enable
N#define AT91C_TSADC_IENAEOC5  (0x1 <<  5) // (TSADC) Channel 5 End Of Conversion Interrupt Enable
N#define AT91C_TSADC_IENAEOC6  (0x1 <<  6) // (TSADC) Channel 6 End Of Conversion Interrupt Enable
N#define AT91C_TSADC_IENAEOC7  (0x1 <<  7) // (TSADC) Channel 7 End Of Conversion Interrupt Enable
N#define AT91C_TSADC_IENAOVRE0 (0x1 <<  8) // (TSADC) Channel 0 Overrun Error Interrupt Enable
N#define AT91C_TSADC_IENAOVRE1 (0x1 <<  9) // (TSADC) Channel 1 Overrun Error Interrupt Enable
N#define AT91C_TSADC_IENAOVRE2 (0x1 << 10) // (TSADC) Channel 2 Overrun Error Interrupt Enable
N#define AT91C_TSADC_IENAOVRE3 (0x1 << 11) // (TSADC) Channel 3 Overrun Error Interrupt Enable
N#define AT91C_TSADC_IENAOVRE4 (0x1 << 12) // (TSADC) Channel 4 Overrun Error Interrupt Enable
N#define AT91C_TSADC_IENAOVRE5 (0x1 << 13) // (TSADC) Channel 5 Overrun Error Interrupt Enable
N#define AT91C_TSADC_IENAOVRE6 (0x1 << 14) // (TSADC) Channel 6 Overrun Error Interrupt Enable
N#define AT91C_TSADC_IENAOVRE7 (0x1 << 15) // (TSADC) Channel 7 Overrun Error Interrupt Enable
N#define AT91C_TSADC_IENADRDY  (0x1 << 16) // (TSADC) Data Ready Interrupt Enable
N#define AT91C_TSADC_IENAGOVRE (0x1 << 17) // (TSADC) General Overrun Error Interrupt Enable
N#define AT91C_TSADC_IENAENDRX (0x1 << 18) // (TSADC) End of RX Buffer Interrupt Enable
N#define AT91C_TSADC_IENARXBUFF (0x1 << 19) // (TSADC) RX Buffer Full Interrupt Enable
N#define AT91C_TSADC_IENAPENCNT (0x1 << 20) // (TSADC) Pen Contact Interrupt Enable
N#define AT91C_TSADC_IENANOCNT (0x1 << 21) // (TSADC) No Contact Interrupt Enable
N// -------- TSADC_IDR : (TSADC Offset: 0x28) Interrupt Disable Register -------- 
N#define AT91C_TSADC_IDISEOC0  (0x1 <<  0) // (TSADC) Channel 0 End Of Conversion Interrupt Disable
N#define AT91C_TSADC_IDISEOC1  (0x1 <<  1) // (TSADC) Channel 1 End Of Conversion Interrupt Disable
N#define AT91C_TSADC_IDISEOC2  (0x1 <<  2) // (TSADC) Channel 2 End Of Conversion Interrupt Disable
N#define AT91C_TSADC_IDISEOC3  (0x1 <<  3) // (TSADC) Channel 3 End Of Conversion Interrupt Disable
N#define AT91C_TSADC_IDISEOC4  (0x1 <<  4) // (TSADC) Channel 4 End Of Conversion Interrupt Disable
N#define AT91C_TSADC_IDISEOC5  (0x1 <<  5) // (TSADC) Channel 5 End Of Conversion Interrupt Disable
N#define AT91C_TSADC_IDISEOC6  (0x1 <<  6) // (TSADC) Channel 6 End Of Conversion Interrupt Disable
N#define AT91C_TSADC_IDISEOC7  (0x1 <<  7) // (TSADC) Channel 7 End Of Conversion Interrupt Disable
N#define AT91C_TSADC_IDISOVRE0 (0x1 <<  8) // (TSADC) Channel 0 Overrun Error Interrupt Disable
N#define AT91C_TSADC_IDISOVRE1 (0x1 <<  9) // (TSADC) Channel 1 Overrun Error Interrupt Disable
N#define AT91C_TSADC_IDISOVRE2 (0x1 << 10) // (TSADC) Channel 2 Overrun Error Interrupt Disable
N#define AT91C_TSADC_IDISOVRE3 (0x1 << 11) // (TSADC) Channel 3 Overrun Error Interrupt Disable
N#define AT91C_TSADC_IDISOVRE4 (0x1 << 12) // (TSADC) Channel 4 Overrun Error Interrupt Disable
N#define AT91C_TSADC_IDISOVRE5 (0x1 << 13) // (TSADC) Channel 5 Overrun Error Interrupt Disable
N#define AT91C_TSADC_IDISOVRE6 (0x1 << 14) // (TSADC) Channel 6 Overrun Error Interrupt Disable
N#define AT91C_TSADC_IDISOVRE7 (0x1 << 15) // (TSADC) Channel 7 Overrun Error Interrupt Disable
N#define AT91C_TSADC_IDISDRDY  (0x1 << 16) // (TSADC) Data Ready Interrupt Disable
N#define AT91C_TSADC_IDISGOVRE (0x1 << 17) // (TSADC) General Overrun Error Interrupt Disable
N#define AT91C_TSADC_IDISENDRX (0x1 << 18) // (TSADC) End of RX Buffer Interrupt Disable
N#define AT91C_TSADC_IDISRXBUFF (0x1 << 19) // (TSADC) RX Buffer Full Interrupt Disable
N#define AT91C_TSADC_IDISPENCNT (0x1 << 20) // (TSADC) Pen Contact Interrupt Disable
N#define AT91C_TSADC_IDISNOCNT (0x1 << 21) // (TSADC) No Contact Interrupt Disable
N// -------- TSADC_IMR : (TSADC Offset: 0x2c) Interrupt Mask Register -------- 
N#define AT91C_TSADC_IMSKEOC0  (0x1 <<  0) // (TSADC) Channel 0 End Of Conversion Interrupt Mask
N#define AT91C_TSADC_IMSKEOC1  (0x1 <<  1) // (TSADC) Channel 1 End Of Conversion Interrupt Mask
N#define AT91C_TSADC_IMSKEOC2  (0x1 <<  2) // (TSADC) Channel 2 End Of Conversion Interrupt Mask
N#define AT91C_TSADC_IMSKEOC3  (0x1 <<  3) // (TSADC) Channel 3 End Of Conversion Interrupt Mask
N#define AT91C_TSADC_IMSKEOC4  (0x1 <<  4) // (TSADC) Channel 4 End Of Conversion Interrupt Mask
N#define AT91C_TSADC_IMSKEOC5  (0x1 <<  5) // (TSADC) Channel 5 End Of Conversion Interrupt Mask
N#define AT91C_TSADC_IMSKEOC6  (0x1 <<  6) // (TSADC) Channel 6 End Of Conversion Interrupt Mask
N#define AT91C_TSADC_IMSKEOC7  (0x1 <<  7) // (TSADC) Channel 7 End Of Conversion Interrupt Mask
N#define AT91C_TSADC_IMSKOVRE0 (0x1 <<  8) // (TSADC) Channel 0 Overrun Error Interrupt Mask
N#define AT91C_TSADC_IMSKOVRE1 (0x1 <<  9) // (TSADC) Channel 1 Overrun Error Interrupt Mask
N#define AT91C_TSADC_IMSKOVRE2 (0x1 << 10) // (TSADC) Channel 2 Overrun Error Interrupt Mask
N#define AT91C_TSADC_IMSKOVRE3 (0x1 << 11) // (TSADC) Channel 3 Overrun Error Interrupt Mask
N#define AT91C_TSADC_IMSKOVRE4 (0x1 << 12) // (TSADC) Channel 4 Overrun Error Interrupt Mask
N#define AT91C_TSADC_IMSKOVRE5 (0x1 << 13) // (TSADC) Channel 5 Overrun Error Interrupt Mask
N#define AT91C_TSADC_IMSKOVRE6 (0x1 << 14) // (TSADC) Channel 6 Overrun Error Interrupt Mask
N#define AT91C_TSADC_IMSKOVRE7 (0x1 << 15) // (TSADC) Channel 7 Overrun Error Interrupt Mask
N#define AT91C_TSADC_IMSKDRDY  (0x1 << 16) // (TSADC) Data Ready Interrupt Mask
N#define AT91C_TSADC_IMSKGOVRE (0x1 << 17) // (TSADC) General Overrun Error Interrupt Mask
N#define AT91C_TSADC_IMSKENDRX (0x1 << 18) // (TSADC) End of RX Buffer Interrupt Mask
N#define AT91C_TSADC_IMSKRXBUFF (0x1 << 19) // (TSADC) RX Buffer Full Interrupt Mask
N#define AT91C_TSADC_IMSKPENCNT (0x1 << 20) // (TSADC) Pen Contact Interrupt Mask
N#define AT91C_TSADC_IMSKNOCNT (0x1 << 21) // (TSADC) No Contact Interrupt Mask
N// -------- TSADC_CDR0 : (TSADC Offset: 0x30) Channel 0 Data Register -------- 
N#define AT91C_TSADC_DATA0     (0x3FF <<  0) // (TSADC) Channel 0 Data
N// -------- TSADC_CDR1 : (TSADC Offset: 0x34) Channel 1 Data Register -------- 
N#define AT91C_TSADC_DATA1     (0x3FF <<  0) // (TSADC) Channel 1 Data
N// -------- TSADC_CDR2 : (TSADC Offset: 0x38) Channel 2 Data Register -------- 
N#define AT91C_TSADC_DATA2     (0x3FF <<  0) // (TSADC) Channel 2 Data
N// -------- TSADC_CDR3 : (TSADC Offset: 0x3c) Channel 3 Data Register -------- 
N#define AT91C_TSADC_DATA3     (0x3FF <<  0) // (TSADC) Channel 3 Data
N// -------- TSADC_CDR4 : (TSADC Offset: 0x40) Channel 4 Data Register -------- 
N#define AT91C_TSADC_DATA4     (0x3FF <<  0) // (TSADC) Channel 4 Data
N// -------- TSADC_CDR5 : (TSADC Offset: 0x44) Channel 5 Data Register -------- 
N#define AT91C_TSADC_DATA5     (0x3FF <<  0) // (TSADC) Channel 5 Data
N// -------- TSADC_CDR6 : (TSADC Offset: 0x48) Channel 6 Data Register -------- 
N#define AT91C_TSADC_DATA6     (0x3FF <<  0) // (TSADC) Channel 6 Data
N// -------- TSADC_CDR7 : (TSADC Offset: 0x4c) Channel 7 Data Register -------- 
N#define AT91C_TSADC_DATA7     (0x3FF <<  0) // (TSADC) Channel 7 Data
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR UDPHS Enpoint FIFO data register
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_UDPHS_EPTFIFO {
N	AT91_REG	 UDPHS_READEPT0[16384]; 	// FIFO Endpoint Data Register 0
N	AT91_REG	 UDPHS_READEPT1[16384]; 	// FIFO Endpoint Data Register 1
N	AT91_REG	 UDPHS_READEPT2[16384]; 	// FIFO Endpoint Data Register 2
N	AT91_REG	 UDPHS_READEPT3[16384]; 	// FIFO Endpoint Data Register 3
N	AT91_REG	 UDPHS_READEPT4[16384]; 	// FIFO Endpoint Data Register 4
N	AT91_REG	 UDPHS_READEPT5[16384]; 	// FIFO Endpoint Data Register 5
N	AT91_REG	 UDPHS_READEPT6[16384]; 	// FIFO Endpoint Data Register 6
N} AT91S_UDPHS_EPTFIFO, *AT91PS_UDPHS_EPTFIFO;
N#else
S#define UDPHS_READEPT0  (AT91_CAST(AT91_REG *) 	0x00000000) // (UDPHS_READEPT0) FIFO Endpoint Data Register 0
S#define UDPHS_READEPT1  (AT91_CAST(AT91_REG *) 	0x00010000) // (UDPHS_READEPT1) FIFO Endpoint Data Register 1
S#define UDPHS_READEPT2  (AT91_CAST(AT91_REG *) 	0x00020000) // (UDPHS_READEPT2) FIFO Endpoint Data Register 2
S#define UDPHS_READEPT3  (AT91_CAST(AT91_REG *) 	0x00030000) // (UDPHS_READEPT3) FIFO Endpoint Data Register 3
S#define UDPHS_READEPT4  (AT91_CAST(AT91_REG *) 	0x00040000) // (UDPHS_READEPT4) FIFO Endpoint Data Register 4
S#define UDPHS_READEPT5  (AT91_CAST(AT91_REG *) 	0x00050000) // (UDPHS_READEPT5) FIFO Endpoint Data Register 5
S#define UDPHS_READEPT6  (AT91_CAST(AT91_REG *) 	0x00060000) // (UDPHS_READEPT6) FIFO Endpoint Data Register 6
S
N#endif
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR UDPHS Endpoint struct
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_UDPHS_EPT {
N	AT91_REG	 UDPHS_EPTCFG; 	// UDPHS Endpoint Config Register
N	AT91_REG	 UDPHS_EPTCTLENB; 	// UDPHS Endpoint Control Enable Register
N	AT91_REG	 UDPHS_EPTCTLDIS; 	// UDPHS Endpoint Control Disable Register
N	AT91_REG	 UDPHS_EPTCTL; 	// UDPHS Endpoint Control Register
N	AT91_REG	 Reserved0[1]; 	// 
N	AT91_REG	 UDPHS_EPTSETSTA; 	// UDPHS Endpoint Set Status Register
N	AT91_REG	 UDPHS_EPTCLRSTA; 	// UDPHS Endpoint Clear Status Register
N	AT91_REG	 UDPHS_EPTSTA; 	// UDPHS Endpoint Status Register
N} AT91S_UDPHS_EPT, *AT91PS_UDPHS_EPT;
N#else
S#define UDPHS_EPTCFG    (AT91_CAST(AT91_REG *) 	0x00000000) // (UDPHS_EPTCFG) UDPHS Endpoint Config Register
S#define UDPHS_EPTCTLENB (AT91_CAST(AT91_REG *) 	0x00000004) // (UDPHS_EPTCTLENB) UDPHS Endpoint Control Enable Register
S#define UDPHS_EPTCTLDIS (AT91_CAST(AT91_REG *) 	0x00000008) // (UDPHS_EPTCTLDIS) UDPHS Endpoint Control Disable Register
S#define UDPHS_EPTCTL    (AT91_CAST(AT91_REG *) 	0x0000000C) // (UDPHS_EPTCTL) UDPHS Endpoint Control Register
S#define UDPHS_EPTSETSTA (AT91_CAST(AT91_REG *) 	0x00000014) // (UDPHS_EPTSETSTA) UDPHS Endpoint Set Status Register
S#define UDPHS_EPTCLRSTA (AT91_CAST(AT91_REG *) 	0x00000018) // (UDPHS_EPTCLRSTA) UDPHS Endpoint Clear Status Register
S#define UDPHS_EPTSTA    (AT91_CAST(AT91_REG *) 	0x0000001C) // (UDPHS_EPTSTA) UDPHS Endpoint Status Register
S
N#endif
N// -------- UDPHS_EPTCFG : (UDPHS_EPT Offset: 0x0) UDPHS Endpoint Config Register -------- 
N#define AT91C_UDPHS_EPT_SIZE  (0x7 <<  0) // (UDPHS_EPT) Endpoint Size
N#define 	AT91C_UDPHS_EPT_SIZE_8                    (0x0) // (UDPHS_EPT)    8 bytes
N#define 	AT91C_UDPHS_EPT_SIZE_16                   (0x1) // (UDPHS_EPT)   16 bytes
N#define 	AT91C_UDPHS_EPT_SIZE_32                   (0x2) // (UDPHS_EPT)   32 bytes
N#define 	AT91C_UDPHS_EPT_SIZE_64                   (0x3) // (UDPHS_EPT)   64 bytes
N#define 	AT91C_UDPHS_EPT_SIZE_128                  (0x4) // (UDPHS_EPT)  128 bytes
N#define 	AT91C_UDPHS_EPT_SIZE_256                  (0x5) // (UDPHS_EPT)  256 bytes (if possible)
N#define 	AT91C_UDPHS_EPT_SIZE_512                  (0x6) // (UDPHS_EPT)  512 bytes (if possible)
N#define 	AT91C_UDPHS_EPT_SIZE_1024                 (0x7) // (UDPHS_EPT) 1024 bytes (if possible)
N#define AT91C_UDPHS_EPT_DIR   (0x1 <<  3) // (UDPHS_EPT) Endpoint Direction 0:OUT, 1:IN
N#define 	AT91C_UDPHS_EPT_DIR_OUT                  (0x0 <<  3) // (UDPHS_EPT) Direction OUT
N#define 	AT91C_UDPHS_EPT_DIR_IN                   (0x1 <<  3) // (UDPHS_EPT) Direction IN
N#define AT91C_UDPHS_EPT_TYPE  (0x3 <<  4) // (UDPHS_EPT) Endpoint Type
N#define 	AT91C_UDPHS_EPT_TYPE_CTL_EPT              (0x0 <<  4) // (UDPHS_EPT) Control endpoint
N#define 	AT91C_UDPHS_EPT_TYPE_ISO_EPT              (0x1 <<  4) // (UDPHS_EPT) Isochronous endpoint
N#define 	AT91C_UDPHS_EPT_TYPE_BUL_EPT              (0x2 <<  4) // (UDPHS_EPT) Bulk endpoint
N#define 	AT91C_UDPHS_EPT_TYPE_INT_EPT              (0x3 <<  4) // (UDPHS_EPT) Interrupt endpoint
N#define AT91C_UDPHS_BK_NUMBER (0x3 <<  6) // (UDPHS_EPT) Number of Banks
N#define 	AT91C_UDPHS_BK_NUMBER_0                    (0x0 <<  6) // (UDPHS_EPT) Zero Bank, the EndPoint is not mapped in memory
N#define 	AT91C_UDPHS_BK_NUMBER_1                    (0x1 <<  6) // (UDPHS_EPT) One Bank (Bank0)
N#define 	AT91C_UDPHS_BK_NUMBER_2                    (0x2 <<  6) // (UDPHS_EPT) Double bank (Ping-Pong : Bank0 / Bank1)
N#define 	AT91C_UDPHS_BK_NUMBER_3                    (0x3 <<  6) // (UDPHS_EPT) Triple Bank (Bank0 / Bank1 / Bank2) (if possible)
N#define AT91C_UDPHS_NB_TRANS  (0x3 <<  8) // (UDPHS_EPT) Number Of Transaction per Micro-Frame (High-Bandwidth iso only)
N#define AT91C_UDPHS_EPT_MAPD  (0x1 << 31) // (UDPHS_EPT) Endpoint Mapped (read only
N// -------- UDPHS_EPTCTLENB : (UDPHS_EPT Offset: 0x4) UDPHS Endpoint Control Enable Register -------- 
N#define AT91C_UDPHS_EPT_ENABL (0x1 <<  0) // (UDPHS_EPT) Endpoint Enable
N#define AT91C_UDPHS_AUTO_VALID (0x1 <<  1) // (UDPHS_EPT) Packet Auto-Valid Enable/Disable
N#define AT91C_UDPHS_INTDIS_DMA (0x1 <<  3) // (UDPHS_EPT) Endpoint Interrupts DMA Request Enable/Disable
N#define AT91C_UDPHS_NYET_DIS  (0x1 <<  4) // (UDPHS_EPT) NYET Enable/Disable
N#define AT91C_UDPHS_DATAX_RX  (0x1 <<  6) // (UDPHS_EPT) DATAx Interrupt Enable/Disable
N#define AT91C_UDPHS_MDATA_RX  (0x1 <<  7) // (UDPHS_EPT) MDATA Interrupt Enabled/Disable
N#define AT91C_UDPHS_ERR_OVFLW (0x1 <<  8) // (UDPHS_EPT) OverFlow Error Interrupt Enable/Disable/Status
N#define AT91C_UDPHS_RX_BK_RDY (0x1 <<  9) // (UDPHS_EPT) Received OUT Data
N#define AT91C_UDPHS_TX_COMPLT (0x1 << 10) // (UDPHS_EPT) Transmitted IN Data Complete Interrupt Enable/Disable or Transmitted IN Data Complete (clear)
N#define AT91C_UDPHS_ERR_TRANS (0x1 << 11) // (UDPHS_EPT) Transaction Error Interrupt Enable/Disable
N#define AT91C_UDPHS_TX_PK_RDY (0x1 << 11) // (UDPHS_EPT) TX Packet Ready Interrupt Enable/Disable
N#define AT91C_UDPHS_RX_SETUP  (0x1 << 12) // (UDPHS_EPT) Received SETUP Interrupt Enable/Disable
N#define AT91C_UDPHS_ERR_FL_ISO (0x1 << 12) // (UDPHS_EPT) Error Flow Clear/Interrupt Enable/Disable
N#define AT91C_UDPHS_STALL_SNT (0x1 << 13) // (UDPHS_EPT) Stall Sent Clear
N#define AT91C_UDPHS_ERR_CRISO (0x1 << 13) // (UDPHS_EPT) CRC error / Error NB Trans / Interrupt Enable/Disable
N#define AT91C_UDPHS_NAK_IN    (0x1 << 14) // (UDPHS_EPT) NAKIN ERROR FLUSH / Clear / Interrupt Enable/Disable
N#define AT91C_UDPHS_NAK_OUT   (0x1 << 15) // (UDPHS_EPT) NAKOUT / Clear / Interrupt Enable/Disable
N#define AT91C_UDPHS_BUSY_BANK (0x1 << 18) // (UDPHS_EPT) Busy Bank Interrupt Enable/Disable
N#define AT91C_UDPHS_SHRT_PCKT (0x1 << 31) // (UDPHS_EPT) Short Packet / Interrupt Enable/Disable
N// -------- UDPHS_EPTCTLDIS : (UDPHS_EPT Offset: 0x8) UDPHS Endpoint Control Disable Register -------- 
N#define AT91C_UDPHS_EPT_DISABL (0x1 <<  0) // (UDPHS_EPT) Endpoint Disable
N// -------- UDPHS_EPTCTL : (UDPHS_EPT Offset: 0xc) UDPHS Endpoint Control Register -------- 
N// -------- UDPHS_EPTSETSTA : (UDPHS_EPT Offset: 0x14) UDPHS Endpoint Set Status Register -------- 
N#define AT91C_UDPHS_FRCESTALL (0x1 <<  5) // (UDPHS_EPT) Stall Handshake Request Set/Clear/Status
N#define AT91C_UDPHS_KILL_BANK (0x1 <<  9) // (UDPHS_EPT) KILL Bank
N// -------- UDPHS_EPTCLRSTA : (UDPHS_EPT Offset: 0x18) UDPHS Endpoint Clear Status Register -------- 
N#define AT91C_UDPHS_TOGGLESQ  (0x1 <<  6) // (UDPHS_EPT) Data Toggle Clear
N// -------- UDPHS_EPTSTA : (UDPHS_EPT Offset: 0x1c) UDPHS Endpoint Status Register -------- 
N#define AT91C_UDPHS_TOGGLESQ_STA (0x3 <<  6) // (UDPHS_EPT) Toggle Sequencing
N#define 	AT91C_UDPHS_TOGGLESQ_STA_00                   (0x0 <<  6) // (UDPHS_EPT) Data0
N#define 	AT91C_UDPHS_TOGGLESQ_STA_01                   (0x1 <<  6) // (UDPHS_EPT) Data1
N#define 	AT91C_UDPHS_TOGGLESQ_STA_10                   (0x2 <<  6) // (UDPHS_EPT) Data2 (only for High-Bandwidth Isochronous EndPoint)
N#define 	AT91C_UDPHS_TOGGLESQ_STA_11                   (0x3 <<  6) // (UDPHS_EPT) MData (only for High-Bandwidth Isochronous EndPoint)
N#define AT91C_UDPHS_CONTROL_DIR (0x3 << 16) // (UDPHS_EPT) 
N#define 	AT91C_UDPHS_CONTROL_DIR_00                   (0x0 << 16) // (UDPHS_EPT) Bank 0
N#define 	AT91C_UDPHS_CONTROL_DIR_01                   (0x1 << 16) // (UDPHS_EPT) Bank 1
N#define 	AT91C_UDPHS_CONTROL_DIR_10                   (0x2 << 16) // (UDPHS_EPT) Bank 2
N#define 	AT91C_UDPHS_CONTROL_DIR_11                   (0x3 << 16) // (UDPHS_EPT) Invalid
N#define AT91C_UDPHS_CURRENT_BANK (0x3 << 16) // (UDPHS_EPT) 
N#define 	AT91C_UDPHS_CURRENT_BANK_00                   (0x0 << 16) // (UDPHS_EPT) Bank 0
N#define 	AT91C_UDPHS_CURRENT_BANK_01                   (0x1 << 16) // (UDPHS_EPT) Bank 1
N#define 	AT91C_UDPHS_CURRENT_BANK_10                   (0x2 << 16) // (UDPHS_EPT) Bank 2
N#define 	AT91C_UDPHS_CURRENT_BANK_11                   (0x3 << 16) // (UDPHS_EPT) Invalid
N#define AT91C_UDPHS_BUSY_BANK_STA (0x3 << 18) // (UDPHS_EPT) Busy Bank Number
N#define 	AT91C_UDPHS_BUSY_BANK_STA_00                   (0x0 << 18) // (UDPHS_EPT) All banks are free
N#define 	AT91C_UDPHS_BUSY_BANK_STA_01                   (0x1 << 18) // (UDPHS_EPT) 1 busy bank
N#define 	AT91C_UDPHS_BUSY_BANK_STA_10                   (0x2 << 18) // (UDPHS_EPT) 2 busy banks
N#define 	AT91C_UDPHS_BUSY_BANK_STA_11                   (0x3 << 18) // (UDPHS_EPT) 3 busy banks (if possible)
N#define AT91C_UDPHS_BYTE_COUNT (0x7FF << 20) // (UDPHS_EPT) UDPHS Byte Count
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR UDPHS DMA struct
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_UDPHS_DMA {
N	AT91_REG	 UDPHS_DMANXTDSC; 	// UDPHS DMA Channel Next Descriptor Address
N	AT91_REG	 UDPHS_DMAADDRESS; 	// UDPHS DMA Channel Address Register
N	AT91_REG	 UDPHS_DMACONTROL; 	// UDPHS DMA Channel Control Register
N	AT91_REG	 UDPHS_DMASTATUS; 	// UDPHS DMA Channel Status Register
N} AT91S_UDPHS_DMA, *AT91PS_UDPHS_DMA;
N#else
S#define UDPHS_DMANXTDSC (AT91_CAST(AT91_REG *) 	0x00000000) // (UDPHS_DMANXTDSC) UDPHS DMA Channel Next Descriptor Address
S#define UDPHS_DMAADDRESS (AT91_CAST(AT91_REG *) 	0x00000004) // (UDPHS_DMAADDRESS) UDPHS DMA Channel Address Register
S#define UDPHS_DMACONTROL (AT91_CAST(AT91_REG *) 	0x00000008) // (UDPHS_DMACONTROL) UDPHS DMA Channel Control Register
S#define UDPHS_DMASTATUS (AT91_CAST(AT91_REG *) 	0x0000000C) // (UDPHS_DMASTATUS) UDPHS DMA Channel Status Register
S
N#endif
N// -------- UDPHS_DMANXTDSC : (UDPHS_DMA Offset: 0x0) UDPHS DMA Next Descriptor Address Register -------- 
N#define AT91C_UDPHS_NXT_DSC_ADD (0xFFFFFFF <<  4) // (UDPHS_DMA) next Channel Descriptor
N// -------- UDPHS_DMAADDRESS : (UDPHS_DMA Offset: 0x4) UDPHS DMA Channel Address Register -------- 
N#define AT91C_UDPHS_BUFF_ADD  (0x0 <<  0) // (UDPHS_DMA) starting address of a DMA Channel transfer
N// -------- UDPHS_DMACONTROL : (UDPHS_DMA Offset: 0x8) UDPHS DMA Channel Control Register -------- 
N#define AT91C_UDPHS_CHANN_ENB (0x1 <<  0) // (UDPHS_DMA) Channel Enabled
N#define AT91C_UDPHS_LDNXT_DSC (0x1 <<  1) // (UDPHS_DMA) Load Next Channel Transfer Descriptor Enable
N#define AT91C_UDPHS_END_TR_EN (0x1 <<  2) // (UDPHS_DMA) Buffer Close Input Enable
N#define AT91C_UDPHS_END_B_EN  (0x1 <<  3) // (UDPHS_DMA) End of DMA Buffer Packet Validation
N#define AT91C_UDPHS_END_TR_IT (0x1 <<  4) // (UDPHS_DMA) End Of Transfer Interrupt Enable
N#define AT91C_UDPHS_END_BUFFIT (0x1 <<  5) // (UDPHS_DMA) End Of Channel Buffer Interrupt Enable
N#define AT91C_UDPHS_DESC_LD_IT (0x1 <<  6) // (UDPHS_DMA) Descriptor Loaded Interrupt Enable
N#define AT91C_UDPHS_BURST_LCK (0x1 <<  7) // (UDPHS_DMA) Burst Lock Enable
N#define AT91C_UDPHS_BUFF_LENGTH (0xFFFF << 16) // (UDPHS_DMA) Buffer Byte Length (write only)
N// -------- UDPHS_DMASTATUS : (UDPHS_DMA Offset: 0xc) UDPHS DMA Channelx Status Register -------- 
N#define AT91C_UDPHS_CHANN_ACT (0x1 <<  1) // (UDPHS_DMA) 
N#define AT91C_UDPHS_END_TR_ST (0x1 <<  4) // (UDPHS_DMA) 
N#define AT91C_UDPHS_END_BF_ST (0x1 <<  5) // (UDPHS_DMA) 
N#define AT91C_UDPHS_DESC_LDST (0x1 <<  6) // (UDPHS_DMA) 
N#define AT91C_UDPHS_BUFF_COUNT (0xFFFF << 16) // (UDPHS_DMA) 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR UDPHS High Speed Device Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_UDPHS {
N	AT91_REG	 UDPHS_CTRL; 	// UDPHS Control Register
N	AT91_REG	 UDPHS_FNUM; 	// UDPHS Frame Number Register
N	AT91_REG	 Reserved0[2]; 	// 
N	AT91_REG	 UDPHS_IEN; 	// UDPHS Interrupt Enable Register
N	AT91_REG	 UDPHS_INTSTA; 	// UDPHS Interrupt Status Register
N	AT91_REG	 UDPHS_CLRINT; 	// UDPHS Clear Interrupt Register
N	AT91_REG	 UDPHS_EPTRST; 	// UDPHS Endpoints Reset Register
N	AT91_REG	 Reserved1[44]; 	// 
N	AT91_REG	 UDPHS_TSTSOFCNT; 	// UDPHS Test SOF Counter Register
N	AT91_REG	 UDPHS_TSTCNTA; 	// UDPHS Test A Counter Register
N	AT91_REG	 UDPHS_TSTCNTB; 	// UDPHS Test B Counter Register
N	AT91_REG	 UDPHS_TSTMODREG; 	// UDPHS Test Mode Register
N	AT91_REG	 UDPHS_TST; 	// UDPHS Test Register
N	AT91_REG	 Reserved2[2]; 	// 
N	AT91_REG	 UDPHS_RIPPADDRSIZE; 	// UDPHS PADDRSIZE Register
N	AT91_REG	 UDPHS_RIPNAME1; 	// UDPHS Name1 Register
N	AT91_REG	 UDPHS_RIPNAME2; 	// UDPHS Name2 Register
N	AT91_REG	 UDPHS_IPFEATURES; 	// UDPHS Features Register
N	AT91_REG	 UDPHS_IPVERSION; 	// UDPHS Version Register
N	AT91S_UDPHS_EPT	 UDPHS_EPT[7]; 	// UDPHS Endpoint struct
N	AT91_REG	 Reserved3[72]; 	// 
N	AT91S_UDPHS_DMA	 UDPHS_DMA[6]; 	// UDPHS DMA channel struct (not use [0])
N} AT91S_UDPHS, *AT91PS_UDPHS;
N#else
S#define UDPHS_CTRL      (AT91_CAST(AT91_REG *) 	0x00000000) // (UDPHS_CTRL) UDPHS Control Register
S#define UDPHS_FNUM      (AT91_CAST(AT91_REG *) 	0x00000004) // (UDPHS_FNUM) UDPHS Frame Number Register
S#define UDPHS_IEN       (AT91_CAST(AT91_REG *) 	0x00000010) // (UDPHS_IEN) UDPHS Interrupt Enable Register
S#define UDPHS_INTSTA    (AT91_CAST(AT91_REG *) 	0x00000014) // (UDPHS_INTSTA) UDPHS Interrupt Status Register
S#define UDPHS_CLRINT    (AT91_CAST(AT91_REG *) 	0x00000018) // (UDPHS_CLRINT) UDPHS Clear Interrupt Register
S#define UDPHS_EPTRST    (AT91_CAST(AT91_REG *) 	0x0000001C) // (UDPHS_EPTRST) UDPHS Endpoints Reset Register
S#define UDPHS_TSTSOFCNT (AT91_CAST(AT91_REG *) 	0x000000D0) // (UDPHS_TSTSOFCNT) UDPHS Test SOF Counter Register
S#define UDPHS_TSTCNTA   (AT91_CAST(AT91_REG *) 	0x000000D4) // (UDPHS_TSTCNTA) UDPHS Test A Counter Register
S#define UDPHS_TSTCNTB   (AT91_CAST(AT91_REG *) 	0x000000D8) // (UDPHS_TSTCNTB) UDPHS Test B Counter Register
S#define UDPHS_TSTMODREG (AT91_CAST(AT91_REG *) 	0x000000DC) // (UDPHS_TSTMODREG) UDPHS Test Mode Register
S#define UDPHS_TST       (AT91_CAST(AT91_REG *) 	0x000000E0) // (UDPHS_TST) UDPHS Test Register
S#define UDPHS_RIPPADDRSIZE (AT91_CAST(AT91_REG *) 	0x000000EC) // (UDPHS_RIPPADDRSIZE) UDPHS PADDRSIZE Register
S#define UDPHS_RIPNAME1  (AT91_CAST(AT91_REG *) 	0x000000F0) // (UDPHS_RIPNAME1) UDPHS Name1 Register
S#define UDPHS_RIPNAME2  (AT91_CAST(AT91_REG *) 	0x000000F4) // (UDPHS_RIPNAME2) UDPHS Name2 Register
S#define UDPHS_IPFEATURES (AT91_CAST(AT91_REG *) 	0x000000F8) // (UDPHS_IPFEATURES) UDPHS Features Register
S#define UDPHS_IPVERSION (AT91_CAST(AT91_REG *) 	0x000000FC) // (UDPHS_IPVERSION) UDPHS Version Register
S
N#endif
N// -------- UDPHS_CTRL : (UDPHS Offset: 0x0) UDPHS Control Register -------- 
N#define AT91C_UDPHS_DEV_ADDR  (0x7F <<  0) // (UDPHS) UDPHS Address
N#define AT91C_UDPHS_FADDR_EN  (0x1 <<  7) // (UDPHS) Function Address Enable
N#define AT91C_UDPHS_EN_UDPHS  (0x1 <<  8) // (UDPHS) UDPHS Enable
N#define AT91C_UDPHS_DETACH    (0x1 <<  9) // (UDPHS) Detach Command
N#define AT91C_UDPHS_REWAKEUP  (0x1 << 10) // (UDPHS) Send Remote Wake Up
N#define AT91C_UDPHS_PULLD_DIS (0x1 << 11) // (UDPHS) PullDown Disable
N// -------- UDPHS_FNUM : (UDPHS Offset: 0x4) UDPHS Frame Number Register -------- 
N#define AT91C_UDPHS_MICRO_FRAME_NUM (0x7 <<  0) // (UDPHS) Micro Frame Number
N#define AT91C_UDPHS_FRAME_NUMBER (0x7FF <<  3) // (UDPHS) Frame Number as defined in the Packet Field Formats
N#define AT91C_UDPHS_FNUM_ERR  (0x1 << 31) // (UDPHS) Frame Number CRC Error
N// -------- UDPHS_IEN : (UDPHS Offset: 0x10) UDPHS Interrupt Enable Register -------- 
N#define AT91C_UDPHS_DET_SUSPD (0x1 <<  1) // (UDPHS) Suspend Interrupt Enable/Clear/Status
N#define AT91C_UDPHS_MICRO_SOF (0x1 <<  2) // (UDPHS) Micro-SOF Interrupt Enable/Clear/Status
N#define AT91C_UDPHS_IEN_SOF   (0x1 <<  3) // (UDPHS) SOF Interrupt Enable/Clear/Status
N#define AT91C_UDPHS_ENDRESET  (0x1 <<  4) // (UDPHS) End Of Reset Interrupt Enable/Clear/Status
N#define AT91C_UDPHS_WAKE_UP   (0x1 <<  5) // (UDPHS) Wake Up CPU Interrupt Enable/Clear/Status
N#define AT91C_UDPHS_ENDOFRSM  (0x1 <<  6) // (UDPHS) End Of Resume Interrupt Enable/Clear/Status
N#define AT91C_UDPHS_UPSTR_RES (0x1 <<  7) // (UDPHS) Upstream Resume Interrupt Enable/Clear/Status
N#define AT91C_UDPHS_EPT_INT_0 (0x1 <<  8) // (UDPHS) Endpoint 0 Interrupt Enable/Status
N#define AT91C_UDPHS_EPT_INT_1 (0x1 <<  9) // (UDPHS) Endpoint 1 Interrupt Enable/Status
N#define AT91C_UDPHS_EPT_INT_2 (0x1 << 10) // (UDPHS) Endpoint 2 Interrupt Enable/Status
N#define AT91C_UDPHS_EPT_INT_3 (0x1 << 11) // (UDPHS) Endpoint 3 Interrupt Enable/Status
N#define AT91C_UDPHS_EPT_INT_4 (0x1 << 12) // (UDPHS) Endpoint 4 Interrupt Enable/Status
N#define AT91C_UDPHS_EPT_INT_5 (0x1 << 13) // (UDPHS) Endpoint 5 Interrupt Enable/Status
N#define AT91C_UDPHS_EPT_INT_6 (0x1 << 14) // (UDPHS) Endpoint 6 Interrupt Enable/Status
N#define AT91C_UDPHS_DMA_INT_1 (0x1 << 25) // (UDPHS) DMA Channel 1 Interrupt Enable/Status
N#define AT91C_UDPHS_DMA_INT_2 (0x1 << 26) // (UDPHS) DMA Channel 2 Interrupt Enable/Status
N#define AT91C_UDPHS_DMA_INT_3 (0x1 << 27) // (UDPHS) DMA Channel 3 Interrupt Enable/Status
N#define AT91C_UDPHS_DMA_INT_4 (0x1 << 28) // (UDPHS) DMA Channel 4 Interrupt Enable/Status
N#define AT91C_UDPHS_DMA_INT_5 (0x1 << 29) // (UDPHS) DMA Channel 5 Interrupt Enable/Status
N#define AT91C_UDPHS_DMA_INT_6 (0x1 << 30) // (UDPHS) DMA Channel 6 Interrupt Enable/Status
N// -------- UDPHS_INTSTA : (UDPHS Offset: 0x14) UDPHS Interrupt Status Register -------- 
N#define AT91C_UDPHS_SPEED     (0x1 <<  0) // (UDPHS) Speed Status
N// -------- UDPHS_CLRINT : (UDPHS Offset: 0x18) UDPHS Clear Interrupt Register -------- 
N// -------- UDPHS_EPTRST : (UDPHS Offset: 0x1c) UDPHS Endpoints Reset Register -------- 
N#define AT91C_UDPHS_RST_EPT_0 (0x1 <<  0) // (UDPHS) Endpoint Reset 0
N#define AT91C_UDPHS_RST_EPT_1 (0x1 <<  1) // (UDPHS) Endpoint Reset 1
N#define AT91C_UDPHS_RST_EPT_2 (0x1 <<  2) // (UDPHS) Endpoint Reset 2
N#define AT91C_UDPHS_RST_EPT_3 (0x1 <<  3) // (UDPHS) Endpoint Reset 3
N#define AT91C_UDPHS_RST_EPT_4 (0x1 <<  4) // (UDPHS) Endpoint Reset 4
N#define AT91C_UDPHS_RST_EPT_5 (0x1 <<  5) // (UDPHS) Endpoint Reset 5
N#define AT91C_UDPHS_RST_EPT_6 (0x1 <<  6) // (UDPHS) Endpoint Reset 6
N// -------- UDPHS_TSTSOFCNT : (UDPHS Offset: 0xd0) UDPHS Test SOF Counter Register -------- 
N#define AT91C_UDPHS_SOFCNTMAX (0x3 <<  0) // (UDPHS) SOF Counter Max Value
N#define AT91C_UDPHS_SOFCTLOAD (0x1 <<  7) // (UDPHS) SOF Counter Load
N// -------- UDPHS_TSTCNTA : (UDPHS Offset: 0xd4) UDPHS Test A Counter Register -------- 
N#define AT91C_UDPHS_CNTAMAX   (0x7FFF <<  0) // (UDPHS) A Counter Max Value
N#define AT91C_UDPHS_CNTALOAD  (0x1 << 15) // (UDPHS) A Counter Load
N// -------- UDPHS_TSTCNTB : (UDPHS Offset: 0xd8) UDPHS Test B Counter Register -------- 
N#define AT91C_UDPHS_CNTBMAX   (0x7FFF <<  0) // (UDPHS) B Counter Max Value
N#define AT91C_UDPHS_CNTBLOAD  (0x1 << 15) // (UDPHS) B Counter Load
N// -------- UDPHS_TSTMODREG : (UDPHS Offset: 0xdc) UDPHS Test Mode Register -------- 
N#define AT91C_UDPHS_TSTMODE   (0x1F <<  1) // (UDPHS) UDPHS Core TestModeReg
N// -------- UDPHS_TST : (UDPHS Offset: 0xe0) UDPHS Test Register -------- 
N#define AT91C_UDPHS_SPEED_CFG (0x3 <<  0) // (UDPHS) Speed Configuration
N#define 	AT91C_UDPHS_SPEED_CFG_NM                   (0x0) // (UDPHS) Normal Mode
N#define 	AT91C_UDPHS_SPEED_CFG_RS                   (0x1) // (UDPHS) Reserved
N#define 	AT91C_UDPHS_SPEED_CFG_HS                   (0x2) // (UDPHS) Force High Speed
N#define 	AT91C_UDPHS_SPEED_CFG_FS                   (0x3) // (UDPHS) Force Full-Speed
N#define AT91C_UDPHS_TST_J     (0x1 <<  2) // (UDPHS) TestJMode
N#define AT91C_UDPHS_TST_K     (0x1 <<  3) // (UDPHS) TestKMode
N#define AT91C_UDPHS_TST_PKT   (0x1 <<  4) // (UDPHS) TestPacketMode
N#define AT91C_UDPHS_OPMODE2   (0x1 <<  5) // (UDPHS) OpMode2
N// -------- UDPHS_RIPPADDRSIZE : (UDPHS Offset: 0xec) UDPHS PADDRSIZE Register -------- 
N#define AT91C_UDPHS_IPPADDRSIZE (0x0 <<  0) // (UDPHS) 2^UDPHSDEV_PADDR_SIZE
N// -------- UDPHS_RIPNAME1 : (UDPHS Offset: 0xf0) UDPHS Name Register -------- 
N#define AT91C_UDPHS_IPNAME1   (0x0 <<  0) // (UDPHS) ASCII string HUSB
N// -------- UDPHS_RIPNAME2 : (UDPHS Offset: 0xf4) UDPHS Name Register -------- 
N#define AT91C_UDPHS_IPNAME2   (0x0 <<  0) // (UDPHS) ASCII string 2DEV
N// -------- UDPHS_IPFEATURES : (UDPHS Offset: 0xf8) UDPHS Features Register -------- 
N#define AT91C_UDPHS_EPT_NBR_MAX (0xF <<  0) // (UDPHS) Max Number of Endpoints
N#define AT91C_UDPHS_DMA_CHANNEL_NBR (0x7 <<  4) // (UDPHS) Number of DMA Channels
N#define AT91C_UDPHS_DMA_B_SIZ (0x1 <<  7) // (UDPHS) DMA Buffer Size
N#define AT91C_UDPHS_DMA_FIFO_WORD_DEPTH (0xF <<  8) // (UDPHS) DMA FIFO Depth in words
N#define AT91C_UDPHS_FIFO_MAX_SIZE (0x7 << 12) // (UDPHS) DPRAM size
N#define AT91C_UDPHS_BW_DPRAM  (0x1 << 15) // (UDPHS) DPRAM byte write capability
N#define AT91C_UDPHS_DATAB16_8 (0x1 << 16) // (UDPHS) UTMI DataBus16_8
N#define AT91C_UDPHS_ISO_EPT_1 (0x1 << 17) // (UDPHS) Endpoint 1 High Bandwidth Isochronous Capability
N#define AT91C_UDPHS_ISO_EPT_2 (0x1 << 18) // (UDPHS) Endpoint 2 High Bandwidth Isochronous Capability
N#define AT91C_UDPHS_ISO_EPT_5 (0x1 << 21) // (UDPHS) Endpoint 5 High Bandwidth Isochronous Capability
N#define AT91C_UDPHS_ISO_EPT_6 (0x1 << 22) // (UDPHS) Endpoint 6 High Bandwidth Isochronous Capability
N// -------- UDPHS_IPVERSION : (UDPHS Offset: 0xfc) UDPHS Version Register -------- 
N#define AT91C_UDPHS_VERSION_NUM (0xFFFF <<  0) // (UDPHS) Give the IP version
N#define AT91C_UDPHS_METAL_FIX_NUM (0x7 << 16) // (UDPHS) Give the number of metal fixes
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR AC97 Controller Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_AC97C {
N	AT91_REG	 Reserved0[2]; 	// 
N	AT91_REG	 AC97C_MR; 	// Mode Register
N	AT91_REG	 Reserved1[1]; 	// 
N	AT91_REG	 AC97C_ICA; 	// Input Channel AssignementRegister
N	AT91_REG	 AC97C_OCA; 	// Output Channel Assignement Register
N	AT91_REG	 Reserved2[2]; 	// 
N	AT91_REG	 AC97C_CARHR; 	// Channel A Receive Holding Register
N	AT91_REG	 AC97C_CATHR; 	// Channel A Transmit Holding Register
N	AT91_REG	 AC97C_CASR; 	// Channel A Status Register
N	AT91_REG	 AC97C_CAMR; 	// Channel A Mode Register
N	AT91_REG	 AC97C_CBRHR; 	// Channel B Receive Holding Register (optional)
N	AT91_REG	 AC97C_CBTHR; 	// Channel B Transmit Holding Register (optional)
N	AT91_REG	 AC97C_CBSR; 	// Channel B Status Register
N	AT91_REG	 AC97C_CBMR; 	// Channel B Mode Register
N	AT91_REG	 AC97C_CORHR; 	// COdec Transmit Holding Register
N	AT91_REG	 AC97C_COTHR; 	// COdec Transmit Holding Register
N	AT91_REG	 AC97C_COSR; 	// CODEC Status Register
N	AT91_REG	 AC97C_COMR; 	// CODEC Mask Status Register
N	AT91_REG	 AC97C_SR; 	// Status Register
N	AT91_REG	 AC97C_IER; 	// Interrupt Enable Register
N	AT91_REG	 AC97C_IDR; 	// Interrupt Disable Register
N	AT91_REG	 AC97C_IMR; 	// Interrupt Mask Register
N	AT91_REG	 Reserved3[39]; 	// 
N	AT91_REG	 AC97C_VERSION; 	// Version Register
N	AT91_REG	 AC97C_RPR; 	// Receive Pointer Register
N	AT91_REG	 AC97C_RCR; 	// Receive Counter Register
N	AT91_REG	 AC97C_TPR; 	// Transmit Pointer Register
N	AT91_REG	 AC97C_TCR; 	// Transmit Counter Register
N	AT91_REG	 AC97C_RNPR; 	// Receive Next Pointer Register
N	AT91_REG	 AC97C_RNCR; 	// Receive Next Counter Register
N	AT91_REG	 AC97C_TNPR; 	// Transmit Next Pointer Register
N	AT91_REG	 AC97C_TNCR; 	// Transmit Next Counter Register
N	AT91_REG	 AC97C_PTCR; 	// PDC Transfer Control Register
N	AT91_REG	 AC97C_PTSR; 	// PDC Transfer Status Register
N} AT91S_AC97C, *AT91PS_AC97C;
N#else
S#define AC97C_MR        (AT91_CAST(AT91_REG *) 	0x00000008) // (AC97C_MR) Mode Register
S#define AC97C_ICA       (AT91_CAST(AT91_REG *) 	0x00000010) // (AC97C_ICA) Input Channel AssignementRegister
S#define AC97C_OCA       (AT91_CAST(AT91_REG *) 	0x00000014) // (AC97C_OCA) Output Channel Assignement Register
S#define AC97C_CARHR     (AT91_CAST(AT91_REG *) 	0x00000020) // (AC97C_CARHR) Channel A Receive Holding Register
S#define AC97C_CATHR     (AT91_CAST(AT91_REG *) 	0x00000024) // (AC97C_CATHR) Channel A Transmit Holding Register
S#define AC97C_CASR      (AT91_CAST(AT91_REG *) 	0x00000028) // (AC97C_CASR) Channel A Status Register
S#define AC97C_CAMR      (AT91_CAST(AT91_REG *) 	0x0000002C) // (AC97C_CAMR) Channel A Mode Register
S#define AC97C_CBRHR     (AT91_CAST(AT91_REG *) 	0x00000030) // (AC97C_CBRHR) Channel B Receive Holding Register (optional)
S#define AC97C_CBTHR     (AT91_CAST(AT91_REG *) 	0x00000034) // (AC97C_CBTHR) Channel B Transmit Holding Register (optional)
S#define AC97C_CBSR      (AT91_CAST(AT91_REG *) 	0x00000038) // (AC97C_CBSR) Channel B Status Register
S#define AC97C_CBMR      (AT91_CAST(AT91_REG *) 	0x0000003C) // (AC97C_CBMR) Channel B Mode Register
S#define AC97C_CORHR     (AT91_CAST(AT91_REG *) 	0x00000040) // (AC97C_CORHR) COdec Transmit Holding Register
S#define AC97C_COTHR     (AT91_CAST(AT91_REG *) 	0x00000044) // (AC97C_COTHR) COdec Transmit Holding Register
S#define AC97C_COSR      (AT91_CAST(AT91_REG *) 	0x00000048) // (AC97C_COSR) CODEC Status Register
S#define AC97C_COMR      (AT91_CAST(AT91_REG *) 	0x0000004C) // (AC97C_COMR) CODEC Mask Status Register
S#define AC97C_SR        (AT91_CAST(AT91_REG *) 	0x00000050) // (AC97C_SR) Status Register
S#define AC97C_IER       (AT91_CAST(AT91_REG *) 	0x00000054) // (AC97C_IER) Interrupt Enable Register
S#define AC97C_IDR       (AT91_CAST(AT91_REG *) 	0x00000058) // (AC97C_IDR) Interrupt Disable Register
S#define AC97C_IMR       (AT91_CAST(AT91_REG *) 	0x0000005C) // (AC97C_IMR) Interrupt Mask Register
S#define AC97C_VERSION   (AT91_CAST(AT91_REG *) 	0x000000FC) // (AC97C_VERSION) Version Register
S
N#endif
N// -------- AC97C_MR : (AC97C Offset: 0x8) AC97C Mode Register -------- 
N#define AT91C_AC97C_ENA       (0x1 <<  0) // (AC97C) AC97 Controller Global Enable
N#define AT91C_AC97C_WRST      (0x1 <<  1) // (AC97C) Warm Reset
N#define AT91C_AC97C_VRA       (0x1 <<  2) // (AC97C) Variable RAte (for Data Slots)
N// -------- AC97C_ICA : (AC97C Offset: 0x10) AC97C Input Channel Assignement Register -------- 
N#define AT91C_AC97C_CHID3     (0x7 <<  0) // (AC97C) Channel Id for the input slot 3
N#define 	AT91C_AC97C_CHID3_NONE                 (0x0) // (AC97C) No data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID3_CA                   (0x1) // (AC97C) Channel A data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID3_CB                   (0x2) // (AC97C) Channel B data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID3_CC                   (0x3) // (AC97C) Channel C data will be transmitted during this slot
N#define AT91C_AC97C_CHID4     (0x7 <<  3) // (AC97C) Channel Id for the input slot 4
N#define 	AT91C_AC97C_CHID4_NONE                 (0x0 <<  3) // (AC97C) No data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID4_CA                   (0x1 <<  3) // (AC97C) Channel A data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID4_CB                   (0x2 <<  3) // (AC97C) Channel B data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID4_CC                   (0x3 <<  3) // (AC97C) Channel C data will be transmitted during this slot
N#define AT91C_AC97C_CHID5     (0x7 <<  6) // (AC97C) Channel Id for the input slot 5
N#define 	AT91C_AC97C_CHID5_NONE                 (0x0 <<  6) // (AC97C) No data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID5_CA                   (0x1 <<  6) // (AC97C) Channel A data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID5_CB                   (0x2 <<  6) // (AC97C) Channel B data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID5_CC                   (0x3 <<  6) // (AC97C) Channel C data will be transmitted during this slot
N#define AT91C_AC97C_CHID6     (0x7 <<  9) // (AC97C) Channel Id for the input slot 6
N#define 	AT91C_AC97C_CHID6_NONE                 (0x0 <<  9) // (AC97C) No data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID6_CA                   (0x1 <<  9) // (AC97C) Channel A data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID6_CB                   (0x2 <<  9) // (AC97C) Channel B data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID6_CC                   (0x3 <<  9) // (AC97C) Channel C data will be transmitted during this slot
N#define AT91C_AC97C_CHID7     (0x7 << 12) // (AC97C) Channel Id for the input slot 7
N#define 	AT91C_AC97C_CHID7_NONE                 (0x0 << 12) // (AC97C) No data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID7_CA                   (0x1 << 12) // (AC97C) Channel A data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID7_CB                   (0x2 << 12) // (AC97C) Channel B data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID7_CC                   (0x3 << 12) // (AC97C) Channel C data will be transmitted during this slot
N#define AT91C_AC97C_CHID8     (0x7 << 15) // (AC97C) Channel Id for the input slot 8
N#define 	AT91C_AC97C_CHID8_NONE                 (0x0 << 15) // (AC97C) No data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID8_CA                   (0x1 << 15) // (AC97C) Channel A data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID8_CB                   (0x2 << 15) // (AC97C) Channel B data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID8_CC                   (0x3 << 15) // (AC97C) Channel C data will be transmitted during this slot
N#define AT91C_AC97C_CHID9     (0x7 << 18) // (AC97C) Channel Id for the input slot 9
N#define 	AT91C_AC97C_CHID9_NONE                 (0x0 << 18) // (AC97C) No data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID9_CA                   (0x1 << 18) // (AC97C) Channel A data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID9_CB                   (0x2 << 18) // (AC97C) Channel B data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID9_CC                   (0x3 << 18) // (AC97C) Channel C data will be transmitted during this slot
N#define AT91C_AC97C_CHID10    (0x7 << 21) // (AC97C) Channel Id for the input slot 10
N#define 	AT91C_AC97C_CHID10_NONE                 (0x0 << 21) // (AC97C) No data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID10_CA                   (0x1 << 21) // (AC97C) Channel A data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID10_CB                   (0x2 << 21) // (AC97C) Channel B data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID10_CC                   (0x3 << 21) // (AC97C) Channel C data will be transmitted during this slot
N#define AT91C_AC97C_CHID11    (0x7 << 24) // (AC97C) Channel Id for the input slot 11
N#define 	AT91C_AC97C_CHID11_NONE                 (0x0 << 24) // (AC97C) No data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID11_CA                   (0x1 << 24) // (AC97C) Channel A data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID11_CB                   (0x2 << 24) // (AC97C) Channel B data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID11_CC                   (0x3 << 24) // (AC97C) Channel C data will be transmitted during this slot
N#define AT91C_AC97C_CHID12    (0x7 << 27) // (AC97C) Channel Id for the input slot 12
N#define 	AT91C_AC97C_CHID12_NONE                 (0x0 << 27) // (AC97C) No data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID12_CA                   (0x1 << 27) // (AC97C) Channel A data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID12_CB                   (0x2 << 27) // (AC97C) Channel B data will be transmitted during this slot
N#define 	AT91C_AC97C_CHID12_CC                   (0x3 << 27) // (AC97C) Channel C data will be transmitted during this slot
N// -------- AC97C_OCA : (AC97C Offset: 0x14) AC97C Output Channel Assignement Register -------- 
N// -------- AC97C_CARHR : (AC97C Offset: 0x20) AC97C Channel A Receive Holding Register -------- 
N#define AT91C_AC97C_RDATA     (0xFFFFF <<  0) // (AC97C) Receive data
N// -------- AC97C_CATHR : (AC97C Offset: 0x24) AC97C Channel A Transmit Holding Register -------- 
N#define AT91C_AC97C_TDATA     (0xFFFFF <<  0) // (AC97C) Transmit data
N// -------- AC97C_CASR : (AC97C Offset: 0x28) AC97C Channel A Status Register -------- 
N#define AT91C_AC97C_TXRDY     (0x1 <<  0) // (AC97C) 
N#define AT91C_AC97C_TXEMPTY   (0x1 <<  1) // (AC97C) 
N#define AT91C_AC97C_UNRUN     (0x1 <<  2) // (AC97C) 
N#define AT91C_AC97C_RXRDY     (0x1 <<  4) // (AC97C) 
N#define AT91C_AC97C_OVRUN     (0x1 <<  5) // (AC97C) 
N#define AT91C_AC97C_ENDTX     (0x1 << 10) // (AC97C) 
N#define AT91C_AC97C_TXBUFE    (0x1 << 11) // (AC97C) 
N#define AT91C_AC97C_ENDRX     (0x1 << 14) // (AC97C) 
N#define AT91C_AC97C_RXBUFF    (0x1 << 15) // (AC97C) 
N// -------- AC97C_CAMR : (AC97C Offset: 0x2c) AC97C Channel A Mode Register -------- 
N#define AT91C_AC97C_SIZE      (0x3 << 16) // (AC97C) 
N#define 	AT91C_AC97C_SIZE_20_BITS              (0x0 << 16) // (AC97C) Data size is 20 bits
N#define 	AT91C_AC97C_SIZE_18_BITS              (0x1 << 16) // (AC97C) Data size is 18 bits
N#define 	AT91C_AC97C_SIZE_16_BITS              (0x2 << 16) // (AC97C) Data size is 16 bits
N#define 	AT91C_AC97C_SIZE_10_BITS              (0x3 << 16) // (AC97C) Data size is 10 bits
N#define AT91C_AC97C_CEM       (0x1 << 18) // (AC97C) 
N#define AT91C_AC97C_CEN       (0x1 << 21) // (AC97C) 
N#define AT91C_AC97C_PDCEN     (0x1 << 22) // (AC97C) 
N// -------- AC97C_CBRHR : (AC97C Offset: 0x30) AC97C Channel B Receive Holding Register -------- 
N// -------- AC97C_CBTHR : (AC97C Offset: 0x34) AC97C Channel B Transmit Holding Register -------- 
N// -------- AC97C_CBSR : (AC97C Offset: 0x38) AC97C Channel B Status Register -------- 
N// -------- AC97C_CBMR : (AC97C Offset: 0x3c) AC97C Channel B Mode Register -------- 
N// -------- AC97C_CORHR : (AC97C Offset: 0x40) AC97C Codec Channel Receive Holding Register -------- 
N#define AT91C_AC97C_SDATA     (0xFFFF <<  0) // (AC97C) Status Data
N// -------- AC97C_COTHR : (AC97C Offset: 0x44) AC97C Codec Channel Transmit Holding Register -------- 
N#define AT91C_AC97C_CDATA     (0xFFFF <<  0) // (AC97C) Command Data
N#define AT91C_AC97C_CADDR     (0x7F << 16) // (AC97C) COdec control register index
N#define AT91C_AC97C_READ      (0x1 << 23) // (AC97C) Read/Write command
N// -------- AC97C_COSR : (AC97C Offset: 0x48) AC97C CODEC Status Register -------- 
N// -------- AC97C_COMR : (AC97C Offset: 0x4c) AC97C CODEC Mode Register -------- 
N// -------- AC97C_SR : (AC97C Offset: 0x50) AC97C Status Register -------- 
N#define AT91C_AC97C_SOF       (0x1 <<  0) // (AC97C) 
N#define AT91C_AC97C_WKUP      (0x1 <<  1) // (AC97C) 
N#define AT91C_AC97C_COEVT     (0x1 <<  2) // (AC97C) 
N#define AT91C_AC97C_CAEVT     (0x1 <<  3) // (AC97C) 
N#define AT91C_AC97C_CBEVT     (0x1 <<  4) // (AC97C) 
N// -------- AC97C_IER : (AC97C Offset: 0x54) AC97C Interrupt Enable Register -------- 
N// -------- AC97C_IDR : (AC97C Offset: 0x58) AC97C Interrupt Disable Register -------- 
N// -------- AC97C_IMR : (AC97C Offset: 0x5c) AC97C Interrupt Mask Register -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR LCD Controller
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_LCDC {
N	AT91_REG	 LCDC_BA1; 	// DMA Base Address Register 1
N	AT91_REG	 LCDC_BA2; 	// DMA Base Address Register 2
N	AT91_REG	 LCDC_FRMP1; 	// DMA Frame Pointer Register 1
N	AT91_REG	 LCDC_FRMP2; 	// DMA Frame Pointer Register 2
N	AT91_REG	 LCDC_FRMA1; 	// DMA Frame Address Register 1
N	AT91_REG	 LCDC_FRMA2; 	// DMA Frame Address Register 2
N	AT91_REG	 LCDC_FRMCFG; 	// DMA Frame Configuration Register
N	AT91_REG	 LCDC_DMACON; 	// DMA Control Register
N	AT91_REG	 LCDC_DMA2DCFG; 	// DMA 2D addressing configuration
N	AT91_REG	 Reserved0[503]; 	// 
N	AT91_REG	 LCDC_LCDCON1; 	// LCD Control 1 Register
N	AT91_REG	 LCDC_LCDCON2; 	// LCD Control 2 Register
N	AT91_REG	 LCDC_TIM1; 	// LCD Timing Config 1 Register
N	AT91_REG	 LCDC_TIM2; 	// LCD Timing Config 2 Register
N	AT91_REG	 LCDC_LCDFRCFG; 	// LCD Frame Config Register
N	AT91_REG	 LCDC_FIFO; 	// LCD FIFO Register
N	AT91_REG	 LCDC_MVAL; 	// LCD Mode Toggle Rate Value Register
N	AT91_REG	 LCDC_DP1_2; 	// Dithering Pattern DP1_2 Register
N	AT91_REG	 LCDC_DP4_7; 	// Dithering Pattern DP4_7 Register
N	AT91_REG	 LCDC_DP3_5; 	// Dithering Pattern DP3_5 Register
N	AT91_REG	 LCDC_DP2_3; 	// Dithering Pattern DP2_3 Register
N	AT91_REG	 LCDC_DP5_7; 	// Dithering Pattern DP5_7 Register
N	AT91_REG	 LCDC_DP3_4; 	// Dithering Pattern DP3_4 Register
N	AT91_REG	 LCDC_DP4_5; 	// Dithering Pattern DP4_5 Register
N	AT91_REG	 LCDC_DP6_7; 	// Dithering Pattern DP6_7 Register
N	AT91_REG	 LCDC_PWRCON; 	// Power Control Register
N	AT91_REG	 LCDC_CTRSTCON; 	// Contrast Control Register
N	AT91_REG	 LCDC_CTRSTVAL; 	// Contrast Value Register
N	AT91_REG	 LCDC_IER; 	// Interrupt Enable Register
N	AT91_REG	 LCDC_IDR; 	// Interrupt Disable Register
N	AT91_REG	 LCDC_IMR; 	// Interrupt Mask Register
N	AT91_REG	 LCDC_ISR; 	// Interrupt Enable Register
N	AT91_REG	 LCDC_ICR; 	// Interrupt Clear Register
N	AT91_REG	 LCDC_GPR; 	// General Purpose Register
N	AT91_REG	 LCDC_ITR; 	// Interrupts Test Register
N	AT91_REG	 LCDC_IRR; 	// Interrupts Raw Status Register
N	AT91_REG	 Reserved1[230]; 	// 
N	AT91_REG	 LCDC_LUT_ENTRY[256]; 	// LUT Entries Register
N} AT91S_LCDC, *AT91PS_LCDC;
N#else
S#define LCDC_BA1        (AT91_CAST(AT91_REG *) 	0x00000000) // (LCDC_BA1) DMA Base Address Register 1
S#define LCDC_BA2        (AT91_CAST(AT91_REG *) 	0x00000004) // (LCDC_BA2) DMA Base Address Register 2
S#define LCDC_FRMP1      (AT91_CAST(AT91_REG *) 	0x00000008) // (LCDC_FRMP1) DMA Frame Pointer Register 1
S#define LCDC_FRMP2      (AT91_CAST(AT91_REG *) 	0x0000000C) // (LCDC_FRMP2) DMA Frame Pointer Register 2
S#define LCDC_FRMA1      (AT91_CAST(AT91_REG *) 	0x00000010) // (LCDC_FRMA1) DMA Frame Address Register 1
S#define LCDC_FRMA2      (AT91_CAST(AT91_REG *) 	0x00000014) // (LCDC_FRMA2) DMA Frame Address Register 2
S#define LCDC_FRMCFG     (AT91_CAST(AT91_REG *) 	0x00000018) // (LCDC_FRMCFG) DMA Frame Configuration Register
S#define LCDC_DMACON     (AT91_CAST(AT91_REG *) 	0x0000001C) // (LCDC_DMACON) DMA Control Register
S#define LCDC_DMA2DCFG   (AT91_CAST(AT91_REG *) 	0x00000020) // (LCDC_DMA2DCFG) DMA 2D addressing configuration
S#define LCDC_LCDCON1    (AT91_CAST(AT91_REG *) 	0x00000800) // (LCDC_LCDCON1) LCD Control 1 Register
S#define LCDC_LCDCON2    (AT91_CAST(AT91_REG *) 	0x00000804) // (LCDC_LCDCON2) LCD Control 2 Register
S#define LCDC_TIM1       (AT91_CAST(AT91_REG *) 	0x00000808) // (LCDC_TIM1) LCD Timing Config 1 Register
S#define LCDC_TIM2       (AT91_CAST(AT91_REG *) 	0x0000080C) // (LCDC_TIM2) LCD Timing Config 2 Register
S#define LCDC_LCDFRCFG   (AT91_CAST(AT91_REG *) 	0x00000810) // (LCDC_LCDFRCFG) LCD Frame Config Register
S#define LCDC_FIFO       (AT91_CAST(AT91_REG *) 	0x00000814) // (LCDC_FIFO) LCD FIFO Register
S#define LCDC_MVAL       (AT91_CAST(AT91_REG *) 	0x00000818) // (LCDC_MVAL) LCD Mode Toggle Rate Value Register
S#define LCDC_DP1_2      (AT91_CAST(AT91_REG *) 	0x0000081C) // (LCDC_DP1_2) Dithering Pattern DP1_2 Register
S#define LCDC_DP4_7      (AT91_CAST(AT91_REG *) 	0x00000820) // (LCDC_DP4_7) Dithering Pattern DP4_7 Register
S#define LCDC_DP3_5      (AT91_CAST(AT91_REG *) 	0x00000824) // (LCDC_DP3_5) Dithering Pattern DP3_5 Register
S#define LCDC_DP2_3      (AT91_CAST(AT91_REG *) 	0x00000828) // (LCDC_DP2_3) Dithering Pattern DP2_3 Register
S#define LCDC_DP5_7      (AT91_CAST(AT91_REG *) 	0x0000082C) // (LCDC_DP5_7) Dithering Pattern DP5_7 Register
S#define LCDC_DP3_4      (AT91_CAST(AT91_REG *) 	0x00000830) // (LCDC_DP3_4) Dithering Pattern DP3_4 Register
S#define LCDC_DP4_5      (AT91_CAST(AT91_REG *) 	0x00000834) // (LCDC_DP4_5) Dithering Pattern DP4_5 Register
S#define LCDC_DP6_7      (AT91_CAST(AT91_REG *) 	0x00000838) // (LCDC_DP6_7) Dithering Pattern DP6_7 Register
S#define LCDC_PWRCON     (AT91_CAST(AT91_REG *) 	0x0000083C) // (LCDC_PWRCON) Power Control Register
S#define LCDC_CTRSTCON   (AT91_CAST(AT91_REG *) 	0x00000840) // (LCDC_CTRSTCON) Contrast Control Register
S#define LCDC_CTRSTVAL   (AT91_CAST(AT91_REG *) 	0x00000844) // (LCDC_CTRSTVAL) Contrast Value Register
S#define LCDC_IER        (AT91_CAST(AT91_REG *) 	0x00000848) // (LCDC_IER) Interrupt Enable Register
S#define LCDC_IDR        (AT91_CAST(AT91_REG *) 	0x0000084C) // (LCDC_IDR) Interrupt Disable Register
S#define LCDC_IMR        (AT91_CAST(AT91_REG *) 	0x00000850) // (LCDC_IMR) Interrupt Mask Register
S#define LCDC_ISR        (AT91_CAST(AT91_REG *) 	0x00000854) // (LCDC_ISR) Interrupt Enable Register
S#define LCDC_ICR        (AT91_CAST(AT91_REG *) 	0x00000858) // (LCDC_ICR) Interrupt Clear Register
S#define LCDC_GPR        (AT91_CAST(AT91_REG *) 	0x0000085C) // (LCDC_GPR) General Purpose Register
S#define LCDC_ITR        (AT91_CAST(AT91_REG *) 	0x00000860) // (LCDC_ITR) Interrupts Test Register
S#define LCDC_IRR        (AT91_CAST(AT91_REG *) 	0x00000864) // (LCDC_IRR) Interrupts Raw Status Register
S#define LCDC_LUT_ENTRY  (AT91_CAST(AT91_REG *) 	0x00000C00) // (LCDC_LUT_ENTRY) LUT Entries Register
S
N#endif
N// -------- LCDC_FRMP1 : (LCDC Offset: 0x8) DMA Frame Pointer 1 Register -------- 
N#define AT91C_LCDC_FRMPT1     (0x3FFFFF <<  0) // (LCDC) Frame Pointer Address 1
N// -------- LCDC_FRMP2 : (LCDC Offset: 0xc) DMA Frame Pointer 2 Register -------- 
N#define AT91C_LCDC_FRMPT2     (0x1FFFFF <<  0) // (LCDC) Frame Pointer Address 2
N// -------- LCDC_FRMCFG : (LCDC Offset: 0x18) DMA Frame Config Register -------- 
N#define AT91C_LCDC_FRSIZE     (0x7FFFFF <<  0) // (LCDC) FRAME SIZE
N#define AT91C_LCDC_BLENGTH    (0x7F << 24) // (LCDC) BURST LENGTH
N// -------- LCDC_DMACON : (LCDC Offset: 0x1c) DMA Control Register -------- 
N#define AT91C_LCDC_DMAEN      (0x1 <<  0) // (LCDC) DAM Enable
N#define AT91C_LCDC_DMARST     (0x1 <<  1) // (LCDC) DMA Reset (WO)
N#define AT91C_LCDC_DMABUSY    (0x1 <<  2) // (LCDC) DMA Reset (WO)
N#define AT91C_LCDC_DMAUPDT    (0x1 <<  3) // (LCDC) DMA Configuration Update
N#define AT91C_LCDC_DMA2DEN    (0x1 <<  4) // (LCDC) 2D Addressing Enable
N// -------- LCDC_DMA2DCFG : (LCDC Offset: 0x20) DMA 2D addressing configuration Register -------- 
N#define AT91C_LCDC_ADDRINC    (0xFFFF <<  0) // (LCDC) Number of 32b words that the DMA must jump when going to the next line
N#define AT91C_LCDC_PIXELOFF   (0x1F << 24) // (LCDC) Offset (in bits) of the first pixel of the screen in the memory word which contain it
N// -------- LCDC_LCDCON1 : (LCDC Offset: 0x800) LCD Control 1 Register -------- 
N#define AT91C_LCDC_BYPASS     (0x1 <<  0) // (LCDC) Bypass lcd_pccklk divider
N#define AT91C_LCDC_CLKVAL     (0x1FF << 12) // (LCDC) 9-bit Divider for pixel clock frequency
N#define AT91C_LCDC_LINCNT     (0x7FF << 21) // (LCDC) Line Counter (RO)
N// -------- LCDC_LCDCON2 : (LCDC Offset: 0x804) LCD Control 2 Register -------- 
N#define AT91C_LCDC_DISTYPE    (0x3 <<  0) // (LCDC) Display Type
N#define 	AT91C_LCDC_DISTYPE_STNMONO              (0x0) // (LCDC) STN Mono
N#define 	AT91C_LCDC_DISTYPE_STNCOLOR             (0x1) // (LCDC) STN Color
N#define 	AT91C_LCDC_DISTYPE_TFT                  (0x2) // (LCDC) TFT
N#define AT91C_LCDC_SCANMOD    (0x1 <<  2) // (LCDC) Scan Mode
N#define 	AT91C_LCDC_SCANMOD_SINGLESCAN           (0x0 <<  2) // (LCDC) Single Scan
N#define 	AT91C_LCDC_SCANMOD_DUALSCAN             (0x1 <<  2) // (LCDC) Dual Scan
N#define AT91C_LCDC_IFWIDTH    (0x3 <<  3) // (LCDC) Interface Width
N#define 	AT91C_LCDC_IFWIDTH_FOURBITSWIDTH        (0x0 <<  3) // (LCDC) 4 Bits
N#define 	AT91C_LCDC_IFWIDTH_EIGTHBITSWIDTH       (0x1 <<  3) // (LCDC) 8 Bits
N#define 	AT91C_LCDC_IFWIDTH_SIXTEENBITSWIDTH     (0x2 <<  3) // (LCDC) 16 Bits
N#define AT91C_LCDC_PIXELSIZE  (0x7 <<  5) // (LCDC) Bits per pixel
N#define 	AT91C_LCDC_PIXELSIZE_ONEBITSPERPIXEL      (0x0 <<  5) // (LCDC) 1 Bits
N#define 	AT91C_LCDC_PIXELSIZE_TWOBITSPERPIXEL      (0x1 <<  5) // (LCDC) 2 Bits
N#define 	AT91C_LCDC_PIXELSIZE_FOURBITSPERPIXEL     (0x2 <<  5) // (LCDC) 4 Bits
N#define 	AT91C_LCDC_PIXELSIZE_EIGTHBITSPERPIXEL    (0x3 <<  5) // (LCDC) 8 Bits
N#define 	AT91C_LCDC_PIXELSIZE_SIXTEENBITSPERPIXEL  (0x4 <<  5) // (LCDC) 16 Bits
N#define 	AT91C_LCDC_PIXELSIZE_TWENTYFOURBITSPERPIXEL (0x5 <<  5) // (LCDC) 24 Bits
N#define AT91C_LCDC_INVVD      (0x1 <<  8) // (LCDC) lcd datas polarity
N#define 	AT91C_LCDC_INVVD_NORMALPOL            (0x0 <<  8) // (LCDC) Normal Polarity
N#define 	AT91C_LCDC_INVVD_INVERTEDPOL          (0x1 <<  8) // (LCDC) Inverted Polarity
N#define AT91C_LCDC_INVFRAME   (0x1 <<  9) // (LCDC) lcd vsync polarity
N#define 	AT91C_LCDC_INVFRAME_NORMALPOL            (0x0 <<  9) // (LCDC) Normal Polarity
N#define 	AT91C_LCDC_INVFRAME_INVERTEDPOL          (0x1 <<  9) // (LCDC) Inverted Polarity
N#define AT91C_LCDC_INVLINE    (0x1 << 10) // (LCDC) lcd hsync polarity
N#define 	AT91C_LCDC_INVLINE_NORMALPOL            (0x0 << 10) // (LCDC) Normal Polarity
N#define 	AT91C_LCDC_INVLINE_INVERTEDPOL          (0x1 << 10) // (LCDC) Inverted Polarity
N#define AT91C_LCDC_INVCLK     (0x1 << 11) // (LCDC) lcd pclk polarity
N#define 	AT91C_LCDC_INVCLK_NORMALPOL            (0x0 << 11) // (LCDC) Normal Polarity
N#define 	AT91C_LCDC_INVCLK_INVERTEDPOL          (0x1 << 11) // (LCDC) Inverted Polarity
N#define AT91C_LCDC_INVDVAL    (0x1 << 12) // (LCDC) lcd dval polarity
N#define 	AT91C_LCDC_INVDVAL_NORMALPOL            (0x0 << 12) // (LCDC) Normal Polarity
N#define 	AT91C_LCDC_INVDVAL_INVERTEDPOL          (0x1 << 12) // (LCDC) Inverted Polarity
N#define AT91C_LCDC_CLKMOD     (0x1 << 15) // (LCDC) lcd pclk Mode
N#define 	AT91C_LCDC_CLKMOD_ACTIVEONLYDISP       (0x0 << 15) // (LCDC) Active during display period
N#define 	AT91C_LCDC_CLKMOD_ALWAYSACTIVE         (0x1 << 15) // (LCDC) Always Active
N#define AT91C_LCDC_MEMOR      (0x3 << 30) // (LCDC) Memory Ordering Format
N#define 	AT91C_LCDC_MEMOR_BIGIND               (0x0 << 30) // (LCDC) Big Endian
N#define 	AT91C_LCDC_MEMOR_LITTLEIND            (0x2 << 30) // (LCDC) Little Endian
N// -------- LCDC_TIM1 : (LCDC Offset: 0x808) LCDC Timing Config 1 Register -------- 
N#define AT91C_LCDC_VFP        (0xFF <<  0) // (LCDC) Vertical Front Porch
N#define AT91C_LCDC_VBP        (0xFF <<  8) // (LCDC) Vertical Back Porch
N#define AT91C_LCDC_VPW        (0x3F << 16) // (LCDC) Vertical Synchronization Pulse Width
N#define AT91C_LCDC_VHDLY      (0xF << 24) // (LCDC) Vertical to Horizontal Delay
N// -------- LCDC_TIM2 : (LCDC Offset: 0x80c) LCDC Timing Config 2 Register -------- 
N#define AT91C_LCDC_HBP        (0xFF <<  0) // (LCDC) Horizontal Back Porch
N#define AT91C_LCDC_HPW        (0x3F <<  8) // (LCDC) Horizontal Synchronization Pulse Width
N#define AT91C_LCDC_HFP        (0x7FF << 21) // (LCDC) Horizontal Front Porch
N// -------- LCDC_LCDFRCFG : (LCDC Offset: 0x810) LCD Frame Config Register -------- 
N#define AT91C_LCDC_LINEVAL    (0x7FF <<  0) // (LCDC) Vertical Size of LCD Module
N#define AT91C_LCDC_HOZVAL     (0x7FF << 21) // (LCDC) Horizontal Size of LCD Module
N// -------- LCDC_FIFO : (LCDC Offset: 0x814) LCD FIFO Register -------- 
N#define AT91C_LCDC_FIFOTH     (0xFFFF <<  0) // (LCDC) FIFO Threshold
N// -------- LCDC_MVAL : (LCDC Offset: 0x818) LCD Mode Toggle Rate Value Register -------- 
N#define AT91C_LCDC_MVALUE     (0xFF <<  0) // (LCDC) Toggle Rate Value
N#define AT91C_LCDC_MMODE      (0x1 << 31) // (LCDC) Toggle Rate Sel
N#define 	AT91C_LCDC_MMODE_EACHFRAME            (0x0 << 31) // (LCDC) Each Frame
N#define 	AT91C_LCDC_MMODE_MVALDEFINED          (0x1 << 31) // (LCDC) Defined by MVAL
N// -------- LCDC_DP1_2 : (LCDC Offset: 0x81c) Dithering Pattern 1/2 -------- 
N#define AT91C_LCDC_DP1_2_FIELD (0xFF <<  0) // (LCDC) Ratio
N// -------- LCDC_DP4_7 : (LCDC Offset: 0x820) Dithering Pattern 4/7 -------- 
N#define AT91C_LCDC_DP4_7_FIELD (0xFFFFFFF <<  0) // (LCDC) Ratio
N// -------- LCDC_DP3_5 : (LCDC Offset: 0x824) Dithering Pattern 3/5 -------- 
N#define AT91C_LCDC_DP3_5_FIELD (0xFFFFF <<  0) // (LCDC) Ratio
N// -------- LCDC_DP2_3 : (LCDC Offset: 0x828) Dithering Pattern 2/3 -------- 
N#define AT91C_LCDC_DP2_3_FIELD (0xFFF <<  0) // (LCDC) Ratio
N// -------- LCDC_DP5_7 : (LCDC Offset: 0x82c) Dithering Pattern 5/7 -------- 
N#define AT91C_LCDC_DP5_7_FIELD (0xFFFFFFF <<  0) // (LCDC) Ratio
N// -------- LCDC_DP3_4 : (LCDC Offset: 0x830) Dithering Pattern 3/4 -------- 
N#define AT91C_LCDC_DP3_4_FIELD (0xFFFF <<  0) // (LCDC) Ratio
N// -------- LCDC_DP4_5 : (LCDC Offset: 0x834) Dithering Pattern 4/5 -------- 
N#define AT91C_LCDC_DP4_5_FIELD (0xFFFFF <<  0) // (LCDC) Ratio
N// -------- LCDC_DP6_7 : (LCDC Offset: 0x838) Dithering Pattern 6/7 -------- 
N#define AT91C_LCDC_DP6_7_FIELD (0xFFFFFFF <<  0) // (LCDC) Ratio
N// -------- LCDC_PWRCON : (LCDC Offset: 0x83c) LCDC Power Control Register -------- 
N#define AT91C_LCDC_PWR        (0x1 <<  0) // (LCDC) LCD Module Power Control
N#define AT91C_LCDC_GUARDT     (0x7F <<  1) // (LCDC) Delay in Frame Period
N#define AT91C_LCDC_BUSY       (0x1 << 31) // (LCDC) Read Only : 1 indicates that LCDC is busy
N#define 	AT91C_LCDC_BUSY_LCDNOTBUSY           (0x0 << 31) // (LCDC) LCD is Not Busy
N#define 	AT91C_LCDC_BUSY_LCDBUSY              (0x1 << 31) // (LCDC) LCD is Busy
N// -------- LCDC_CTRSTCON : (LCDC Offset: 0x840) LCDC Contrast Control Register -------- 
N#define AT91C_LCDC_PS         (0x3 <<  0) // (LCDC) LCD Contrast Counter Prescaler
N#define 	AT91C_LCDC_PS_NOTDIVIDED           (0x0) // (LCDC) Counter Freq is System Freq.
N#define 	AT91C_LCDC_PS_DIVIDEDBYTWO         (0x1) // (LCDC) Counter Freq is System Freq divided by 2.
N#define 	AT91C_LCDC_PS_DIVIDEDBYFOUR        (0x2) // (LCDC) Counter Freq is System Freq divided by 4.
N#define 	AT91C_LCDC_PS_DIVIDEDBYEIGHT       (0x3) // (LCDC) Counter Freq is System Freq divided by 8.
N#define AT91C_LCDC_POL        (0x1 <<  2) // (LCDC) Polarity of output Pulse
N#define 	AT91C_LCDC_POL_NEGATIVEPULSE        (0x0 <<  2) // (LCDC) Negative Pulse
N#define 	AT91C_LCDC_POL_POSITIVEPULSE        (0x1 <<  2) // (LCDC) Positive Pulse
N#define AT91C_LCDC_ENA        (0x1 <<  3) // (LCDC) PWM generator Control
N#define 	AT91C_LCDC_ENA_PWMGEMDISABLED       (0x0 <<  3) // (LCDC) PWM Generator Disabled
N#define 	AT91C_LCDC_ENA_PWMGEMENABLED        (0x1 <<  3) // (LCDC) PWM Generator Disabled
N// -------- LCDC_CTRSTVAL : (LCDC Offset: 0x844) Contrast Value Register -------- 
N#define AT91C_LCDC_CVAL       (0xFF <<  0) // (LCDC) PWM Compare Value
N// -------- LCDC_IER : (LCDC Offset: 0x848) LCDC Interrupt Enable Register -------- 
N#define AT91C_LCDC_LNI        (0x1 <<  0) // (LCDC) Line Interrupt
N#define AT91C_LCDC_LSTLNI     (0x1 <<  1) // (LCDC) Last Line Interrupt
N#define AT91C_LCDC_EOFI       (0x1 <<  2) // (LCDC) End Of Frame Interrupt
N#define AT91C_LCDC_UFLWI      (0x1 <<  4) // (LCDC) FIFO Underflow Interrupt
N#define AT91C_LCDC_OWRI       (0x1 <<  5) // (LCDC) Over Write Interrupt
N#define AT91C_LCDC_MERI       (0x1 <<  6) // (LCDC) Memory Error  Interrupt
N// -------- LCDC_IDR : (LCDC Offset: 0x84c) LCDC Interrupt Disable Register -------- 
N// -------- LCDC_IMR : (LCDC Offset: 0x850) LCDC Interrupt Mask Register -------- 
N// -------- LCDC_ISR : (LCDC Offset: 0x854) LCDC Interrupt Status Register -------- 
N// -------- LCDC_ICR : (LCDC Offset: 0x858) LCDC Interrupt Clear Register -------- 
N// -------- LCDC_GPR : (LCDC Offset: 0x85c) LCDC General Purpose Register -------- 
N#define AT91C_LCDC_GPRBUS     (0xFF <<  0) // (LCDC) 8 bits available
N// -------- LCDC_ITR : (LCDC Offset: 0x860) Interrupts Test Register -------- 
N// -------- LCDC_IRR : (LCDC Offset: 0x864) Interrupts Raw Status Register -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR HDMA Channel structure
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_HDMA_CH {
N	AT91_REG	 HDMA_SADDR; 	// HDMA Channel Source Address Register
N	AT91_REG	 HDMA_DADDR; 	// HDMA Channel Destination Address Register
N	AT91_REG	 HDMA_DSCR; 	// HDMA Channel Descriptor Address Register
N	AT91_REG	 HDMA_CTRLA; 	// HDMA Channel Control A Register
N	AT91_REG	 HDMA_CTRLB; 	// HDMA Channel Control B Register
N	AT91_REG	 HDMA_CFG; 	// HDMA Channel Configuration Register
N	AT91_REG	 HDMA_SPIP; 	// HDMA Channel Source Picture in Picture Configuration Register
N	AT91_REG	 HDMA_DPIP; 	// HDMA Channel Destination Picture in Picture Configuration Register
N	AT91_REG	 HDMA_BDSCR; 	// HDMA Reserved
N	AT91_REG	 HDMA_CADDR; 	// HDMA Reserved
N} AT91S_HDMA_CH, *AT91PS_HDMA_CH;
N#else
S#define HDMA_SADDR      (AT91_CAST(AT91_REG *) 	0x00000000) // (HDMA_SADDR) HDMA Channel Source Address Register
S#define HDMA_DADDR      (AT91_CAST(AT91_REG *) 	0x00000004) // (HDMA_DADDR) HDMA Channel Destination Address Register
S#define HDMA_DSCR       (AT91_CAST(AT91_REG *) 	0x00000008) // (HDMA_DSCR) HDMA Channel Descriptor Address Register
S#define HDMA_CTRLA      (AT91_CAST(AT91_REG *) 	0x0000000C) // (HDMA_CTRLA) HDMA Channel Control A Register
S#define HDMA_CTRLB      (AT91_CAST(AT91_REG *) 	0x00000010) // (HDMA_CTRLB) HDMA Channel Control B Register
S#define HDMA_CFG        (AT91_CAST(AT91_REG *) 	0x00000014) // (HDMA_CFG) HDMA Channel Configuration Register
S#define HDMA_SPIP       (AT91_CAST(AT91_REG *) 	0x00000018) // (HDMA_SPIP) HDMA Channel Source Picture in Picture Configuration Register
S#define HDMA_DPIP       (AT91_CAST(AT91_REG *) 	0x0000001C) // (HDMA_DPIP) HDMA Channel Destination Picture in Picture Configuration Register
S#define HDMA_BDSCR      (AT91_CAST(AT91_REG *) 	0x00000020) // (HDMA_BDSCR) HDMA Reserved
S#define HDMA_CADDR      (AT91_CAST(AT91_REG *) 	0x00000024) // (HDMA_CADDR) HDMA Reserved
S
N#endif
N// -------- HDMA_SADDR : (HDMA_CH Offset: 0x0)  -------- 
N#define AT91C_SADDR           (0x0 <<  0) // (HDMA_CH) 
N// -------- HDMA_DADDR : (HDMA_CH Offset: 0x4)  -------- 
N#define AT91C_DADDR           (0x0 <<  0) // (HDMA_CH) 
N// -------- HDMA_DSCR : (HDMA_CH Offset: 0x8)  -------- 
N#define AT91C_HDMA_DSCR_IF    (0x3 <<  0) // (HDMA_CH) Select AHB-Lite Interface for current channel
N#define 	AT91C_HDMA_DSCR_IF_0                    (0x0) // (HDMA_CH) The Buffer Transfer descriptor is fetched via AHB-Lite Interface 0.
N#define 	AT91C_HDMA_DSCR_IF_1                    (0x1) // (HDMA_CH) The Buffer Transfer descriptor is fetched via AHB-Lite Interface 1.
N#define 	AT91C_HDMA_DSCR_IF_2                    (0x2) // (HDMA_CH) The Buffer Transfer descriptor is fetched via AHB-Lite Interface 2.
N#define 	AT91C_HDMA_DSCR_IF_3                    (0x3) // (HDMA_CH) The Buffer Transfer descriptor is fetched via AHB-Lite Interface 3.
N#define AT91C_HDMA_DSCR       (0x3FFFFFFF <<  2) // (HDMA_CH) Buffer Transfer descriptor address. This address is word aligned.
N// -------- HDMA_CTRLA : (HDMA_CH Offset: 0xc)  -------- 
N#define AT91C_HDMA_BTSIZE     (0xFFFF <<  0) // (HDMA_CH) Buffer Transfer Size.
N#define AT91C_HDMA_SCSIZE     (0x7 << 16) // (HDMA_CH) Source Chunk Transfer Size.
N#define 	AT91C_HDMA_SCSIZE_1                    (0x0 << 16) // (HDMA_CH) 1.
N#define 	AT91C_HDMA_SCSIZE_4                    (0x1 << 16) // (HDMA_CH) 4.
N#define 	AT91C_HDMA_SCSIZE_8                    (0x2 << 16) // (HDMA_CH) 8.
N#define 	AT91C_HDMA_SCSIZE_16                   (0x3 << 16) // (HDMA_CH) 16.
N#define 	AT91C_HDMA_SCSIZE_32                   (0x4 << 16) // (HDMA_CH) 32.
N#define 	AT91C_HDMA_SCSIZE_64                   (0x5 << 16) // (HDMA_CH) 64.
N#define 	AT91C_HDMA_SCSIZE_128                  (0x6 << 16) // (HDMA_CH) 128.
N#define 	AT91C_HDMA_SCSIZE_256                  (0x7 << 16) // (HDMA_CH) 256.
N#define AT91C_HDMA_DCSIZE     (0x7 << 20) // (HDMA_CH) Destination Chunk Transfer Size
N#define 	AT91C_HDMA_DCSIZE_1                    (0x0 << 20) // (HDMA_CH) 1.
N#define 	AT91C_HDMA_DCSIZE_4                    (0x1 << 20) // (HDMA_CH) 4.
N#define 	AT91C_HDMA_DCSIZE_8                    (0x2 << 20) // (HDMA_CH) 8.
N#define 	AT91C_HDMA_DCSIZE_16                   (0x3 << 20) // (HDMA_CH) 16.
N#define 	AT91C_HDMA_DCSIZE_32                   (0x4 << 20) // (HDMA_CH) 32.
N#define 	AT91C_HDMA_DCSIZE_64                   (0x5 << 20) // (HDMA_CH) 64.
N#define 	AT91C_HDMA_DCSIZE_128                  (0x6 << 20) // (HDMA_CH) 128.
N#define 	AT91C_HDMA_DCSIZE_256                  (0x7 << 20) // (HDMA_CH) 256.
N#define AT91C_HDMA_SRC_WIDTH  (0x3 << 24) // (HDMA_CH) Source Single Transfer Size
N#define 	AT91C_HDMA_SRC_WIDTH_BYTE                 (0x0 << 24) // (HDMA_CH) BYTE.
N#define 	AT91C_HDMA_SRC_WIDTH_HALFWORD             (0x1 << 24) // (HDMA_CH) HALF-WORD.
N#define 	AT91C_HDMA_SRC_WIDTH_WORD                 (0x2 << 24) // (HDMA_CH) WORD.
N#define AT91C_HDMA_DST_WIDTH  (0x3 << 28) // (HDMA_CH) Destination Single Transfer Size
N#define 	AT91C_HDMA_DST_WIDTH_BYTE                 (0x0 << 28) // (HDMA_CH) BYTE.
N#define 	AT91C_HDMA_DST_WIDTH_HALFWORD             (0x1 << 28) // (HDMA_CH) HALF-WORD.
N#define 	AT91C_HDMA_DST_WIDTH_WORD                 (0x2 << 28) // (HDMA_CH) WORD.
N#define AT91C_HDMA_DONE       (0x80000000) // (0x1 << 31) // (HDMA_CH) 
N// -------- HDMA_CTRLB : (HDMA_CH Offset: 0x10)  -------- 
N#define AT91C_HDMA_SIF        (0x3 <<  0) // (HDMA_CH) Source Interface Selection Field.
N#define 	AT91C_HDMA_SIF_0                    (0x0) // (HDMA_CH) The Source Transfer is done via AHB-Lite Interface 0.
N#define 	AT91C_HDMA_SIF_1                    (0x1) // (HDMA_CH) The Source Transfer is done via AHB-Lite Interface 1.
N#define 	AT91C_HDMA_SIF_2                    (0x2) // (HDMA_CH) The Source Transfer is done via AHB-Lite Interface 2.
N#define 	AT91C_HDMA_SIF_3                    (0x3) // (HDMA_CH) The Source Transfer is done via AHB-Lite Interface 3.
N#define AT91C_HDMA_DIF        (0x3 <<  4) // (HDMA_CH) Destination Interface Selection Field.
N#define 	AT91C_HDMA_DIF_0                    (0x0 <<  4) // (HDMA_CH) The Destination Transfer is done via AHB-Lite Interface 0.
N#define 	AT91C_HDMA_DIF_1                    (0x1 <<  4) // (HDMA_CH) The Destination Transfer is done via AHB-Lite Interface 1.
N#define 	AT91C_HDMA_DIF_2                    (0x2 <<  4) // (HDMA_CH) The Destination Transfer is done via AHB-Lite Interface 2.
N#define 	AT91C_HDMA_DIF_3                    (0x3 <<  4) // (HDMA_CH) The Destination Transfer is done via AHB-Lite Interface 3.
N#define AT91C_HDMA_SRC_PIP    (0x1 <<  8) // (HDMA_CH) Source Picture-in-Picture Mode
N#define 	AT91C_HDMA_SRC_PIP_DISABLE              (0x0 <<  8) // (HDMA_CH) Source Picture-in-Picture mode is disabled.
N#define 	AT91C_HDMA_SRC_PIP_ENABLE               (0x1 <<  8) // (HDMA_CH) Source Picture-in-Picture mode is enabled.
N#define AT91C_HDMA_DST_PIP    (0x1 << 12) // (HDMA_CH) Destination Picture-in-Picture Mode
N#define 	AT91C_HDMA_DST_PIP_DISABLE              (0x0 << 12) // (HDMA_CH) Destination Picture-in-Picture mode is disabled.
N#define 	AT91C_HDMA_DST_PIP_ENABLE               (0x1 << 12) // (HDMA_CH) Destination Picture-in-Picture mode is enabled.
N#define AT91C_HDMA_SRC_DSCR   (0x1 << 16) // (HDMA_CH) Source Buffer Descriptor Fetch operation
N#define 	AT91C_HDMA_SRC_DSCR_FETCH_FROM_MEM       (0x0 << 16) // (HDMA_CH) Source address is updated when the descriptor is fetched from the memory.
N#define 	AT91C_HDMA_SRC_DSCR_FETCH_DISABLE        (0x1 << 16) // (HDMA_CH) Buffer Descriptor Fetch operation is disabled for the Source.
N#define AT91C_HDMA_DST_DSCR   (0x1 << 20) // (HDMA_CH) Destination Buffer Descriptor operation
N#define 	AT91C_HDMA_DST_DSCR_FETCH_FROM_MEM       (0x0 << 20) // (HDMA_CH) Destination address is updated when the descriptor is fetched from the memory.
N#define 	AT91C_HDMA_DST_DSCR_FETCH_DISABLE        (0x1 << 20) // (HDMA_CH) Buffer Descriptor Fetch operation is disabled for the destination.
N#define AT91C_HDMA_FC         (0x7 << 21) // (HDMA_CH) This field defines which devices controls the size of the buffer transfer, also referred as to the Flow Controller.
N#define 	AT91C_HDMA_FC_MEM2MEM              (0x0 << 21) // (HDMA_CH) Memory-to-Memory (DMA Controller).
N#define 	AT91C_HDMA_FC_MEM2PER              (0x1 << 21) // (HDMA_CH) Memory-to-Peripheral (DMA Controller).
N#define 	AT91C_HDMA_FC_PER2MEM              (0x2 << 21) // (HDMA_CH) Peripheral-to-Memory (DMA Controller).
N#define 	AT91C_HDMA_FC_PER2PER              (0x3 << 21) // (HDMA_CH) Peripheral-to-Peripheral (DMA Controller).
N#define 	AT91C_HDMA_FC_PER2MEM_PER          (0x4 << 21) // (HDMA_CH) Peripheral-to-Memory (Peripheral).
N#define 	AT91C_HDMA_FC_MEM2PER_PER          (0x5 << 21) // (HDMA_CH) Memory-to-Peripheral (Peripheral).
N#define 	AT91C_HDMA_FC_PER2PER_PER          (0x6 << 21) // (HDMA_CH) Peripheral-to-Peripheral (Source Peripheral).
N#define AT91C_HDMA_SRC_ADDRESS_MODE (0x3 << 24) // (HDMA_CH) Type of addressing mode
N#define 	AT91C_HDMA_SRC_ADDRESS_MODE_INCR                 (0x0 << 24) // (HDMA_CH) Incrementing Mode.
N#define 	AT91C_HDMA_SRC_ADDRESS_MODE_DECR                 (0x1 << 24) // (HDMA_CH) Decrementing Mode.
N#define 	AT91C_HDMA_SRC_ADDRESS_MODE_FIXED                (0x2 << 24) // (HDMA_CH) Fixed Mode.
N#define AT91C_HDMA_DST_ADDRESS_MODE (0x3 << 28) // (HDMA_CH) Type of addressing mode
N#define 	AT91C_HDMA_DST_ADDRESS_MODE_INCR                 (0x0 << 28) // (HDMA_CH) Incrementing Mode.
N#define 	AT91C_HDMA_DST_ADDRESS_MODE_DECR                 (0x1 << 28) // (HDMA_CH) Decrementing Mode.
N#define 	AT91C_HDMA_DST_ADDRESS_MODE_FIXED                (0x2 << 28) // (HDMA_CH) Fixed Mode.
N#define AT91C_HDMA_AUTO       (0x1 << 31) // (HDMA_CH) Automatic multiple buffer transfer enable
N#define 	AT91C_HDMA_AUTO_DISABLE              (0x0 << 31) // (HDMA_CH) Automatic multiple buffer transfer is disabled.
N#define 	AT91C_HDMA_AUTO_ENABLE               (0x1 << 31) // (HDMA_CH) Automatic multiple buffer transfer is enabled. This enables replay mode or contiguous mode when several buffers are transferred.
N// -------- HDMA_CFG : (HDMA_CH Offset: 0x14)  -------- 
N#define AT91C_HDMA_SRC_PER    (0xF <<  0) // (HDMA_CH) Channel Source Request is associated with peripheral identifier coded SRC_PER handshaking interface.
N#define 	AT91C_HDMA_SRC_PER_0                    (0x0) // (HDMA_CH) HW Handshaking Interface number 0.
N#define 	AT91C_HDMA_SRC_PER_1                    (0x1) // (HDMA_CH) HW Handshaking Interface number 1.
N#define 	AT91C_HDMA_SRC_PER_2                    (0x2) // (HDMA_CH) HW Handshaking Interface number 2.
N#define 	AT91C_HDMA_SRC_PER_3                    (0x3) // (HDMA_CH) HW Handshaking Interface number 3.
N#define 	AT91C_HDMA_SRC_PER_4                    (0x4) // (HDMA_CH) HW Handshaking Interface number 4.
N#define 	AT91C_HDMA_SRC_PER_5                    (0x5) // (HDMA_CH) HW Handshaking Interface number 5.
N#define 	AT91C_HDMA_SRC_PER_6                    (0x6) // (HDMA_CH) HW Handshaking Interface number 6.
N#define 	AT91C_HDMA_SRC_PER_7                    (0x7) // (HDMA_CH) HW Handshaking Interface number 7.
N#define 	AT91C_HDMA_SRC_PER_8                    (0x8) // (HDMA_CH) HW Handshaking Interface number 8.
N#define 	AT91C_HDMA_SRC_PER_9                    (0x9) // (HDMA_CH) HW Handshaking Interface number 9.
N#define 	AT91C_HDMA_SRC_PER_10                   (0xA) // (HDMA_CH) HW Handshaking Interface number 10.
N#define 	AT91C_HDMA_SRC_PER_11                   (0xB) // (HDMA_CH) HW Handshaking Interface number 11.
N#define 	AT91C_HDMA_SRC_PER_12                   (0xC) // (HDMA_CH) HW Handshaking Interface number 12.
N#define 	AT91C_HDMA_SRC_PER_13                   (0xD) // (HDMA_CH) HW Handshaking Interface number 13.
N#define 	AT91C_HDMA_SRC_PER_14                   (0xE) // (HDMA_CH) HW Handshaking Interface number 14.
N#define 	AT91C_HDMA_SRC_PER_15                   (0xF) // (HDMA_CH) HW Handshaking Interface number 15.
N#define AT91C_HDMA_DST_PER    (0xF <<  4) // (HDMA_CH) Channel Destination Request is associated with peripheral identifier coded DST_PER handshaking interface.
N#define 	AT91C_HDMA_DST_PER_0                    (0x0 <<  4) // (HDMA_CH) HW Handshaking Interface number 0.
N#define 	AT91C_HDMA_DST_PER_1                    (0x1 <<  4) // (HDMA_CH) HW Handshaking Interface number 1.
N#define 	AT91C_HDMA_DST_PER_2                    (0x2 <<  4) // (HDMA_CH) HW Handshaking Interface number 2.
N#define 	AT91C_HDMA_DST_PER_3                    (0x3 <<  4) // (HDMA_CH) HW Handshaking Interface number 3.
N#define 	AT91C_HDMA_DST_PER_4                    (0x4 <<  4) // (HDMA_CH) HW Handshaking Interface number 4.
N#define 	AT91C_HDMA_DST_PER_5                    (0x5 <<  4) // (HDMA_CH) HW Handshaking Interface number 5.
N#define 	AT91C_HDMA_DST_PER_6                    (0x6 <<  4) // (HDMA_CH) HW Handshaking Interface number 6.
N#define 	AT91C_HDMA_DST_PER_7                    (0x7 <<  4) // (HDMA_CH) HW Handshaking Interface number 7.
N#define 	AT91C_HDMA_DST_PER_8                    (0x8 <<  4) // (HDMA_CH) HW Handshaking Interface number 8.
N#define 	AT91C_HDMA_DST_PER_9                    (0x9 <<  4) // (HDMA_CH) HW Handshaking Interface number 9.
N#define 	AT91C_HDMA_DST_PER_10                   (0xA <<  4) // (HDMA_CH) HW Handshaking Interface number 10.
N#define 	AT91C_HDMA_DST_PER_11                   (0xB <<  4) // (HDMA_CH) HW Handshaking Interface number 11.
N#define 	AT91C_HDMA_DST_PER_12                   (0xC <<  4) // (HDMA_CH) HW Handshaking Interface number 12.
N#define 	AT91C_HDMA_DST_PER_13                   (0xD <<  4) // (HDMA_CH) HW Handshaking Interface number 13.
N#define 	AT91C_HDMA_DST_PER_14                   (0xE <<  4) // (HDMA_CH) HW Handshaking Interface number 14.
N#define 	AT91C_HDMA_DST_PER_15                   (0xF <<  4) // (HDMA_CH) HW Handshaking Interface number 15.
N#define AT91C_HDMA_SRC_REP    (0x1 <<  8) // (HDMA_CH) Source Replay Mode
N#define 	AT91C_HDMA_SRC_REP_CONTIGUOUS_ADDR      (0x0 <<  8) // (HDMA_CH) When automatic mode is activated, source address is contiguous between two buffers.
N#define 	AT91C_HDMA_SRC_REP_RELOAD_ADDR          (0x1 <<  8) // (HDMA_CH) When automatic mode is activated, the source address and the control register are reloaded from previous transfer..
N#define AT91C_HDMA_SRC_H2SEL  (0x1 <<  9) // (HDMA_CH) Source Handshaking Mode
N#define 	AT91C_HDMA_SRC_H2SEL_SW                   (0x0 <<  9) // (HDMA_CH) Software handshaking interface is used to trigger a transfer request.
N#define 	AT91C_HDMA_SRC_H2SEL_HW                   (0x1 <<  9) // (HDMA_CH) Hardware handshaking interface is used to trigger a transfer request.
N#define AT91C_HDMA_DST_REP    (0x1 << 12) // (HDMA_CH) Destination Replay Mode
N#define 	AT91C_HDMA_DST_REP_CONTIGUOUS_ADDR      (0x0 << 12) // (HDMA_CH) When automatic mode is activated, destination address is contiguous between two buffers.
N#define 	AT91C_HDMA_DST_REP_RELOAD_ADDR          (0x1 << 12) // (HDMA_CH) When automatic mode is activated, the destination address and the control register are reloaded from previous transfer..
N#define AT91C_HDMA_DST_H2SEL  (0x1 << 13) // (HDMA_CH) Destination Handshaking Mode
N#define 	AT91C_HDMA_DST_H2SEL_SW                   (0x0 << 13) // (HDMA_CH) Software handshaking interface is used to trigger a transfer request.
N#define 	AT91C_HDMA_DST_H2SEL_HW                   (0x1 << 13) // (HDMA_CH) Hardware handshaking interface is used to trigger a transfer request.
N#define AT91C_HDMA_SOD        (0x1 << 16) // (HDMA_CH) STOP ON DONE
N#define 	AT91C_HDMA_SOD_DISABLE              (0x0 << 16) // (HDMA_CH) STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register.
N#define 	AT91C_HDMA_SOD_ENABLE               (0x1 << 16) // (HDMA_CH) STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1.
N#define AT91C_HDMA_LOCK_IF    (0x1 << 20) // (HDMA_CH) Interface Lock
N#define 	AT91C_HDMA_LOCK_IF_DISABLE              (0x0 << 20) // (HDMA_CH) Interface Lock capability is disabled.
N#define 	AT91C_HDMA_LOCK_IF_ENABLE               (0x1 << 20) // (HDMA_CH) Interface Lock capability is enabled.
N#define AT91C_HDMA_LOCK_B     (0x1 << 21) // (HDMA_CH) AHB Bus Lock
N#define 	AT91C_HDMA_LOCK_B_DISABLE              (0x0 << 21) // (HDMA_CH) AHB Bus Locking capability is disabled.
N#define 	AT91C_HDMA_LOCK_B_ENABLE               (0x1 << 21) // (HDMA_CH) AHB Bus Locking capability is enabled.
N#define AT91C_HDMA_LOCK_IF_L  (0x1 << 22) // (HDMA_CH) Master Interface Arbiter Lock
N#define 	AT91C_HDMA_LOCK_IF_L_CHUNK                (0x0 << 22) // (HDMA_CH) The Master Interface Arbiter is locked by the channel x for a chunk transfer.
N#define 	AT91C_HDMA_LOCK_IF_L_BUFFER               (0x1 << 22) // (HDMA_CH) The Master Interface Arbiter is locked by the channel x for a buffer transfer.
N#define AT91C_HDMA_AHB_PROT   (0x7 << 24) // (HDMA_CH) AHB Prot
N#define AT91C_HDMA_FIFOCFG    (0x3 << 28) // (HDMA_CH) FIFO Request Configuration
N#define 	AT91C_HDMA_FIFOCFG_LARGESTBURST         (0x0 << 28) // (HDMA_CH) The largest defined length AHB burst is performed on the destination AHB interface.
N#define 	AT91C_HDMA_FIFOCFG_HALFFIFO             (0x1 << 28) // (HDMA_CH) When half fifo size is available/filled a source/destination request is serviced.
N#define 	AT91C_HDMA_FIFOCFG_ENOUGHSPACE          (0x2 << 28) // (HDMA_CH) When there is enough space/data available to perfom a single AHB access then the request is serviced.
N// -------- HDMA_SPIP : (HDMA_CH Offset: 0x18)  -------- 
N#define AT91C_SPIP_HOLE       (0xFFFF <<  0) // (HDMA_CH) This field indicates the value to add to the address when the programmable boundary has been reached.
N#define AT91C_SPIP_BOUNDARY   (0x3FF << 16) // (HDMA_CH) This field indicates the number of source transfers to perform before the automatic address increment operation.
N// -------- HDMA_DPIP : (HDMA_CH Offset: 0x1c)  -------- 
N#define AT91C_DPIP_HOLE       (0xFFFF <<  0) // (HDMA_CH) This field indicates the value to add to the address when the programmable boundary has been reached.
N#define AT91C_DPIP_BOUNDARY   (0x3FF << 16) // (HDMA_CH) This field indicates the number of source transfers to perform before the automatic address increment operation.
N// -------- HDMA_BDSCR : (HDMA_CH Offset: 0x20)  -------- 
N// -------- HDMA_CADDR : (HDMA_CH Offset: 0x24)  -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR HDMA controller
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_HDMA {
N	AT91_REG	 HDMA_GCFG; 	// HDMA Global Configuration Register
N	AT91_REG	 HDMA_EN; 	// HDMA Controller Enable Register
N	AT91_REG	 HDMA_SREQ; 	// HDMA Software Single Request Register
N	AT91_REG	 HDMA_CREQ; 	// HDMA Software Chunk Transfer Request Register
N	AT91_REG	 HDMA_LAST; 	// HDMA Software Last Transfer Flag Register
N	AT91_REG	 HDMA_SYNC; 	// HDMA Request Synchronization Register
N	AT91_REG	 HDMA_EBCIER; 	// HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Enable register
N	AT91_REG	 HDMA_EBCIDR; 	// HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Disable register
N	AT91_REG	 HDMA_EBCIMR; 	// HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Mask Register
N	AT91_REG	 HDMA_EBCISR; 	// HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Status Register
N	AT91_REG	 HDMA_CHER; 	// HDMA Channel Handler Enable Register
N	AT91_REG	 HDMA_CHDR; 	// HDMA Channel Handler Disable Register
N	AT91_REG	 HDMA_CHSR; 	// HDMA Channel Handler Status Register
N	AT91_REG	 HDMA_RSVD0; 	// HDMA Reserved
N	AT91_REG	 HDMA_RSVD1; 	// HDMA Reserved
N	AT91S_HDMA_CH	 HDMA_CH[8]; 	// HDMA Channel structure
N} AT91S_HDMA, *AT91PS_HDMA;
N#else
S#define HDMA_GCFG       (AT91_CAST(AT91_REG *) 	0x00000000) // (HDMA_GCFG) HDMA Global Configuration Register
S#define HDMA_EN         (AT91_CAST(AT91_REG *) 	0x00000004) // (HDMA_EN) HDMA Controller Enable Register
S#define HDMA_SREQ       (AT91_CAST(AT91_REG *) 	0x00000008) // (HDMA_SREQ) HDMA Software Single Request Register
S#define HDMA_CREQ       (AT91_CAST(AT91_REG *) 	0x0000000C) // (HDMA_CREQ) HDMA Software Chunk Transfer Request Register
S#define HDMA_LAST       (AT91_CAST(AT91_REG *) 	0x00000010) // (HDMA_LAST) HDMA Software Last Transfer Flag Register
S#define HDMA_SYNC       (AT91_CAST(AT91_REG *) 	0x00000014) // (HDMA_SYNC) HDMA Request Synchronization Register
S#define HDMA_EBCIER     (AT91_CAST(AT91_REG *) 	0x00000018) // (HDMA_EBCIER) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Enable register
S#define HDMA_EBCIDR     (AT91_CAST(AT91_REG *) 	0x0000001C) // (HDMA_EBCIDR) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Disable register
S#define HDMA_EBCIMR     (AT91_CAST(AT91_REG *) 	0x00000020) // (HDMA_EBCIMR) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Mask Register
S#define HDMA_EBCISR     (AT91_CAST(AT91_REG *) 	0x00000024) // (HDMA_EBCISR) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Status Register
S#define HDMA_CHER       (AT91_CAST(AT91_REG *) 	0x00000028) // (HDMA_CHER) HDMA Channel Handler Enable Register
S#define HDMA_CHDR       (AT91_CAST(AT91_REG *) 	0x0000002C) // (HDMA_CHDR) HDMA Channel Handler Disable Register
S#define HDMA_CHSR       (AT91_CAST(AT91_REG *) 	0x00000030) // (HDMA_CHSR) HDMA Channel Handler Status Register
S#define HDMA_RSVD0      (AT91_CAST(AT91_REG *) 	0x00000034) // (HDMA_RSVD0) HDMA Reserved
S#define HDMA_RSVD1      (AT91_CAST(AT91_REG *) 	0x00000038) // (HDMA_RSVD1) HDMA Reserved
S
N#endif
N// -------- HDMA_GCFG : (HDMA Offset: 0x0)  -------- 
N#define AT91C_HDMA_IF0_BIGEND (0x1 <<  0) // (HDMA) AHB-Lite Interface 0 endian mode.
N#define 	AT91C_HDMA_IF0_BIGEND_IS_LITTLE_ENDIAN     (0x0) // (HDMA) AHB-Lite Interface 0 is little endian.
N#define 	AT91C_HDMA_IF0_BIGEND_IS_BIG_ENDIAN        (0x1) // (HDMA) AHB-Lite Interface 0 is big endian.
N#define AT91C_HDMA_IF1_BIGEND (0x1 <<  1) // (HDMA) AHB-Lite Interface 1 endian mode.
N#define 	AT91C_HDMA_IF1_BIGEND_IS_LITTLE_ENDIAN     (0x0 <<  1) // (HDMA) AHB-Lite Interface 1 is little endian.
N#define 	AT91C_HDMA_IF1_BIGEND_IS_BIG_ENDIAN        (0x1 <<  1) // (HDMA) AHB-Lite Interface 1 is big endian.
N#define AT91C_HDMA_IF2_BIGEND (0x1 <<  2) // (HDMA) AHB-Lite Interface 2 endian mode.
N#define 	AT91C_HDMA_IF2_BIGEND_IS_LITTLE_ENDIAN     (0x0 <<  2) // (HDMA) AHB-Lite Interface 2 is little endian.
N#define 	AT91C_HDMA_IF2_BIGEND_IS_BIG_ENDIAN        (0x1 <<  2) // (HDMA) AHB-Lite Interface 2 is big endian.
N#define AT91C_HDMA_IF3_BIGEND (0x1 <<  3) // (HDMA) AHB-Lite Interface 3 endian mode.
N#define 	AT91C_HDMA_IF3_BIGEND_IS_LITTLE_ENDIAN     (0x0 <<  3) // (HDMA) AHB-Lite Interface 3 is little endian.
N#define 	AT91C_HDMA_IF3_BIGEND_IS_BIG_ENDIAN        (0x1 <<  3) // (HDMA) AHB-Lite Interface 3 is big endian.
N#define AT91C_HDMA_ARB_CFG    (0x1 <<  4) // (HDMA) Arbiter mode.
N#define 	AT91C_HDMA_ARB_CFG_FIXED                (0x0 <<  4) // (HDMA) Fixed priority arbiter.
N#define 	AT91C_HDMA_ARB_CFG_ROUND_ROBIN          (0x1 <<  4) // (HDMA) Modified round robin arbiter.
N// -------- HDMA_EN : (HDMA Offset: 0x4)  -------- 
N#define AT91C_HDMA_ENABLE     (0x1 <<  0) // (HDMA) 
N#define 	AT91C_HDMA_ENABLE_DISABLE              (0x0) // (HDMA) Disables HDMA.
N#define 	AT91C_HDMA_ENABLE_ENABLE               (0x1) // (HDMA) Enables HDMA.
N// -------- HDMA_SREQ : (HDMA Offset: 0x8)  -------- 
N#define AT91C_HDMA_SSREQ0     (0x1 <<  0) // (HDMA) Request a source single transfer on channel 0
N#define 	AT91C_HDMA_SSREQ0_0                    (0x0) // (HDMA) No effect.
N#define 	AT91C_HDMA_SSREQ0_1                    (0x1) // (HDMA) Request a source single transfer on channel 0.
N#define AT91C_HDMA_DSREQ0     (0x1 <<  1) // (HDMA) Request a destination single transfer on channel 0
N#define 	AT91C_HDMA_DSREQ0_0                    (0x0 <<  1) // (HDMA) No effect.
N#define 	AT91C_HDMA_DSREQ0_1                    (0x1 <<  1) // (HDMA) Request a destination single transfer on channel 0.
N#define AT91C_HDMA_SSREQ1     (0x1 <<  2) // (HDMA) Request a source single transfer on channel 1
N#define 	AT91C_HDMA_SSREQ1_0                    (0x0 <<  2) // (HDMA) No effect.
N#define 	AT91C_HDMA_SSREQ1_1                    (0x1 <<  2) // (HDMA) Request a source single transfer on channel 1.
N#define AT91C_HDMA_DSREQ1     (0x1 <<  3) // (HDMA) Request a destination single transfer on channel 1
N#define 	AT91C_HDMA_DSREQ1_0                    (0x0 <<  3) // (HDMA) No effect.
N#define 	AT91C_HDMA_DSREQ1_1                    (0x1 <<  3) // (HDMA) Request a destination single transfer on channel 1.
N#define AT91C_HDMA_SSREQ2     (0x1 <<  4) // (HDMA) Request a source single transfer on channel 2
N#define 	AT91C_HDMA_SSREQ2_0                    (0x0 <<  4) // (HDMA) No effect.
N#define 	AT91C_HDMA_SSREQ2_1                    (0x1 <<  4) // (HDMA) Request a source single transfer on channel 2.
N#define AT91C_HDMA_DSREQ2     (0x1 <<  5) // (HDMA) Request a destination single transfer on channel 2
N#define 	AT91C_HDMA_DSREQ2_0                    (0x0 <<  5) // (HDMA) No effect.
N#define 	AT91C_HDMA_DSREQ2_1                    (0x1 <<  5) // (HDMA) Request a destination single transfer on channel 2.
N#define AT91C_HDMA_SSREQ3     (0x1 <<  6) // (HDMA) Request a source single transfer on channel 3
N#define 	AT91C_HDMA_SSREQ3_0                    (0x0 <<  6) // (HDMA) No effect.
N#define 	AT91C_HDMA_SSREQ3_1                    (0x1 <<  6) // (HDMA) Request a source single transfer on channel 3.
N#define AT91C_HDMA_DSREQ3     (0x1 <<  7) // (HDMA) Request a destination single transfer on channel 3
N#define 	AT91C_HDMA_DSREQ3_0                    (0x0 <<  7) // (HDMA) No effect.
N#define 	AT91C_HDMA_DSREQ3_1                    (0x1 <<  7) // (HDMA) Request a destination single transfer on channel 3.
N#define AT91C_HDMA_SSREQ4     (0x1 <<  8) // (HDMA) Request a source single transfer on channel 4
N#define 	AT91C_HDMA_SSREQ4_0                    (0x0 <<  8) // (HDMA) No effect.
N#define 	AT91C_HDMA_SSREQ4_1                    (0x1 <<  8) // (HDMA) Request a source single transfer on channel 4.
N#define AT91C_HDMA_DSREQ4     (0x1 <<  9) // (HDMA) Request a destination single transfer on channel 4
N#define 	AT91C_HDMA_DSREQ4_0                    (0x0 <<  9) // (HDMA) No effect.
N#define 	AT91C_HDMA_DSREQ4_1                    (0x1 <<  9) // (HDMA) Request a destination single transfer on channel 4.
N#define AT91C_HDMA_SSREQ5     (0x1 << 10) // (HDMA) Request a source single transfer on channel 5
N#define 	AT91C_HDMA_SSREQ5_0                    (0x0 << 10) // (HDMA) No effect.
N#define 	AT91C_HDMA_SSREQ5_1                    (0x1 << 10) // (HDMA) Request a source single transfer on channel 5.
N#define AT91C_HDMA_DSREQ6     (0x1 << 11) // (HDMA) Request a destination single transfer on channel 5
N#define 	AT91C_HDMA_DSREQ6_0                    (0x0 << 11) // (HDMA) No effect.
N#define 	AT91C_HDMA_DSREQ6_1                    (0x1 << 11) // (HDMA) Request a destination single transfer on channel 5.
N#define AT91C_HDMA_SSREQ6     (0x1 << 12) // (HDMA) Request a source single transfer on channel 6
N#define 	AT91C_HDMA_SSREQ6_0                    (0x0 << 12) // (HDMA) No effect.
N#define 	AT91C_HDMA_SSREQ6_1                    (0x1 << 12) // (HDMA) Request a source single transfer on channel 6.
N#define AT91C_HDMA_SSREQ7     (0x1 << 14) // (HDMA) Request a source single transfer on channel 7
N#define 	AT91C_HDMA_SSREQ7_0                    (0x0 << 14) // (HDMA) No effect.
N#define 	AT91C_HDMA_SSREQ7_1                    (0x1 << 14) // (HDMA) Request a source single transfer on channel 7.
N#define AT91C_HDMA_DSREQ7     (0x1 << 15) // (HDMA) Request a destination single transfer on channel 7
N#define 	AT91C_HDMA_DSREQ7_0                    (0x0 << 15) // (HDMA) No effect.
N#define 	AT91C_HDMA_DSREQ7_1                    (0x1 << 15) // (HDMA) Request a destination single transfer on channel 7.
N// -------- HDMA_CREQ : (HDMA Offset: 0xc)  -------- 
N#define AT91C_HDMA_SCREQ0     (0x1 <<  0) // (HDMA) Request a source chunk transfer on channel 0
N#define 	AT91C_HDMA_SCREQ0_0                    (0x0) // (HDMA) No effect.
N#define 	AT91C_HDMA_SCREQ0_1                    (0x1) // (HDMA) Request a source chunk transfer on channel 0.
N#define AT91C_HDMA_DCREQ0     (0x1 <<  1) // (HDMA) Request a destination chunk transfer on channel 0
N#define 	AT91C_HDMA_DCREQ0_0                    (0x0 <<  1) // (HDMA) No effect.
N#define 	AT91C_HDMA_DCREQ0_1                    (0x1 <<  1) // (HDMA) Request a destination chunk transfer on channel 0.
N#define AT91C_HDMA_SCREQ1     (0x1 <<  2) // (HDMA) Request a source chunk transfer on channel 1
N#define 	AT91C_HDMA_SCREQ1_0                    (0x0 <<  2) // (HDMA) No effect.
N#define 	AT91C_HDMA_SCREQ1_1                    (0x1 <<  2) // (HDMA) Request a source chunk transfer on channel 1.
N#define AT91C_HDMA_DCREQ1     (0x1 <<  3) // (HDMA) Request a destination chunk transfer on channel 1
N#define 	AT91C_HDMA_DCREQ1_0                    (0x0 <<  3) // (HDMA) No effect.
N#define 	AT91C_HDMA_DCREQ1_1                    (0x1 <<  3) // (HDMA) Request a destination chunk transfer on channel 1.
N#define AT91C_HDMA_SCREQ2     (0x1 <<  4) // (HDMA) Request a source chunk transfer on channel 2
N#define 	AT91C_HDMA_SCREQ2_0                    (0x0 <<  4) // (HDMA) No effect.
N#define 	AT91C_HDMA_SCREQ2_1                    (0x1 <<  4) // (HDMA) Request a source chunk transfer on channel 2.
N#define AT91C_HDMA_DCREQ2     (0x1 <<  5) // (HDMA) Request a destination chunk transfer on channel 2
N#define 	AT91C_HDMA_DCREQ2_0                    (0x0 <<  5) // (HDMA) No effect.
N#define 	AT91C_HDMA_DCREQ2_1                    (0x1 <<  5) // (HDMA) Request a destination chunk transfer on channel 2.
N#define AT91C_HDMA_SCREQ3     (0x1 <<  6) // (HDMA) Request a source chunk transfer on channel 3
N#define 	AT91C_HDMA_SCREQ3_0                    (0x0 <<  6) // (HDMA) No effect.
N#define 	AT91C_HDMA_SCREQ3_1                    (0x1 <<  6) // (HDMA) Request a source chunk transfer on channel 3.
N#define AT91C_HDMA_DCREQ3     (0x1 <<  7) // (HDMA) Request a destination chunk transfer on channel 3
N#define 	AT91C_HDMA_DCREQ3_0                    (0x0 <<  7) // (HDMA) No effect.
N#define 	AT91C_HDMA_DCREQ3_1                    (0x1 <<  7) // (HDMA) Request a destination chunk transfer on channel 3.
N#define AT91C_HDMA_SCREQ4     (0x1 <<  8) // (HDMA) Request a source chunk transfer on channel 4
N#define 	AT91C_HDMA_SCREQ4_0                    (0x0 <<  8) // (HDMA) No effect.
N#define 	AT91C_HDMA_SCREQ4_1                    (0x1 <<  8) // (HDMA) Request a source chunk transfer on channel 4.
N#define AT91C_HDMA_DCREQ4     (0x1 <<  9) // (HDMA) Request a destination chunk transfer on channel 4
N#define 	AT91C_HDMA_DCREQ4_0                    (0x0 <<  9) // (HDMA) No effect.
N#define 	AT91C_HDMA_DCREQ4_1                    (0x1 <<  9) // (HDMA) Request a destination chunk transfer on channel 4.
N#define AT91C_HDMA_SCREQ5     (0x1 << 10) // (HDMA) Request a source chunk transfer on channel 5
N#define 	AT91C_HDMA_SCREQ5_0                    (0x0 << 10) // (HDMA) No effect.
N#define 	AT91C_HDMA_SCREQ5_1                    (0x1 << 10) // (HDMA) Request a source chunk transfer on channel 5.
N#define AT91C_HDMA_DCREQ6     (0x1 << 11) // (HDMA) Request a destination chunk transfer on channel 5
N#define 	AT91C_HDMA_DCREQ6_0                    (0x0 << 11) // (HDMA) No effect.
N#define 	AT91C_HDMA_DCREQ6_1                    (0x1 << 11) // (HDMA) Request a destination chunk transfer on channel 5.
N#define AT91C_HDMA_SCREQ6     (0x1 << 12) // (HDMA) Request a source chunk transfer on channel 6
N#define 	AT91C_HDMA_SCREQ6_0                    (0x0 << 12) // (HDMA) No effect.
N#define 	AT91C_HDMA_SCREQ6_1                    (0x1 << 12) // (HDMA) Request a source chunk transfer on channel 6.
N#define AT91C_HDMA_SCREQ7     (0x1 << 14) // (HDMA) Request a source chunk transfer on channel 7
N#define 	AT91C_HDMA_SCREQ7_0                    (0x0 << 14) // (HDMA) No effect.
N#define 	AT91C_HDMA_SCREQ7_1                    (0x1 << 14) // (HDMA) Request a source chunk transfer on channel 7.
N#define AT91C_HDMA_DCREQ7     (0x1 << 15) // (HDMA) Request a destination chunk transfer on channel 7
N#define 	AT91C_HDMA_DCREQ7_0                    (0x0 << 15) // (HDMA) No effect.
N#define 	AT91C_HDMA_DCREQ7_1                    (0x1 << 15) // (HDMA) Request a destination chunk transfer on channel 7.
N// -------- HDMA_LAST : (HDMA Offset: 0x10)  -------- 
N#define AT91C_HDMA_SLAST0     (0x1 <<  0) // (HDMA) Indicates that this source request is the last transfer of the buffer on channel 0
N#define 	AT91C_HDMA_SLAST0_0                    (0x0) // (HDMA) No effect.
N#define 	AT91C_HDMA_SLAST0_1                    (0x1) // (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 0.
N#define AT91C_HDMA_DLAST0     (0x1 <<  1) // (HDMA) Indicates that this destination request is the last transfer of the buffer on channel 0
N#define 	AT91C_HDMA_DLAST0_0                    (0x0 <<  1) // (HDMA) No effect.
N#define 	AT91C_HDMA_DLAST0_1                    (0x1 <<  1) // (HDMA) Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer on channel 0.
N#define AT91C_HDMA_SLAST1     (0x1 <<  2) // (HDMA) Indicates that this source request is the last transfer of the buffer on channel 1
N#define 	AT91C_HDMA_SLAST1_0                    (0x0 <<  2) // (HDMA) No effect.
N#define 	AT91C_HDMA_SLAST1_1                    (0x1 <<  2) // (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 1.
N#define AT91C_HDMA_DLAST1     (0x1 <<  3) // (HDMA) Indicates that this destination request is the last transfer of the buffer on channel 1
N#define 	AT91C_HDMA_DLAST1_0                    (0x0 <<  3) // (HDMA) No effect.
N#define 	AT91C_HDMA_DLAST1_1                    (0x1 <<  3) // (HDMA) Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer on channel 1.
N#define AT91C_HDMA_SLAST2     (0x1 <<  4) // (HDMA) Indicates that this source request is the last transfer of the buffer on channel 2
N#define 	AT91C_HDMA_SLAST2_0                    (0x0 <<  4) // (HDMA) No effect.
N#define 	AT91C_HDMA_SLAST2_1                    (0x1 <<  4) // (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 2.
N#define AT91C_HDMA_DLAST2     (0x1 <<  5) // (HDMA) Indicates that this destination request is the last transfer of the buffer on channel 2
N#define 	AT91C_HDMA_DLAST2_0                    (0x0 <<  5) // (HDMA) No effect.
N#define 	AT91C_HDMA_DLAST2_1                    (0x1 <<  5) // (HDMA) Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer on channel 2.
N#define AT91C_HDMA_SLAST3     (0x1 <<  6) // (HDMA) Indicates that this source request is the last transfer of the buffer on channel 3
N#define 	AT91C_HDMA_SLAST3_0                    (0x0 <<  6) // (HDMA) No effect.
N#define 	AT91C_HDMA_SLAST3_1                    (0x1 <<  6) // (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 3.
N#define AT91C_HDMA_DLAST3     (0x1 <<  7) // (HDMA) Indicates that this destination request is the last transfer of the buffer on channel 3
N#define 	AT91C_HDMA_DLAST3_0                    (0x0 <<  7) // (HDMA) No effect.
N#define 	AT91C_HDMA_DLAST3_1                    (0x1 <<  7) // (HDMA) Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer on channel 3.
N#define AT91C_HDMA_SLAST4     (0x1 <<  8) // (HDMA) Indicates that this source request is the last transfer of the buffer on channel 4
N#define 	AT91C_HDMA_SLAST4_0                    (0x0 <<  8) // (HDMA) No effect.
N#define 	AT91C_HDMA_SLAST4_1                    (0x1 <<  8) // (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 4.
N#define AT91C_HDMA_DLAST4     (0x1 <<  9) // (HDMA) Indicates that this destination request is the last transfer of the buffer on channel 4
N#define 	AT91C_HDMA_DLAST4_0                    (0x0 <<  9) // (HDMA) No effect.
N#define 	AT91C_HDMA_DLAST4_1                    (0x1 <<  9) // (HDMA) Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer on channel 4.
N#define AT91C_HDMA_SLAST5     (0x1 << 10) // (HDMA) Indicates that this source request is the last transfer of the buffer on channel 5
N#define 	AT91C_HDMA_SLAST5_0                    (0x0 << 10) // (HDMA) No effect.
N#define 	AT91C_HDMA_SLAST5_1                    (0x1 << 10) // (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 5.
N#define AT91C_HDMA_DLAST6     (0x1 << 11) // (HDMA) Indicates that this destination request is the last transfer of the buffer on channel 5
N#define 	AT91C_HDMA_DLAST6_0                    (0x0 << 11) // (HDMA) No effect.
N#define 	AT91C_HDMA_DLAST6_1                    (0x1 << 11) // (HDMA) Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer on channel 5.
N#define AT91C_HDMA_SLAST6     (0x1 << 12) // (HDMA) Indicates that this source request is the last transfer of the buffer on channel 6
N#define 	AT91C_HDMA_SLAST6_0                    (0x0 << 12) // (HDMA) No effect.
N#define 	AT91C_HDMA_SLAST6_1                    (0x1 << 12) // (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 6.
N#define AT91C_HDMA_SLAST7     (0x1 << 14) // (HDMA) Indicates that this source request is the last transfer of the buffer on channel 7
N#define 	AT91C_HDMA_SLAST7_0                    (0x0 << 14) // (HDMA) No effect.
N#define 	AT91C_HDMA_SLAST7_1                    (0x1 << 14) // (HDMA) Writing one to SLASTx prior to writing one to SSREQx or SCREQx indicates that this source request is the last transfer of the buffer on channel 7.
N#define AT91C_HDMA_DLAST7     (0x1 << 15) // (HDMA) Indicates that this destination request is the last transfer of the buffer on channel 7
N#define 	AT91C_HDMA_DLAST7_0                    (0x0 << 15) // (HDMA) No effect.
N#define 	AT91C_HDMA_DLAST7_1                    (0x1 << 15) // (HDMA) Writing one to DLASTx prior to writing one to DSREQx or DCREQx indicates that this destination request is the last transfer of the buffer on channel 7.
N// -------- HDMA_SYNC : (HDMA Offset: 0x14)  -------- 
N#define AT91C_SYNC_REQ        (0xFFFF <<  0) // (HDMA) 
N// -------- HDMA_EBCIER : (HDMA Offset: 0x18) Buffer Transfer Completed/Chained Buffer Transfer Completed/Access Error Interrupt Enable Register -------- 
N#define AT91C_HDMA_BTC0       (0x1 <<  0) // (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_BTC1       (0x1 <<  1) // (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_BTC2       (0x1 <<  2) // (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_BTC3       (0x1 <<  3) // (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_BTC4       (0x1 <<  4) // (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_BTC5       (0x1 <<  5) // (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_BTC6       (0x1 <<  6) // (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_BTC7       (0x1 <<  7) // (HDMA) Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_CBTC0      (0x1 <<  8) // (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_CBTC1      (0x1 <<  9) // (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_CBTC2      (0x1 << 10) // (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_CBTC3      (0x1 << 11) // (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_CBTC4      (0x1 << 12) // (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_CBTC5      (0x1 << 13) // (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_CBTC6      (0x1 << 14) // (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_CBTC7      (0x1 << 15) // (HDMA) Chained Buffer Transfer Completed Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_ERR0       (0x1 << 16) // (HDMA) Access HDMA_Error Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_ERR1       (0x1 << 17) // (HDMA) Access HDMA_Error Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_ERR2       (0x1 << 18) // (HDMA) Access HDMA_Error Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_ERR3       (0x1 << 19) // (HDMA) Access HDMA_Error Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_ERR4       (0x1 << 20) // (HDMA) Access HDMA_Error Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_ERR5       (0x1 << 21) // (HDMA) Access HDMA_Error Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_ERR6       (0x1 << 22) // (HDMA) Access HDMA_Error Interrupt Enable/Disable/Status Register
N#define AT91C_HDMA_ERR7       (0x1 << 23) // (HDMA) Access HDMA_Error Interrupt Enable/Disable/Status Register
N// -------- HDMA_EBCIDR : (HDMA Offset: 0x1c)  -------- 
N// -------- HDMA_EBCIMR : (HDMA Offset: 0x20)  -------- 
N// -------- HDMA_EBCISR : (HDMA Offset: 0x24)  -------- 
N// -------- HDMA_CHER : (HDMA Offset: 0x28)  -------- 
N#define AT91C_HDMA_ENA0       (0x1 <<  0) // (HDMA) When set, channel 0 enabled.
N#define 	AT91C_HDMA_ENA0_0                    (0x0) // (HDMA) No effect.
N#define 	AT91C_HDMA_ENA0_1                    (0x1) // (HDMA) Channel 0 enabled.
N#define AT91C_HDMA_ENA1       (0x1 <<  1) // (HDMA) When set, channel 1 enabled.
N#define 	AT91C_HDMA_ENA1_0                    (0x0 <<  1) // (HDMA) No effect.
N#define 	AT91C_HDMA_ENA1_1                    (0x1 <<  1) // (HDMA) Channel 1 enabled.
N#define AT91C_HDMA_ENA2       (0x1 <<  2) // (HDMA) When set, channel 2 enabled.
N#define 	AT91C_HDMA_ENA2_0                    (0x0 <<  2) // (HDMA) No effect.
N#define 	AT91C_HDMA_ENA2_1                    (0x1 <<  2) // (HDMA) Channel 2 enabled.
N#define AT91C_HDMA_ENA3       (0x1 <<  3) // (HDMA) When set, channel 3 enabled.
N#define 	AT91C_HDMA_ENA3_0                    (0x0 <<  3) // (HDMA) No effect.
N#define 	AT91C_HDMA_ENA3_1                    (0x1 <<  3) // (HDMA) Channel 3 enabled.
N#define AT91C_HDMA_ENA4       (0x1 <<  4) // (HDMA) When set, channel 4 enabled.
N#define 	AT91C_HDMA_ENA4_0                    (0x0 <<  4) // (HDMA) No effect.
N#define 	AT91C_HDMA_ENA4_1                    (0x1 <<  4) // (HDMA) Channel 4 enabled.
N#define AT91C_HDMA_ENA5       (0x1 <<  5) // (HDMA) When set, channel 5 enabled.
N#define 	AT91C_HDMA_ENA5_0                    (0x0 <<  5) // (HDMA) No effect.
N#define 	AT91C_HDMA_ENA5_1                    (0x1 <<  5) // (HDMA) Channel 5 enabled.
N#define AT91C_HDMA_ENA6       (0x1 <<  6) // (HDMA) When set, channel 6 enabled.
N#define 	AT91C_HDMA_ENA6_0                    (0x0 <<  6) // (HDMA) No effect.
N#define 	AT91C_HDMA_ENA6_1                    (0x1 <<  6) // (HDMA) Channel 6 enabled.
N#define AT91C_HDMA_ENA7       (0x1 <<  7) // (HDMA) When set, channel 7 enabled.
N#define 	AT91C_HDMA_ENA7_0                    (0x0 <<  7) // (HDMA) No effect.
N#define 	AT91C_HDMA_ENA7_1                    (0x1 <<  7) // (HDMA) Channel 7 enabled.
N#define AT91C_HDMA_SUSP0      (0x1 <<  8) // (HDMA) When set, channel 0 freezed and its current context.
N#define 	AT91C_HDMA_SUSP0_0                    (0x0 <<  8) // (HDMA) No effect.
N#define 	AT91C_HDMA_SUSP0_1                    (0x1 <<  8) // (HDMA) Channel 0 freezed.
N#define AT91C_HDMA_SUSP1      (0x1 <<  9) // (HDMA) When set, channel 1 freezed and its current context.
N#define 	AT91C_HDMA_SUSP1_0                    (0x0 <<  9) // (HDMA) No effect.
N#define 	AT91C_HDMA_SUSP1_1                    (0x1 <<  9) // (HDMA) Channel 1 freezed.
N#define AT91C_HDMA_SUSP2      (0x1 << 10) // (HDMA) When set, channel 2 freezed and its current context.
N#define 	AT91C_HDMA_SUSP2_0                    (0x0 << 10) // (HDMA) No effect.
N#define 	AT91C_HDMA_SUSP2_1                    (0x1 << 10) // (HDMA) Channel 2 freezed.
N#define AT91C_HDMA_SUSP3      (0x1 << 11) // (HDMA) When set, channel 3 freezed and its current context.
N#define 	AT91C_HDMA_SUSP3_0                    (0x0 << 11) // (HDMA) No effect.
N#define 	AT91C_HDMA_SUSP3_1                    (0x1 << 11) // (HDMA) Channel 3 freezed.
N#define AT91C_HDMA_SUSP4      (0x1 << 12) // (HDMA) When set, channel 4 freezed and its current context.
N#define 	AT91C_HDMA_SUSP4_0                    (0x0 << 12) // (HDMA) No effect.
N#define 	AT91C_HDMA_SUSP4_1                    (0x1 << 12) // (HDMA) Channel 4 freezed.
N#define AT91C_HDMA_SUSP5      (0x1 << 13) // (HDMA) When set, channel 5 freezed and its current context.
N#define 	AT91C_HDMA_SUSP5_0                    (0x0 << 13) // (HDMA) No effect.
N#define 	AT91C_HDMA_SUSP5_1                    (0x1 << 13) // (HDMA) Channel 5 freezed.
N#define AT91C_HDMA_SUSP6      (0x1 << 14) // (HDMA) When set, channel 6 freezed and its current context.
N#define 	AT91C_HDMA_SUSP6_0                    (0x0 << 14) // (HDMA) No effect.
N#define 	AT91C_HDMA_SUSP6_1                    (0x1 << 14) // (HDMA) Channel 6 freezed.
N#define AT91C_HDMA_SUSP7      (0x1 << 15) // (HDMA) When set, channel 7 freezed and its current context.
N#define 	AT91C_HDMA_SUSP7_0                    (0x0 << 15) // (HDMA) No effect.
N#define 	AT91C_HDMA_SUSP7_1                    (0x1 << 15) // (HDMA) Channel 7 freezed.
N#define AT91C_HDMA_KEEP0      (0x1 << 24) // (HDMA) When set, it resumes the channel 0 from an automatic stall state.
N#define 	AT91C_HDMA_KEEP0_0                    (0x0 << 24) // (HDMA) No effect.
N#define 	AT91C_HDMA_KEEP0_1                    (0x1 << 24) // (HDMA) Resumes the channel 0.
N#define AT91C_HDMA_KEEP1      (0x1 << 25) // (HDMA) When set, it resumes the channel 1 from an automatic stall state.
N#define 	AT91C_HDMA_KEEP1_0                    (0x0 << 25) // (HDMA) No effect.
N#define 	AT91C_HDMA_KEEP1_1                    (0x1 << 25) // (HDMA) Resumes the channel 1.
N#define AT91C_HDMA_KEEP2      (0x1 << 26) // (HDMA) When set, it resumes the channel 2 from an automatic stall state.
N#define 	AT91C_HDMA_KEEP2_0                    (0x0 << 26) // (HDMA) No effect.
N#define 	AT91C_HDMA_KEEP2_1                    (0x1 << 26) // (HDMA) Resumes the channel 2.
N#define AT91C_HDMA_KEEP3      (0x1 << 27) // (HDMA) When set, it resumes the channel 3 from an automatic stall state.
N#define 	AT91C_HDMA_KEEP3_0                    (0x0 << 27) // (HDMA) No effect.
N#define 	AT91C_HDMA_KEEP3_1                    (0x1 << 27) // (HDMA) Resumes the channel 3.
N#define AT91C_HDMA_KEEP4      (0x1 << 28) // (HDMA) When set, it resumes the channel 4 from an automatic stall state.
N#define 	AT91C_HDMA_KEEP4_0                    (0x0 << 28) // (HDMA) No effect.
N#define 	AT91C_HDMA_KEEP4_1                    (0x1 << 28) // (HDMA) Resumes the channel 4.
N#define AT91C_HDMA_KEEP5      (0x1 << 29) // (HDMA) When set, it resumes the channel 5 from an automatic stall state.
N#define 	AT91C_HDMA_KEEP5_0                    (0x0 << 29) // (HDMA) No effect.
N#define 	AT91C_HDMA_KEEP5_1                    (0x1 << 29) // (HDMA) Resumes the channel 5.
N#define AT91C_HDMA_KEEP6      (0x1 << 30) // (HDMA) When set, it resumes the channel 6 from an automatic stall state.
N#define 	AT91C_HDMA_KEEP6_0                    (0x0 << 30) // (HDMA) No effect.
N#define 	AT91C_HDMA_KEEP6_1                    (0x1 << 30) // (HDMA) Resumes the channel 6.
N#define AT91C_HDMA_KEEP7      (0x1 << 31) // (HDMA) When set, it resumes the channel 7 from an automatic stall state.
N#define 	AT91C_HDMA_KEEP7_0                    (0x0 << 31) // (HDMA) No effect.
N#define 	AT91C_HDMA_KEEP7_1                    (0x1 << 31) // (HDMA) Resumes the channel 7.
N// -------- HDMA_CHDR : (HDMA Offset: 0x2c)  -------- 
N#define AT91C_HDMA_DIS0       (0x1 <<  0) // (HDMA) Write one to this field to disable the channel 0.
N#define 	AT91C_HDMA_DIS0_0                    (0x0) // (HDMA) No effect.
N#define 	AT91C_HDMA_DIS0_1                    (0x1) // (HDMA) Disables the channel 0.
N#define AT91C_HDMA_DIS1       (0x1 <<  1) // (HDMA) Write one to this field to disable the channel 1.
N#define 	AT91C_HDMA_DIS1_0                    (0x0 <<  1) // (HDMA) No effect.
N#define 	AT91C_HDMA_DIS1_1                    (0x1 <<  1) // (HDMA) Disables the channel 1.
N#define AT91C_HDMA_DIS2       (0x1 <<  2) // (HDMA) Write one to this field to disable the channel 2.
N#define 	AT91C_HDMA_DIS2_0                    (0x0 <<  2) // (HDMA) No effect.
N#define 	AT91C_HDMA_DIS2_1                    (0x1 <<  2) // (HDMA) Disables the channel 2.
N#define AT91C_HDMA_DIS3       (0x1 <<  3) // (HDMA) Write one to this field to disable the channel 3.
N#define 	AT91C_HDMA_DIS3_0                    (0x0 <<  3) // (HDMA) No effect.
N#define 	AT91C_HDMA_DIS3_1                    (0x1 <<  3) // (HDMA) Disables the channel 3.
N#define AT91C_HDMA_DIS4       (0x1 <<  4) // (HDMA) Write one to this field to disable the channel 4.
N#define 	AT91C_HDMA_DIS4_0                    (0x0 <<  4) // (HDMA) No effect.
N#define 	AT91C_HDMA_DIS4_1                    (0x1 <<  4) // (HDMA) Disables the channel 4.
N#define AT91C_HDMA_DIS5       (0x1 <<  5) // (HDMA) Write one to this field to disable the channel 5.
N#define 	AT91C_HDMA_DIS5_0                    (0x0 <<  5) // (HDMA) No effect.
N#define 	AT91C_HDMA_DIS5_1                    (0x1 <<  5) // (HDMA) Disables the channel 5.
N#define AT91C_HDMA_DIS6       (0x1 <<  6) // (HDMA) Write one to this field to disable the channel 6.
N#define 	AT91C_HDMA_DIS6_0                    (0x0 <<  6) // (HDMA) No effect.
N#define 	AT91C_HDMA_DIS6_1                    (0x1 <<  6) // (HDMA) Disables the channel 6.
N#define AT91C_HDMA_DIS7       (0x1 <<  7) // (HDMA) Write one to this field to disable the channel 7.
N#define 	AT91C_HDMA_DIS7_0                    (0x0 <<  7) // (HDMA) No effect.
N#define 	AT91C_HDMA_DIS7_1                    (0x1 <<  7) // (HDMA) Disables the channel 7.
N#define AT91C_HDMA_RES0       (0x1 <<  8) // (HDMA) Write one to this field to resume the channel 0 transfer restoring its context.
N#define 	AT91C_HDMA_RES0_0                    (0x0 <<  8) // (HDMA) No effect.
N#define 	AT91C_HDMA_RES0_1                    (0x1 <<  8) // (HDMA) Resumes the channel 0.
N#define AT91C_HDMA_RES1       (0x1 <<  9) // (HDMA) Write one to this field to resume the channel 1 transfer restoring its context.
N#define 	AT91C_HDMA_RES1_0                    (0x0 <<  9) // (HDMA) No effect.
N#define 	AT91C_HDMA_RES1_1                    (0x1 <<  9) // (HDMA) Resumes the channel 1.
N#define AT91C_HDMA_RES2       (0x1 << 10) // (HDMA) Write one to this field to resume the channel 2 transfer restoring its context.
N#define 	AT91C_HDMA_RES2_0                    (0x0 << 10) // (HDMA) No effect.
N#define 	AT91C_HDMA_RES2_1                    (0x1 << 10) // (HDMA) Resumes the channel 2.
N#define AT91C_HDMA_RES3       (0x1 << 11) // (HDMA) Write one to this field to resume the channel 3 transfer restoring its context.
N#define 	AT91C_HDMA_RES3_0                    (0x0 << 11) // (HDMA) No effect.
N#define 	AT91C_HDMA_RES3_1                    (0x1 << 11) // (HDMA) Resumes the channel 3.
N#define AT91C_HDMA_RES4       (0x1 << 12) // (HDMA) Write one to this field to resume the channel 4 transfer restoring its context.
N#define 	AT91C_HDMA_RES4_0                    (0x0 << 12) // (HDMA) No effect.
N#define 	AT91C_HDMA_RES4_1                    (0x1 << 12) // (HDMA) Resumes the channel 4.
N#define AT91C_HDMA_RES5       (0x1 << 13) // (HDMA) Write one to this field to resume the channel 5 transfer restoring its context.
N#define 	AT91C_HDMA_RES5_0                    (0x0 << 13) // (HDMA) No effect.
N#define 	AT91C_HDMA_RES5_1                    (0x1 << 13) // (HDMA) Resumes the channel 5.
N#define AT91C_HDMA_RES6       (0x1 << 14) // (HDMA) Write one to this field to resume the channel 6 transfer restoring its context.
N#define 	AT91C_HDMA_RES6_0                    (0x0 << 14) // (HDMA) No effect.
N#define 	AT91C_HDMA_RES6_1                    (0x1 << 14) // (HDMA) Resumes the channel 6.
N#define AT91C_HDMA_RES7       (0x1 << 15) // (HDMA) Write one to this field to resume the channel 7 transfer restoring its context.
N#define 	AT91C_HDMA_RES7_0                    (0x0 << 15) // (HDMA) No effect.
N#define 	AT91C_HDMA_RES7_1                    (0x1 << 15) // (HDMA) Resumes the channel 7.
N// -------- HDMA_CHSR : (HDMA Offset: 0x30)  -------- 
N#define AT91C_HDMA_EMPT0      (0x1 << 16) // (HDMA) When set, channel 0 is empty.
N#define 	AT91C_HDMA_EMPT0_0                    (0x0 << 16) // (HDMA) No effect.
N#define 	AT91C_HDMA_EMPT0_1                    (0x1 << 16) // (HDMA) Channel 0 empty.
N#define AT91C_HDMA_EMPT1      (0x1 << 17) // (HDMA) When set, channel 1 is empty.
N#define 	AT91C_HDMA_EMPT1_0                    (0x0 << 17) // (HDMA) No effect.
N#define 	AT91C_HDMA_EMPT1_1                    (0x1 << 17) // (HDMA) Channel 1 empty.
N#define AT91C_HDMA_EMPT2      (0x1 << 18) // (HDMA) When set, channel 2 is empty.
N#define 	AT91C_HDMA_EMPT2_0                    (0x0 << 18) // (HDMA) No effect.
N#define 	AT91C_HDMA_EMPT2_1                    (0x1 << 18) // (HDMA) Channel 2 empty.
N#define AT91C_HDMA_EMPT3      (0x1 << 19) // (HDMA) When set, channel 3 is empty.
N#define 	AT91C_HDMA_EMPT3_0                    (0x0 << 19) // (HDMA) No effect.
N#define 	AT91C_HDMA_EMPT3_1                    (0x1 << 19) // (HDMA) Channel 3 empty.
N#define AT91C_HDMA_EMPT4      (0x1 << 20) // (HDMA) When set, channel 4 is empty.
N#define 	AT91C_HDMA_EMPT4_0                    (0x0 << 20) // (HDMA) No effect.
N#define 	AT91C_HDMA_EMPT4_1                    (0x1 << 20) // (HDMA) Channel 4 empty.
N#define AT91C_HDMA_EMPT5      (0x1 << 21) // (HDMA) When set, channel 5 is empty.
N#define 	AT91C_HDMA_EMPT5_0                    (0x0 << 21) // (HDMA) No effect.
N#define 	AT91C_HDMA_EMPT5_1                    (0x1 << 21) // (HDMA) Channel 5 empty.
N#define AT91C_HDMA_EMPT6      (0x1 << 22) // (HDMA) When set, channel 6 is empty.
N#define 	AT91C_HDMA_EMPT6_0                    (0x0 << 22) // (HDMA) No effect.
N#define 	AT91C_HDMA_EMPT6_1                    (0x1 << 22) // (HDMA) Channel 6 empty.
N#define AT91C_HDMA_EMPT7      (0x1 << 23) // (HDMA) When set, channel 7 is empty.
N#define 	AT91C_HDMA_EMPT7_0                    (0x0 << 23) // (HDMA) No effect.
N#define 	AT91C_HDMA_EMPT7_1                    (0x1 << 23) // (HDMA) Channel 7 empty.
N#define AT91C_HDMA_STAL0      (0x1 << 24) // (HDMA) When set, channel 0 is stalled.
N#define 	AT91C_HDMA_STAL0_0                    (0x0 << 24) // (HDMA) No effect.
N#define 	AT91C_HDMA_STAL0_1                    (0x1 << 24) // (HDMA) Channel 0 stalled.
N#define AT91C_HDMA_STAL1      (0x1 << 25) // (HDMA) When set, channel 1 is stalled.
N#define 	AT91C_HDMA_STAL1_0                    (0x0 << 25) // (HDMA) No effect.
N#define 	AT91C_HDMA_STAL1_1                    (0x1 << 25) // (HDMA) Channel 1 stalled.
N#define AT91C_HDMA_STAL2      (0x1 << 26) // (HDMA) When set, channel 2 is stalled.
N#define 	AT91C_HDMA_STAL2_0                    (0x0 << 26) // (HDMA) No effect.
N#define 	AT91C_HDMA_STAL2_1                    (0x1 << 26) // (HDMA) Channel 2 stalled.
N#define AT91C_HDMA_STAL3      (0x1 << 27) // (HDMA) When set, channel 3 is stalled.
N#define 	AT91C_HDMA_STAL3_0                    (0x0 << 27) // (HDMA) No effect.
N#define 	AT91C_HDMA_STAL3_1                    (0x1 << 27) // (HDMA) Channel 3 stalled.
N#define AT91C_HDMA_STAL4      (0x1 << 28) // (HDMA) When set, channel 4 is stalled.
N#define 	AT91C_HDMA_STAL4_0                    (0x0 << 28) // (HDMA) No effect.
N#define 	AT91C_HDMA_STAL4_1                    (0x1 << 28) // (HDMA) Channel 4 stalled.
N#define AT91C_HDMA_STAL5      (0x1 << 29) // (HDMA) When set, channel 5 is stalled.
N#define 	AT91C_HDMA_STAL5_0                    (0x0 << 29) // (HDMA) No effect.
N#define 	AT91C_HDMA_STAL5_1                    (0x1 << 29) // (HDMA) Channel 5 stalled.
N#define AT91C_HDMA_STAL6      (0x1 << 30) // (HDMA) When set, channel 6 is stalled.
N#define 	AT91C_HDMA_STAL6_0                    (0x0 << 30) // (HDMA) No effect.
N#define 	AT91C_HDMA_STAL6_1                    (0x1 << 30) // (HDMA) Channel 6 stalled.
N#define AT91C_HDMA_STAL7      (0x1 << 31) // (HDMA) When set, channel 7 is stalled.
N#define 	AT91C_HDMA_STAL7_0                    (0x0 << 31) // (HDMA) No effect.
N#define 	AT91C_HDMA_STAL7_1                    (0x1 << 31) // (HDMA) Channel 7 stalled.
N// -------- HDMA_RSVD : (HDMA Offset: 0x34)  -------- 
N// -------- HDMA_RSVD : (HDMA Offset: 0x38)  -------- 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Error Correction Code controller
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_ECC {
N	AT91_REG	 ECC_CR; 	//  ECC reset register
N	AT91_REG	 ECC_MR; 	//  ECC Page size register
N	AT91_REG	 ECC_SR; 	//  ECC Status register
N	AT91_REG	 ECC_PR; 	//  ECC Parity register
N	AT91_REG	 ECC_NPR; 	//  ECC Parity N register
N	AT91_REG	 Reserved0[58]; 	// 
N	AT91_REG	 ECC_VR; 	//  ECC Version register
N} AT91S_ECC, *AT91PS_ECC;
N#else
S#define ECC_CR          (AT91_CAST(AT91_REG *) 	0x00000000) // (ECC_CR)  ECC reset register
S#define ECC_MR          (AT91_CAST(AT91_REG *) 	0x00000004) // (ECC_MR)  ECC Page size register
S#define ECC_SR          (AT91_CAST(AT91_REG *) 	0x00000008) // (ECC_SR)  ECC Status register
S#define ECC_PR          (AT91_CAST(AT91_REG *) 	0x0000000C) // (ECC_PR)  ECC Parity register
S#define ECC_NPR         (AT91_CAST(AT91_REG *) 	0x00000010) // (ECC_NPR)  ECC Parity N register
S#define ECC_VR          (AT91_CAST(AT91_REG *) 	0x000000FC) // (ECC_VR)  ECC Version register
S
N#endif
N// -------- ECC_CR : (ECC Offset: 0x0) ECC reset register -------- 
N#define AT91C_ECC_RST         (0x1 <<  0) // (ECC) ECC reset parity
N// -------- ECC_MR : (ECC Offset: 0x4) ECC page size register -------- 
N#define AT91C_ECC_PAGE_SIZE   (0x3 <<  0) // (ECC) Nand Flash page size
N// -------- ECC_SR : (ECC Offset: 0x8) ECC status register -------- 
N#define AT91C_ECC_RECERR      (0x1 <<  0) // (ECC) ECC error
N#define AT91C_ECC_ECCERR      (0x1 <<  1) // (ECC) ECC single error
N#define AT91C_ECC_MULERR      (0x1 <<  2) // (ECC) ECC_MULERR
N// -------- ECC_PR : (ECC Offset: 0xc) ECC parity register -------- 
N#define AT91C_ECC_BITADDR     (0xF <<  0) // (ECC) Bit address error
N#define AT91C_ECC_WORDADDR    (0xFFF <<  4) // (ECC) address of the failing bit
N// -------- ECC_NPR : (ECC Offset: 0x10) ECC N parity register -------- 
N#define AT91C_ECC_NPARITY     (0xFFFF <<  0) // (ECC) ECC parity N 
N// -------- ECC_VR : (ECC Offset: 0xfc) ECC version register -------- 
N#define AT91C_ECC_VR          (0xF <<  0) // (ECC) ECC version register
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Ethernet MAC 10/100
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_EMAC {
N	AT91_REG	 EMAC_NCR; 	// Network Control Register
N	AT91_REG	 EMAC_NCFGR; 	// Network Configuration Register
N	AT91_REG	 EMAC_NSR; 	// Network Status Register
N	AT91_REG	 Reserved0[2]; 	// 
N	AT91_REG	 EMAC_TSR; 	// Transmit Status Register
N	AT91_REG	 EMAC_RBQP; 	// Receive Buffer Queue Pointer
N	AT91_REG	 EMAC_TBQP; 	// Transmit Buffer Queue Pointer
N	AT91_REG	 EMAC_RSR; 	// Receive Status Register
N	AT91_REG	 EMAC_ISR; 	// Interrupt Status Register
N	AT91_REG	 EMAC_IER; 	// Interrupt Enable Register
N	AT91_REG	 EMAC_IDR; 	// Interrupt Disable Register
N	AT91_REG	 EMAC_IMR; 	// Interrupt Mask Register
N	AT91_REG	 EMAC_MAN; 	// PHY Maintenance Register
N	AT91_REG	 EMAC_PTR; 	// Pause Time Register
N	AT91_REG	 EMAC_PFR; 	// Pause Frames received Register
N	AT91_REG	 EMAC_FTO; 	// Frames Transmitted OK Register
N	AT91_REG	 EMAC_SCF; 	// Single Collision Frame Register
N	AT91_REG	 EMAC_MCF; 	// Multiple Collision Frame Register
N	AT91_REG	 EMAC_FRO; 	// Frames Received OK Register
N	AT91_REG	 EMAC_FCSE; 	// Frame Check Sequence Error Register
N	AT91_REG	 EMAC_ALE; 	// Alignment Error Register
N	AT91_REG	 EMAC_DTF; 	// Deferred Transmission Frame Register
N	AT91_REG	 EMAC_LCOL; 	// Late Collision Register
N	AT91_REG	 EMAC_ECOL; 	// Excessive Collision Register
N	AT91_REG	 EMAC_TUND; 	// Transmit Underrun Error Register
N	AT91_REG	 EMAC_CSE; 	// Carrier Sense Error Register
N	AT91_REG	 EMAC_RRE; 	// Receive Ressource Error Register
N	AT91_REG	 EMAC_ROV; 	// Receive Overrun Errors Register
N	AT91_REG	 EMAC_RSE; 	// Receive Symbol Errors Register
N	AT91_REG	 EMAC_ELE; 	// Excessive Length Errors Register
N	AT91_REG	 EMAC_RJA; 	// Receive Jabbers Register
N	AT91_REG	 EMAC_USF; 	// Undersize Frames Register
N	AT91_REG	 EMAC_STE; 	// SQE Test Error Register
N	AT91_REG	 EMAC_RLE; 	// Receive Length Field Mismatch Register
N	AT91_REG	 EMAC_TPF; 	// Transmitted Pause Frames Register
N	AT91_REG	 EMAC_HRB; 	// Hash Address Bottom[31:0]
N	AT91_REG	 EMAC_HRT; 	// Hash Address Top[63:32]
N	AT91_REG	 EMAC_SA1L; 	// Specific Address 1 Bottom, First 4 bytes
N	AT91_REG	 EMAC_SA1H; 	// Specific Address 1 Top, Last 2 bytes
N	AT91_REG	 EMAC_SA2L; 	// Specific Address 2 Bottom, First 4 bytes
N	AT91_REG	 EMAC_SA2H; 	// Specific Address 2 Top, Last 2 bytes
N	AT91_REG	 EMAC_SA3L; 	// Specific Address 3 Bottom, First 4 bytes
N	AT91_REG	 EMAC_SA3H; 	// Specific Address 3 Top, Last 2 bytes
N	AT91_REG	 EMAC_SA4L; 	// Specific Address 4 Bottom, First 4 bytes
N	AT91_REG	 EMAC_SA4H; 	// Specific Address 4 Top, Last 2 bytes
N	AT91_REG	 EMAC_TID; 	// Type ID Checking Register
N	AT91_REG	 EMAC_TPQ; 	// Transmit Pause Quantum Register
N	AT91_REG	 EMAC_USRIO; 	// USER Input/Output Register
N	AT91_REG	 EMAC_WOL; 	// Wake On LAN Register
N	AT91_REG	 Reserved1[13]; 	// 
N	AT91_REG	 EMAC_REV; 	// Revision Register
N} AT91S_EMAC, *AT91PS_EMAC;
N#else
S#define EMAC_NCR        (AT91_CAST(AT91_REG *) 	0x00000000) // (EMAC_NCR) Network Control Register
S#define EMAC_NCFGR      (AT91_CAST(AT91_REG *) 	0x00000004) // (EMAC_NCFGR) Network Configuration Register
S#define EMAC_NSR        (AT91_CAST(AT91_REG *) 	0x00000008) // (EMAC_NSR) Network Status Register
S#define EMAC_TSR        (AT91_CAST(AT91_REG *) 	0x00000014) // (EMAC_TSR) Transmit Status Register
S#define EMAC_RBQP       (AT91_CAST(AT91_REG *) 	0x00000018) // (EMAC_RBQP) Receive Buffer Queue Pointer
S#define EMAC_TBQP       (AT91_CAST(AT91_REG *) 	0x0000001C) // (EMAC_TBQP) Transmit Buffer Queue Pointer
S#define EMAC_RSR        (AT91_CAST(AT91_REG *) 	0x00000020) // (EMAC_RSR) Receive Status Register
S#define EMAC_ISR        (AT91_CAST(AT91_REG *) 	0x00000024) // (EMAC_ISR) Interrupt Status Register
S#define EMAC_IER        (AT91_CAST(AT91_REG *) 	0x00000028) // (EMAC_IER) Interrupt Enable Register
S#define EMAC_IDR        (AT91_CAST(AT91_REG *) 	0x0000002C) // (EMAC_IDR) Interrupt Disable Register
S#define EMAC_IMR        (AT91_CAST(AT91_REG *) 	0x00000030) // (EMAC_IMR) Interrupt Mask Register
S#define EMAC_MAN        (AT91_CAST(AT91_REG *) 	0x00000034) // (EMAC_MAN) PHY Maintenance Register
S#define EMAC_PTR        (AT91_CAST(AT91_REG *) 	0x00000038) // (EMAC_PTR) Pause Time Register
S#define EMAC_PFR        (AT91_CAST(AT91_REG *) 	0x0000003C) // (EMAC_PFR) Pause Frames received Register
S#define EMAC_FTO        (AT91_CAST(AT91_REG *) 	0x00000040) // (EMAC_FTO) Frames Transmitted OK Register
S#define EMAC_SCF        (AT91_CAST(AT91_REG *) 	0x00000044) // (EMAC_SCF) Single Collision Frame Register
S#define EMAC_MCF        (AT91_CAST(AT91_REG *) 	0x00000048) // (EMAC_MCF) Multiple Collision Frame Register
S#define EMAC_FRO        (AT91_CAST(AT91_REG *) 	0x0000004C) // (EMAC_FRO) Frames Received OK Register
S#define EMAC_FCSE       (AT91_CAST(AT91_REG *) 	0x00000050) // (EMAC_FCSE) Frame Check Sequence Error Register
S#define EMAC_ALE        (AT91_CAST(AT91_REG *) 	0x00000054) // (EMAC_ALE) Alignment Error Register
S#define EMAC_DTF        (AT91_CAST(AT91_REG *) 	0x00000058) // (EMAC_DTF) Deferred Transmission Frame Register
S#define EMAC_LCOL       (AT91_CAST(AT91_REG *) 	0x0000005C) // (EMAC_LCOL) Late Collision Register
S#define EMAC_ECOL       (AT91_CAST(AT91_REG *) 	0x00000060) // (EMAC_ECOL) Excessive Collision Register
S#define EMAC_TUND       (AT91_CAST(AT91_REG *) 	0x00000064) // (EMAC_TUND) Transmit Underrun Error Register
S#define EMAC_CSE        (AT91_CAST(AT91_REG *) 	0x00000068) // (EMAC_CSE) Carrier Sense Error Register
S#define EMAC_RRE        (AT91_CAST(AT91_REG *) 	0x0000006C) // (EMAC_RRE) Receive Ressource Error Register
S#define EMAC_ROV        (AT91_CAST(AT91_REG *) 	0x00000070) // (EMAC_ROV) Receive Overrun Errors Register
S#define EMAC_RSE        (AT91_CAST(AT91_REG *) 	0x00000074) // (EMAC_RSE) Receive Symbol Errors Register
S#define EMAC_ELE        (AT91_CAST(AT91_REG *) 	0x00000078) // (EMAC_ELE) Excessive Length Errors Register
S#define EMAC_RJA        (AT91_CAST(AT91_REG *) 	0x0000007C) // (EMAC_RJA) Receive Jabbers Register
S#define EMAC_USF        (AT91_CAST(AT91_REG *) 	0x00000080) // (EMAC_USF) Undersize Frames Register
S#define EMAC_STE        (AT91_CAST(AT91_REG *) 	0x00000084) // (EMAC_STE) SQE Test Error Register
S#define EMAC_RLE        (AT91_CAST(AT91_REG *) 	0x00000088) // (EMAC_RLE) Receive Length Field Mismatch Register
S#define EMAC_TPF        (AT91_CAST(AT91_REG *) 	0x0000008C) // (EMAC_TPF) Transmitted Pause Frames Register
S#define EMAC_HRB        (AT91_CAST(AT91_REG *) 	0x00000090) // (EMAC_HRB) Hash Address Bottom[31:0]
S#define EMAC_HRT        (AT91_CAST(AT91_REG *) 	0x00000094) // (EMAC_HRT) Hash Address Top[63:32]
S#define EMAC_SA1L       (AT91_CAST(AT91_REG *) 	0x00000098) // (EMAC_SA1L) Specific Address 1 Bottom, First 4 bytes
S#define EMAC_SA1H       (AT91_CAST(AT91_REG *) 	0x0000009C) // (EMAC_SA1H) Specific Address 1 Top, Last 2 bytes
S#define EMAC_SA2L       (AT91_CAST(AT91_REG *) 	0x000000A0) // (EMAC_SA2L) Specific Address 2 Bottom, First 4 bytes
S#define EMAC_SA2H       (AT91_CAST(AT91_REG *) 	0x000000A4) // (EMAC_SA2H) Specific Address 2 Top, Last 2 bytes
S#define EMAC_SA3L       (AT91_CAST(AT91_REG *) 	0x000000A8) // (EMAC_SA3L) Specific Address 3 Bottom, First 4 bytes
S#define EMAC_SA3H       (AT91_CAST(AT91_REG *) 	0x000000AC) // (EMAC_SA3H) Specific Address 3 Top, Last 2 bytes
S#define EMAC_SA4L       (AT91_CAST(AT91_REG *) 	0x000000B0) // (EMAC_SA4L) Specific Address 4 Bottom, First 4 bytes
S#define EMAC_SA4H       (AT91_CAST(AT91_REG *) 	0x000000B4) // (EMAC_SA4H) Specific Address 4 Top, Last 2 bytes
S#define EMAC_TID        (AT91_CAST(AT91_REG *) 	0x000000B8) // (EMAC_TID) Type ID Checking Register
S#define EMAC_TPQ        (AT91_CAST(AT91_REG *) 	0x000000BC) // (EMAC_TPQ) Transmit Pause Quantum Register
S#define EMAC_USRIO      (AT91_CAST(AT91_REG *) 	0x000000C0) // (EMAC_USRIO) USER Input/Output Register
S#define EMAC_WOL        (AT91_CAST(AT91_REG *) 	0x000000C4) // (EMAC_WOL) Wake On LAN Register
S#define EMAC_REV        (AT91_CAST(AT91_REG *) 	0x000000FC) // (EMAC_REV) Revision Register
S
N#endif
N// -------- EMAC_NCR : (EMAC Offset: 0x0)  -------- 
N#define AT91C_EMAC_LB         (0x1 <<  0) // (EMAC) Loopback. Optional. When set, loopback signal is at high level.
N#define AT91C_EMAC_LLB        (0x1 <<  1) // (EMAC) Loopback local. 
N#define AT91C_EMAC_RE         (0x1 <<  2) // (EMAC) Receive enable. 
N#define AT91C_EMAC_TE         (0x1 <<  3) // (EMAC) Transmit enable. 
N#define AT91C_EMAC_MPE        (0x1 <<  4) // (EMAC) Management port enable. 
N#define AT91C_EMAC_CLRSTAT    (0x1 <<  5) // (EMAC) Clear statistics registers. 
N#define AT91C_EMAC_INCSTAT    (0x1 <<  6) // (EMAC) Increment statistics registers. 
N#define AT91C_EMAC_WESTAT     (0x1 <<  7) // (EMAC) Write enable for statistics registers. 
N#define AT91C_EMAC_BP         (0x1 <<  8) // (EMAC) Back pressure. 
N#define AT91C_EMAC_TSTART     (0x1 <<  9) // (EMAC) Start Transmission. 
N#define AT91C_EMAC_THALT      (0x1 << 10) // (EMAC) Transmission Halt. 
N#define AT91C_EMAC_TPFR       (0x1 << 11) // (EMAC) Transmit pause frame 
N#define AT91C_EMAC_TZQ        (0x1 << 12) // (EMAC) Transmit zero quantum pause frame
N// -------- EMAC_NCFGR : (EMAC Offset: 0x4) Network Configuration Register -------- 
N#define AT91C_EMAC_SPD        (0x1 <<  0) // (EMAC) Speed. 
N#define AT91C_EMAC_FD         (0x1 <<  1) // (EMAC) Full duplex. 
N#define AT91C_EMAC_JFRAME     (0x1 <<  3) // (EMAC) Jumbo Frames. 
N#define AT91C_EMAC_CAF        (0x1 <<  4) // (EMAC) Copy all frames. 
N#define AT91C_EMAC_NBC        (0x1 <<  5) // (EMAC) No broadcast. 
N#define AT91C_EMAC_MTI        (0x1 <<  6) // (EMAC) Multicast hash event enable
N#define AT91C_EMAC_UNI        (0x1 <<  7) // (EMAC) Unicast hash enable. 
N#define AT91C_EMAC_BIG        (0x1 <<  8) // (EMAC) Receive 1522 bytes. 
N#define AT91C_EMAC_EAE        (0x1 <<  9) // (EMAC) External address match enable. 
N#define AT91C_EMAC_CLK        (0x3 << 10) // (EMAC) 
N#define 	AT91C_EMAC_CLK_HCLK_8               (0x0 << 10) // (EMAC) HCLK divided by 8
N#define 	AT91C_EMAC_CLK_HCLK_16              (0x1 << 10) // (EMAC) HCLK divided by 16
N#define 	AT91C_EMAC_CLK_HCLK_32              (0x2 << 10) // (EMAC) HCLK divided by 32
N#define 	AT91C_EMAC_CLK_HCLK_64              (0x3 << 10) // (EMAC) HCLK divided by 64
N#define AT91C_EMAC_RTY        (0x1 << 12) // (EMAC) 
N#define AT91C_EMAC_PAE        (0x1 << 13) // (EMAC) 
N#define AT91C_EMAC_RBOF       (0x3 << 14) // (EMAC) 
N#define 	AT91C_EMAC_RBOF_OFFSET_0             (0x0 << 14) // (EMAC) no offset from start of receive buffer
N#define 	AT91C_EMAC_RBOF_OFFSET_1             (0x1 << 14) // (EMAC) one byte offset from start of receive buffer
N#define 	AT91C_EMAC_RBOF_OFFSET_2             (0x2 << 14) // (EMAC) two bytes offset from start of receive buffer
N#define 	AT91C_EMAC_RBOF_OFFSET_3             (0x3 << 14) // (EMAC) three bytes offset from start of receive buffer
N#define AT91C_EMAC_RLCE       (0x1 << 16) // (EMAC) Receive Length field Checking Enable
N#define AT91C_EMAC_DRFCS      (0x1 << 17) // (EMAC) Discard Receive FCS
N#define AT91C_EMAC_EFRHD      (0x1 << 18) // (EMAC) 
N#define AT91C_EMAC_IRXFCS     (0x1 << 19) // (EMAC) Ignore RX FCS
N// -------- EMAC_NSR : (EMAC Offset: 0x8) Network Status Register -------- 
N#define AT91C_EMAC_LINKR      (0x1 <<  0) // (EMAC) 
N#define AT91C_EMAC_MDIO       (0x1 <<  1) // (EMAC) 
N#define AT91C_EMAC_IDLE       (0x1 <<  2) // (EMAC) 
N// -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Status Register -------- 
N#define AT91C_EMAC_UBR        (0x1 <<  0) // (EMAC) 
N#define AT91C_EMAC_COL        (0x1 <<  1) // (EMAC) 
N#define AT91C_EMAC_RLES       (0x1 <<  2) // (EMAC) 
N#define AT91C_EMAC_TGO        (0x1 <<  3) // (EMAC) Transmit Go
N#define AT91C_EMAC_BEX        (0x1 <<  4) // (EMAC) Buffers exhausted mid frame
N#define AT91C_EMAC_COMP       (0x1 <<  5) // (EMAC) 
N#define AT91C_EMAC_UND        (0x1 <<  6) // (EMAC) 
N// -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register -------- 
N#define AT91C_EMAC_BNA        (0x1 <<  0) // (EMAC) 
N#define AT91C_EMAC_REC        (0x1 <<  1) // (EMAC) 
N#define AT91C_EMAC_OVR        (0x1 <<  2) // (EMAC) 
N// -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register -------- 
N#define AT91C_EMAC_MFD        (0x1 <<  0) // (EMAC) 
N#define AT91C_EMAC_RCOMP      (0x1 <<  1) // (EMAC) 
N#define AT91C_EMAC_RXUBR      (0x1 <<  2) // (EMAC) 
N#define AT91C_EMAC_TXUBR      (0x1 <<  3) // (EMAC) 
N#define AT91C_EMAC_TUNDR      (0x1 <<  4) // (EMAC) 
N#define AT91C_EMAC_RLEX       (0x1 <<  5) // (EMAC) 
N#define AT91C_EMAC_TXERR      (0x1 <<  6) // (EMAC) 
N#define AT91C_EMAC_TCOMP      (0x1 <<  7) // (EMAC) 
N#define AT91C_EMAC_LINK       (0x1 <<  9) // (EMAC) 
N#define AT91C_EMAC_ROVR       (0x1 << 10) // (EMAC) 
N#define AT91C_EMAC_HRESP      (0x1 << 11) // (EMAC) 
N#define AT91C_EMAC_PFRE       (0x1 << 12) // (EMAC) 
N#define AT91C_EMAC_PTZ        (0x1 << 13) // (EMAC) 
N#define AT91C_EMAC_WOLEV      (0x1 << 14) // (EMAC) 
N// -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register -------- 
N#define AT91C_                (0x0 << 14) // (EMAC) 
N// -------- EMAC_IDR : (EMAC Offset: 0x2c) Interrupt Disable Register -------- 
N// -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register -------- 
N// -------- EMAC_MAN : (EMAC Offset: 0x34) PHY Maintenance Register -------- 
N#define AT91C_EMAC_DATA       (0xFFFF <<  0) // (EMAC) 
N#define AT91C_EMAC_CODE       (0x3 << 16) // (EMAC) 
N#define AT91C_EMAC_REGA       (0x1F << 18) // (EMAC) 
N#define AT91C_EMAC_PHYA       (0x1F << 23) // (EMAC) 
N#define AT91C_EMAC_RW         (0x3 << 28) // (EMAC) 
N#define AT91C_EMAC_SOF        (0x3 << 30) // (EMAC) 
N// -------- EMAC_USRIO : (EMAC Offset: 0xc0) USER Input Output Register -------- 
N#define AT91C_EMAC_RMII       (0x1 <<  0) // (EMAC) Reduce MII
N#define AT91C_EMAC_CLKEN      (0x1 <<  1) // (EMAC) Clock Enable
N// -------- EMAC_WOL : (EMAC Offset: 0xc4) Wake On LAN Register -------- 
N#define AT91C_EMAC_IP         (0xFFFF <<  0) // (EMAC) ARP request IP address
N#define AT91C_EMAC_MAG        (0x1 << 16) // (EMAC) Magic packet event enable
N#define AT91C_EMAC_ARP        (0x1 << 17) // (EMAC) ARP request event enable
N#define AT91C_EMAC_SA1        (0x1 << 18) // (EMAC) Specific address register 1 event enable
N// -------- EMAC_REV : (EMAC Offset: 0xfc) Revision Register -------- 
N#define AT91C_EMAC_REVREF     (0xFFFF <<  0) // (EMAC) 
N#define AT91C_EMAC_PARTREF    (0xFFFF << 16) // (EMAC) 
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR Image Sensor Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_ISI {
N	AT91_REG	 ISI_CFG1; 	// Configuration Register 1
N	AT91_REG	 ISI_CFG2; 	// Configuration Register 2
N	AT91_REG	 ISI_PSIZE; 	// Preview Size Register
N	AT91_REG	 ISI_PDECF; 	// Preview Decimation Factor Register
N	AT91_REG	 ISI_Y2RSET0; 	// Color Space Conversion YCrCb to RGB Register
N	AT91_REG	 ISI_Y2RSET1; 	// Color Space Conversion YCrCb to RGB Register
N	AT91_REG	 ISI_R2YSET0; 	// Color Space Conversion RGB to YCrCb Register
N	AT91_REG	 ISI_R2YSET1; 	// Color Space Conversion RGB to YCrCb Register
N	AT91_REG	 ISI_R2YSET2; 	// Color Space Conversion RGB to YCrCb Register
N	AT91_REG	 ISI_CTRL; 	// Control Register
N	AT91_REG	 ISI_SR; 	// Status Register
N	AT91_REG	 ISI_IER; 	// Interrupt Enable Register
N	AT91_REG	 ISI_IDR; 	// Interrupt Disable Register
N	AT91_REG	 ISI_IMR; 	// Interrupt Mask Register
N	AT91_REG	 ISI_DMACHER; 	// DMA Channel Enable Register
N	AT91_REG	 ISI_DMACHDR; 	// DMA Channel Disable Register
N	AT91_REG	 ISI_DMACHSR; 	// DMA Channel Status Register
N	AT91_REG	 ISI_DMAPADDR; 	// DMA Preview Base Address Register
N	AT91_REG	 ISI_DMAPCTRL; 	// DMA Preview Control Register
N	AT91_REG	 ISI_DMAPDSCR; 	// DMA Preview Descriptor Address Register
N	AT91_REG	 ISI_DMACADDR; 	// DMA Codec Base Address Register
N	AT91_REG	 ISI_DMACCTRL; 	// DMA Codec Control Register
N	AT91_REG	 ISI_DMACDSCR; 	// DMA Codec Descriptor Address Register
N	AT91_REG	 Reserved0[34]; 	// 
N	AT91_REG	 ISI_WPCR; 	// Write Protection Control Register
N	AT91_REG	 ISI_WPSR; 	// Write Protection Status Register
N	AT91_REG	 Reserved1[4]; 	// 
N	AT91_REG	 ISI_VER; 	// Version Register
N} AT91S_ISI, *AT91PS_ISI;
N#else
S#define ISI_CFG1        (AT91_CAST(AT91_REG *) 	0x00000000) // (ISI_CFG1) Configuration Register 1
S#define ISI_CFG2        (AT91_CAST(AT91_REG *) 	0x00000004) // (ISI_CFG2) Configuration Register 2
S#define ISI_PSIZE       (AT91_CAST(AT91_REG *) 	0x00000008) // (ISI_PSIZE) Preview Size Register
S#define ISI_PDECF       (AT91_CAST(AT91_REG *) 	0x0000000C) // (ISI_PDECF) Preview Decimation Factor Register
S#define ISI_Y2RSET0     (AT91_CAST(AT91_REG *) 	0x00000010) // (ISI_Y2RSET0) Color Space Conversion YCrCb to RGB Register
S#define ISI_Y2RSET1     (AT91_CAST(AT91_REG *) 	0x00000014) // (ISI_Y2RSET1) Color Space Conversion YCrCb to RGB Register
S#define ISI_R2YSET0     (AT91_CAST(AT91_REG *) 	0x00000018) // (ISI_R2YSET0) Color Space Conversion RGB to YCrCb Register
S#define ISI_R2YSET1     (AT91_CAST(AT91_REG *) 	0x0000001C) // (ISI_R2YSET1) Color Space Conversion RGB to YCrCb Register
S#define ISI_R2YSET2     (AT91_CAST(AT91_REG *) 	0x00000020) // (ISI_R2YSET2) Color Space Conversion RGB to YCrCb Register
S#define ISI_CTRL        (AT91_CAST(AT91_REG *) 	0x00000024) // (ISI_CTRL) Control Register
S#define ISI_SR          (AT91_CAST(AT91_REG *) 	0x00000028) // (ISI_SR) Status Register
S#define ISI_IER         (AT91_CAST(AT91_REG *) 	0x0000002C) // (ISI_IER) Interrupt Enable Register
S#define ISI_IDR         (AT91_CAST(AT91_REG *) 	0x00000030) // (ISI_IDR) Interrupt Disable Register
S#define ISI_IMR         (AT91_CAST(AT91_REG *) 	0x00000034) // (ISI_IMR) Interrupt Mask Register
S#define ISI_DMACHER     (AT91_CAST(AT91_REG *) 	0x00000038) // (ISI_DMACHER) DMA Channel Enable Register
S#define ISI_DMACHDR     (AT91_CAST(AT91_REG *) 	0x0000003C) // (ISI_DMACHDR) DMA Channel Disable Register
S#define ISI_DMACHSR     (AT91_CAST(AT91_REG *) 	0x00000040) // (ISI_DMACHSR) DMA Channel Status Register
S#define ISI_DMAPADDR    (AT91_CAST(AT91_REG *) 	0x00000044) // (ISI_DMAPADDR) DMA Preview Base Address Register
S#define ISI_DMAPCTRL    (AT91_CAST(AT91_REG *) 	0x00000048) // (ISI_DMAPCTRL) DMA Preview Control Register
S#define ISI_DMAPDSCR    (AT91_CAST(AT91_REG *) 	0x0000004C) // (ISI_DMAPDSCR) DMA Preview Descriptor Address Register
S#define ISI_DMACADDR    (AT91_CAST(AT91_REG *) 	0x00000050) // (ISI_DMACADDR) DMA Codec Base Address Register
S#define ISI_DMACCTRL    (AT91_CAST(AT91_REG *) 	0x00000054) // (ISI_DMACCTRL) DMA Codec Control Register
S#define ISI_DMACDSCR    (AT91_CAST(AT91_REG *) 	0x00000058) // (ISI_DMACDSCR) DMA Codec Descriptor Address Register
S#define ISI_WPCR        (AT91_CAST(AT91_REG *) 	0x000000E4) // (ISI_WPCR) Write Protection Control Register
S#define ISI_WPSR        (AT91_CAST(AT91_REG *) 	0x000000E8) // (ISI_WPSR) Write Protection Status Register
S#define ISI_VER         (AT91_CAST(AT91_REG *) 	0x000000FC) // (ISI_VER) Version Register
S
N#endif
N// -------- ISI_CFG1 : (ISI Offset: 0x0) ISI Configuration Register 1 -------- 
N#define AT91C_ISI_HSYNC_POL   (0x1 <<  2) // (ISI) Horizontal synchronization polarity
N#define 	AT91C_ISI_HSYNC_POL_ACTIVE_HIGH          (0x0 <<  2) // (ISI) HSYNC active high.
N#define 	AT91C_ISI_HSYNC_POL_ACTIVE_LOW           (0x1 <<  2) // (ISI) HSYNC active low.
N#define AT91C_ISI_VSYNC_POL   (0x1 <<  3) // (ISI) Vertical synchronization polarity
N#define 	AT91C_ISI_VSYNC_POL_ACTIVE_HIGH          (0x0 <<  3) // (ISI) VSYNC active high.
N#define 	AT91C_ISI_VSYNC_POL_ACTIVE_LOW           (0x1 <<  3) // (ISI) VSYNC active low.
N#define AT91C_ISI_PIXCLK_POL  (0x1 <<  4) // (ISI) Pixel Clock Polarity
N#define 	AT91C_ISI_PIXCLK_POL_RISING_EDGE          (0x0 <<  4) // (ISI) Data is sampled on rising edge of pixel clock.
N#define 	AT91C_ISI_PIXCLK_POL_FALLING_EDGE         (0x1 <<  4) // (ISI) Data is sampled on falling edge of pixel clock.
N#define AT91C_ISI_EMB_SYNC    (0x1 <<  6) // (ISI) Embedded synchronisation
N#define 	AT91C_ISI_EMB_SYNC_HSYNC_VSYNC          (0x0 <<  6) // (ISI) Synchronization by HSYNC, VSYNC.
N#define 	AT91C_ISI_EMB_SYNC_SAV_EAV              (0x1 <<  6) // (ISI) Synchronisation by Embedded Synchronization Sequence SAV/EAV.
N#define AT91C_ISI_CRC_SYNC    (0x1 <<  7) // (ISI) CRC correction
N#define 	AT91C_ISI_CRC_SYNC_CORRECTION_OFF       (0x0 <<  7) // (ISI) No CRC correction performed on embedded synchronization.
N#define 	AT91C_ISI_CRC_SYNC_CORRECTION_ON        (0x1 <<  7) // (ISI) CRC correction is performed.
N#define AT91C_ISI_FRATE       (0x7 <<  8) // (ISI) Frame rate capture
N#define AT91C_ISI_FULL        (0x1 << 12) // (ISI) Full mode is allowed
N#define 	AT91C_ISI_FULL_MODE_DISABLE         (0x0 << 12) // (ISI) Full mode disabled.
N#define 	AT91C_ISI_FULL_MODE_ENABLE          (0x1 << 12) // (ISI) both codec and preview datapath are working simultaneously.
N#define AT91C_ISI_THMASK      (0x3 << 13) // (ISI) DMA Burst Mask
N#define 	AT91C_ISI_THMASK_4_BURST              (0x0 << 13) // (ISI) Only 4 beats AHB bursts are allowed
N#define 	AT91C_ISI_THMASK_4_8_BURST            (0x1 << 13) // (ISI) Only 4 and 8 beats AHB bursts are allowed
N#define 	AT91C_ISI_THMASK_4_8_16_BURST         (0x2 << 13) // (ISI) 4, 8 and 16 beats AHB bursts are allowed
N#define AT91C_ISI_SLD         (0xFF << 16) // (ISI) Start of Line Delay
N#define AT91C_ISI_SFD         (0xFF << 24) // (ISI) Start of frame Delay
N// -------- ISI_CFG2 : (ISI Offset: 0x4) ISI Control Register 2 -------- 
N#define AT91C_ISI_IM_VSIZE    (0x7FF <<  0) // (ISI) Vertical size of the Image sensor [0..2047]
N#define AT91C_ISI_GS_MODE     (0x1 << 11) // (ISI) Grayscale Memory Mode
N#define 	AT91C_ISI_GS_MODE_2_PIXELS             (0x0 << 11) // (ISI) 2 pixels per word.
N#define 	AT91C_ISI_GS_MODE_1_PIXEL              (0x1 << 11) // (ISI) 1 pixel per word.
N#define AT91C_ISI_RGB_MODE    (0x1 << 12) // (ISI) RGB mode
N#define 	AT91C_ISI_RGB_MODE_RGB_888              (0x0 << 12) // (ISI) RGB 8:8:8 24 bits
N#define 	AT91C_ISI_RGB_MODE_RGB_565              (0x1 << 12) // (ISI) RGB 5:6:5 16 bits
N#define AT91C_ISI_GRAYSCALE   (0x1 << 13) // (ISI) Grayscale Mode
N#define 	AT91C_ISI_GRAYSCALE_DISABLE              (0x0 << 13) // (ISI) Grayscale mode is disabled
N#define 	AT91C_ISI_GRAYSCALE_ENABLE               (0x1 << 13) // (ISI) Input image is assumed to be grayscale coded
N#define AT91C_ISI_RGB_SWAP    (0x1 << 14) // (ISI) RGB Swap
N#define 	AT91C_ISI_RGB_SWAP_DISABLE              (0x0 << 14) // (ISI) D7 -> R7
N#define 	AT91C_ISI_RGB_SWAP_ENABLE               (0x1 << 14) // (ISI) D0 -> R7
N#define AT91C_ISI_COL_SPACE   (0x1 << 15) // (ISI) Color space for the image data
N#define 	AT91C_ISI_COL_SPACE_YCBCR                (0x0 << 15) // (ISI) YCbCr
N#define 	AT91C_ISI_COL_SPACE_RGB                  (0x1 << 15) // (ISI) RGB
N#define AT91C_ISI_IM_HSIZE    (0x7FF << 16) // (ISI) Horizontal size of the Image sensor [0..2047]
N#define AT91C_ISI_YCC_SWAP    (0x3 << 28) // (ISI) Ycc swap
N#define 	AT91C_ISI_YCC_SWAP_YCC_DEFAULT          (0x0 << 28) // (ISI) Cb(i) Y(i) Cr(i) Y(i+1)
N#define 	AT91C_ISI_YCC_SWAP_YCC_MODE1            (0x1 << 28) // (ISI) Cr(i) Y(i) Cb(i) Y(i+1)
N#define 	AT91C_ISI_YCC_SWAP_YCC_MODE2            (0x2 << 28) // (ISI) Y(i) Cb(i) Y(i+1) Cr(i)
N#define 	AT91C_ISI_YCC_SWAP_YCC_MODE3            (0x3 << 28) // (ISI) Y(i) Cr(i) Y(i+1) Cb(i)
N#define AT91C_ISI_RGB_CFG     (0x3 << 30) // (ISI) RGB configuration
N#define 	AT91C_ISI_RGB_CFG_RGB_DEFAULT          (0x0 << 30) // (ISI) R/G(MSB)  G(LSB)/B  R/G(MSB)  G(LSB)/B
N#define 	AT91C_ISI_RGB_CFG_RGB_MODE1            (0x1 << 30) // (ISI) B/G(MSB)  G(LSB)/R  B/G(MSB)  G(LSB)/R
N#define 	AT91C_ISI_RGB_CFG_RGB_MODE2            (0x2 << 30) // (ISI) G(LSB)/R  B/G(MSB)  G(LSB)/R  B/G(MSB)
N#define 	AT91C_ISI_RGB_CFG_RGB_MODE3            (0x3 << 30) // (ISI) G(LSB)/B  R/G(MSB)  G(LSB)/B  R/G(MSB)
N// -------- ISI_PSIZE : (ISI Offset: 0x8) ISI Preview Register -------- 
N#define AT91C_ISI_PREV_VSIZE  (0x3FF <<  0) // (ISI) Vertical size for the preview path
N#define AT91C_ISI_PREV_HSIZE  (0x3FF << 16) // (ISI) Horizontal size for the preview path
N// -------- ISI_PDECF : (ISI Offset: 0xc) ISI Preview Decimation Factor Register -------- 
N#define AT91C_ISI_DEC_FACTOR  (0xFF <<  0) // (ISI) Decimation factor
N// -------- ISI_Y2RSET0 : (ISI Offset: 0x10) Color Space Conversion YCrCb to RGB Register -------- 
N#define AT91C_ISI_Y2R_C0      (0xFF <<  0) // (ISI) Color Space Conversion Matrix Coefficient C0
N#define AT91C_ISI_Y2R_C1      (0xFF <<  8) // (ISI) Color Space Conversion Matrix Coefficient C1
N#define AT91C_ISI_Y2R_C2      (0xFF << 16) // (ISI) Color Space Conversion Matrix Coefficient C2
N#define AT91C_ISI_Y2R_C3      (0xFF << 24) // (ISI) Color Space Conversion Matrix Coefficient C3
N// -------- ISI_Y2RSET1 : (ISI Offset: 0x14) ISI Color Space Conversion YCrCb to RGB set 1 Register -------- 
N#define AT91C_ISI_Y2R_C4      (0x1FF <<  0) // (ISI) Color Space Conversion Matrix Coefficient C4
N#define AT91C_ISI_Y2R_YOFF    (0x1 << 12) // (ISI) Color Space Conversion Luninance default offset
N#define 	AT91C_ISI_Y2R_YOFF_0                    (0x0 << 12) // (ISI) Offset is 0
N#define 	AT91C_ISI_Y2R_YOFF_128                  (0x1 << 12) // (ISI) Offset is 128
N#define AT91C_ISI_Y2R_CROFF   (0x1 << 13) // (ISI) Color Space Conversion Red Chrominance default offset
N#define 	AT91C_ISI_Y2R_CROFF_0                    (0x0 << 13) // (ISI) Offset is 0
N#define 	AT91C_ISI_Y2R_CROFF_16                   (0x1 << 13) // (ISI) Offset is 16
N#define AT91C_ISI_Y2R_CBOFF   (0x1 << 14) // (ISI) Color Space Conversion Blue Chrominance default offset
N#define 	AT91C_ISI_Y2R_CBOFF_0                    (0x0 << 14) // (ISI) Offset is 0
N#define 	AT91C_ISI_Y2R_CBOFF_16                   (0x1 << 14) // (ISI) Offset is 16
N// -------- ISI_R2YSET0 : (ISI Offset: 0x18) Color Space Conversion RGB to YCrCb set 0 register -------- 
N#define AT91C_ISI_R2Y_C0      (0x7F <<  0) // (ISI) Color Space Conversion RGB to YCrCb Matrix coefficient C0
N#define AT91C_ISI_R2Y_C1      (0x7F <<  8) // (ISI) Color Space Conversion RGB to YCrCb Matrix coefficient C1
N#define AT91C_ISI_R2Y_C2      (0x7F << 16) // (ISI) Color Space Conversion RGB to YCrCb Matrix coefficient C2
N#define AT91C_ISI_R2Y_ROFF    (0x1 << 24) // (ISI) Color Space Conversion Red component offset
N#define 	AT91C_ISI_R2Y_ROFF_0                    (0x0 << 24) // (ISI) Offset is 0
N#define 	AT91C_ISI_R2Y_ROFF_16                   (0x1 << 24) // (ISI) Offset is 16
N// -------- ISI_R2YSET1 : (ISI Offset: 0x1c) Color Space Conversion RGB to YCrCb set 1 register -------- 
N#define AT91C_ISI_R2Y_C3      (0x7F <<  0) // (ISI) Color Space Conversion RGB to YCrCb Matrix coefficient C3
N#define AT91C_ISI_R2Y_C4      (0x7F <<  8) // (ISI) Color Space Conversion RGB to YCrCb Matrix coefficient C4
N#define AT91C_ISI_R2Y_C5      (0x7F << 16) // (ISI) Color Space Conversion RGB to YCrCb Matrix coefficient C5
N#define AT91C_ISI_R2Y_GOFF    (0x1 << 24) // (ISI) Color Space Conversion Green component offset
N#define 	AT91C_ISI_R2Y_GOFF_0                    (0x0 << 24) // (ISI) Offset is 0
N#define 	AT91C_ISI_R2Y_GOFF_128                  (0x1 << 24) // (ISI) Offset is 128
N// -------- ISI_R2YSET2 : (ISI Offset: 0x20) Color Space Conversion RGB to YCrCb set 2 register -------- 
N#define AT91C_ISI_R2Y_C6      (0x7F <<  0) // (ISI) Color Space Conversion RGB to YCrCb Matrix coefficient C6
N#define AT91C_ISI_R2Y_C7      (0x7F <<  8) // (ISI) Color Space Conversion RGB to YCrCb Matrix coefficient C7
N#define AT91C_ISI_R2Y_C8      (0x7F << 16) // (ISI) Color Space Conversion RGB to YCrCb Matrix coefficient C8
N#define AT91C_ISI_R2Y_BOFF    (0x1 << 24) // (ISI) Color Space Conversion Blue component offset
N#define 	AT91C_ISI_R2Y_BOFF_0                    (0x0 << 24) // (ISI) Offset is 0
N#define 	AT91C_ISI_R2Y_BOFF_128                  (0x1 << 24) // (ISI) Offset is 128
N// -------- ISI_CTRL : (ISI Offset: 0x24) ISI Control Register -------- 
N#define AT91C_ISI_EN          (0x1 <<  0) // (ISI) Image Sensor Interface Enable Request
N#define 	AT91C_ISI_EN_0                    (0x0) // (ISI) No effect
N#define 	AT91C_ISI_EN_1                    (0x1) // (ISI) Enable the module and the capture
N#define AT91C_ISI_DIS         (0x1 <<  1) // (ISI) Image Sensor Interface Disable Request
N#define 	AT91C_ISI_DIS_0                    (0x0 <<  1) // (ISI) No effect
N#define 	AT91C_ISI_DIS_1                    (0x1 <<  1) // (ISI) Disable the module and the capture
N#define AT91C_ISI_SRST        (0x1 <<  2) // (ISI) Software Reset Request
N#define 	AT91C_ISI_SRST_0                    (0x0 <<  2) // (ISI) No effect
N#define 	AT91C_ISI_SRST_1                    (0x1 <<  2) // (ISI) Reset the module
N#define AT91C_ISI_CDC         (0x1 <<  8) // (ISI) Codec Request
N#define 	AT91C_ISI_CDC_0                    (0x0 <<  8) // (ISI) No effect
N#define 	AT91C_ISI_CDC_1                    (0x1 <<  8) // (ISI) Enable the Codec
N// -------- ISI_SR : (ISI Offset: 0x28) ISI Status Register -------- 
N#define AT91C_ISI_VSYNC       (0x1 << 10) // (ISI) Vertical Synchronization
N#define 	AT91C_ISI_VSYNC_0                    (0x0 << 10) // (ISI) No effect
N#define 	AT91C_ISI_VSYNC_1                    (0x1 << 10) // (ISI) Indicates that a Vertical Synchronization has been detected since last read
N#define AT91C_ISI_PXFR_DONE   (0x1 << 16) // (ISI) Preview DMA transfer terminated
N#define 	AT91C_ISI_PXFR_DONE_0                    (0x0 << 16) // (ISI) No effect
N#define 	AT91C_ISI_PXFR_DONE_1                    (0x1 << 16) // (ISI) Indicates that DATA transfer on preview channel has completed since last read
N#define AT91C_ISI_CXFR_DONE   (0x1 << 17) // (ISI) Codec DMA transfer terminated
N#define 	AT91C_ISI_CXFR_DONE_0                    (0x0 << 17) // (ISI) No effect
N#define 	AT91C_ISI_CXFR_DONE_1                    (0x1 << 17) // (ISI) Indicates that DATA transfer on preview channel has completed since last read
N#define AT91C_ISI_SIP         (0x1 << 19) // (ISI) Synchronization In Progress
N#define 	AT91C_ISI_SIP_0                    (0x0 << 19) // (ISI) No effect
N#define 	AT91C_ISI_SIP_1                    (0x1 << 19) // (ISI) Indicates that Synchronization is in progress
N#define AT91C_ISI_P_OVR       (0x1 << 24) // (ISI) Fifo Preview Overflow 
N#define 	AT91C_ISI_P_OVR_0                    (0x0 << 24) // (ISI) No error
N#define 	AT91C_ISI_P_OVR_1                    (0x1 << 24) // (ISI) An overrun condition has occurred in input FIFO on the preview path
N#define AT91C_ISI_C_OVR       (0x1 << 25) // (ISI) Fifo Codec Overflow 
N#define 	AT91C_ISI_C_OVR_0                    (0x0 << 25) // (ISI) No error
N#define 	AT91C_ISI_C_OVR_1                    (0x1 << 25) // (ISI) An overrun condition has occurred in input FIFO on the codec path
N#define AT91C_ISI_CRC_ERR     (0x1 << 26) // (ISI) CRC synchronisation error
N#define 	AT91C_ISI_CRC_ERR_0                    (0x0 << 26) // (ISI) No error
N#define 	AT91C_ISI_CRC_ERR_1                    (0x1 << 26) // (ISI) CRC_SYNC is enabled in the control register and an error has been detected and not corrected. The frame is discarded and the ISI waits for a new one.
N#define AT91C_ISI_FR_OVR      (0x1 << 27) // (ISI) Frame rate overun
N#define 	AT91C_ISI_FR_OVR_0                    (0x0 << 27) // (ISI) No error
N#define 	AT91C_ISI_FR_OVR_1                    (0x1 << 27) // (ISI) Frame overrun, the current frame is being skipped because a vsync signal has been detected while flushing FIFOs.
N// -------- ISI_IER : (ISI Offset: 0x2c) ISI Interrupt Enable Register -------- 
N// -------- ISI_IDR : (ISI Offset: 0x30) ISI Interrupt Disable Register -------- 
N// -------- ISI_IMR : (ISI Offset: 0x34) ISI Interrupt Mask Register -------- 
N// -------- ISI_DMACHER : (ISI Offset: 0x38) DMA Channel Enable Register -------- 
N#define AT91C_ISI_P_CH_EN     (0x1 <<  0) // (ISI) Preview Channel Enable
N#define 	AT91C_ISI_P_CH_EN_0                    (0x0) // (ISI) No effect
N#define 	AT91C_ISI_P_CH_EN_1                    (0x1) // (ISI) Enable the Preview Channel
N#define AT91C_ISI_C_CH_EN     (0x1 <<  1) // (ISI) Codec Channel Enable
N#define 	AT91C_ISI_C_CH_EN_0                    (0x0 <<  1) // (ISI) No effect
N#define 	AT91C_ISI_C_CH_EN_1                    (0x1 <<  1) // (ISI) Enable the Codec Channel
N// -------- ISI_DMACHDR : (ISI Offset: 0x3c) DMA Channel Enable Register -------- 
N#define AT91C_ISI_P_CH_DIS    (0x1 <<  0) // (ISI) Preview Channel Disable
N#define 	AT91C_ISI_P_CH_DIS_0                    (0x0) // (ISI) No effect
N#define 	AT91C_ISI_P_CH_DIS_1                    (0x1) // (ISI) Disable the Preview Channel
N#define AT91C_ISI_C_CH_DIS    (0x1 <<  1) // (ISI) Codec Channel Disable
N#define 	AT91C_ISI_C_CH_DIS_0                    (0x0 <<  1) // (ISI) No effect
N#define 	AT91C_ISI_C_CH_DIS_1                    (0x1 <<  1) // (ISI) Disable the Codec Channel
N// -------- ISI_DMACHSR : (ISI Offset: 0x40) DMA Channel Status Register -------- 
N#define AT91C_ISI_P_CH_S      (0x1 <<  0) // (ISI) Preview Channel Disable
N#define 	AT91C_ISI_P_CH_S_0                    (0x0) // (ISI) Preview Channel is disabled
N#define 	AT91C_ISI_P_CH_S_1                    (0x1) // (ISI) Preview Channel is enabled
N#define AT91C_ISI_C_CH_S      (0x1 <<  1) // (ISI) Codec Channel Disable
N#define 	AT91C_ISI_C_CH_S_0                    (0x0 <<  1) // (ISI) Codec Channel is disabled
N#define 	AT91C_ISI_C_CH_S_1                    (0x1 <<  1) // (ISI) Codec Channel is enabled
N// -------- ISI_DMAPCTRL : (ISI Offset: 0x48) DMA Preview Control Register -------- 
N#define AT91C_ISI_P_FETCH     (0x1 <<  0) // (ISI) Preview Descriptor Fetch Control Field
N#define 	AT91C_ISI_P_FETCH_DISABLE              (0x0) // (ISI) Preview Channel Fetch Operation is disabled
N#define 	AT91C_ISI_P_FETCH_ENABLE               (0x1) // (ISI) Preview Channel Fetch Operation is enabled
N#define AT91C_ISI_P_DONE      (0x1 <<  1) // (ISI) Preview Transfer Done Flag
N#define 	AT91C_ISI_P_DONE_0                    (0x0 <<  1) // (ISI) Preview Transfer has not been performed
N#define 	AT91C_ISI_P_DONE_1                    (0x1 <<  1) // (ISI) Preview Transfer has completed
N// -------- ISI_DMACCTRL : (ISI Offset: 0x54) DMA Codec Control Register -------- 
N#define AT91C_ISI_C_FETCH     (0x1 <<  0) // (ISI) Codec Descriptor Fetch Control Field
N#define 	AT91C_ISI_C_FETCH_DISABLE              (0x0) // (ISI) Codec Channel Fetch Operation is disabled
N#define 	AT91C_ISI_C_FETCH_ENABLE               (0x1) // (ISI) Codec Channel Fetch Operation is enabled
N#define AT91C_ISI_C_DONE      (0x1 <<  1) // (ISI) Codec Transfer Done Flag
N#define 	AT91C_ISI_C_DONE_0                    (0x0 <<  1) // (ISI) Codec Transfer has not been performed
N#define 	AT91C_ISI_C_DONE_1                    (0x1 <<  1) // (ISI) Codec Transfer has completed
N// -------- ISI_WPCR : (ISI Offset: 0xe4) Write Protection Control Register -------- 
N#define AT91C_ISI_WP_EN       (0x1 <<  0) // (ISI) Write Protection Enable
N#define 	AT91C_ISI_WP_EN_DISABLE              (0x0) // (ISI) Write Operation is disabled (if WP_KEY corresponds)
N#define 	AT91C_ISI_WP_EN_ENABLE               (0x1) // (ISI) Write Operation is enabled (if WP_KEY corresponds)
N#define AT91C_ISI_WP_KEY      (0xFFFFFF <<  8) // (ISI) Write Protection Key
N// -------- ISI_WPSR : (ISI Offset: 0xe8) Write Protection Status Register -------- 
N#define AT91C_ISI_WP_VS       (0xF <<  0) // (ISI) Write Protection Violation Status
N#define 	AT91C_ISI_WP_VS_NO_VIOLATION         (0x0) // (ISI) No Write Protection Violation detected since last read
N#define 	AT91C_ISI_WP_VS_ON_WRITE             (0x1) // (ISI) Write Protection Violation detected since last read
N#define 	AT91C_ISI_WP_VS_ON_RESET             (0x2) // (ISI) Software Reset Violation detected since last read
N#define 	AT91C_ISI_WP_VS_ON_BOTH              (0x3) // (ISI) Write Protection and Software Reset Violation detected since last read
N#define AT91C_ISI_WP_VSRC     (0xF <<  8) // (ISI) Write Protection Violation Source
N#define 	AT91C_ISI_WP_VSRC_NO_VIOLATION         (0x0 <<  8) // (ISI) No Write Protection Violation detected since last read
N#define 	AT91C_ISI_WP_VSRC_ISI_CFG1             (0x1 <<  8) // (ISI) Write Protection Violation detected on ISI_CFG1 since last read
N#define 	AT91C_ISI_WP_VSRC_ISI_CFG2             (0x2 <<  8) // (ISI) Write Protection Violation detected on ISI_CFG2 since last read
N#define 	AT91C_ISI_WP_VSRC_ISI_PSIZE            (0x3 <<  8) // (ISI) Write Protection Violation detected on ISI_PSIZE since last read
N#define 	AT91C_ISI_WP_VSRC_ISI_PDECF            (0x4 <<  8) // (ISI) Write Protection Violation detected on ISI_PDECF since last read
N#define 	AT91C_ISI_WP_VSRC_ISI_Y2RSET0          (0x5 <<  8) // (ISI) Write Protection Violation detected on ISI_Y2RSET0 since last read
N#define 	AT91C_ISI_WP_VSRC_ISI_Y2RSET1          (0x6 <<  8) // (ISI) Write Protection Violation detected on ISI_Y2RSET1 since last read
N#define 	AT91C_ISI_WP_VSRC_ISI_R2YSET0          (0x7 <<  8) // (ISI) Write Protection Violation detected on ISI_R2YSET0 since last read
N#define 	AT91C_ISI_WP_VSRC_ISI_R2YSET1          (0x8 <<  8) // (ISI) Write Protection Violation detected on ISI_R2YSET1 since last read
N#define 	AT91C_ISI_WP_VSRC_ISI_R2YSET2          (0x9 <<  8) // (ISI) Write Protection Violation detected on ISI_R2YSET2 since last read
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR HANTRO VDEC 7190
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_VDEC {
N	AT91_REG	 VDEC_IDR; 	// ID Register
N	AT91_REG	 VDEC_ISR; 	// Interrupt Status Register
N	AT91_REG	 VDEC_DCR; 	// Device Configuration Register
N} AT91S_VDEC, *AT91PS_VDEC;
N#else
S#define VDEC_IDR        (AT91_CAST(AT91_REG *) 	0x00000000) // (VDEC_IDR) ID Register
S#define VDEC_ISR        (AT91_CAST(AT91_REG *) 	0x00000004) // (VDEC_ISR) Interrupt Status Register
S#define VDEC_DCR        (AT91_CAST(AT91_REG *) 	0x00000008) // (VDEC_DCR) Device Configuration Register
S
N#endif
N// -------- VDEC_IDR : (VDEC Offset: 0x0) VDEC ID Register -------- 
N#define AT91C_VDEC_ID         (0x0 <<  0) // (VDEC) VDEC identification number
N// -------- VDEC_ISR : (VDEC Offset: 0x4) VDEC Interrupt Status Register -------- 
N#define AT91C_VDEC_DEC_E      (0x1 <<  0) // (VDEC) VDEC Decoder Enable
N#define AT91C_VDEC_DEC_IRQ_DIS (0x1 <<  4) // (VDEC) VDEC IRQ disable
N#define AT91C_VDEC_DEC_IRQ    (0x1 <<  8) // (VDEC) VDEC Interrupt Request
N#define AT91C_VDEC_DEC_RDY_INT (0x1 << 12) // (VDEC) VDEC Decoder Ready
N#define AT91C_VDEC_DEC_BUS_INT (0x1 << 13) // (VDEC) VDEC Error response from bus
N#define AT91C_VDEC_DEC_BUFFER_INT (0x1 << 14) // (VDEC) VDEC Buffer empty
N#define AT91C_VDEC_DEC_ASO_INT (0x1 << 15) // (VDEC) VDEC ASO detected
N#define AT91C_VDEC_DEC_ERROR_INT (0x1 << 16) // (VDEC) VDEC Input Data Stream Error
N#define AT91C_VDEC_DEC_SLICE_INT (0x1 << 17) // (VDEC) VDEC JPEG Slice Decoded Interrupt
N#define AT91C_VDEC_DEC_TIMEOUT (0x1 << 18) // (VDEC) VDEC Decoder Timeout
N// -------- VDEC_DCR : (VDEC Offset: 0x8) VDEC Device Configuration Register -------- 
N#define AT91C_VDEC_DEC_MAX_BURST (0x1F <<  0) // (VDEC) VDEC maximum burst length
N#define 	AT91C_VDEC_DEC_MAX_BURST_4                    (0x4) // (VDEC) INCR4
N#define 	AT91C_VDEC_DEC_MAX_BURST_8                    (0x8) // (VDEC) INCR8
N#define 	AT91C_VDEC_DEC_MAX_BURST_16                   (0x10) // (VDEC) INCR16
N#define AT91C_VDEC_PRIORITY_MODE (0x7 <<  5) // (VDEC) VDEC priority mode
N#define 	AT91C_VDEC_PRIORITY_MODE_HW                   (0x0 <<  5) // (VDEC) 
N#define 	AT91C_VDEC_PRIORITY_MODE_WRITE_FT             (0x1 <<  5) // (VDEC) 
N#define 	AT91C_VDEC_PRIORITY_MODE_WRITE_PP             (0x2 <<  5) // (VDEC) 
N#define 	AT91C_VDEC_PRIORITY_MODE_READ_FT              (0x3 <<  5) // (VDEC) 
N#define 	AT91C_VDEC_PRIORITY_MODE_READ_PP              (0x4 <<  5) // (VDEC) 
N#define AT91C_VDEC_DEC_OUT_ENDIAN (0x1 <<  8) // (VDEC) VDEC decoder output endian mode
N#define 	AT91C_VDEC_DEC_OUT_ENDIAN_BIG                  (0x0 <<  8) // (VDEC) BIG ENDIAN
N#define 	AT91C_VDEC_DEC_OUT_ENDIAN_LIT                  (0x1 <<  8) // (VDEC) LITTLE ENDIAN
N#define AT91C_VDEC_DEC_IN_ENDIAN (0x1 <<  9) // (VDEC) VDEC decoder input endian mode
N#define 	AT91C_VDEC_DEC_IN_ENDIAN_BIG                  (0x0 <<  9) // (VDEC) BIG ENDIAN
N#define 	AT91C_VDEC_DEC_IN_ENDIAN_LIT                  (0x1 <<  9) // (VDEC) LITTLE ENDIAN
N#define AT91C_VDEC_DEC_CLK_GATE_E (0x1 << 10) // (VDEC) VDEC dynamic clock gating enable
N#define AT91C_VDEC_DEC_LATENCY (0x3F << 11) // (VDEC) VDEC decoder latency compensation
N#define AT91C_VDEC_DEC_OUT_TILED_E (0x1 << 17) // (VDEC) VDEC identification number
N#define AT91C_VDEC_DEC_DATA_DISC_E (0x1 << 18) // (VDEC) VDEC data discard enable
N#define AT91C_VDEC_DEC_OUTSWAP32_E (0x1 << 19) // (VDEC) VDEC output 32bit data swap
N#define AT91C_VDEC_DEC_INSWAP32_E (0x1 << 20) // (VDEC) VDEC input 32bit data swap
N#define AT91C_VDEC_DEC_STRENDIAN_E (0x1 << 21) // (VDEC) VDEC data stream endian mode
N#define 	AT91C_VDEC_DEC_STRENDIAN_E_BIG                  (0x0 << 21) // (VDEC) BIG ENDIAN
N#define 	AT91C_VDEC_DEC_STRENDIAN_E_LIT                  (0x1 << 21) // (VDEC) LITTLE ENDIAN
N#define AT91C_VDEC_DEC_STRSWAP32_E (0x1 << 22) // (VDEC) VDEC input 32bit data swap for stream data
N#define AT91C_VDEC_DEC_TIMEOUT_E (0x1 << 23) // (VDEC) VDEC timeout interrupt enable
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR USB Host Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_UHPHS_OHCI {
N	AT91_REG	 UHPHS_OHCI_HcRevision; 	// Revision
N	AT91_REG	 UHPHS_OHCI_HcControl; 	// Operating modes for the Host Controller
N	AT91_REG	 UHPHS_OHCI_HcCommandStatus; 	// Command & status Register
N	AT91_REG	 UHPHS_OHCI_HcInterruptStatus; 	// Interrupt Status Register
N	AT91_REG	 UHPHS_OHCI_HcInterruptEnable; 	// Interrupt Enable Register
N	AT91_REG	 UHPHS_OHCI_HcInterruptDisable; 	// Interrupt Disable Register
N	AT91_REG	 UHPHS_OHCI_HcHCCA; 	// Pointer to the Host Controller Communication Area
N	AT91_REG	 UHPHS_OHCI_HcPeriodCurrentED; 	// Current Isochronous or Interrupt Endpoint Descriptor
N	AT91_REG	 UHPHS_OHCI_HcControlHeadED; 	// First Endpoint Descriptor of the Control list
N	AT91_REG	 UHPHS_OHCI_HcControlCurrentED; 	// Endpoint Control and Status Register
N	AT91_REG	 UHPHS_OHCI_HcBulkHeadED; 	// First endpoint register of the Bulk list
N	AT91_REG	 UHPHS_OHCI_HcBulkCurrentED; 	// Current endpoint of the Bulk list
N	AT91_REG	 UHPHS_OHCI_HcBulkDoneHead; 	// Last completed transfer descriptor
N	AT91_REG	 UHPHS_OHCI_HcFmInterval; 	// Bit time between 2 consecutive SOFs
N	AT91_REG	 UHPHS_OHCI_HcFmRemaining; 	// Bit time remaining in the current Frame
N	AT91_REG	 UHPHS_OHCI_HcFmNumber; 	// Frame number
N	AT91_REG	 UHPHS_OHCI_HcPeriodicStart; 	// Periodic Start
N	AT91_REG	 UHPHS_OHCI_HcLSThreshold; 	// LS Threshold
N	AT91_REG	 UHPHS_OHCI_HcRhDescriptorA; 	// Root Hub characteristics A
N	AT91_REG	 UHPHS_OHCI_HcRhDescriptorB; 	// Root Hub characteristics B
N	AT91_REG	 UHPHS_OHCI_HcRhStatus; 	// Root Hub Status register
N	AT91_REG	 UHPHS_OHCI_HcRhPortStatus[2]; 	// Root Hub Port Status Register
N} AT91S_UHPHS_OHCI, *AT91PS_UHPHS_OHCI;
N#else
S#define HcRevision      (AT91_CAST(AT91_REG *) 	0x00000000) // (HcRevision) Revision
S#define HcControl       (AT91_CAST(AT91_REG *) 	0x00000004) // (HcControl) Operating modes for the Host Controller
S#define HcCommandStatus (AT91_CAST(AT91_REG *) 	0x00000008) // (HcCommandStatus) Command & status Register
S#define HcInterruptStatus (AT91_CAST(AT91_REG *) 	0x0000000C) // (HcInterruptStatus) Interrupt Status Register
S#define HcInterruptEnable (AT91_CAST(AT91_REG *) 	0x00000010) // (HcInterruptEnable) Interrupt Enable Register
S#define HcInterruptDisable (AT91_CAST(AT91_REG *) 	0x00000014) // (HcInterruptDisable) Interrupt Disable Register
S#define HcHCCA          (AT91_CAST(AT91_REG *) 	0x00000018) // (HcHCCA) Pointer to the Host Controller Communication Area
S#define HcPeriodCurrentED (AT91_CAST(AT91_REG *) 	0x0000001C) // (HcPeriodCurrentED) Current Isochronous or Interrupt Endpoint Descriptor
S#define HcControlHeadED (AT91_CAST(AT91_REG *) 	0x00000020) // (HcControlHeadED) First Endpoint Descriptor of the Control list
S#define HcControlCurrentED (AT91_CAST(AT91_REG *) 	0x00000024) // (HcControlCurrentED) Endpoint Control and Status Register
S#define HcBulkHeadED    (AT91_CAST(AT91_REG *) 	0x00000028) // (HcBulkHeadED) First endpoint register of the Bulk list
S#define HcBulkCurrentED (AT91_CAST(AT91_REG *) 	0x0000002C) // (HcBulkCurrentED) Current endpoint of the Bulk list
S#define HcBulkDoneHead  (AT91_CAST(AT91_REG *) 	0x00000030) // (HcBulkDoneHead) Last completed transfer descriptor
S#define HcFmInterval    (AT91_CAST(AT91_REG *) 	0x00000034) // (HcFmInterval) Bit time between 2 consecutive SOFs
S#define HcFmRemaining   (AT91_CAST(AT91_REG *) 	0x00000038) // (HcFmRemaining) Bit time remaining in the current Frame
S#define HcFmNumber      (AT91_CAST(AT91_REG *) 	0x0000003C) // (HcFmNumber) Frame number
S#define HcPeriodicStart (AT91_CAST(AT91_REG *) 	0x00000040) // (HcPeriodicStart) Periodic Start
S#define HcLSThreshold   (AT91_CAST(AT91_REG *) 	0x00000044) // (HcLSThreshold) LS Threshold
S#define HcRhDescriptorA (AT91_CAST(AT91_REG *) 	0x00000048) // (HcRhDescriptorA) Root Hub characteristics A
S#define HcRhDescriptorB (AT91_CAST(AT91_REG *) 	0x0000004C) // (HcRhDescriptorB) Root Hub characteristics B
S#define HcRhStatus      (AT91_CAST(AT91_REG *) 	0x00000050) // (HcRhStatus) Root Hub Status register
S#define HcRhPortStatus  (AT91_CAST(AT91_REG *) 	0x00000054) // (HcRhPortStatus) Root Hub Port Status Register
S
N#endif
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR USB Host Interface
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_UHPHS_EHCI {
N	AT91_REG	 UHPHS_EHCI_VERSION; 	// 
N	AT91_REG	 UHPHS_EHCI_HCSPARAMS; 	// 
N	AT91_REG	 UHPHS_EHCI_HCCPARAMS; 	// 
N	AT91_REG	 UHPHS_EHCI_HCSPPORTROUTE; 	// 
N	AT91_REG	 UHPHS_EHCI_USBCMD; 	// 
N	AT91_REG	 UHPHS_EHCI_USBSTS; 	// 
N	AT91_REG	 UHPHS_EHCI_USBINTR; 	// 
N	AT91_REG	 UHPHS_EHCI_FRINDEX; 	// 
N	AT91_REG	 UHPHS_EHCI_CTRLDSSEGMENT; 	// 
N	AT91_REG	 UHPHS_EHCI_PERIODICLISTBASE; 	// 
N	AT91_REG	 UHPHS_EHCI_ASYNCLISTADDR; 	// 
N	AT91_REG	 Reserved0[9]; 	// 
N	AT91_REG	 UHPHS_EHCI_CONFIGFLAG; 	// 
N	AT91_REG	 UHPHS_EHCI_PORTSC[2]; 	// 
N	AT91_REG	 Reserved1[13]; 	// 
N	AT91_REG	 UHPHS_EHCI_INSNREG00; 	// 
N	AT91_REG	 UHPHS_EHCI_INSNREG01; 	// 
N	AT91_REG	 UHPHS_EHCI_INSNREG02; 	// 
N	AT91_REG	 UHPHS_EHCI_INSNREG03; 	// 
N	AT91_REG	 UHPHS_EHCI_INSNREG04; 	// 
N	AT91_REG	 UHPHS_EHCI_INSNREG05; 	// 
N} AT91S_UHPHS_EHCI, *AT91PS_UHPHS_EHCI;
N#else
S#define VERSION         (AT91_CAST(AT91_REG *) 	0x00000000) // (VERSION) 
S#define HCSPARAMS       (AT91_CAST(AT91_REG *) 	0x00000004) // (HCSPARAMS) 
S#define HCCPARAMS       (AT91_CAST(AT91_REG *) 	0x00000008) // (HCCPARAMS) 
S#define HCSPPORTROUTE   (AT91_CAST(AT91_REG *) 	0x0000000C) // (HCSPPORTROUTE) 
S#define USBCMD          (AT91_CAST(AT91_REG *) 	0x00000010) // (USBCMD) 
S#define USBSTS          (AT91_CAST(AT91_REG *) 	0x00000014) // (USBSTS) 
S#define USBINTR         (AT91_CAST(AT91_REG *) 	0x00000018) // (USBINTR) 
S#define FRINDEX         (AT91_CAST(AT91_REG *) 	0x0000001C) // (FRINDEX) 
S#define CTRLDSSEGMENT   (AT91_CAST(AT91_REG *) 	0x00000020) // (CTRLDSSEGMENT) 
S#define PERIODICLISTBASE (AT91_CAST(AT91_REG *) 	0x00000024) // (PERIODICLISTBASE) 
S#define ASYNCLISTADDR   (AT91_CAST(AT91_REG *) 	0x00000028) // (ASYNCLISTADDR) 
S#define CONFIGFLAG      (AT91_CAST(AT91_REG *) 	0x00000050) // (CONFIGFLAG) 
S#define PORTSC          (AT91_CAST(AT91_REG *) 	0x00000054) // (PORTSC) 
S#define INSNREG00       (AT91_CAST(AT91_REG *) 	0x00000090) // (INSNREG00) 
S#define INSNREG01       (AT91_CAST(AT91_REG *) 	0x00000094) // (INSNREG01) 
S#define INSNREG02       (AT91_CAST(AT91_REG *) 	0x00000098) // (INSNREG02) 
S#define INSNREG03       (AT91_CAST(AT91_REG *) 	0x0000009C) // (INSNREG03) 
S#define INSNREG04       (AT91_CAST(AT91_REG *) 	0x000000A0) // (INSNREG04) 
S#define INSNREG05       (AT91_CAST(AT91_REG *) 	0x000000A4) // (INSNREG05) 
S
N#endif
N// -------- VERSION : (UHPHS_EHCI Offset: 0x0)  -------- 
N#define AT91C_UHPHS_CAPLENGTH (0xFF <<  0) // (UHPHS_EHCI) CapLength : Offset for control registers
N#define AT91C_UHPHS_HCIVERSION (0xFF << 16) // (UHPHS_EHCI) Hci Version
N
N// *****************************************************************************
N//              SOFTWARE API DEFINITION  FOR True Random Generator
N// *****************************************************************************
N#ifndef __ASSEMBLY__
Ntypedef struct _AT91S_TRNG {
N	AT91_REG	 TRNG_CR; 	// Control Register
N	AT91_REG	 Reserved0[3]; 	// 
N	AT91_REG	 TRNG_IER; 	// Interrupt Enable Register
N	AT91_REG	 TRNG_IDR; 	// Interrupt Disable Register
N	AT91_REG	 TRNG_IMR; 	// Interrupt Mask Register
N	AT91_REG	 TRNG_ISR; 	// Interrupt Status Register
N	AT91_REG	 Reserved1[12]; 	// 
N	AT91_REG	 TRNG_ODATA; 	// Output Data Register
N	AT91_REG	 Reserved2[42]; 	// 
N	AT91_REG	 TRNG_VERSION; 	// TRNG Version Register
N} AT91S_TRNG, *AT91PS_TRNG;
N#else
S#define TRNG_CR         (AT91_CAST(AT91_REG *) 	0x00000000) // (TRNG_CR) Control Register
S#define TRNG_IER        (AT91_CAST(AT91_REG *) 	0x00000010) // (TRNG_IER) Interrupt Enable Register
S#define TRNG_IDR        (AT91_CAST(AT91_REG *) 	0x00000014) // (TRNG_IDR) Interrupt Disable Register
S#define TRNG_IMR        (AT91_CAST(AT91_REG *) 	0x00000018) // (TRNG_IMR) Interrupt Mask Register
S#define TRNG_ISR        (AT91_CAST(AT91_REG *) 	0x0000001C) // (TRNG_ISR) Interrupt Status Register
S#define TRNG_ODATA      (AT91_CAST(AT91_REG *) 	0x00000050) // (TRNG_ODATA) Output Data Register
S#define TRNG_VERSION    (AT91_CAST(AT91_REG *) 	0x000000FC) // (TRNG_VERSION) TRNG Version Register
S
N#endif
N// -------- TRNG_CR : (TRNG Offset: 0x0) Control Register -------- 
N#define AT91C_TRNG_ENABLE     (0x1 <<  0) // (TRNG) Enable TRNG
N// -------- TRNG_IER : (TRNG Offset: 0x10) Interrupt Enable Register -------- 
N#define AT91C_TRNG_DATRDY     (0x1 <<  0) // (TRNG) DATRDY
N// -------- TRNG_IDR : (TRNG Offset: 0x14) Interrupt Disable Register -------- 
N// -------- TRNG_IMR : (TRNG Offset: 0x18) Interrupt Mask Register -------- 
N// -------- TRNG_ISR : (TRNG Offset: 0x1c) Interrupt Status Register -------- 
N
N// *****************************************************************************
N//               REGISTER ADDRESS DEFINITION FOR AT91SAM9M10
N// *****************************************************************************
N// ========== Register definition for SFR peripheral ========== 
N#define AT91C_SFR_INT   (AT91_CAST(AT91_REG *) 	0xFFF74014) // (SFR) OHCI suspend Interrupt status
N#define AT91C_SFR_DDRCFG (AT91_CAST(AT91_REG *) 	0xFFF74004) // (SFR) DDR2 SSTL18 control
N#define AT91C_SFR_UTMICFG (AT91_CAST(AT91_REG *) 	0xFFF74010) // (SFR) UTMI Software Reset, and OHCI suspend interrupt control
N#define AT91C_SFR_EBIDELAY (AT91_CAST(AT91_REG *) 	0xFFF7400C) // (SFR) EBI DDR controller clock delay
N#define AT91C_SFR_DDRDELAY (AT91_CAST(AT91_REG *) 	0xFFF74008) // (SFR) DDR2 controller clock delay
N#define AT91C_SFR_EMA   (AT91_CAST(AT91_REG *) 	0xFFF74000) // (SFR) memory Extra Margin Adjustment control
N// ========== Register definition for SYS peripheral ========== 
N#define AT91C_SYS_SLCKSEL (AT91_CAST(AT91_REG *) 	0xFFFFFD50) // (SYS) Slow Clock Selection Register
N#define AT91C_SYS_GPBR  (AT91_CAST(AT91_REG *) 	0xFFFFFD60) // (SYS) General Purpose Register
N// ========== Register definition for EBI peripheral ========== 
N#define AT91C_EBI_DUMMY (AT91_CAST(AT91_REG *) 	0xFFFFE200) // (EBI) Dummy register - Do not use
N// ========== Register definition for DDR2CP1 peripheral ========== 
N#define AT91C_DDR2CP1_DELAY2 (AT91_CAST(AT91_REG *) 	0xFFFFE434) // (DDR2CP1) Pad delay2 Register
N#define AT91C_DDR2CP1_RTR (AT91_CAST(AT91_REG *) 	0xFFFFE404) // (DDR2CP1) Refresh Timer Register
N#define AT91C_DDR2CP1_T0PR (AT91_CAST(AT91_REG *) 	0xFFFFE40C) // (DDR2CP1) Timing0 Register
N#define AT91C_DDR2CP1_WPSR (AT91_CAST(AT91_REG *) 	0xFFFFE4E8) // (DDR2CP1) Write Protect Status Register
N#define AT91C_DDR2CP1_DELAY8 (AT91_CAST(AT91_REG *) 	0xFFFFE44C) // (DDR2CP1) Pad delay8 Register
N#define AT91C_DDR2CP1_LPR (AT91_CAST(AT91_REG *) 	0xFFFFE41C) // (DDR2CP1) Low-power Register
N#define AT91C_DDR2CP1_VER (AT91_CAST(AT91_REG *) 	0xFFFFE428) // (DDR2CP1) DLL Version Register
N#define AT91C_DDR2CP1_DELAY7 (AT91_CAST(AT91_REG *) 	0xFFFFE448) // (DDR2CP1) Pad delay7 Register
N#define AT91C_DDR2CP1_CR (AT91_CAST(AT91_REG *) 	0xFFFFE408) // (DDR2CP1) Configuration Register
N#define AT91C_DDR2CP1_WPMR (AT91_CAST(AT91_REG *) 	0xFFFFE4E4) // (DDR2CP1) Write Protect Mode Register
N#define AT91C_DDR2CP1_MR (AT91_CAST(AT91_REG *) 	0xFFFFE400) // (DDR2CP1) Mode Register
N#define AT91C_DDR2CP1_DELAY5 (AT91_CAST(AT91_REG *) 	0xFFFFE440) // (DDR2CP1) Pad delay5 Register
N#define AT91C_DDR2CP1_T2PR (AT91_CAST(AT91_REG *) 	0xFFFFE414) // (DDR2CP1) Timing2 Register
N#define AT91C_DDR2CP1_HS (AT91_CAST(AT91_REG *) 	0xFFFFE42C) // (DDR2CP1) High Speed Register
N#define AT91C_DDR2CP1_MDR (AT91_CAST(AT91_REG *) 	0xFFFFE420) // (DDR2CP1) Memory Device Register
N#define AT91C_DDR2CP1_DELAY4 (AT91_CAST(AT91_REG *) 	0xFFFFE43C) // (DDR2CP1) Pad delay4 Register
N#define AT91C_DDR2CP1_DELAY1 (AT91_CAST(AT91_REG *) 	0xFFFFE430) // (DDR2CP1) Pad delay1 Register
N#define AT91C_DDR2CP1_DELAY6 (AT91_CAST(AT91_REG *) 	0xFFFFE444) // (DDR2CP1) Pad delay6 Register
N#define AT91C_DDR2CP1_DLL (AT91_CAST(AT91_REG *) 	0xFFFFE424) // (DDR2CP1) DLL Information Register
N#define AT91C_DDR2CP1_DELAY3 (AT91_CAST(AT91_REG *) 	0xFFFFE438) // (DDR2CP1) Pad delay3 Register
N#define AT91C_DDR2CP1_VERSION (AT91_CAST(AT91_REG *) 	0xFFFFE4FC) // (DDR2CP1) Version Register
N#define AT91C_DDR2CP1_T1PR (AT91_CAST(AT91_REG *) 	0xFFFFE410) // (DDR2CP1) Timing1 Register
N// ========== Register definition for DDR2C peripheral ========== 
N#define AT91C_DDR2C_DELAY8 (AT91_CAST(AT91_REG *) 	0xFFFFE64C) // (DDR2C) Pad delay8 Register
N#define AT91C_DDR2C_VER (AT91_CAST(AT91_REG *) 	0xFFFFE628) // (DDR2C) DLL Version Register
N#define AT91C_DDR2C_RTR (AT91_CAST(AT91_REG *) 	0xFFFFE604) // (DDR2C) Refresh Timer Register
N#define AT91C_DDR2C_T0PR (AT91_CAST(AT91_REG *) 	0xFFFFE60C) // (DDR2C) Timing0 Register
N#define AT91C_DDR2C_DELAY5 (AT91_CAST(AT91_REG *) 	0xFFFFE640) // (DDR2C) Pad delay5 Register
N#define AT91C_DDR2C_LPR (AT91_CAST(AT91_REG *) 	0xFFFFE61C) // (DDR2C) Low-power Register
N#define AT91C_DDR2C_HS  (AT91_CAST(AT91_REG *) 	0xFFFFE62C) // (DDR2C) High Speed Register
N#define AT91C_DDR2C_DELAY2 (AT91_CAST(AT91_REG *) 	0xFFFFE634) // (DDR2C) Pad delay2 Register
N#define AT91C_DDR2C_T2PR (AT91_CAST(AT91_REG *) 	0xFFFFE614) // (DDR2C) Timing2 Register
N#define AT91C_DDR2C_DELAY1 (AT91_CAST(AT91_REG *) 	0xFFFFE630) // (DDR2C) Pad delay1 Register
N#define AT91C_DDR2C_T1PR (AT91_CAST(AT91_REG *) 	0xFFFFE610) // (DDR2C) Timing1 Register
N#define AT91C_DDR2C_MDR (AT91_CAST(AT91_REG *) 	0xFFFFE620) // (DDR2C) Memory Device Register
N#define AT91C_DDR2C_DELAY6 (AT91_CAST(AT91_REG *) 	0xFFFFE644) // (DDR2C) Pad delay6 Register
N#define AT91C_DDR2C_VERSION (AT91_CAST(AT91_REG *) 	0xFFFFE6FC) // (DDR2C) Version Register
N#define AT91C_DDR2C_MR  (AT91_CAST(AT91_REG *) 	0xFFFFE600) // (DDR2C) Mode Register
N#define AT91C_DDR2C_DLL (AT91_CAST(AT91_REG *) 	0xFFFFE624) // (DDR2C) DLL Information Register
N#define AT91C_DDR2C_DELAY4 (AT91_CAST(AT91_REG *) 	0xFFFFE63C) // (DDR2C) Pad delay4 Register
N#define AT91C_DDR2C_WPMR (AT91_CAST(AT91_REG *) 	0xFFFFE6E4) // (DDR2C) Write Protect Mode Register
N#define AT91C_DDR2C_CR  (AT91_CAST(AT91_REG *) 	0xFFFFE608) // (DDR2C) Configuration Register
N#define AT91C_DDR2C_DELAY3 (AT91_CAST(AT91_REG *) 	0xFFFFE638) // (DDR2C) Pad delay3 Register
N#define AT91C_DDR2C_WPSR (AT91_CAST(AT91_REG *) 	0xFFFFE6E8) // (DDR2C) Write Protect Status Register
N#define AT91C_DDR2C_DELAY7 (AT91_CAST(AT91_REG *) 	0xFFFFE648) // (DDR2C) Pad delay7 Register
N// ========== Register definition for SMC peripheral ========== 
N#define AT91C_SMC_PULSE7 (AT91_CAST(AT91_REG *) 	0xFFFFE874) // (SMC)  Pulse Register for CS 7
N#define AT91C_SMC_DELAY1 (AT91_CAST(AT91_REG *) 	0xFFFFE8C0) // (SMC) SMC Delay Control Register
N#define AT91C_SMC_CYCLE2 (AT91_CAST(AT91_REG *) 	0xFFFFE828) // (SMC)  Cycle Register for CS 2
N#define AT91C_SMC_DELAY5 (AT91_CAST(AT91_REG *) 	0xFFFFE8D0) // (SMC) SMC Delay Control Register
N#define AT91C_SMC_DELAY6 (AT91_CAST(AT91_REG *) 	0xFFFFE8D4) // (SMC) SMC Delay Control Register
N#define AT91C_SMC_PULSE2 (AT91_CAST(AT91_REG *) 	0xFFFFE824) // (SMC)  Pulse Register for CS 2
N#define AT91C_SMC_SETUP6 (AT91_CAST(AT91_REG *) 	0xFFFFE860) // (SMC)  Setup Register for CS 6
N#define AT91C_SMC_SETUP5 (AT91_CAST(AT91_REG *) 	0xFFFFE850) // (SMC)  Setup Register for CS 5
N#define AT91C_SMC_CYCLE6 (AT91_CAST(AT91_REG *) 	0xFFFFE868) // (SMC)  Cycle Register for CS 6
N#define AT91C_SMC_PULSE6 (AT91_CAST(AT91_REG *) 	0xFFFFE864) // (SMC)  Pulse Register for CS 6
N#define AT91C_SMC_CTRL5 (AT91_CAST(AT91_REG *) 	0xFFFFE85C) // (SMC)  Control Register for CS 5
N#define AT91C_SMC_CTRL3 (AT91_CAST(AT91_REG *) 	0xFFFFE83C) // (SMC)  Control Register for CS 3
N#define AT91C_SMC_DELAY7 (AT91_CAST(AT91_REG *) 	0xFFFFE8D8) // (SMC) SMC Delay Control Register
N#define AT91C_SMC_DELAY3 (AT91_CAST(AT91_REG *) 	0xFFFFE8C8) // (SMC) SMC Delay Control Register
N#define AT91C_SMC_CYCLE0 (AT91_CAST(AT91_REG *) 	0xFFFFE808) // (SMC)  Cycle Register for CS 0
N#define AT91C_SMC_SETUP1 (AT91_CAST(AT91_REG *) 	0xFFFFE810) // (SMC)  Setup Register for CS 1
N#define AT91C_SMC_PULSE5 (AT91_CAST(AT91_REG *) 	0xFFFFE854) // (SMC)  Pulse Register for CS 5
N#define AT91C_SMC_SETUP7 (AT91_CAST(AT91_REG *) 	0xFFFFE870) // (SMC)  Setup Register for CS 7
N#define AT91C_SMC_CTRL4 (AT91_CAST(AT91_REG *) 	0xFFFFE84C) // (SMC)  Control Register for CS 4
N#define AT91C_SMC_DELAY2 (AT91_CAST(AT91_REG *) 	0xFFFFE8C4) // (SMC) SMC Delay Control Register
N#define AT91C_SMC_PULSE3 (AT91_CAST(AT91_REG *) 	0xFFFFE834) // (SMC)  Pulse Register for CS 3
N#define AT91C_SMC_CYCLE4 (AT91_CAST(AT91_REG *) 	0xFFFFE848) // (SMC)  Cycle Register for CS 4
N#define AT91C_SMC_CTRL1 (AT91_CAST(AT91_REG *) 	0xFFFFE81C) // (SMC)  Control Register for CS 1
N#define AT91C_SMC_SETUP3 (AT91_CAST(AT91_REG *) 	0xFFFFE830) // (SMC)  Setup Register for CS 3
N#define AT91C_SMC_CTRL0 (AT91_CAST(AT91_REG *) 	0xFFFFE80C) // (SMC)  Control Register for CS 0
N#define AT91C_SMC_CYCLE7 (AT91_CAST(AT91_REG *) 	0xFFFFE878) // (SMC)  Cycle Register for CS 7
N#define AT91C_SMC_DELAY4 (AT91_CAST(AT91_REG *) 	0xFFFFE8CC) // (SMC) SMC Delay Control Register
N#define AT91C_SMC_CYCLE1 (AT91_CAST(AT91_REG *) 	0xFFFFE818) // (SMC)  Cycle Register for CS 1
N#define AT91C_SMC_SETUP2 (AT91_CAST(AT91_REG *) 	0xFFFFE820) // (SMC)  Setup Register for CS 2
N#define AT91C_SMC_PULSE1 (AT91_CAST(AT91_REG *) 	0xFFFFE814) // (SMC)  Pulse Register for CS 1
N#define AT91C_SMC_DELAY8 (AT91_CAST(AT91_REG *) 	0xFFFFE8DC) // (SMC) SMC Delay Control Register
N#define AT91C_SMC_CTRL2 (AT91_CAST(AT91_REG *) 	0xFFFFE82C) // (SMC)  Control Register for CS 2
N#define AT91C_SMC_PULSE4 (AT91_CAST(AT91_REG *) 	0xFFFFE844) // (SMC)  Pulse Register for CS 4
N#define AT91C_SMC_SETUP4 (AT91_CAST(AT91_REG *) 	0xFFFFE840) // (SMC)  Setup Register for CS 4
N#define AT91C_SMC_CYCLE3 (AT91_CAST(AT91_REG *) 	0xFFFFE838) // (SMC)  Cycle Register for CS 3
N#define AT91C_SMC_SETUP0 (AT91_CAST(AT91_REG *) 	0xFFFFE800) // (SMC)  Setup Register for CS 0
N#define AT91C_SMC_CYCLE5 (AT91_CAST(AT91_REG *) 	0xFFFFE858) // (SMC)  Cycle Register for CS 5
N#define AT91C_SMC_PULSE0 (AT91_CAST(AT91_REG *) 	0xFFFFE804) // (SMC)  Pulse Register for CS 0
N#define AT91C_SMC_CTRL6 (AT91_CAST(AT91_REG *) 	0xFFFFE86C) // (SMC)  Control Register for CS 6
N#define AT91C_SMC_CTRL7 (AT91_CAST(AT91_REG *) 	0xFFFFE87C) // (SMC)  Control Register for CS 7
N// ========== Register definition for MATRIX peripheral ========== 
N#define AT91C_MATRIX_SCFG1 (AT91_CAST(AT91_REG *) 	0xFFFFEA44) // (MATRIX)  Slave Configuration Register 1 : SRAM S1
N#define AT91C_MATRIX_MRCR (AT91_CAST(AT91_REG *) 	0xFFFFEB00) // (MATRIX)  Master Remap Control Register 
N#define AT91C_MATRIX_PRAS2 (AT91_CAST(AT91_REG *) 	0xFFFFEA90) // (MATRIX)  PRAS2 : SRAM S2
N#define AT91C_MATRIX_PRAS1 (AT91_CAST(AT91_REG *) 	0xFFFFEA88) // (MATRIX)  PRAS1 : SRAM S1
N#define AT91C_MATRIX_PRAS0 (AT91_CAST(AT91_REG *) 	0xFFFFEA80) // (MATRIX)  PRAS0 : SRAM S0
N#define AT91C_MATRIX_MCFG8 (AT91_CAST(AT91_REG *) 	0xFFFFEA20) // (MATRIX)  Master Configuration Register 8 : eMAC
N#define AT91C_MATRIX_MCFG2 (AT91_CAST(AT91_REG *) 	0xFFFFEA08) // (MATRIX)  Master Configuration Register 2 : pdc
N#define AT91C_MATRIX_PRAS4 (AT91_CAST(AT91_REG *) 	0xFFFFEAA0) // (MATRIX)  PRAS4 : ROM + USB Dev + USB EHCI + USB OHCI + LCD + Video Decoder
N#define AT91C_MATRIX_MCFG3 (AT91_CAST(AT91_REG *) 	0xFFFFEA0C) // (MATRIX)  Master Configuration Register 3 : USB Host OHCI
N#define AT91C_MATRIX_SCFG0 (AT91_CAST(AT91_REG *) 	0xFFFFEA40) // (MATRIX)  Slave Configuration Register 0 : SRAM S0
N#define AT91C_MATRIX_MCFG7 (AT91_CAST(AT91_REG *) 	0xFFFFEA1C) // (MATRIX)  Master Configuration Register 7 : lcdc
N#define AT91C_MATRIX_PRAS6 (AT91_CAST(AT91_REG *) 	0xFFFFEAB0) // (MATRIX)  PRAS6 : DDR2 S1
N#define AT91C_MATRIX_SCFG7 (AT91_CAST(AT91_REG *) 	0xFFFFEA5C) // (MATRIX)  Slave Configuration Register 7 : DDR2 S2
N#define AT91C_MATRIX_PRAS7 (AT91_CAST(AT91_REG *) 	0xFFFFEAB8) // (MATRIX)  PRAS7 : DDR2 S2
N#define AT91C_MATRIX_SCFG2 (AT91_CAST(AT91_REG *) 	0xFFFFEA48) // (MATRIX)  Slave Configuration Register 2 : SRAM S2
N#define AT91C_MATRIX_WRPROTST (AT91_CAST(AT91_REG *) 	0xFFFFEBE8) // (MATRIX)  Write Protection Status Register 
N#define AT91C_MATRIX_PRBS0 (AT91_CAST(AT91_REG *) 	0xFFFFEA84) // (MATRIX)  PRBS0 : SRAM S0
N#define AT91C_MATRIX_PRBS2 (AT91_CAST(AT91_REG *) 	0xFFFFEA94) // (MATRIX)  PRBS2 : SRAM S2
N#define AT91C_MATRIX_MCFG4 (AT91_CAST(AT91_REG *) 	0xFFFFEA10) // (MATRIX)  Master Configuration Register 4 : DMA0
N#define AT91C_MATRIX_SCFG5 (AT91_CAST(AT91_REG *) 	0xFFFFEA54) // (MATRIX)  Slave Configuration Register 5 : DDR2 S0
N#define AT91C_MATRIX_PRBS6 (AT91_CAST(AT91_REG *) 	0xFFFFEAB4) // (MATRIX)  PRBS6 : DDR2 S1
N#define AT91C_MATRIX_MCFG1 (AT91_CAST(AT91_REG *) 	0xFFFFEA04) // (MATRIX)  Master Configuration Register 1 ; ARM-D
N#define AT91C_MATRIX_SCFG6 (AT91_CAST(AT91_REG *) 	0xFFFFEA58) // (MATRIX)  Slave Configuration Register 6 : DDR2 S1
N#define AT91C_MATRIX_SCFG4 (AT91_CAST(AT91_REG *) 	0xFFFFEA50) // (MATRIX)  Slave Configuration Register 4 ; ROM + USB Dev + USB EHCI + USB OHCI + LCD + Video Decoder
N#define AT91C_MATRIX_PRBS1 (AT91_CAST(AT91_REG *) 	0xFFFFEA8C) // (MATRIX)  PRBS1 : SRAM S1
N#define AT91C_MATRIX_PRBS3 (AT91_CAST(AT91_REG *) 	0xFFFFEA9C) // (MATRIX)  PRBS3 : SRAM S3
N#define AT91C_MATRIX_WRPROTEN (AT91_CAST(AT91_REG *) 	0xFFFFEBE4) // (MATRIX)  Write Protection Control Register 
N#define AT91C_MATRIX_MCFG11 (AT91_CAST(AT91_REG *) 	0xFFFFEA2C) // (MATRIX)  Master Configuration Register 11 : Video Decoder
N#define AT91C_MATRIX_MCFG0 (AT91_CAST(AT91_REG *) 	0xFFFFEA00) // (MATRIX)  Master Configuration Register 0 : ARM-I
N#define AT91C_MATRIX_PRAS5 (AT91_CAST(AT91_REG *) 	0xFFFFEAA8) // (MATRIX)  PRAS5 : DDR2 S0
N#define AT91C_MATRIX_PRBS4 (AT91_CAST(AT91_REG *) 	0xFFFFEAA4) // (MATRIX)  PRBS4 : ROM + USB Dev + USB EHCI + USB OHCI + LCD + Video Decoder
N#define AT91C_MATRIX_MCFG6 (AT91_CAST(AT91_REG *) 	0xFFFFEA18) // (MATRIX)  Master Configuration Register 6 : hisi
N#define AT91C_MATRIX_PRBS5 (AT91_CAST(AT91_REG *) 	0xFFFFEAAC) // (MATRIX)  PRBS5 : DDR2 S0
N#define AT91C_MATRIX_MCFG9 (AT91_CAST(AT91_REG *) 	0xFFFFEA24) // (MATRIX)  Master Configuration Register 9 : USB Device
N#define AT91C_MATRIX_MCFG5 (AT91_CAST(AT91_REG *) 	0xFFFFEA14) // (MATRIX)  Master Configuration Register 5 : DMA1
N#define AT91C_MATRIX_PRBS7 (AT91_CAST(AT91_REG *) 	0xFFFFEABC) // (MATRIX)  PRBS7 : DDR2 S2
N#define AT91C_MATRIX_MCFG10 (AT91_CAST(AT91_REG *) 	0xFFFFEA28) // (MATRIX)  Master Configuration Register 10 : USB Host EHCI
N#define AT91C_MATRIX_PRAS3 (AT91_CAST(AT91_REG *) 	0xFFFFEA98) // (MATRIX)  PRAS3 : SRAM S3
N#define AT91C_MATRIX_SCFG3 (AT91_CAST(AT91_REG *) 	0xFFFFEA4C) // (MATRIX)  Slave Configuration Register 3 : SRAM S3
N// ========== Register definition for CCFG peripheral ========== 
N#define AT91C_CCFG_TCMR (AT91_CAST(AT91_REG *) 	0xFFFFEB10) // (CCFG)  TCM configuration
N#define AT91C_CCFG_VIDEO (AT91_CAST(AT91_REG *) 	0xFFFFEB18) // (CCFG)  Video Mode configuration
N#define AT91C_CCFG_MATRIXVERSION (AT91_CAST(AT91_REG *) 	0xFFFFEBFC) // (CCFG)  Version Register
N#define AT91C_CCFG_UDPHS (AT91_CAST(AT91_REG *) 	0xFFFFEB14) // (CCFG)  USB HS configuration
N#define AT91C_CCFG_EBICSA (AT91_CAST(AT91_REG *) 	0xFFFFEB28) // (CCFG)  EBI Chip Select Assignement Register
N// ========== Register definition for AIC peripheral ========== 
N#define AT91C_AIC_IVR   (AT91_CAST(AT91_REG *) 	0xFFFFF100) // (AIC) IRQ Vector Register
N#define AT91C_AIC_SMR   (AT91_CAST(AT91_REG *) 	0xFFFFF000) // (AIC) Source Mode Register
N#define AT91C_AIC_FVR   (AT91_CAST(AT91_REG *) 	0xFFFFF104) // (AIC) FIQ Vector Register
N#define AT91C_AIC_DCR   (AT91_CAST(AT91_REG *) 	0xFFFFF138) // (AIC) Debug Control Register (Protect)
N#define AT91C_AIC_EOICR (AT91_CAST(AT91_REG *) 	0xFFFFF130) // (AIC) End of Interrupt Command Register
N#define AT91C_AIC_SVR   (AT91_CAST(AT91_REG *) 	0xFFFFF080) // (AIC) Source Vector Register
N#define AT91C_AIC_FFSR  (AT91_CAST(AT91_REG *) 	0xFFFFF148) // (AIC) Fast Forcing Status Register
N#define AT91C_AIC_ICCR  (AT91_CAST(AT91_REG *) 	0xFFFFF128) // (AIC) Interrupt Clear Command Register
N#define AT91C_AIC_ISR   (AT91_CAST(AT91_REG *) 	0xFFFFF108) // (AIC) Interrupt Status Register
N#define AT91C_AIC_IMR   (AT91_CAST(AT91_REG *) 	0xFFFFF110) // (AIC) Interrupt Mask Register
N#define AT91C_AIC_IPR   (AT91_CAST(AT91_REG *) 	0xFFFFF10C) // (AIC) Interrupt Pending Register
N#define AT91C_AIC_FFER  (AT91_CAST(AT91_REG *) 	0xFFFFF140) // (AIC) Fast Forcing Enable Register
N#define AT91C_AIC_IECR  (AT91_CAST(AT91_REG *) 	0xFFFFF120) // (AIC) Interrupt Enable Command Register
N#define AT91C_AIC_ISCR  (AT91_CAST(AT91_REG *) 	0xFFFFF12C) // (AIC) Interrupt Set Command Register
N#define AT91C_AIC_FFDR  (AT91_CAST(AT91_REG *) 	0xFFFFF144) // (AIC) Fast Forcing Disable Register
N#define AT91C_AIC_CISR  (AT91_CAST(AT91_REG *) 	0xFFFFF114) // (AIC) Core Interrupt Status Register
N#define AT91C_AIC_IDCR  (AT91_CAST(AT91_REG *) 	0xFFFFF124) // (AIC) Interrupt Disable Command Register
N#define AT91C_AIC_SPU   (AT91_CAST(AT91_REG *) 	0xFFFFF134) // (AIC) Spurious Vector Register
N// ========== Register definition for PDC_DBGU peripheral ========== 
N#define AT91C_DBGU_PTCR (AT91_CAST(AT91_REG *) 	0xFFFFEF20) // (PDC_DBGU) PDC Transfer Control Register
N#define AT91C_DBGU_RCR  (AT91_CAST(AT91_REG *) 	0xFFFFEF04) // (PDC_DBGU) Receive Counter Register
N#define AT91C_DBGU_TCR  (AT91_CAST(AT91_REG *) 	0xFFFFEF0C) // (PDC_DBGU) Transmit Counter Register
N#define AT91C_DBGU_RNCR (AT91_CAST(AT91_REG *) 	0xFFFFEF14) // (PDC_DBGU) Receive Next Counter Register
N#define AT91C_DBGU_TNPR (AT91_CAST(AT91_REG *) 	0xFFFFEF18) // (PDC_DBGU) Transmit Next Pointer Register
N#define AT91C_DBGU_RNPR (AT91_CAST(AT91_REG *) 	0xFFFFEF10) // (PDC_DBGU) Receive Next Pointer Register
N#define AT91C_DBGU_PTSR (AT91_CAST(AT91_REG *) 	0xFFFFEF24) // (PDC_DBGU) PDC Transfer Status Register
N#define AT91C_DBGU_RPR  (AT91_CAST(AT91_REG *) 	0xFFFFEF00) // (PDC_DBGU) Receive Pointer Register
N#define AT91C_DBGU_TPR  (AT91_CAST(AT91_REG *) 	0xFFFFEF08) // (PDC_DBGU) Transmit Pointer Register
N#define AT91C_DBGU_TNCR (AT91_CAST(AT91_REG *) 	0xFFFFEF1C) // (PDC_DBGU) Transmit Next Counter Register
N// ========== Register definition for DBGU peripheral ========== 
N#define AT91C_DBGU_BRGR (AT91_CAST(AT91_REG *) 	0xFFFFEE20) // (DBGU) Baud Rate Generator Register
N#define AT91C_DBGU_CR   (AT91_CAST(AT91_REG *) 	0xFFFFEE00) // (DBGU) Control Register
N#define AT91C_DBGU_THR  (AT91_CAST(AT91_REG *) 	0xFFFFEE1C) // (DBGU) Transmitter Holding Register
N#define AT91C_DBGU_IDR  (AT91_CAST(AT91_REG *) 	0xFFFFEE0C) // (DBGU) Interrupt Disable Register
N#define AT91C_DBGU_EXID (AT91_CAST(AT91_REG *) 	0xFFFFEE44) // (DBGU) Chip ID Extension Register
N#define AT91C_DBGU_IMR  (AT91_CAST(AT91_REG *) 	0xFFFFEE10) // (DBGU) Interrupt Mask Register
N#define AT91C_DBGU_FNTR (AT91_CAST(AT91_REG *) 	0xFFFFEE48) // (DBGU) Force NTRST Register
N#define AT91C_DBGU_IER  (AT91_CAST(AT91_REG *) 	0xFFFFEE08) // (DBGU) Interrupt Enable Register
N#define AT91C_DBGU_CSR  (AT91_CAST(AT91_REG *) 	0xFFFFEE14) // (DBGU) Channel Status Register
N#define AT91C_DBGU_MR   (AT91_CAST(AT91_REG *) 	0xFFFFEE04) // (DBGU) Mode Register
N#define AT91C_DBGU_RHR  (AT91_CAST(AT91_REG *) 	0xFFFFEE18) // (DBGU) Receiver Holding Register
N#define AT91C_DBGU_CIDR (AT91_CAST(AT91_REG *) 	0xFFFFEE40) // (DBGU) Chip ID Register
N// ========== Register definition for PIOA peripheral ========== 
N#define AT91C_PIOA_OWDR (AT91_CAST(AT91_REG *) 	0xFFFFF2A4) // (PIOA) Output Write Disable Register
N#define AT91C_PIOA_DELAY3 (AT91_CAST(AT91_REG *) 	0xFFFFF2C8) // (PIOA) PIO Delay Control Register
N#define AT91C_PIOA_ISR  (AT91_CAST(AT91_REG *) 	0xFFFFF24C) // (PIOA) Interrupt Status Register
N#define AT91C_PIOA_PDR  (AT91_CAST(AT91_REG *) 	0xFFFFF204) // (PIOA) PIO Disable Register
N#define AT91C_PIOA_OSR  (AT91_CAST(AT91_REG *) 	0xFFFFF218) // (PIOA) Output Status Register
N#define AT91C_PIOA_ABSR (AT91_CAST(AT91_REG *) 	0xFFFFF278) // (PIOA) AB Select Status Register
N#define AT91C_PIOA_DELAY2 (AT91_CAST(AT91_REG *) 	0xFFFFF2C4) // (PIOA) PIO Delay Control Register
N#define AT91C_PIOA_PDSR (AT91_CAST(AT91_REG *) 	0xFFFFF23C) // (PIOA) Pin Data Status Register
N#define AT91C_PIOA_BSR  (AT91_CAST(AT91_REG *) 	0xFFFFF274) // (PIOA) Select B Register
N#define AT91C_PIOA_DELAY1 (AT91_CAST(AT91_REG *) 	0xFFFFF2C0) // (PIOA) PIO Delay Control Register
N#define AT91C_PIOA_PPUER (AT91_CAST(AT91_REG *) 	0xFFFFF264) // (PIOA) Pull-up Enable Register
N#define AT91C_PIOA_OER  (AT91_CAST(AT91_REG *) 	0xFFFFF210) // (PIOA) Output Enable Register
N#define AT91C_PIOA_PER  (AT91_CAST(AT91_REG *) 	0xFFFFF200) // (PIOA) PIO Enable Register
N#define AT91C_PIOA_VERSION (AT91_CAST(AT91_REG *) 	0xFFFFF2FC) // (PIOA) PIO Version Register
N#define AT91C_PIOA_PPUDR (AT91_CAST(AT91_REG *) 	0xFFFFF260) // (PIOA) Pull-up Disable Register
N#define AT91C_PIOA_ODSR (AT91_CAST(AT91_REG *) 	0xFFFFF238) // (PIOA) Output Data Status Register
N#define AT91C_PIOA_SLEWRATE1 (AT91_CAST(AT91_REG *) 	0xFFFFF2B0) // (PIOA) PIO Slewrate Control Register
N#define AT91C_PIOA_MDDR (AT91_CAST(AT91_REG *) 	0xFFFFF254) // (PIOA) Multi-driver Disable Register
N#define AT91C_PIOA_IFSR (AT91_CAST(AT91_REG *) 	0xFFFFF228) // (PIOA) Input Filter Status Register
N#define AT91C_PIOA_CODR (AT91_CAST(AT91_REG *) 	0xFFFFF234) // (PIOA) Clear Output Data Register
N#define AT91C_PIOA_ASR  (AT91_CAST(AT91_REG *) 	0xFFFFF270) // (PIOA) Select A Register
N#define AT91C_PIOA_OWSR (AT91_CAST(AT91_REG *) 	0xFFFFF2A8) // (PIOA) Output Write Status Register
N#define AT91C_PIOA_IMR  (AT91_CAST(AT91_REG *) 	0xFFFFF248) // (PIOA) Interrupt Mask Register
N#define AT91C_PIOA_PPUSR (AT91_CAST(AT91_REG *) 	0xFFFFF268) // (PIOA) Pull-up Status Register
N#define AT91C_PIOA_MDER (AT91_CAST(AT91_REG *) 	0xFFFFF250) // (PIOA) Multi-driver Enable Register
N#define AT91C_PIOA_IFDR (AT91_CAST(AT91_REG *) 	0xFFFFF224) // (PIOA) Input Filter Disable Register
N#define AT91C_PIOA_SODR (AT91_CAST(AT91_REG *) 	0xFFFFF230) // (PIOA) Set Output Data Register
N#define AT91C_PIOA_OWER (AT91_CAST(AT91_REG *) 	0xFFFFF2A0) // (PIOA) Output Write Enable Register
N#define AT91C_PIOA_IDR  (AT91_CAST(AT91_REG *) 	0xFFFFF244) // (PIOA) Interrupt Disable Register
N#define AT91C_PIOA_IFER (AT91_CAST(AT91_REG *) 	0xFFFFF220) // (PIOA) Input Filter Enable Register
N#define AT91C_PIOA_IER  (AT91_CAST(AT91_REG *) 	0xFFFFF240) // (PIOA) Interrupt Enable Register
N#define AT91C_PIOA_ODR  (AT91_CAST(AT91_REG *) 	0xFFFFF214) // (PIOA) Output Disable Registerr
N#define AT91C_PIOA_MDSR (AT91_CAST(AT91_REG *) 	0xFFFFF258) // (PIOA) Multi-driver Status Register
N#define AT91C_PIOA_DELAY4 (AT91_CAST(AT91_REG *) 	0xFFFFF2CC) // (PIOA) PIO Delay Control Register
N#define AT91C_PIOA_PSR  (AT91_CAST(AT91_REG *) 	0xFFFFF208) // (PIOA) PIO Status Register
N// ========== Register definition for PIOB peripheral ========== 
N#define AT91C_PIOB_ODR  (AT91_CAST(AT91_REG *) 	0xFFFFF414) // (PIOB) Output Disable Registerr
N#define AT91C_PIOB_DELAY4 (AT91_CAST(AT91_REG *) 	0xFFFFF4CC) // (PIOB) PIO Delay Control Register
N#define AT91C_PIOB_SODR (AT91_CAST(AT91_REG *) 	0xFFFFF430) // (PIOB) Set Output Data Register
N#define AT91C_PIOB_ISR  (AT91_CAST(AT91_REG *) 	0xFFFFF44C) // (PIOB) Interrupt Status Register
N#define AT91C_PIOB_ABSR (AT91_CAST(AT91_REG *) 	0xFFFFF478) // (PIOB) AB Select Status Register
N#define AT91C_PIOB_IMR  (AT91_CAST(AT91_REG *) 	0xFFFFF448) // (PIOB) Interrupt Mask Register
N#define AT91C_PIOB_MDSR (AT91_CAST(AT91_REG *) 	0xFFFFF458) // (PIOB) Multi-driver Status Register
N#define AT91C_PIOB_PPUSR (AT91_CAST(AT91_REG *) 	0xFFFFF468) // (PIOB) Pull-up Status Register
N#define AT91C_PIOB_PDSR (AT91_CAST(AT91_REG *) 	0xFFFFF43C) // (PIOB) Pin Data Status Register
N#define AT91C_PIOB_DELAY3 (AT91_CAST(AT91_REG *) 	0xFFFFF4C8) // (PIOB) PIO Delay Control Register
N#define AT91C_PIOB_MDDR (AT91_CAST(AT91_REG *) 	0xFFFFF454) // (PIOB) Multi-driver Disable Register
N#define AT91C_PIOB_CODR (AT91_CAST(AT91_REG *) 	0xFFFFF434) // (PIOB) Clear Output Data Register
N#define AT91C_PIOB_MDER (AT91_CAST(AT91_REG *) 	0xFFFFF450) // (PIOB) Multi-driver Enable Register
N#define AT91C_PIOB_PDR  (AT91_CAST(AT91_REG *) 	0xFFFFF404) // (PIOB) PIO Disable Register
N#define AT91C_PIOB_IFSR (AT91_CAST(AT91_REG *) 	0xFFFFF428) // (PIOB) Input Filter Status Register
N#define AT91C_PIOB_PSR  (AT91_CAST(AT91_REG *) 	0xFFFFF408) // (PIOB) PIO Status Register
N#define AT91C_PIOB_SLEWRATE1 (AT91_CAST(AT91_REG *) 	0xFFFFF4B0) // (PIOB) PIO Slewrate Control Register
N#define AT91C_PIOB_IER  (AT91_CAST(AT91_REG *) 	0xFFFFF440) // (PIOB) Interrupt Enable Register
N#define AT91C_PIOB_PPUDR (AT91_CAST(AT91_REG *) 	0xFFFFF460) // (PIOB) Pull-up Disable Register
N#define AT91C_PIOB_PER  (AT91_CAST(AT91_REG *) 	0xFFFFF400) // (PIOB) PIO Enable Register
N#define AT91C_PIOB_IFDR (AT91_CAST(AT91_REG *) 	0xFFFFF424) // (PIOB) Input Filter Disable Register
N#define AT91C_PIOB_IDR  (AT91_CAST(AT91_REG *) 	0xFFFFF444) // (PIOB) Interrupt Disable Register
N#define AT91C_PIOB_OWDR (AT91_CAST(AT91_REG *) 	0xFFFFF4A4) // (PIOB) Output Write Disable Register
N#define AT91C_PIOB_ODSR (AT91_CAST(AT91_REG *) 	0xFFFFF438) // (PIOB) Output Data Status Register
N#define AT91C_PIOB_DELAY2 (AT91_CAST(AT91_REG *) 	0xFFFFF4C4) // (PIOB) PIO Delay Control Register
N#define AT91C_PIOB_OWSR (AT91_CAST(AT91_REG *) 	0xFFFFF4A8) // (PIOB) Output Write Status Register
N#define AT91C_PIOB_BSR  (AT91_CAST(AT91_REG *) 	0xFFFFF474) // (PIOB) Select B Register
N#define AT91C_PIOB_IFER (AT91_CAST(AT91_REG *) 	0xFFFFF420) // (PIOB) Input Filter Enable Register
N#define AT91C_PIOB_OWER (AT91_CAST(AT91_REG *) 	0xFFFFF4A0) // (PIOB) Output Write Enable Register
N#define AT91C_PIOB_PPUER (AT91_CAST(AT91_REG *) 	0xFFFFF464) // (PIOB) Pull-up Enable Register
N#define AT91C_PIOB_OSR  (AT91_CAST(AT91_REG *) 	0xFFFFF418) // (PIOB) Output Status Register
N#define AT91C_PIOB_ASR  (AT91_CAST(AT91_REG *) 	0xFFFFF470) // (PIOB) Select A Register
N#define AT91C_PIOB_OER  (AT91_CAST(AT91_REG *) 	0xFFFFF410) // (PIOB) Output Enable Register
N#define AT91C_PIOB_VERSION (AT91_CAST(AT91_REG *) 	0xFFFFF4FC) // (PIOB) PIO Version Register
N#define AT91C_PIOB_DELAY1 (AT91_CAST(AT91_REG *) 	0xFFFFF4C0) // (PIOB) PIO Delay Control Register
N// ========== Register definition for PIOC peripheral ========== 
N#define AT91C_PIOC_OWDR (AT91_CAST(AT91_REG *) 	0xFFFFF6A4) // (PIOC) Output Write Disable Register
N#define AT91C_PIOC_IMR  (AT91_CAST(AT91_REG *) 	0xFFFFF648) // (PIOC) Interrupt Mask Register
N#define AT91C_PIOC_ASR  (AT91_CAST(AT91_REG *) 	0xFFFFF670) // (PIOC) Select A Register
N#define AT91C_PIOC_PPUDR (AT91_CAST(AT91_REG *) 	0xFFFFF660) // (PIOC) Pull-up Disable Register
N#define AT91C_PIOC_CODR (AT91_CAST(AT91_REG *) 	0xFFFFF634) // (PIOC) Clear Output Data Register
N#define AT91C_PIOC_OWER (AT91_CAST(AT91_REG *) 	0xFFFFF6A0) // (PIOC) Output Write Enable Register
N#define AT91C_PIOC_ABSR (AT91_CAST(AT91_REG *) 	0xFFFFF678) // (PIOC) AB Select Status Register
N#define AT91C_PIOC_IFDR (AT91_CAST(AT91_REG *) 	0xFFFFF624) // (PIOC) Input Filter Disable Register
N#define AT91C_PIOC_VERSION (AT91_CAST(AT91_REG *) 	0xFFFFF6FC) // (PIOC) PIO Version Register
N#define AT91C_PIOC_ODR  (AT91_CAST(AT91_REG *) 	0xFFFFF614) // (PIOC) Output Disable Registerr
N#define AT91C_PIOC_PPUER (AT91_CAST(AT91_REG *) 	0xFFFFF664) // (PIOC) Pull-up Enable Register
N#define AT91C_PIOC_SODR (AT91_CAST(AT91_REG *) 	0xFFFFF630) // (PIOC) Set Output Data Register
N#define AT91C_PIOC_ISR  (AT91_CAST(AT91_REG *) 	0xFFFFF64C) // (PIOC) Interrupt Status Register
N#define AT91C_PIOC_OSR  (AT91_CAST(AT91_REG *) 	0xFFFFF618) // (PIOC) Output Status Register
N#define AT91C_PIOC_MDSR (AT91_CAST(AT91_REG *) 	0xFFFFF658) // (PIOC) Multi-driver Status Register
N#define AT91C_PIOC_IFER (AT91_CAST(AT91_REG *) 	0xFFFFF620) // (PIOC) Input Filter Enable Register
N#define AT91C_PIOC_DELAY2 (AT91_CAST(AT91_REG *) 	0xFFFFF6C4) // (PIOC) PIO Delay Control Register
N#define AT91C_PIOC_MDER (AT91_CAST(AT91_REG *) 	0xFFFFF650) // (PIOC) Multi-driver Enable Register
N#define AT91C_PIOC_PPUSR (AT91_CAST(AT91_REG *) 	0xFFFFF668) // (PIOC) Pull-up Status Register
N#define AT91C_PIOC_PSR  (AT91_CAST(AT91_REG *) 	0xFFFFF608) // (PIOC) PIO Status Register
N#define AT91C_PIOC_DELAY4 (AT91_CAST(AT91_REG *) 	0xFFFFF6CC) // (PIOC) PIO Delay Control Register
N#define AT91C_PIOC_DELAY3 (AT91_CAST(AT91_REG *) 	0xFFFFF6C8) // (PIOC) PIO Delay Control Register
N#define AT91C_PIOC_IER  (AT91_CAST(AT91_REG *) 	0xFFFFF640) // (PIOC) Interrupt Enable Register
N#define AT91C_PIOC_SLEWRATE1 (AT91_CAST(AT91_REG *) 	0xFFFFF6B0) // (PIOC) PIO Slewrate Control Register
N#define AT91C_PIOC_IDR  (AT91_CAST(AT91_REG *) 	0xFFFFF644) // (PIOC) Interrupt Disable Register
N#define AT91C_PIOC_PDSR (AT91_CAST(AT91_REG *) 	0xFFFFF63C) // (PIOC) Pin Data Status Register
N#define AT91C_PIOC_DELAY1 (AT91_CAST(AT91_REG *) 	0xFFFFF6C0) // (PIOC) PIO Delay Control Register
N#define AT91C_PIOC_PDR  (AT91_CAST(AT91_REG *) 	0xFFFFF604) // (PIOC) PIO Disable Register
N#define AT91C_PIOC_OWSR (AT91_CAST(AT91_REG *) 	0xFFFFF6A8) // (PIOC) Output Write Status Register
N#define AT91C_PIOC_IFSR (AT91_CAST(AT91_REG *) 	0xFFFFF628) // (PIOC) Input Filter Status Register
N#define AT91C_PIOC_ODSR (AT91_CAST(AT91_REG *) 	0xFFFFF638) // (PIOC) Output Data Status Register
N#define AT91C_PIOC_OER  (AT91_CAST(AT91_REG *) 	0xFFFFF610) // (PIOC) Output Enable Register
N#define AT91C_PIOC_MDDR (AT91_CAST(AT91_REG *) 	0xFFFFF654) // (PIOC) Multi-driver Disable Register
N#define AT91C_PIOC_BSR  (AT91_CAST(AT91_REG *) 	0xFFFFF674) // (PIOC) Select B Register
N#define AT91C_PIOC_PER  (AT91_CAST(AT91_REG *) 	0xFFFFF600) // (PIOC) PIO Enable Register
N// ========== Register definition for PIOD peripheral ========== 
N#define AT91C_PIOD_DELAY1 (AT91_CAST(AT91_REG *) 	0xFFFFF8C0) // (PIOD) PIO Delay Control Register
N#define AT91C_PIOD_OWDR (AT91_CAST(AT91_REG *) 	0xFFFFF8A4) // (PIOD) Output Write Disable Register
N#define AT91C_PIOD_SODR (AT91_CAST(AT91_REG *) 	0xFFFFF830) // (PIOD) Set Output Data Register
N#define AT91C_PIOD_PPUER (AT91_CAST(AT91_REG *) 	0xFFFFF864) // (PIOD) Pull-up Enable Register
N#define AT91C_PIOD_CODR (AT91_CAST(AT91_REG *) 	0xFFFFF834) // (PIOD) Clear Output Data Register
N#define AT91C_PIOD_DELAY4 (AT91_CAST(AT91_REG *) 	0xFFFFF8CC) // (PIOD) PIO Delay Control Register
N#define AT91C_PIOD_PSR  (AT91_CAST(AT91_REG *) 	0xFFFFF808) // (PIOD) PIO Status Register
N#define AT91C_PIOD_PDR  (AT91_CAST(AT91_REG *) 	0xFFFFF804) // (PIOD) PIO Disable Register
N#define AT91C_PIOD_ODR  (AT91_CAST(AT91_REG *) 	0xFFFFF814) // (PIOD) Output Disable Registerr
N#define AT91C_PIOD_PPUSR (AT91_CAST(AT91_REG *) 	0xFFFFF868) // (PIOD) Pull-up Status Register
N#define AT91C_PIOD_IFSR (AT91_CAST(AT91_REG *) 	0xFFFFF828) // (PIOD) Input Filter Status Register
N#define AT91C_PIOD_IMR  (AT91_CAST(AT91_REG *) 	0xFFFFF848) // (PIOD) Interrupt Mask Register
N#define AT91C_PIOD_ASR  (AT91_CAST(AT91_REG *) 	0xFFFFF870) // (PIOD) Select A Register
N#define AT91C_PIOD_DELAY2 (AT91_CAST(AT91_REG *) 	0xFFFFF8C4) // (PIOD) PIO Delay Control Register
N#define AT91C_PIOD_OWSR (AT91_CAST(AT91_REG *) 	0xFFFFF8A8) // (PIOD) Output Write Status Register
N#define AT91C_PIOD_PER  (AT91_CAST(AT91_REG *) 	0xFFFFF800) // (PIOD) PIO Enable Register
N#define AT91C_PIOD_MDER (AT91_CAST(AT91_REG *) 	0xFFFFF850) // (PIOD) Multi-driver Enable Register
N#define AT91C_PIOD_PDSR (AT91_CAST(AT91_REG *) 	0xFFFFF83C) // (PIOD) Pin Data Status Register
N#define AT91C_PIOD_MDSR (AT91_CAST(AT91_REG *) 	0xFFFFF858) // (PIOD) Multi-driver Status Register
N#define AT91C_PIOD_OWER (AT91_CAST(AT91_REG *) 	0xFFFFF8A0) // (PIOD) Output Write Enable Register
N#define AT91C_PIOD_BSR  (AT91_CAST(AT91_REG *) 	0xFFFFF874) // (PIOD) Select B Register
N#define AT91C_PIOD_IFDR (AT91_CAST(AT91_REG *) 	0xFFFFF824) // (PIOD) Input Filter Disable Register
N#define AT91C_PIOD_DELAY3 (AT91_CAST(AT91_REG *) 	0xFFFFF8C8) // (PIOD) PIO Delay Control Register
N#define AT91C_PIOD_ABSR (AT91_CAST(AT91_REG *) 	0xFFFFF878) // (PIOD) AB Select Status Register
N#define AT91C_PIOD_OER  (AT91_CAST(AT91_REG *) 	0xFFFFF810) // (PIOD) Output Enable Register
N#define AT91C_PIOD_MDDR (AT91_CAST(AT91_REG *) 	0xFFFFF854) // (PIOD) Multi-driver Disable Register
N#define AT91C_PIOD_IDR  (AT91_CAST(AT91_REG *) 	0xFFFFF844) // (PIOD) Interrupt Disable Register
N#define AT91C_PIOD_IER  (AT91_CAST(AT91_REG *) 	0xFFFFF840) // (PIOD) Interrupt Enable Register
N#define AT91C_PIOD_PPUDR (AT91_CAST(AT91_REG *) 	0xFFFFF860) // (PIOD) Pull-up Disable Register
N#define AT91C_PIOD_VERSION (AT91_CAST(AT91_REG *) 	0xFFFFF8FC) // (PIOD) PIO Version Register
N#define AT91C_PIOD_ISR  (AT91_CAST(AT91_REG *) 	0xFFFFF84C) // (PIOD) Interrupt Status Register
N#define AT91C_PIOD_ODSR (AT91_CAST(AT91_REG *) 	0xFFFFF838) // (PIOD) Output Data Status Register
N#define AT91C_PIOD_OSR  (AT91_CAST(AT91_REG *) 	0xFFFFF818) // (PIOD) Output Status Register
N#define AT91C_PIOD_IFER (AT91_CAST(AT91_REG *) 	0xFFFFF820) // (PIOD) Input Filter Enable Register
N#define AT91C_PIOD_SLEWRATE1 (AT91_CAST(AT91_REG *) 	0xFFFFF8B0) // (PIOD) PIO Slewrate Control Register
N// ========== Register definition for PIOE peripheral ========== 
N#define AT91C_PIOE_ODSR (AT91_CAST(AT91_REG *) 	0xFFFFFA38) // (PIOE) Output Data Status Register
N#define AT91C_PIOE_ABSR (AT91_CAST(AT91_REG *) 	0xFFFFFA78) // (PIOE) AB Select Status Register
N#define AT91C_PIOE_PSR  (AT91_CAST(AT91_REG *) 	0xFFFFFA08) // (PIOE) PIO Status Register
N#define AT91C_PIOE_PPUDR (AT91_CAST(AT91_REG *) 	0xFFFFFA60) // (PIOE) Pull-up Disable Register
N#define AT91C_PIOE_OER  (AT91_CAST(AT91_REG *) 	0xFFFFFA10) // (PIOE) Output Enable Register
N#define AT91C_PIOE_IFSR (AT91_CAST(AT91_REG *) 	0xFFFFFA28) // (PIOE) Input Filter Status Register
N#define AT91C_PIOE_IFER (AT91_CAST(AT91_REG *) 	0xFFFFFA20) // (PIOE) Input Filter Enable Register
N#define AT91C_PIOE_DELAY3 (AT91_CAST(AT91_REG *) 	0xFFFFFAC8) // (PIOE) PIO Delay Control Register
N#define AT91C_PIOE_ODR  (AT91_CAST(AT91_REG *) 	0xFFFFFA14) // (PIOE) Output Disable Registerr
N#define AT91C_PIOE_IDR  (AT91_CAST(AT91_REG *) 	0xFFFFFA44) // (PIOE) Interrupt Disable Register
N#define AT91C_PIOE_DELAY1 (AT91_CAST(AT91_REG *) 	0xFFFFFAC0) // (PIOE) PIO Delay Control Register
N#define AT91C_PIOE_OSR  (AT91_CAST(AT91_REG *) 	0xFFFFFA18) // (PIOE) Output Status Register
N#define AT91C_PIOE_CODR (AT91_CAST(AT91_REG *) 	0xFFFFFA34) // (PIOE) Clear Output Data Register
N#define AT91C_PIOE_VERSION (AT91_CAST(AT91_REG *) 	0xFFFFFAFC) // (PIOE) PIO Version Register
N#define AT91C_PIOE_MDSR (AT91_CAST(AT91_REG *) 	0xFFFFFA58) // (PIOE) Multi-driver Status Register
N#define AT91C_PIOE_PDR  (AT91_CAST(AT91_REG *) 	0xFFFFFA04) // (PIOE) PIO Disable Register
N#define AT91C_PIOE_IER  (AT91_CAST(AT91_REG *) 	0xFFFFFA40) // (PIOE) Interrupt Enable Register
N#define AT91C_PIOE_OWSR (AT91_CAST(AT91_REG *) 	0xFFFFFAA8) // (PIOE) Output Write Status Register
N#define AT91C_PIOE_BSR  (AT91_CAST(AT91_REG *) 	0xFFFFFA74) // (PIOE) Select B Register
N#define AT91C_PIOE_SLEWRATE1 (AT91_CAST(AT91_REG *) 	0xFFFFFAB0) // (PIOE) PIO Slewrate Control Register
N#define AT91C_PIOE_DELAY4 (AT91_CAST(AT91_REG *) 	0xFFFFFACC) // (PIOE) PIO Delay Control Register
N#define AT91C_PIOE_PER  (AT91_CAST(AT91_REG *) 	0xFFFFFA00) // (PIOE) PIO Enable Register
N#define AT91C_PIOE_OWDR (AT91_CAST(AT91_REG *) 	0xFFFFFAA4) // (PIOE) Output Write Disable Register
N#define AT91C_PIOE_IFDR (AT91_CAST(AT91_REG *) 	0xFFFFFA24) // (PIOE) Input Filter Disable Register
N#define AT91C_PIOE_PPUSR (AT91_CAST(AT91_REG *) 	0xFFFFFA68) // (PIOE) Pull-up Status Register
N#define AT91C_PIOE_PDSR (AT91_CAST(AT91_REG *) 	0xFFFFFA3C) // (PIOE) Pin Data Status Register
N#define AT91C_PIOE_PPUER (AT91_CAST(AT91_REG *) 	0xFFFFFA64) // (PIOE) Pull-up Enable Register
N#define AT91C_PIOE_MDDR (AT91_CAST(AT91_REG *) 	0xFFFFFA54) // (PIOE) Multi-driver Disable Register
N#define AT91C_PIOE_ISR  (AT91_CAST(AT91_REG *) 	0xFFFFFA4C) // (PIOE) Interrupt Status Register
N#define AT91C_PIOE_DELAY2 (AT91_CAST(AT91_REG *) 	0xFFFFFAC4) // (PIOE) PIO Delay Control Register
N#define AT91C_PIOE_SODR (AT91_CAST(AT91_REG *) 	0xFFFFFA30) // (PIOE) Set Output Data Register
N#define AT91C_PIOE_ASR  (AT91_CAST(AT91_REG *) 	0xFFFFFA70) // (PIOE) Select A Register
N#define AT91C_PIOE_IMR  (AT91_CAST(AT91_REG *) 	0xFFFFFA48) // (PIOE) Interrupt Mask Register
N#define AT91C_PIOE_OWER (AT91_CAST(AT91_REG *) 	0xFFFFFAA0) // (PIOE) Output Write Enable Register
N#define AT91C_PIOE_MDER (AT91_CAST(AT91_REG *) 	0xFFFFFA50) // (PIOE) Multi-driver Enable Register
N// ========== Register definition for PMC peripheral ========== 
N#define AT91C_PMC_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFFFFCEC) // (PMC) 
N#define AT91C_PMC_PCER  (AT91_CAST(AT91_REG *) 	0xFFFFFC10) // (PMC) Peripheral Clock Enable Register
N#define AT91C_PMC_PCKR  (AT91_CAST(AT91_REG *) 	0xFFFFFC40) // (PMC) Programmable Clock 0 Register
N#define AT91C_PMC_MCKR  (AT91_CAST(AT91_REG *) 	0xFFFFFC30) // (PMC) Master Clock Register
N#define AT91C_PMC_PLLAR (AT91_CAST(AT91_REG *) 	0xFFFFFC28) // (PMC) PLL A Register
N#define AT91C_PMC_NAME2 (AT91_CAST(AT91_REG *) 	0xFFFFFCF4) // (PMC) 
N#define AT91C_PMC_PCDR  (AT91_CAST(AT91_REG *) 	0xFFFFFC14) // (PMC) Peripheral Clock Disable Register
N#define AT91C_PMC_SCSR  (AT91_CAST(AT91_REG *) 	0xFFFFFC08) // (PMC) System Clock Status Register
N#define AT91C_PMC_MCFR  (AT91_CAST(AT91_REG *) 	0xFFFFFC24) // (PMC) Main Clock  Frequency Register
N#define AT91C_PMC_FEATURES (AT91_CAST(AT91_REG *) 	0xFFFFFCF8) // (PMC) 
N#define AT91C_PMC_PLLICPR (AT91_CAST(AT91_REG *) 	0xFFFFFC80) // (PMC) PLL Charge Pump Current Register
N#define AT91C_PMC_IMR   (AT91_CAST(AT91_REG *) 	0xFFFFFC6C) // (PMC) Interrupt Mask Register
N#define AT91C_PMC_IER   (AT91_CAST(AT91_REG *) 	0xFFFFFC60) // (PMC) Interrupt Enable Register
N#define AT91C_PMC_UCKR  (AT91_CAST(AT91_REG *) 	0xFFFFFC1C) // (PMC) UTMI Clock Configuration Register
N#define AT91C_PMC_USB   (AT91_CAST(AT91_REG *) 	0xFFFFFC38) // (PMC) USB clock register
N#define AT91C_PMC_MOR   (AT91_CAST(AT91_REG *) 	0xFFFFFC20) // (PMC) Main Oscillator Register
N#define AT91C_PMC_IDR   (AT91_CAST(AT91_REG *) 	0xFFFFFC64) // (PMC) Interrupt Disable Register
N#define AT91C_PMC_NAME1 (AT91_CAST(AT91_REG *) 	0xFFFFFCF0) // (PMC) 
N#define AT91C_PMC_SCDR  (AT91_CAST(AT91_REG *) 	0xFFFFFC04) // (PMC) System Clock Disable Register
N#define AT91C_PMC_PCSR  (AT91_CAST(AT91_REG *) 	0xFFFFFC18) // (PMC) Peripheral Clock Status Register
N#define AT91C_PMC_SCER  (AT91_CAST(AT91_REG *) 	0xFFFFFC00) // (PMC) System Clock Enable Register
N#define AT91C_PMC_VERSION (AT91_CAST(AT91_REG *) 	0xFFFFFCFC) // (PMC) 
N#define AT91C_PMC_SR    (AT91_CAST(AT91_REG *) 	0xFFFFFC68) // (PMC) Status Register
N// ========== Register definition for CKGR peripheral ========== 
N#define AT91C_CKGR_MOR  (AT91_CAST(AT91_REG *) 	0xFFFFFC20) // (CKGR) Main Oscillator Register
N#define AT91C_CKGR_MCFR (AT91_CAST(AT91_REG *) 	0xFFFFFC24) // (CKGR) Main Clock  Frequency Register
N#define AT91C_CKGR_PLLAR (AT91_CAST(AT91_REG *) 	0xFFFFFC28) // (CKGR) PLL A Register
N#define AT91C_CKGR_UCKR (AT91_CAST(AT91_REG *) 	0xFFFFFC1C) // (CKGR) UTMI Clock Configuration Register
N// ========== Register definition for RSTC peripheral ========== 
N#define AT91C_RSTC_RCR  (AT91_CAST(AT91_REG *) 	0xFFFFFD00) // (RSTC) Reset Control Register
N#define AT91C_RSTC_VER  (AT91_CAST(AT91_REG *) 	0xFFFFFDFC) // (RSTC) Version Register
N#define AT91C_RSTC_RMR  (AT91_CAST(AT91_REG *) 	0xFFFFFD08) // (RSTC) Reset Mode Register
N#define AT91C_RSTC_RSR  (AT91_CAST(AT91_REG *) 	0xFFFFFD04) // (RSTC) Reset Status Register
N// ========== Register definition for SHDWC peripheral ========== 
N#define AT91C_SHDWC_SHSR (AT91_CAST(AT91_REG *) 	0xFFFFFD18) // (SHDWC) Shut Down Status Register
N#define AT91C_SHDWC_SHMR (AT91_CAST(AT91_REG *) 	0xFFFFFD14) // (SHDWC) Shut Down Mode Register
N#define AT91C_SHDWC_SHCR (AT91_CAST(AT91_REG *) 	0xFFFFFD10) // (SHDWC) Shut Down Control Register
N// ========== Register definition for RTTC peripheral ========== 
N#define AT91C_RTTC_RTSR (AT91_CAST(AT91_REG *) 	0xFFFFFD2C) // (RTTC) Real-time Status Register
N#define AT91C_RTTC_RTMR (AT91_CAST(AT91_REG *) 	0xFFFFFD20) // (RTTC) Real-time Mode Register
N#define AT91C_RTTC_RTVR (AT91_CAST(AT91_REG *) 	0xFFFFFD28) // (RTTC) Real-time Value Register
N#define AT91C_RTTC_RTAR (AT91_CAST(AT91_REG *) 	0xFFFFFD24) // (RTTC) Real-time Alarm Register
N// ========== Register definition for PITC peripheral ========== 
N#define AT91C_PITC_PIVR (AT91_CAST(AT91_REG *) 	0xFFFFFD38) // (PITC) Period Interval Value Register
N#define AT91C_PITC_PISR (AT91_CAST(AT91_REG *) 	0xFFFFFD34) // (PITC) Period Interval Status Register
N#define AT91C_PITC_PIIR (AT91_CAST(AT91_REG *) 	0xFFFFFD3C) // (PITC) Period Interval Image Register
N#define AT91C_PITC_PIMR (AT91_CAST(AT91_REG *) 	0xFFFFFD30) // (PITC) Period Interval Mode Register
N// ========== Register definition for WDTC peripheral ========== 
N#define AT91C_WDTC_WDCR (AT91_CAST(AT91_REG *) 	0xFFFFFD40) // (WDTC) Watchdog Control Register
N#define AT91C_WDTC_WDSR (AT91_CAST(AT91_REG *) 	0xFFFFFD48) // (WDTC) Watchdog Status Register
N#define AT91C_WDTC_WDMR (AT91_CAST(AT91_REG *) 	0xFFFFFD44) // (WDTC) Watchdog Mode Register
N// ========== Register definition for RTC peripheral ========== 
N#define AT91C_RTC_IDR   (AT91_CAST(AT91_REG *) 	0xFFFFFDD4) // (RTC) Interrupt Disable Register
N#define AT91C_RTC_SR    (AT91_CAST(AT91_REG *) 	0xFFFFFDC8) // (RTC) Status Register
N#define AT91C_RTC_MR    (AT91_CAST(AT91_REG *) 	0xFFFFFDB4) // (RTC) Mode Register
N#define AT91C_RTC_IER   (AT91_CAST(AT91_REG *) 	0xFFFFFDD0) // (RTC) Interrupt Enable Register
N#define AT91C_RTC_TIMALR (AT91_CAST(AT91_REG *) 	0xFFFFFDC0) // (RTC) Time Alarm Register
N#define AT91C_RTC_CALALR (AT91_CAST(AT91_REG *) 	0xFFFFFDC4) // (RTC) Calendar Alarm Register
N#define AT91C_RTC_CR    (AT91_CAST(AT91_REG *) 	0xFFFFFDB0) // (RTC) Control Register
N#define AT91C_RTC_TIMR  (AT91_CAST(AT91_REG *) 	0xFFFFFDB8) // (RTC) Time Register
N#define AT91C_RTC_CALR  (AT91_CAST(AT91_REG *) 	0xFFFFFDBC) // (RTC) Calendar Register
N#define AT91C_RTC_VER   (AT91_CAST(AT91_REG *) 	0xFFFFFDDC) // (RTC) Valid Entry Register
N#define AT91C_RTC_SCCR  (AT91_CAST(AT91_REG *) 	0xFFFFFDCC) // (RTC) Status Clear Command Register
N#define AT91C_RTC_IMR   (AT91_CAST(AT91_REG *) 	0xFFFFFDD8) // (RTC) Interrupt Mask Register
N// ========== Register definition for TC0 peripheral ========== 
N#define AT91C_TC0_IER   (AT91_CAST(AT91_REG *) 	0xFFF7C024) // (TC0) Interrupt Enable Register
N#define AT91C_TC0_IMR   (AT91_CAST(AT91_REG *) 	0xFFF7C02C) // (TC0) Interrupt Mask Register
N#define AT91C_TC0_CCR   (AT91_CAST(AT91_REG *) 	0xFFF7C000) // (TC0) Channel Control Register
N#define AT91C_TC0_RB    (AT91_CAST(AT91_REG *) 	0xFFF7C018) // (TC0) Register B
N#define AT91C_TC0_CV    (AT91_CAST(AT91_REG *) 	0xFFF7C010) // (TC0) Counter Value
N#define AT91C_TC0_SR    (AT91_CAST(AT91_REG *) 	0xFFF7C020) // (TC0) Status Register
N#define AT91C_TC0_CMR   (AT91_CAST(AT91_REG *) 	0xFFF7C004) // (TC0) Channel Mode Register (Capture Mode / Waveform Mode)
N#define AT91C_TC0_RA    (AT91_CAST(AT91_REG *) 	0xFFF7C014) // (TC0) Register A
N#define AT91C_TC0_RC    (AT91_CAST(AT91_REG *) 	0xFFF7C01C) // (TC0) Register C
N#define AT91C_TC0_IDR   (AT91_CAST(AT91_REG *) 	0xFFF7C028) // (TC0) Interrupt Disable Register
N// ========== Register definition for TC1 peripheral ========== 
N#define AT91C_TC1_IER   (AT91_CAST(AT91_REG *) 	0xFFF7C064) // (TC1) Interrupt Enable Register
N#define AT91C_TC1_SR    (AT91_CAST(AT91_REG *) 	0xFFF7C060) // (TC1) Status Register
N#define AT91C_TC1_RC    (AT91_CAST(AT91_REG *) 	0xFFF7C05C) // (TC1) Register C
N#define AT91C_TC1_CV    (AT91_CAST(AT91_REG *) 	0xFFF7C050) // (TC1) Counter Value
N#define AT91C_TC1_RA    (AT91_CAST(AT91_REG *) 	0xFFF7C054) // (TC1) Register A
N#define AT91C_TC1_CMR   (AT91_CAST(AT91_REG *) 	0xFFF7C044) // (TC1) Channel Mode Register (Capture Mode / Waveform Mode)
N#define AT91C_TC1_IDR   (AT91_CAST(AT91_REG *) 	0xFFF7C068) // (TC1) Interrupt Disable Register
N#define AT91C_TC1_RB    (AT91_CAST(AT91_REG *) 	0xFFF7C058) // (TC1) Register B
N#define AT91C_TC1_IMR   (AT91_CAST(AT91_REG *) 	0xFFF7C06C) // (TC1) Interrupt Mask Register
N#define AT91C_TC1_CCR   (AT91_CAST(AT91_REG *) 	0xFFF7C040) // (TC1) Channel Control Register
N// ========== Register definition for TC2 peripheral ========== 
N#define AT91C_TC2_SR    (AT91_CAST(AT91_REG *) 	0xFFF7C0A0) // (TC2) Status Register
N#define AT91C_TC2_IMR   (AT91_CAST(AT91_REG *) 	0xFFF7C0AC) // (TC2) Interrupt Mask Register
N#define AT91C_TC2_IER   (AT91_CAST(AT91_REG *) 	0xFFF7C0A4) // (TC2) Interrupt Enable Register
N#define AT91C_TC2_CV    (AT91_CAST(AT91_REG *) 	0xFFF7C090) // (TC2) Counter Value
N#define AT91C_TC2_RB    (AT91_CAST(AT91_REG *) 	0xFFF7C098) // (TC2) Register B
N#define AT91C_TC2_CCR   (AT91_CAST(AT91_REG *) 	0xFFF7C080) // (TC2) Channel Control Register
N#define AT91C_TC2_CMR   (AT91_CAST(AT91_REG *) 	0xFFF7C084) // (TC2) Channel Mode Register (Capture Mode / Waveform Mode)
N#define AT91C_TC2_RA    (AT91_CAST(AT91_REG *) 	0xFFF7C094) // (TC2) Register A
N#define AT91C_TC2_IDR   (AT91_CAST(AT91_REG *) 	0xFFF7C0A8) // (TC2) Interrupt Disable Register
N#define AT91C_TC2_RC    (AT91_CAST(AT91_REG *) 	0xFFF7C09C) // (TC2) Register C
N// ========== Register definition for TC3 peripheral ========== 
N#define AT91C_TC3_SR    (AT91_CAST(AT91_REG *) 	0xFFFD4020) // (TC3) Status Register
N#define AT91C_TC3_RC    (AT91_CAST(AT91_REG *) 	0xFFFD401C) // (TC3) Register C
N#define AT91C_TC3_IER   (AT91_CAST(AT91_REG *) 	0xFFFD4024) // (TC3) Interrupt Enable Register
N#define AT91C_TC3_CV    (AT91_CAST(AT91_REG *) 	0xFFFD4010) // (TC3) Counter Value
N#define AT91C_TC3_IDR   (AT91_CAST(AT91_REG *) 	0xFFFD4028) // (TC3) Interrupt Disable Register
N#define AT91C_TC3_IMR   (AT91_CAST(AT91_REG *) 	0xFFFD402C) // (TC3) Interrupt Mask Register
N#define AT91C_TC3_CMR   (AT91_CAST(AT91_REG *) 	0xFFFD4004) // (TC3) Channel Mode Register (Capture Mode / Waveform Mode)
N#define AT91C_TC3_RB    (AT91_CAST(AT91_REG *) 	0xFFFD4018) // (TC3) Register B
N#define AT91C_TC3_CCR   (AT91_CAST(AT91_REG *) 	0xFFFD4000) // (TC3) Channel Control Register
N#define AT91C_TC3_RA    (AT91_CAST(AT91_REG *) 	0xFFFD4014) // (TC3) Register A
N// ========== Register definition for TC4 peripheral ========== 
N#define AT91C_TC4_CV    (AT91_CAST(AT91_REG *) 	0xFFFD4050) // (TC4) Counter Value
N#define AT91C_TC4_RA    (AT91_CAST(AT91_REG *) 	0xFFFD4054) // (TC4) Register A
N#define AT91C_TC4_IDR   (AT91_CAST(AT91_REG *) 	0xFFFD4068) // (TC4) Interrupt Disable Register
N#define AT91C_TC4_SR    (AT91_CAST(AT91_REG *) 	0xFFFD4060) // (TC4) Status Register
N#define AT91C_TC4_CMR   (AT91_CAST(AT91_REG *) 	0xFFFD4044) // (TC4) Channel Mode Register (Capture Mode / Waveform Mode)
N#define AT91C_TC4_CCR   (AT91_CAST(AT91_REG *) 	0xFFFD4040) // (TC4) Channel Control Register
N#define AT91C_TC4_RB    (AT91_CAST(AT91_REG *) 	0xFFFD4058) // (TC4) Register B
N#define AT91C_TC4_RC    (AT91_CAST(AT91_REG *) 	0xFFFD405C) // (TC4) Register C
N#define AT91C_TC4_IER   (AT91_CAST(AT91_REG *) 	0xFFFD4064) // (TC4) Interrupt Enable Register
N#define AT91C_TC4_IMR   (AT91_CAST(AT91_REG *) 	0xFFFD406C) // (TC4) Interrupt Mask Register
N// ========== Register definition for TC5 peripheral ========== 
N#define AT91C_TC5_IER   (AT91_CAST(AT91_REG *) 	0xFFFD40A4) // (TC5) Interrupt Enable Register
N#define AT91C_TC5_IDR   (AT91_CAST(AT91_REG *) 	0xFFFD40A8) // (TC5) Interrupt Disable Register
N#define AT91C_TC5_RA    (AT91_CAST(AT91_REG *) 	0xFFFD4094) // (TC5) Register A
N#define AT91C_TC5_RB    (AT91_CAST(AT91_REG *) 	0xFFFD4098) // (TC5) Register B
N#define AT91C_TC5_CCR   (AT91_CAST(AT91_REG *) 	0xFFFD4080) // (TC5) Channel Control Register
N#define AT91C_TC5_SR    (AT91_CAST(AT91_REG *) 	0xFFFD40A0) // (TC5) Status Register
N#define AT91C_TC5_CV    (AT91_CAST(AT91_REG *) 	0xFFFD4090) // (TC5) Counter Value
N#define AT91C_TC5_RC    (AT91_CAST(AT91_REG *) 	0xFFFD409C) // (TC5) Register C
N#define AT91C_TC5_IMR   (AT91_CAST(AT91_REG *) 	0xFFFD40AC) // (TC5) Interrupt Mask Register
N#define AT91C_TC5_CMR   (AT91_CAST(AT91_REG *) 	0xFFFD4084) // (TC5) Channel Mode Register (Capture Mode / Waveform Mode)
N// ========== Register definition for TCB0 peripheral ========== 
N#define AT91C_TCB0_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFF7C0F0) // (TCB0) TC IPNAME1 REGISTER 
N#define AT91C_TCB0_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFF7C0F4) // (TCB0) TC IPNAME2 REGISTER 
N#define AT91C_TCB0_FEATURES (AT91_CAST(AT91_REG *) 	0xFFF7C0F8) // (TCB0) TC FEATURES REGISTER 
N#define AT91C_TCB0_BCR  (AT91_CAST(AT91_REG *) 	0xFFF7C0C0) // (TCB0) TC Block Control Register
N#define AT91C_TCB0_VER  (AT91_CAST(AT91_REG *) 	0xFFF7C0FC) // (TCB0)  Version Register
N#define AT91C_TCB0_BMR  (AT91_CAST(AT91_REG *) 	0xFFF7C0C4) // (TCB0) TC Block Mode Register
N#define AT91C_TCB0_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFF7C0EC) // (TCB0) TC ADDRSIZE REGISTER 
N// ========== Register definition for TCB1 peripheral ========== 
N#define AT91C_TCB1_VER  (AT91_CAST(AT91_REG *) 	0xFFFD40FC) // (TCB1)  Version Register
N#define AT91C_TCB1_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFFD40F4) // (TCB1) TC IPNAME2 REGISTER 
N#define AT91C_TCB1_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFFD40EC) // (TCB1) TC ADDRSIZE REGISTER 
N#define AT91C_TCB1_BMR  (AT91_CAST(AT91_REG *) 	0xFFFD40C4) // (TCB1) TC Block Mode Register
N#define AT91C_TCB1_FEATURES (AT91_CAST(AT91_REG *) 	0xFFFD40F8) // (TCB1) TC FEATURES REGISTER 
N#define AT91C_TCB1_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFFD40F0) // (TCB1) TC IPNAME1 REGISTER 
N#define AT91C_TCB1_BCR  (AT91_CAST(AT91_REG *) 	0xFFFD40C0) // (TCB1) TC Block Control Register
N// ========== Register definition for MCI0 peripheral ========== 
N#define AT91C_MCI0_IMR  (AT91_CAST(AT91_REG *) 	0xFFF8004C) // (MCI0) MCI Interrupt Mask Register
N#define AT91C_MCI0_MR   (AT91_CAST(AT91_REG *) 	0xFFF80004) // (MCI0) MCI Mode Register
N#define AT91C_MCI0_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFF800EC) // (MCI0) MCI ADDRSIZE REGISTER 
N#define AT91C_MCI0_CR   (AT91_CAST(AT91_REG *) 	0xFFF80000) // (MCI0) MCI Control Register
N#define AT91C_MCI0_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFF800F4) // (MCI0) MCI IPNAME2 REGISTER 
N#define AT91C_MCI0_IER  (AT91_CAST(AT91_REG *) 	0xFFF80044) // (MCI0) MCI Interrupt Enable Register
N#define AT91C_MCI0_FIFO (AT91_CAST(AT91_REG *) 	0xFFF80200) // (MCI0) MCI FIFO Aperture Register
N#define AT91C_MCI0_DTOR (AT91_CAST(AT91_REG *) 	0xFFF80008) // (MCI0) MCI Data Timeout Register
N#define AT91C_MCI0_SDCR (AT91_CAST(AT91_REG *) 	0xFFF8000C) // (MCI0) MCI SD/SDIO Card Register
N#define AT91C_MCI0_BLKR (AT91_CAST(AT91_REG *) 	0xFFF80018) // (MCI0) MCI Block Register
N#define AT91C_MCI0_VER  (AT91_CAST(AT91_REG *) 	0xFFF800FC) // (MCI0) MCI VERSION REGISTER 
N#define AT91C_MCI0_WPSR (AT91_CAST(AT91_REG *) 	0xFFF800E8) // (MCI0) MCI Write Protection Status Register
N#define AT91C_MCI0_CMDR (AT91_CAST(AT91_REG *) 	0xFFF80014) // (MCI0) MCI Command Register
N#define AT91C_MCI0_CSTOR (AT91_CAST(AT91_REG *) 	0xFFF8001C) // (MCI0) MCI Completion Signal Timeout Register
N#define AT91C_MCI0_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFF800F0) // (MCI0) MCI IPNAME1 REGISTER 
N#define AT91C_MCI0_DMA  (AT91_CAST(AT91_REG *) 	0xFFF80050) // (MCI0) MCI DMA Configuration Register
N#define AT91C_MCI0_FEATURES (AT91_CAST(AT91_REG *) 	0xFFF800F8) // (MCI0) MCI FEATURES REGISTER 
N#define AT91C_MCI0_RDR  (AT91_CAST(AT91_REG *) 	0xFFF80030) // (MCI0) MCI Receive Data Register
N#define AT91C_MCI0_SR   (AT91_CAST(AT91_REG *) 	0xFFF80040) // (MCI0) MCI Status Register
N#define AT91C_MCI0_TDR  (AT91_CAST(AT91_REG *) 	0xFFF80034) // (MCI0) MCI Transmit Data Register
N#define AT91C_MCI0_CFG  (AT91_CAST(AT91_REG *) 	0xFFF80054) // (MCI0) MCI Configuration Register
N#define AT91C_MCI0_ARGR (AT91_CAST(AT91_REG *) 	0xFFF80010) // (MCI0) MCI Argument Register
N#define AT91C_MCI0_RSPR (AT91_CAST(AT91_REG *) 	0xFFF80020) // (MCI0) MCI Response Register
N#define AT91C_MCI0_WPCR (AT91_CAST(AT91_REG *) 	0xFFF800E4) // (MCI0) MCI Write Protection Control Register
N#define AT91C_MCI0_IDR  (AT91_CAST(AT91_REG *) 	0xFFF80048) // (MCI0) MCI Interrupt Disable Register
N// ========== Register definition for MCI1 peripheral ========== 
N#define AT91C_MCI1_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFFD00F0) // (MCI1) MCI IPNAME1 REGISTER 
N#define AT91C_MCI1_IDR  (AT91_CAST(AT91_REG *) 	0xFFFD0048) // (MCI1) MCI Interrupt Disable Register
N#define AT91C_MCI1_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFFD00F4) // (MCI1) MCI IPNAME2 REGISTER 
N#define AT91C_MCI1_MR   (AT91_CAST(AT91_REG *) 	0xFFFD0004) // (MCI1) MCI Mode Register
N#define AT91C_MCI1_SR   (AT91_CAST(AT91_REG *) 	0xFFFD0040) // (MCI1) MCI Status Register
N#define AT91C_MCI1_DTOR (AT91_CAST(AT91_REG *) 	0xFFFD0008) // (MCI1) MCI Data Timeout Register
N#define AT91C_MCI1_WPCR (AT91_CAST(AT91_REG *) 	0xFFFD00E4) // (MCI1) MCI Write Protection Control Register
N#define AT91C_MCI1_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFFD00EC) // (MCI1) MCI ADDRSIZE REGISTER 
N#define AT91C_MCI1_ARGR (AT91_CAST(AT91_REG *) 	0xFFFD0010) // (MCI1) MCI Argument Register
N#define AT91C_MCI1_FIFO (AT91_CAST(AT91_REG *) 	0xFFFD0200) // (MCI1) MCI FIFO Aperture Register
N#define AT91C_MCI1_IER  (AT91_CAST(AT91_REG *) 	0xFFFD0044) // (MCI1) MCI Interrupt Enable Register
N#define AT91C_MCI1_SDCR (AT91_CAST(AT91_REG *) 	0xFFFD000C) // (MCI1) MCI SD/SDIO Card Register
N#define AT91C_MCI1_FEATURES (AT91_CAST(AT91_REG *) 	0xFFFD00F8) // (MCI1) MCI FEATURES REGISTER 
N#define AT91C_MCI1_CR   (AT91_CAST(AT91_REG *) 	0xFFFD0000) // (MCI1) MCI Control Register
N#define AT91C_MCI1_CSTOR (AT91_CAST(AT91_REG *) 	0xFFFD001C) // (MCI1) MCI Completion Signal Timeout Register
N#define AT91C_MCI1_RSPR (AT91_CAST(AT91_REG *) 	0xFFFD0020) // (MCI1) MCI Response Register
N#define AT91C_MCI1_IMR  (AT91_CAST(AT91_REG *) 	0xFFFD004C) // (MCI1) MCI Interrupt Mask Register
N#define AT91C_MCI1_DMA  (AT91_CAST(AT91_REG *) 	0xFFFD0050) // (MCI1) MCI DMA Configuration Register
N#define AT91C_MCI1_BLKR (AT91_CAST(AT91_REG *) 	0xFFFD0018) // (MCI1) MCI Block Register
N#define AT91C_MCI1_RDR  (AT91_CAST(AT91_REG *) 	0xFFFD0030) // (MCI1) MCI Receive Data Register
N#define AT91C_MCI1_CFG  (AT91_CAST(AT91_REG *) 	0xFFFD0054) // (MCI1) MCI Configuration Register
N#define AT91C_MCI1_WPSR (AT91_CAST(AT91_REG *) 	0xFFFD00E8) // (MCI1) MCI Write Protection Status Register
N#define AT91C_MCI1_CMDR (AT91_CAST(AT91_REG *) 	0xFFFD0014) // (MCI1) MCI Command Register
N#define AT91C_MCI1_TDR  (AT91_CAST(AT91_REG *) 	0xFFFD0034) // (MCI1) MCI Transmit Data Register
N#define AT91C_MCI1_VER  (AT91_CAST(AT91_REG *) 	0xFFFD00FC) // (MCI1) MCI VERSION REGISTER 
N// ========== Register definition for TWI0 peripheral ========== 
N#define AT91C_TWI0_RHR  (AT91_CAST(AT91_REG *) 	0xFFF84030) // (TWI0) Receive Holding Register
N#define AT91C_TWI0_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFF840EC) // (TWI0) TWI ADDRSIZE REGISTER 
N#define AT91C_TWI0_SMR  (AT91_CAST(AT91_REG *) 	0xFFF84008) // (TWI0) Slave Mode Register
N#define AT91C_TWI0_IDR  (AT91_CAST(AT91_REG *) 	0xFFF84028) // (TWI0) Interrupt Disable Register
N#define AT91C_TWI0_CWGR (AT91_CAST(AT91_REG *) 	0xFFF84010) // (TWI0) Clock Waveform Generator Register
N#define AT91C_TWI0_IER  (AT91_CAST(AT91_REG *) 	0xFFF84024) // (TWI0) Interrupt Enable Register
N#define AT91C_TWI0_THR  (AT91_CAST(AT91_REG *) 	0xFFF84034) // (TWI0) Transmit Holding Register
N#define AT91C_TWI0_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFF840F4) // (TWI0) TWI IPNAME2 REGISTER 
N#define AT91C_TWI0_CR   (AT91_CAST(AT91_REG *) 	0xFFF84000) // (TWI0) Control Register
N#define AT91C_TWI0_MMR  (AT91_CAST(AT91_REG *) 	0xFFF84004) // (TWI0) Master Mode Register
N#define AT91C_TWI0_SR   (AT91_CAST(AT91_REG *) 	0xFFF84020) // (TWI0) Status Register
N#define AT91C_TWI0_IMR  (AT91_CAST(AT91_REG *) 	0xFFF8402C) // (TWI0) Interrupt Mask Register
N#define AT91C_TWI0_FEATURES (AT91_CAST(AT91_REG *) 	0xFFF840F8) // (TWI0) TWI FEATURES REGISTER 
N#define AT91C_TWI0_IADR (AT91_CAST(AT91_REG *) 	0xFFF8400C) // (TWI0) Internal Address Register
N#define AT91C_TWI0_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFF840F0) // (TWI0) TWI IPNAME1 REGISTER 
N#define AT91C_TWI0_VER  (AT91_CAST(AT91_REG *) 	0xFFF840FC) // (TWI0) Version Register
N// ========== Register definition for TWI1 peripheral ========== 
N#define AT91C_TWI1_VER  (AT91_CAST(AT91_REG *) 	0xFFF880FC) // (TWI1) Version Register
N#define AT91C_TWI1_IMR  (AT91_CAST(AT91_REG *) 	0xFFF8802C) // (TWI1) Interrupt Mask Register
N#define AT91C_TWI1_THR  (AT91_CAST(AT91_REG *) 	0xFFF88034) // (TWI1) Transmit Holding Register
N#define AT91C_TWI1_IER  (AT91_CAST(AT91_REG *) 	0xFFF88024) // (TWI1) Interrupt Enable Register
N#define AT91C_TWI1_MMR  (AT91_CAST(AT91_REG *) 	0xFFF88004) // (TWI1) Master Mode Register
N#define AT91C_TWI1_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFF880F0) // (TWI1) TWI IPNAME1 REGISTER 
N#define AT91C_TWI1_CR   (AT91_CAST(AT91_REG *) 	0xFFF88000) // (TWI1) Control Register
N#define AT91C_TWI1_SR   (AT91_CAST(AT91_REG *) 	0xFFF88020) // (TWI1) Status Register
N#define AT91C_TWI1_CWGR (AT91_CAST(AT91_REG *) 	0xFFF88010) // (TWI1) Clock Waveform Generator Register
N#define AT91C_TWI1_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFF880F4) // (TWI1) TWI IPNAME2 REGISTER 
N#define AT91C_TWI1_IDR  (AT91_CAST(AT91_REG *) 	0xFFF88028) // (TWI1) Interrupt Disable Register
N#define AT91C_TWI1_RHR  (AT91_CAST(AT91_REG *) 	0xFFF88030) // (TWI1) Receive Holding Register
N#define AT91C_TWI1_IADR (AT91_CAST(AT91_REG *) 	0xFFF8800C) // (TWI1) Internal Address Register
N#define AT91C_TWI1_SMR  (AT91_CAST(AT91_REG *) 	0xFFF88008) // (TWI1) Slave Mode Register
N#define AT91C_TWI1_FEATURES (AT91_CAST(AT91_REG *) 	0xFFF880F8) // (TWI1) TWI FEATURES REGISTER 
N#define AT91C_TWI1_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFF880EC) // (TWI1) TWI ADDRSIZE REGISTER 
N// ========== Register definition for PDC_US0 peripheral ========== 
N#define AT91C_US0_TNPR  (AT91_CAST(AT91_REG *) 	0xFFF8C118) // (PDC_US0) Transmit Next Pointer Register
N#define AT91C_US0_PTSR  (AT91_CAST(AT91_REG *) 	0xFFF8C124) // (PDC_US0) PDC Transfer Status Register
N#define AT91C_US0_PTCR  (AT91_CAST(AT91_REG *) 	0xFFF8C120) // (PDC_US0) PDC Transfer Control Register
N#define AT91C_US0_RNCR  (AT91_CAST(AT91_REG *) 	0xFFF8C114) // (PDC_US0) Receive Next Counter Register
N#define AT91C_US0_RCR   (AT91_CAST(AT91_REG *) 	0xFFF8C104) // (PDC_US0) Receive Counter Register
N#define AT91C_US0_TNCR  (AT91_CAST(AT91_REG *) 	0xFFF8C11C) // (PDC_US0) Transmit Next Counter Register
N#define AT91C_US0_TCR   (AT91_CAST(AT91_REG *) 	0xFFF8C10C) // (PDC_US0) Transmit Counter Register
N#define AT91C_US0_RNPR  (AT91_CAST(AT91_REG *) 	0xFFF8C110) // (PDC_US0) Receive Next Pointer Register
N#define AT91C_US0_RPR   (AT91_CAST(AT91_REG *) 	0xFFF8C100) // (PDC_US0) Receive Pointer Register
N#define AT91C_US0_TPR   (AT91_CAST(AT91_REG *) 	0xFFF8C108) // (PDC_US0) Transmit Pointer Register
N// ========== Register definition for US0 peripheral ========== 
N#define AT91C_US0_MAN   (AT91_CAST(AT91_REG *) 	0xFFF8C050) // (US0) Manchester Encoder Decoder Register
N#define AT91C_US0_MR    (AT91_CAST(AT91_REG *) 	0xFFF8C004) // (US0) Mode Register
N#define AT91C_US0_RHR   (AT91_CAST(AT91_REG *) 	0xFFF8C018) // (US0) Receiver Holding Register
N#define AT91C_US0_CSR   (AT91_CAST(AT91_REG *) 	0xFFF8C014) // (US0) Channel Status Register
N#define AT91C_US0_CR    (AT91_CAST(AT91_REG *) 	0xFFF8C000) // (US0) Control Register
N#define AT91C_US0_VER   (AT91_CAST(AT91_REG *) 	0xFFF8C0FC) // (US0) VERSION Register
N#define AT91C_US0_IER   (AT91_CAST(AT91_REG *) 	0xFFF8C008) // (US0) Interrupt Enable Register
N#define AT91C_US0_BRGR  (AT91_CAST(AT91_REG *) 	0xFFF8C020) // (US0) Baud Rate Generator Register
N#define AT91C_US0_FEATURES (AT91_CAST(AT91_REG *) 	0xFFF8C0F8) // (US0) US FEATURES REGISTER 
N#define AT91C_US0_RTOR  (AT91_CAST(AT91_REG *) 	0xFFF8C024) // (US0) Receiver Time-out Register
N#define AT91C_US0_THR   (AT91_CAST(AT91_REG *) 	0xFFF8C01C) // (US0) Transmitter Holding Register
N#define AT91C_US0_NER   (AT91_CAST(AT91_REG *) 	0xFFF8C044) // (US0) Nb Errors Register
N#define AT91C_US0_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFF8C0F0) // (US0) US IPNAME1 REGISTER 
N#define AT91C_US0_IMR   (AT91_CAST(AT91_REG *) 	0xFFF8C010) // (US0) Interrupt Mask Register
N#define AT91C_US0_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFF8C0EC) // (US0) US ADDRSIZE REGISTER 
N#define AT91C_US0_IDR   (AT91_CAST(AT91_REG *) 	0xFFF8C00C) // (US0) Interrupt Disable Register
N#define AT91C_US0_FIDI  (AT91_CAST(AT91_REG *) 	0xFFF8C040) // (US0) FI_DI_Ratio Register
N#define AT91C_US0_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFF8C0F4) // (US0) US IPNAME2 REGISTER 
N#define AT91C_US0_TTGR  (AT91_CAST(AT91_REG *) 	0xFFF8C028) // (US0) Transmitter Time-guard Register
N#define AT91C_US0_IF    (AT91_CAST(AT91_REG *) 	0xFFF8C04C) // (US0) IRDA_FILTER Register
N// ========== Register definition for PDC_US1 peripheral ========== 
N#define AT91C_US1_PTCR  (AT91_CAST(AT91_REG *) 	0xFFF90120) // (PDC_US1) PDC Transfer Control Register
N#define AT91C_US1_TNCR  (AT91_CAST(AT91_REG *) 	0xFFF9011C) // (PDC_US1) Transmit Next Counter Register
N#define AT91C_US1_RCR   (AT91_CAST(AT91_REG *) 	0xFFF90104) // (PDC_US1) Receive Counter Register
N#define AT91C_US1_RPR   (AT91_CAST(AT91_REG *) 	0xFFF90100) // (PDC_US1) Receive Pointer Register
N#define AT91C_US1_TPR   (AT91_CAST(AT91_REG *) 	0xFFF90108) // (PDC_US1) Transmit Pointer Register
N#define AT91C_US1_TCR   (AT91_CAST(AT91_REG *) 	0xFFF9010C) // (PDC_US1) Transmit Counter Register
N#define AT91C_US1_RNPR  (AT91_CAST(AT91_REG *) 	0xFFF90110) // (PDC_US1) Receive Next Pointer Register
N#define AT91C_US1_TNPR  (AT91_CAST(AT91_REG *) 	0xFFF90118) // (PDC_US1) Transmit Next Pointer Register
N#define AT91C_US1_RNCR  (AT91_CAST(AT91_REG *) 	0xFFF90114) // (PDC_US1) Receive Next Counter Register
N#define AT91C_US1_PTSR  (AT91_CAST(AT91_REG *) 	0xFFF90124) // (PDC_US1) PDC Transfer Status Register
N// ========== Register definition for US1 peripheral ========== 
N#define AT91C_US1_FEATURES (AT91_CAST(AT91_REG *) 	0xFFF900F8) // (US1) US FEATURES REGISTER 
N#define AT91C_US1_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFF900EC) // (US1) US ADDRSIZE REGISTER 
N#define AT91C_US1_NER   (AT91_CAST(AT91_REG *) 	0xFFF90044) // (US1) Nb Errors Register
N#define AT91C_US1_RHR   (AT91_CAST(AT91_REG *) 	0xFFF90018) // (US1) Receiver Holding Register
N#define AT91C_US1_IF    (AT91_CAST(AT91_REG *) 	0xFFF9004C) // (US1) IRDA_FILTER Register
N#define AT91C_US1_CR    (AT91_CAST(AT91_REG *) 	0xFFF90000) // (US1) Control Register
N#define AT91C_US1_TTGR  (AT91_CAST(AT91_REG *) 	0xFFF90028) // (US1) Transmitter Time-guard Register
N#define AT91C_US1_MR    (AT91_CAST(AT91_REG *) 	0xFFF90004) // (US1) Mode Register
N#define AT91C_US1_FIDI  (AT91_CAST(AT91_REG *) 	0xFFF90040) // (US1) FI_DI_Ratio Register
N#define AT91C_US1_RTOR  (AT91_CAST(AT91_REG *) 	0xFFF90024) // (US1) Receiver Time-out Register
N#define AT91C_US1_IER   (AT91_CAST(AT91_REG *) 	0xFFF90008) // (US1) Interrupt Enable Register
N#define AT91C_US1_MAN   (AT91_CAST(AT91_REG *) 	0xFFF90050) // (US1) Manchester Encoder Decoder Register
N#define AT91C_US1_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFF900F4) // (US1) US IPNAME2 REGISTER 
N#define AT91C_US1_IMR   (AT91_CAST(AT91_REG *) 	0xFFF90010) // (US1) Interrupt Mask Register
N#define AT91C_US1_IDR   (AT91_CAST(AT91_REG *) 	0xFFF9000C) // (US1) Interrupt Disable Register
N#define AT91C_US1_CSR   (AT91_CAST(AT91_REG *) 	0xFFF90014) // (US1) Channel Status Register
N#define AT91C_US1_BRGR  (AT91_CAST(AT91_REG *) 	0xFFF90020) // (US1) Baud Rate Generator Register
N#define AT91C_US1_THR   (AT91_CAST(AT91_REG *) 	0xFFF9001C) // (US1) Transmitter Holding Register
N#define AT91C_US1_VER   (AT91_CAST(AT91_REG *) 	0xFFF900FC) // (US1) VERSION Register
N#define AT91C_US1_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFF900F0) // (US1) US IPNAME1 REGISTER 
N// ========== Register definition for PDC_US2 peripheral ========== 
N#define AT91C_US2_RNCR  (AT91_CAST(AT91_REG *) 	0xFFF94114) // (PDC_US2) Receive Next Counter Register
N#define AT91C_US2_PTCR  (AT91_CAST(AT91_REG *) 	0xFFF94120) // (PDC_US2) PDC Transfer Control Register
N#define AT91C_US2_TNPR  (AT91_CAST(AT91_REG *) 	0xFFF94118) // (PDC_US2) Transmit Next Pointer Register
N#define AT91C_US2_TNCR  (AT91_CAST(AT91_REG *) 	0xFFF9411C) // (PDC_US2) Transmit Next Counter Register
N#define AT91C_US2_TPR   (AT91_CAST(AT91_REG *) 	0xFFF94108) // (PDC_US2) Transmit Pointer Register
N#define AT91C_US2_RCR   (AT91_CAST(AT91_REG *) 	0xFFF94104) // (PDC_US2) Receive Counter Register
N#define AT91C_US2_PTSR  (AT91_CAST(AT91_REG *) 	0xFFF94124) // (PDC_US2) PDC Transfer Status Register
N#define AT91C_US2_TCR   (AT91_CAST(AT91_REG *) 	0xFFF9410C) // (PDC_US2) Transmit Counter Register
N#define AT91C_US2_RPR   (AT91_CAST(AT91_REG *) 	0xFFF94100) // (PDC_US2) Receive Pointer Register
N#define AT91C_US2_RNPR  (AT91_CAST(AT91_REG *) 	0xFFF94110) // (PDC_US2) Receive Next Pointer Register
N// ========== Register definition for US2 peripheral ========== 
N#define AT91C_US2_TTGR  (AT91_CAST(AT91_REG *) 	0xFFF94028) // (US2) Transmitter Time-guard Register
N#define AT91C_US2_IER   (AT91_CAST(AT91_REG *) 	0xFFF94008) // (US2) Interrupt Enable Register
N#define AT91C_US2_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFF940EC) // (US2) US ADDRSIZE REGISTER 
N#define AT91C_US2_NER   (AT91_CAST(AT91_REG *) 	0xFFF94044) // (US2) Nb Errors Register
N#define AT91C_US2_CR    (AT91_CAST(AT91_REG *) 	0xFFF94000) // (US2) Control Register
N#define AT91C_US2_IDR   (AT91_CAST(AT91_REG *) 	0xFFF9400C) // (US2) Interrupt Disable Register
N#define AT91C_US2_VER   (AT91_CAST(AT91_REG *) 	0xFFF940FC) // (US2) VERSION Register
N#define AT91C_US2_THR   (AT91_CAST(AT91_REG *) 	0xFFF9401C) // (US2) Transmitter Holding Register
N#define AT91C_US2_BRGR  (AT91_CAST(AT91_REG *) 	0xFFF94020) // (US2) Baud Rate Generator Register
N#define AT91C_US2_CSR   (AT91_CAST(AT91_REG *) 	0xFFF94014) // (US2) Channel Status Register
N#define AT91C_US2_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFF940F4) // (US2) US IPNAME2 REGISTER 
N#define AT91C_US2_IMR   (AT91_CAST(AT91_REG *) 	0xFFF94010) // (US2) Interrupt Mask Register
N#define AT91C_US2_RHR   (AT91_CAST(AT91_REG *) 	0xFFF94018) // (US2) Receiver Holding Register
N#define AT91C_US2_MR    (AT91_CAST(AT91_REG *) 	0xFFF94004) // (US2) Mode Register
N#define AT91C_US2_FIDI  (AT91_CAST(AT91_REG *) 	0xFFF94040) // (US2) FI_DI_Ratio Register
N#define AT91C_US2_MAN   (AT91_CAST(AT91_REG *) 	0xFFF94050) // (US2) Manchester Encoder Decoder Register
N#define AT91C_US2_IF    (AT91_CAST(AT91_REG *) 	0xFFF9404C) // (US2) IRDA_FILTER Register
N#define AT91C_US2_FEATURES (AT91_CAST(AT91_REG *) 	0xFFF940F8) // (US2) US FEATURES REGISTER 
N#define AT91C_US2_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFF940F0) // (US2) US IPNAME1 REGISTER 
N#define AT91C_US2_RTOR  (AT91_CAST(AT91_REG *) 	0xFFF94024) // (US2) Receiver Time-out Register
N// ========== Register definition for PDC_US3 peripheral ========== 
N#define AT91C_US3_PTSR  (AT91_CAST(AT91_REG *) 	0xFFF98124) // (PDC_US3) PDC Transfer Status Register
N#define AT91C_US3_TCR   (AT91_CAST(AT91_REG *) 	0xFFF9810C) // (PDC_US3) Transmit Counter Register
N#define AT91C_US3_RNPR  (AT91_CAST(AT91_REG *) 	0xFFF98110) // (PDC_US3) Receive Next Pointer Register
N#define AT91C_US3_RNCR  (AT91_CAST(AT91_REG *) 	0xFFF98114) // (PDC_US3) Receive Next Counter Register
N#define AT91C_US3_TNPR  (AT91_CAST(AT91_REG *) 	0xFFF98118) // (PDC_US3) Transmit Next Pointer Register
N#define AT91C_US3_RPR   (AT91_CAST(AT91_REG *) 	0xFFF98100) // (PDC_US3) Receive Pointer Register
N#define AT91C_US3_TPR   (AT91_CAST(AT91_REG *) 	0xFFF98108) // (PDC_US3) Transmit Pointer Register
N#define AT91C_US3_RCR   (AT91_CAST(AT91_REG *) 	0xFFF98104) // (PDC_US3) Receive Counter Register
N#define AT91C_US3_TNCR  (AT91_CAST(AT91_REG *) 	0xFFF9811C) // (PDC_US3) Transmit Next Counter Register
N#define AT91C_US3_PTCR  (AT91_CAST(AT91_REG *) 	0xFFF98120) // (PDC_US3) PDC Transfer Control Register
N// ========== Register definition for US3 peripheral ========== 
N#define AT91C_US3_VER   (AT91_CAST(AT91_REG *) 	0xFFF980FC) // (US3) VERSION Register
N#define AT91C_US3_BRGR  (AT91_CAST(AT91_REG *) 	0xFFF98020) // (US3) Baud Rate Generator Register
N#define AT91C_US3_TTGR  (AT91_CAST(AT91_REG *) 	0xFFF98028) // (US3) Transmitter Time-guard Register
N#define AT91C_US3_RTOR  (AT91_CAST(AT91_REG *) 	0xFFF98024) // (US3) Receiver Time-out Register
N#define AT91C_US3_MAN   (AT91_CAST(AT91_REG *) 	0xFFF98050) // (US3) Manchester Encoder Decoder Register
N#define AT91C_US3_NER   (AT91_CAST(AT91_REG *) 	0xFFF98044) // (US3) Nb Errors Register
N#define AT91C_US3_CR    (AT91_CAST(AT91_REG *) 	0xFFF98000) // (US3) Control Register
N#define AT91C_US3_IDR   (AT91_CAST(AT91_REG *) 	0xFFF9800C) // (US3) Interrupt Disable Register
N#define AT91C_US3_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFF980EC) // (US3) US ADDRSIZE REGISTER 
N#define AT91C_US3_CSR   (AT91_CAST(AT91_REG *) 	0xFFF98014) // (US3) Channel Status Register
N#define AT91C_US3_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFF980F4) // (US3) US IPNAME2 REGISTER 
N#define AT91C_US3_IER   (AT91_CAST(AT91_REG *) 	0xFFF98008) // (US3) Interrupt Enable Register
N#define AT91C_US3_FEATURES (AT91_CAST(AT91_REG *) 	0xFFF980F8) // (US3) US FEATURES REGISTER 
N#define AT91C_US3_MR    (AT91_CAST(AT91_REG *) 	0xFFF98004) // (US3) Mode Register
N#define AT91C_US3_IF    (AT91_CAST(AT91_REG *) 	0xFFF9804C) // (US3) IRDA_FILTER Register
N#define AT91C_US3_THR   (AT91_CAST(AT91_REG *) 	0xFFF9801C) // (US3) Transmitter Holding Register
N#define AT91C_US3_IMR   (AT91_CAST(AT91_REG *) 	0xFFF98010) // (US3) Interrupt Mask Register
N#define AT91C_US3_FIDI  (AT91_CAST(AT91_REG *) 	0xFFF98040) // (US3) FI_DI_Ratio Register
N#define AT91C_US3_RHR   (AT91_CAST(AT91_REG *) 	0xFFF98018) // (US3) Receiver Holding Register
N#define AT91C_US3_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFF980F0) // (US3) US IPNAME1 REGISTER 
N// ========== Register definition for PDC_SSC0 peripheral ========== 
N#define AT91C_SSC0_TNPR (AT91_CAST(AT91_REG *) 	0xFFF9C118) // (PDC_SSC0) Transmit Next Pointer Register
N#define AT91C_SSC0_PTSR (AT91_CAST(AT91_REG *) 	0xFFF9C124) // (PDC_SSC0) PDC Transfer Status Register
N#define AT91C_SSC0_TNCR (AT91_CAST(AT91_REG *) 	0xFFF9C11C) // (PDC_SSC0) Transmit Next Counter Register
N#define AT91C_SSC0_RNCR (AT91_CAST(AT91_REG *) 	0xFFF9C114) // (PDC_SSC0) Receive Next Counter Register
N#define AT91C_SSC0_TPR  (AT91_CAST(AT91_REG *) 	0xFFF9C108) // (PDC_SSC0) Transmit Pointer Register
N#define AT91C_SSC0_RCR  (AT91_CAST(AT91_REG *) 	0xFFF9C104) // (PDC_SSC0) Receive Counter Register
N#define AT91C_SSC0_PTCR (AT91_CAST(AT91_REG *) 	0xFFF9C120) // (PDC_SSC0) PDC Transfer Control Register
N#define AT91C_SSC0_RNPR (AT91_CAST(AT91_REG *) 	0xFFF9C110) // (PDC_SSC0) Receive Next Pointer Register
N#define AT91C_SSC0_TCR  (AT91_CAST(AT91_REG *) 	0xFFF9C10C) // (PDC_SSC0) Transmit Counter Register
N#define AT91C_SSC0_RPR  (AT91_CAST(AT91_REG *) 	0xFFF9C100) // (PDC_SSC0) Receive Pointer Register
N// ========== Register definition for SSC0 peripheral ========== 
N#define AT91C_SSC0_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFF9C0F4) // (SSC0) SSC IPNAME2 REGISTER 
N#define AT91C_SSC0_SR   (AT91_CAST(AT91_REG *) 	0xFFF9C040) // (SSC0) Status Register
N#define AT91C_SSC0_TSHR (AT91_CAST(AT91_REG *) 	0xFFF9C034) // (SSC0) Transmit Sync Holding Register
N#define AT91C_SSC0_TCMR (AT91_CAST(AT91_REG *) 	0xFFF9C018) // (SSC0) Transmit Clock Mode Register
N#define AT91C_SSC0_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFF9C0EC) // (SSC0) SSC ADDRSIZE REGISTER 
N#define AT91C_SSC0_IMR  (AT91_CAST(AT91_REG *) 	0xFFF9C04C) // (SSC0) Interrupt Mask Register
N#define AT91C_SSC0_IDR  (AT91_CAST(AT91_REG *) 	0xFFF9C048) // (SSC0) Interrupt Disable Register
N#define AT91C_SSC0_CR   (AT91_CAST(AT91_REG *) 	0xFFF9C000) // (SSC0) Control Register
N#define AT91C_SSC0_VER  (AT91_CAST(AT91_REG *) 	0xFFF9C0FC) // (SSC0) Version Register
N#define AT91C_SSC0_RHR  (AT91_CAST(AT91_REG *) 	0xFFF9C020) // (SSC0) Receive Holding Register
N#define AT91C_SSC0_THR  (AT91_CAST(AT91_REG *) 	0xFFF9C024) // (SSC0) Transmit Holding Register
N#define AT91C_SSC0_CMR  (AT91_CAST(AT91_REG *) 	0xFFF9C004) // (SSC0) Clock Mode Register
N#define AT91C_SSC0_FEATURES (AT91_CAST(AT91_REG *) 	0xFFF9C0F8) // (SSC0) SSC FEATURES REGISTER 
N#define AT91C_SSC0_RCMR (AT91_CAST(AT91_REG *) 	0xFFF9C010) // (SSC0) Receive Clock ModeRegister
N#define AT91C_SSC0_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFF9C0F0) // (SSC0) SSC IPNAME1 REGISTER 
N#define AT91C_SSC0_RSHR (AT91_CAST(AT91_REG *) 	0xFFF9C030) // (SSC0) Receive Sync Holding Register
N#define AT91C_SSC0_IER  (AT91_CAST(AT91_REG *) 	0xFFF9C044) // (SSC0) Interrupt Enable Register
N#define AT91C_SSC0_TFMR (AT91_CAST(AT91_REG *) 	0xFFF9C01C) // (SSC0) Transmit Frame Mode Register
N#define AT91C_SSC0_RFMR (AT91_CAST(AT91_REG *) 	0xFFF9C014) // (SSC0) Receive Frame Mode Register
N// ========== Register definition for PDC_SSC1 peripheral ========== 
N#define AT91C_SSC1_RNPR (AT91_CAST(AT91_REG *) 	0xFFFA0110) // (PDC_SSC1) Receive Next Pointer Register
N#define AT91C_SSC1_TCR  (AT91_CAST(AT91_REG *) 	0xFFFA010C) // (PDC_SSC1) Transmit Counter Register
N#define AT91C_SSC1_TNCR (AT91_CAST(AT91_REG *) 	0xFFFA011C) // (PDC_SSC1) Transmit Next Counter Register
N#define AT91C_SSC1_RCR  (AT91_CAST(AT91_REG *) 	0xFFFA0104) // (PDC_SSC1) Receive Counter Register
N#define AT91C_SSC1_RNCR (AT91_CAST(AT91_REG *) 	0xFFFA0114) // (PDC_SSC1) Receive Next Counter Register
N#define AT91C_SSC1_PTCR (AT91_CAST(AT91_REG *) 	0xFFFA0120) // (PDC_SSC1) PDC Transfer Control Register
N#define AT91C_SSC1_TPR  (AT91_CAST(AT91_REG *) 	0xFFFA0108) // (PDC_SSC1) Transmit Pointer Register
N#define AT91C_SSC1_RPR  (AT91_CAST(AT91_REG *) 	0xFFFA0100) // (PDC_SSC1) Receive Pointer Register
N#define AT91C_SSC1_PTSR (AT91_CAST(AT91_REG *) 	0xFFFA0124) // (PDC_SSC1) PDC Transfer Status Register
N#define AT91C_SSC1_TNPR (AT91_CAST(AT91_REG *) 	0xFFFA0118) // (PDC_SSC1) Transmit Next Pointer Register
N// ========== Register definition for SSC1 peripheral ========== 
N#define AT91C_SSC1_SR   (AT91_CAST(AT91_REG *) 	0xFFFA0040) // (SSC1) Status Register
N#define AT91C_SSC1_TFMR (AT91_CAST(AT91_REG *) 	0xFFFA001C) // (SSC1) Transmit Frame Mode Register
N#define AT91C_SSC1_IPNAME1 (AT91_CAST(AT91_REG *) 	0xFFFA00F0) // (SSC1) SSC IPNAME1 REGISTER 
N#define AT91C_SSC1_CMR  (AT91_CAST(AT91_REG *) 	0xFFFA0004) // (SSC1) Clock Mode Register
N#define AT91C_SSC1_THR  (AT91_CAST(AT91_REG *) 	0xFFFA0024) // (SSC1) Transmit Holding Register
N#define AT91C_SSC1_FEATURES (AT91_CAST(AT91_REG *) 	0xFFFA00F8) // (SSC1) SSC FEATURES REGISTER 
N#define AT91C_SSC1_TSHR (AT91_CAST(AT91_REG *) 	0xFFFA0034) // (SSC1) Transmit Sync Holding Register
N#define AT91C_SSC1_RCMR (AT91_CAST(AT91_REG *) 	0xFFFA0010) // (SSC1) Receive Clock ModeRegister
N#define AT91C_SSC1_RHR  (AT91_CAST(AT91_REG *) 	0xFFFA0020) // (SSC1) Receive Holding Register
N#define AT91C_SSC1_VER  (AT91_CAST(AT91_REG *) 	0xFFFA00FC) // (SSC1) Version Register
N#define AT91C_SSC1_TCMR (AT91_CAST(AT91_REG *) 	0xFFFA0018) // (SSC1) Transmit Clock Mode Register
N#define AT91C_SSC1_CR   (AT91_CAST(AT91_REG *) 	0xFFFA0000) // (SSC1) Control Register
N#define AT91C_SSC1_RSHR (AT91_CAST(AT91_REG *) 	0xFFFA0030) // (SSC1) Receive Sync Holding Register
N#define AT91C_SSC1_IER  (AT91_CAST(AT91_REG *) 	0xFFFA0044) // (SSC1) Interrupt Enable Register
N#define AT91C_SSC1_ADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFFA00EC) // (SSC1) SSC ADDRSIZE REGISTER 
N#define AT91C_SSC1_RFMR (AT91_CAST(AT91_REG *) 	0xFFFA0014) // (SSC1) Receive Frame Mode Register
N#define AT91C_SSC1_IMR  (AT91_CAST(AT91_REG *) 	0xFFFA004C) // (SSC1) Interrupt Mask Register
N#define AT91C_SSC1_IDR  (AT91_CAST(AT91_REG *) 	0xFFFA0048) // (SSC1) Interrupt Disable Register
N#define AT91C_SSC1_IPNAME2 (AT91_CAST(AT91_REG *) 	0xFFFA00F4) // (SSC1) SSC IPNAME2 REGISTER 
N// ========== Register definition for PWMC_CH0 peripheral ========== 
N#define AT91C_PWMC_CH0_CCNTR (AT91_CAST(AT91_REG *) 	0xFFFB820C) // (PWMC_CH0) Channel Counter Register
N#define AT91C_PWMC_CH0_CPRDR (AT91_CAST(AT91_REG *) 	0xFFFB8208) // (PWMC_CH0) Channel Period Register
N#define AT91C_PWMC_CH0_CUPDR (AT91_CAST(AT91_REG *) 	0xFFFB8210) // (PWMC_CH0) Channel Update Register
N#define AT91C_PWMC_CH0_CDTYR (AT91_CAST(AT91_REG *) 	0xFFFB8204) // (PWMC_CH0) Channel Duty Cycle Register
N#define AT91C_PWMC_CH0_CMR (AT91_CAST(AT91_REG *) 	0xFFFB8200) // (PWMC_CH0) Channel Mode Register
N#define AT91C_PWMC_CH0_Reserved (AT91_CAST(AT91_REG *) 	0xFFFB8214) // (PWMC_CH0) Reserved
N// ========== Register definition for PWMC_CH1 peripheral ========== 
N#define AT91C_PWMC_CH1_CCNTR (AT91_CAST(AT91_REG *) 	0xFFFB822C) // (PWMC_CH1) Channel Counter Register
N#define AT91C_PWMC_CH1_CDTYR (AT91_CAST(AT91_REG *) 	0xFFFB8224) // (PWMC_CH1) Channel Duty Cycle Register
N#define AT91C_PWMC_CH1_CMR (AT91_CAST(AT91_REG *) 	0xFFFB8220) // (PWMC_CH1) Channel Mode Register
N#define AT91C_PWMC_CH1_CPRDR (AT91_CAST(AT91_REG *) 	0xFFFB8228) // (PWMC_CH1) Channel Period Register
N#define AT91C_PWMC_CH1_Reserved (AT91_CAST(AT91_REG *) 	0xFFFB8234) // (PWMC_CH1) Reserved
N#define AT91C_PWMC_CH1_CUPDR (AT91_CAST(AT91_REG *) 	0xFFFB8230) // (PWMC_CH1) Channel Update Register
N// ========== Register definition for PWMC_CH2 peripheral ========== 
N#define AT91C_PWMC_CH2_CUPDR (AT91_CAST(AT91_REG *) 	0xFFFB8250) // (PWMC_CH2) Channel Update Register
N#define AT91C_PWMC_CH2_CMR (AT91_CAST(AT91_REG *) 	0xFFFB8240) // (PWMC_CH2) Channel Mode Register
N#define AT91C_PWMC_CH2_Reserved (AT91_CAST(AT91_REG *) 	0xFFFB8254) // (PWMC_CH2) Reserved
N#define AT91C_PWMC_CH2_CPRDR (AT91_CAST(AT91_REG *) 	0xFFFB8248) // (PWMC_CH2) Channel Period Register
N#define AT91C_PWMC_CH2_CDTYR (AT91_CAST(AT91_REG *) 	0xFFFB8244) // (PWMC_CH2) Channel Duty Cycle Register
N#define AT91C_PWMC_CH2_CCNTR (AT91_CAST(AT91_REG *) 	0xFFFB824C) // (PWMC_CH2) Channel Counter Register
N// ========== Register definition for PWMC_CH3 peripheral ========== 
N#define AT91C_PWMC_CH3_CPRDR (AT91_CAST(AT91_REG *) 	0xFFFB8268) // (PWMC_CH3) Channel Period Register
N#define AT91C_PWMC_CH3_Reserved (AT91_CAST(AT91_REG *) 	0xFFFB8274) // (PWMC_CH3) Reserved
N#define AT91C_PWMC_CH3_CUPDR (AT91_CAST(AT91_REG *) 	0xFFFB8270) // (PWMC_CH3) Channel Update Register
N#define AT91C_PWMC_CH3_CDTYR (AT91_CAST(AT91_REG *) 	0xFFFB8264) // (PWMC_CH3) Channel Duty Cycle Register
N#define AT91C_PWMC_CH3_CCNTR (AT91_CAST(AT91_REG *) 	0xFFFB826C) // (PWMC_CH3) Channel Counter Register
N#define AT91C_PWMC_CH3_CMR (AT91_CAST(AT91_REG *) 	0xFFFB8260) // (PWMC_CH3) Channel Mode Register
N// ========== Register definition for PWMC peripheral ========== 
N#define AT91C_PWMC_IDR  (AT91_CAST(AT91_REG *) 	0xFFFB8014) // (PWMC) PWMC Interrupt Disable Register
N#define AT91C_PWMC_MR   (AT91_CAST(AT91_REG *) 	0xFFFB8000) // (PWMC) PWMC Mode Register
N#define AT91C_PWMC_VR   (AT91_CAST(AT91_REG *) 	0xFFFB80FC) // (PWMC) PWMC Version Register
N#define AT91C_PWMC_IMR  (AT91_CAST(AT91_REG *) 	0xFFFB8018) // (PWMC) PWMC Interrupt Mask Register
N#define AT91C_PWMC_SR   (AT91_CAST(AT91_REG *) 	0xFFFB800C) // (PWMC) PWMC Status Register
N#define AT91C_PWMC_ISR  (AT91_CAST(AT91_REG *) 	0xFFFB801C) // (PWMC) PWMC Interrupt Status Register
N#define AT91C_PWMC_ENA  (AT91_CAST(AT91_REG *) 	0xFFFB8004) // (PWMC) PWMC Enable Register
N#define AT91C_PWMC_IER  (AT91_CAST(AT91_REG *) 	0xFFFB8010) // (PWMC) PWMC Interrupt Enable Register
N#define AT91C_PWMC_DIS  (AT91_CAST(AT91_REG *) 	0xFFFB8008) // (PWMC) PWMC Disable Register
N// ========== Register definition for PDC_SPI0 peripheral ========== 
N#define AT91C_SPI0_TPR  (AT91_CAST(AT91_REG *) 	0xFFFA4108) // (PDC_SPI0) Transmit Pointer Register
N#define AT91C_SPI0_PTCR (AT91_CAST(AT91_REG *) 	0xFFFA4120) // (PDC_SPI0) PDC Transfer Control Register
N#define AT91C_SPI0_RNPR (AT91_CAST(AT91_REG *) 	0xFFFA4110) // (PDC_SPI0) Receive Next Pointer Register
N#define AT91C_SPI0_TNCR (AT91_CAST(AT91_REG *) 	0xFFFA411C) // (PDC_SPI0) Transmit Next Counter Register
N#define AT91C_SPI0_TCR  (AT91_CAST(AT91_REG *) 	0xFFFA410C) // (PDC_SPI0) Transmit Counter Register
N#define AT91C_SPI0_RCR  (AT91_CAST(AT91_REG *) 	0xFFFA4104) // (PDC_SPI0) Receive Counter Register
N#define AT91C_SPI0_RNCR (AT91_CAST(AT91_REG *) 	0xFFFA4114) // (PDC_SPI0) Receive Next Counter Register
N#define AT91C_SPI0_TNPR (AT91_CAST(AT91_REG *) 	0xFFFA4118) // (PDC_SPI0) Transmit Next Pointer Register
N#define AT91C_SPI0_RPR  (AT91_CAST(AT91_REG *) 	0xFFFA4100) // (PDC_SPI0) Receive Pointer Register
N#define AT91C_SPI0_PTSR (AT91_CAST(AT91_REG *) 	0xFFFA4124) // (PDC_SPI0) PDC Transfer Status Register
N// ========== Register definition for PDC_SPI1 peripheral ========== 
N#define AT91C_SPI1_RNCR (AT91_CAST(AT91_REG *) 	0xFFFA8114) // (PDC_SPI1) Receive Next Counter Register
N#define AT91C_SPI1_TCR  (AT91_CAST(AT91_REG *) 	0xFFFA810C) // (PDC_SPI1) Transmit Counter Register
N#define AT91C_SPI1_RCR  (AT91_CAST(AT91_REG *) 	0xFFFA8104) // (PDC_SPI1) Receive Counter Register
N#define AT91C_SPI1_TNPR (AT91_CAST(AT91_REG *) 	0xFFFA8118) // (PDC_SPI1) Transmit Next Pointer Register
N#define AT91C_SPI1_RNPR (AT91_CAST(AT91_REG *) 	0xFFFA8110) // (PDC_SPI1) Receive Next Pointer Register
N#define AT91C_SPI1_RPR  (AT91_CAST(AT91_REG *) 	0xFFFA8100) // (PDC_SPI1) Receive Pointer Register
N#define AT91C_SPI1_TNCR (AT91_CAST(AT91_REG *) 	0xFFFA811C) // (PDC_SPI1) Transmit Next Counter Register
N#define AT91C_SPI1_TPR  (AT91_CAST(AT91_REG *) 	0xFFFA8108) // (PDC_SPI1) Transmit Pointer Register
N#define AT91C_SPI1_PTSR (AT91_CAST(AT91_REG *) 	0xFFFA8124) // (PDC_SPI1) PDC Transfer Status Register
N#define AT91C_SPI1_PTCR (AT91_CAST(AT91_REG *) 	0xFFFA8120) // (PDC_SPI1) PDC Transfer Control Register
N// ========== Register definition for SPI0 peripheral ========== 
N#define AT91C_SPI0_MR   (AT91_CAST(AT91_REG *) 	0xFFFA4004) // (SPI0) Mode Register
N#define AT91C_SPI0_RDR  (AT91_CAST(AT91_REG *) 	0xFFFA4008) // (SPI0) Receive Data Register
N#define AT91C_SPI0_CR   (AT91_CAST(AT91_REG *) 	0xFFFA4000) // (SPI0) Control Register
N#define AT91C_SPI0_IER  (AT91_CAST(AT91_REG *) 	0xFFFA4014) // (SPI0) Interrupt Enable Register
N#define AT91C_SPI0_TDR  (AT91_CAST(AT91_REG *) 	0xFFFA400C) // (SPI0) Transmit Data Register
N#define AT91C_SPI0_IDR  (AT91_CAST(AT91_REG *) 	0xFFFA4018) // (SPI0) Interrupt Disable Register
N#define AT91C_SPI0_CSR  (AT91_CAST(AT91_REG *) 	0xFFFA4030) // (SPI0) Chip Select Register
N#define AT91C_SPI0_SR   (AT91_CAST(AT91_REG *) 	0xFFFA4010) // (SPI0) Status Register
N#define AT91C_SPI0_IMR  (AT91_CAST(AT91_REG *) 	0xFFFA401C) // (SPI0) Interrupt Mask Register
N// ========== Register definition for SPI1 peripheral ========== 
N#define AT91C_SPI1_CSR  (AT91_CAST(AT91_REG *) 	0xFFFA8030) // (SPI1) Chip Select Register
N#define AT91C_SPI1_IER  (AT91_CAST(AT91_REG *) 	0xFFFA8014) // (SPI1) Interrupt Enable Register
N#define AT91C_SPI1_RDR  (AT91_CAST(AT91_REG *) 	0xFFFA8008) // (SPI1) Receive Data Register
N#define AT91C_SPI1_IDR  (AT91_CAST(AT91_REG *) 	0xFFFA8018) // (SPI1) Interrupt Disable Register
N#define AT91C_SPI1_MR   (AT91_CAST(AT91_REG *) 	0xFFFA8004) // (SPI1) Mode Register
N#define AT91C_SPI1_CR   (AT91_CAST(AT91_REG *) 	0xFFFA8000) // (SPI1) Control Register
N#define AT91C_SPI1_SR   (AT91_CAST(AT91_REG *) 	0xFFFA8010) // (SPI1) Status Register
N#define AT91C_SPI1_TDR  (AT91_CAST(AT91_REG *) 	0xFFFA800C) // (SPI1) Transmit Data Register
N#define AT91C_SPI1_IMR  (AT91_CAST(AT91_REG *) 	0xFFFA801C) // (SPI1) Interrupt Mask Register
N// ========== Register definition for PDC_TSADC peripheral ========== 
N#define AT91C_TSADC_TCR (AT91_CAST(AT91_REG *) 	0xFFFB010C) // (PDC_TSADC) Transmit Counter Register
N#define AT91C_TSADC_PTCR (AT91_CAST(AT91_REG *) 	0xFFFB0120) // (PDC_TSADC) PDC Transfer Control Register
N#define AT91C_TSADC_RNCR (AT91_CAST(AT91_REG *) 	0xFFFB0114) // (PDC_TSADC) Receive Next Counter Register
N#define AT91C_TSADC_PTSR (AT91_CAST(AT91_REG *) 	0xFFFB0124) // (PDC_TSADC) PDC Transfer Status Register
N#define AT91C_TSADC_TNCR (AT91_CAST(AT91_REG *) 	0xFFFB011C) // (PDC_TSADC) Transmit Next Counter Register
N#define AT91C_TSADC_RNPR (AT91_CAST(AT91_REG *) 	0xFFFB0110) // (PDC_TSADC) Receive Next Pointer Register
N#define AT91C_TSADC_RCR (AT91_CAST(AT91_REG *) 	0xFFFB0104) // (PDC_TSADC) Receive Counter Register
N#define AT91C_TSADC_TPR (AT91_CAST(AT91_REG *) 	0xFFFB0108) // (PDC_TSADC) Transmit Pointer Register
N#define AT91C_TSADC_TNPR (AT91_CAST(AT91_REG *) 	0xFFFB0118) // (PDC_TSADC) Transmit Next Pointer Register
N#define AT91C_TSADC_RPR (AT91_CAST(AT91_REG *) 	0xFFFB0100) // (PDC_TSADC) Receive Pointer Register
N// ========== Register definition for TSADC peripheral ========== 
N#define AT91C_TSADC_CHSR (AT91_CAST(AT91_REG *) 	0xFFFB0018) // (TSADC) Channel Status Register
N#define AT91C_TSADC_CDR5 (AT91_CAST(AT91_REG *) 	0xFFFB0044) // (TSADC) Channel Data Register 5
N#define AT91C_TSADC_CR  (AT91_CAST(AT91_REG *) 	0xFFFB0000) // (TSADC) Control Register
N#define AT91C_TSADC_IMR (AT91_CAST(AT91_REG *) 	0xFFFB002C) // (TSADC) Interrupt Mask Register
N#define AT91C_TSADC_CHDR (AT91_CAST(AT91_REG *) 	0xFFFB0014) // (TSADC) Channel Disable Register
N#define AT91C_TSADC_LCDR (AT91_CAST(AT91_REG *) 	0xFFFB0020) // (TSADC) Last Converted Register
N#define AT91C_TSADC_IER (AT91_CAST(AT91_REG *) 	0xFFFB0024) // (TSADC) Interrupt Enable Register
N#define AT91C_TSADC_TSR (AT91_CAST(AT91_REG *) 	0xFFFB000C) // (TSADC) Touch Screen Register
N#define AT91C_TSADC_CDR2 (AT91_CAST(AT91_REG *) 	0xFFFB0038) // (TSADC) Channel Data Register 2
N#define AT91C_TSADC_CDR4 (AT91_CAST(AT91_REG *) 	0xFFFB0040) // (TSADC) Channel Data Register 4
N#define AT91C_TSADC_CHER (AT91_CAST(AT91_REG *) 	0xFFFB0010) // (TSADC) Channel Enable Register
N#define AT91C_TSADC_TRGR (AT91_CAST(AT91_REG *) 	0xFFFB0008) // (TSADC) Trigger Register
N#define AT91C_TSADC_CDR3 (AT91_CAST(AT91_REG *) 	0xFFFB003C) // (TSADC) Channel Data Register 3
N#define AT91C_TSADC_SR  (AT91_CAST(AT91_REG *) 	0xFFFB001C) // (TSADC) Status Register
N#define AT91C_TSADC_CDR0 (AT91_CAST(AT91_REG *) 	0xFFFB0030) // (TSADC) Channel Data Register 0
N#define AT91C_TSADC_CDR6 (AT91_CAST(AT91_REG *) 	0xFFFB0048) // (TSADC) Channel Data Register 6
N#define AT91C_TSADC_IDR (AT91_CAST(AT91_REG *) 	0xFFFB0028) // (TSADC) Interrupt Disable Register
N#define AT91C_TSADC_MR  (AT91_CAST(AT91_REG *) 	0xFFFB0004) // (TSADC) Mode Register
N#define AT91C_TSADC_CDR7 (AT91_CAST(AT91_REG *) 	0xFFFB004C) // (TSADC) Channel Data Register 7
N#define AT91C_TSADC_CDR1 (AT91_CAST(AT91_REG *) 	0xFFFB0034) // (TSADC) Channel Data Register 1
N// ========== Register definition for UDPHS_EPTFIFO peripheral ========== 
N#define AT91C_UDPHS_EPTFIFO_READEPT3 (AT91_CAST(AT91_REG *) 	0x00630000) // (UDPHS_EPTFIFO) FIFO Endpoint Data Register 3
N#define AT91C_UDPHS_EPTFIFO_READEPT5 (AT91_CAST(AT91_REG *) 	0x00650000) // (UDPHS_EPTFIFO) FIFO Endpoint Data Register 5
N#define AT91C_UDPHS_EPTFIFO_READEPT1 (AT91_CAST(AT91_REG *) 	0x00610000) // (UDPHS_EPTFIFO) FIFO Endpoint Data Register 1
N#define AT91C_UDPHS_EPTFIFO_READEPT0 (AT91_CAST(AT91_REG *) 	0x00600000) // (UDPHS_EPTFIFO) FIFO Endpoint Data Register 0
N#define AT91C_UDPHS_EPTFIFO_READEPT6 (AT91_CAST(AT91_REG *) 	0x00660000) // (UDPHS_EPTFIFO) FIFO Endpoint Data Register 6
N#define AT91C_UDPHS_EPTFIFO_READEPT2 (AT91_CAST(AT91_REG *) 	0x00620000) // (UDPHS_EPTFIFO) FIFO Endpoint Data Register 2
N#define AT91C_UDPHS_EPTFIFO_READEPT4 (AT91_CAST(AT91_REG *) 	0x00640000) // (UDPHS_EPTFIFO) FIFO Endpoint Data Register 4
N// ========== Register definition for UDPHS_EPT_0 peripheral ========== 
N#define AT91C_UDPHS_EPT_0_EPTSTA (AT91_CAST(AT91_REG *) 	0xFFF7811C) // (UDPHS_EPT_0) UDPHS Endpoint Status Register
N#define AT91C_UDPHS_EPT_0_EPTCTL (AT91_CAST(AT91_REG *) 	0xFFF7810C) // (UDPHS_EPT_0) UDPHS Endpoint Control Register
N#define AT91C_UDPHS_EPT_0_EPTCTLDIS (AT91_CAST(AT91_REG *) 	0xFFF78108) // (UDPHS_EPT_0) UDPHS Endpoint Control Disable Register
N#define AT91C_UDPHS_EPT_0_EPTCFG (AT91_CAST(AT91_REG *) 	0xFFF78100) // (UDPHS_EPT_0) UDPHS Endpoint Config Register
N#define AT91C_UDPHS_EPT_0_EPTCLRSTA (AT91_CAST(AT91_REG *) 	0xFFF78118) // (UDPHS_EPT_0) UDPHS Endpoint Clear Status Register
N#define AT91C_UDPHS_EPT_0_EPTSETSTA (AT91_CAST(AT91_REG *) 	0xFFF78114) // (UDPHS_EPT_0) UDPHS Endpoint Set Status Register
N#define AT91C_UDPHS_EPT_0_EPTCTLENB (AT91_CAST(AT91_REG *) 	0xFFF78104) // (UDPHS_EPT_0) UDPHS Endpoint Control Enable Register
N// ========== Register definition for UDPHS_EPT_1 peripheral ========== 
N#define AT91C_UDPHS_EPT_1_EPTCTLENB (AT91_CAST(AT91_REG *) 	0xFFF78124) // (UDPHS_EPT_1) UDPHS Endpoint Control Enable Register
N#define AT91C_UDPHS_EPT_1_EPTCFG (AT91_CAST(AT91_REG *) 	0xFFF78120) // (UDPHS_EPT_1) UDPHS Endpoint Config Register
N#define AT91C_UDPHS_EPT_1_EPTCTL (AT91_CAST(AT91_REG *) 	0xFFF7812C) // (UDPHS_EPT_1) UDPHS Endpoint Control Register
N#define AT91C_UDPHS_EPT_1_EPTSTA (AT91_CAST(AT91_REG *) 	0xFFF7813C) // (UDPHS_EPT_1) UDPHS Endpoint Status Register
N#define AT91C_UDPHS_EPT_1_EPTCLRSTA (AT91_CAST(AT91_REG *) 	0xFFF78138) // (UDPHS_EPT_1) UDPHS Endpoint Clear Status Register
N#define AT91C_UDPHS_EPT_1_EPTSETSTA (AT91_CAST(AT91_REG *) 	0xFFF78134) // (UDPHS_EPT_1) UDPHS Endpoint Set Status Register
N#define AT91C_UDPHS_EPT_1_EPTCTLDIS (AT91_CAST(AT91_REG *) 	0xFFF78128) // (UDPHS_EPT_1) UDPHS Endpoint Control Disable Register
N// ========== Register definition for UDPHS_EPT_2 peripheral ========== 
N#define AT91C_UDPHS_EPT_2_EPTCLRSTA (AT91_CAST(AT91_REG *) 	0xFFF78158) // (UDPHS_EPT_2) UDPHS Endpoint Clear Status Register
N#define AT91C_UDPHS_EPT_2_EPTCTLDIS (AT91_CAST(AT91_REG *) 	0xFFF78148) // (UDPHS_EPT_2) UDPHS Endpoint Control Disable Register
N#define AT91C_UDPHS_EPT_2_EPTSTA (AT91_CAST(AT91_REG *) 	0xFFF7815C) // (UDPHS_EPT_2) UDPHS Endpoint Status Register
N#define AT91C_UDPHS_EPT_2_EPTSETSTA (AT91_CAST(AT91_REG *) 	0xFFF78154) // (UDPHS_EPT_2) UDPHS Endpoint Set Status Register
N#define AT91C_UDPHS_EPT_2_EPTCTL (AT91_CAST(AT91_REG *) 	0xFFF7814C) // (UDPHS_EPT_2) UDPHS Endpoint Control Register
N#define AT91C_UDPHS_EPT_2_EPTCFG (AT91_CAST(AT91_REG *) 	0xFFF78140) // (UDPHS_EPT_2) UDPHS Endpoint Config Register
N#define AT91C_UDPHS_EPT_2_EPTCTLENB (AT91_CAST(AT91_REG *) 	0xFFF78144) // (UDPHS_EPT_2) UDPHS Endpoint Control Enable Register
N// ========== Register definition for UDPHS_EPT_3 peripheral ========== 
N#define AT91C_UDPHS_EPT_3_EPTCTL (AT91_CAST(AT91_REG *) 	0xFFF7816C) // (UDPHS_EPT_3) UDPHS Endpoint Control Register
N#define AT91C_UDPHS_EPT_3_EPTCLRSTA (AT91_CAST(AT91_REG *) 	0xFFF78178) // (UDPHS_EPT_3) UDPHS Endpoint Clear Status Register
N#define AT91C_UDPHS_EPT_3_EPTCTLDIS (AT91_CAST(AT91_REG *) 	0xFFF78168) // (UDPHS_EPT_3) UDPHS Endpoint Control Disable Register
N#define AT91C_UDPHS_EPT_3_EPTSTA (AT91_CAST(AT91_REG *) 	0xFFF7817C) // (UDPHS_EPT_3) UDPHS Endpoint Status Register
N#define AT91C_UDPHS_EPT_3_EPTSETSTA (AT91_CAST(AT91_REG *) 	0xFFF78174) // (UDPHS_EPT_3) UDPHS Endpoint Set Status Register
N#define AT91C_UDPHS_EPT_3_EPTCTLENB (AT91_CAST(AT91_REG *) 	0xFFF78164) // (UDPHS_EPT_3) UDPHS Endpoint Control Enable Register
N#define AT91C_UDPHS_EPT_3_EPTCFG (AT91_CAST(AT91_REG *) 	0xFFF78160) // (UDPHS_EPT_3) UDPHS Endpoint Config Register
N// ========== Register definition for UDPHS_EPT_4 peripheral ========== 
N#define AT91C_UDPHS_EPT_4_EPTCLRSTA (AT91_CAST(AT91_REG *) 	0xFFF78198) // (UDPHS_EPT_4) UDPHS Endpoint Clear Status Register
N#define AT91C_UDPHS_EPT_4_EPTCTL (AT91_CAST(AT91_REG *) 	0xFFF7818C) // (UDPHS_EPT_4) UDPHS Endpoint Control Register
N#define AT91C_UDPHS_EPT_4_EPTCTLENB (AT91_CAST(AT91_REG *) 	0xFFF78184) // (UDPHS_EPT_4) UDPHS Endpoint Control Enable Register
N#define AT91C_UDPHS_EPT_4_EPTSTA (AT91_CAST(AT91_REG *) 	0xFFF7819C) // (UDPHS_EPT_4) UDPHS Endpoint Status Register
N#define AT91C_UDPHS_EPT_4_EPTSETSTA (AT91_CAST(AT91_REG *) 	0xFFF78194) // (UDPHS_EPT_4) UDPHS Endpoint Set Status Register
N#define AT91C_UDPHS_EPT_4_EPTCFG (AT91_CAST(AT91_REG *) 	0xFFF78180) // (UDPHS_EPT_4) UDPHS Endpoint Config Register
N#define AT91C_UDPHS_EPT_4_EPTCTLDIS (AT91_CAST(AT91_REG *) 	0xFFF78188) // (UDPHS_EPT_4) UDPHS Endpoint Control Disable Register
N// ========== Register definition for UDPHS_EPT_5 peripheral ========== 
N#define AT91C_UDPHS_EPT_5_EPTSTA (AT91_CAST(AT91_REG *) 	0xFFF781BC) // (UDPHS_EPT_5) UDPHS Endpoint Status Register
N#define AT91C_UDPHS_EPT_5_EPTCLRSTA (AT91_CAST(AT91_REG *) 	0xFFF781B8) // (UDPHS_EPT_5) UDPHS Endpoint Clear Status Register
N#define AT91C_UDPHS_EPT_5_EPTCTLENB (AT91_CAST(AT91_REG *) 	0xFFF781A4) // (UDPHS_EPT_5) UDPHS Endpoint Control Enable Register
N#define AT91C_UDPHS_EPT_5_EPTSETSTA (AT91_CAST(AT91_REG *) 	0xFFF781B4) // (UDPHS_EPT_5) UDPHS Endpoint Set Status Register
N#define AT91C_UDPHS_EPT_5_EPTCTLDIS (AT91_CAST(AT91_REG *) 	0xFFF781A8) // (UDPHS_EPT_5) UDPHS Endpoint Control Disable Register
N#define AT91C_UDPHS_EPT_5_EPTCFG (AT91_CAST(AT91_REG *) 	0xFFF781A0) // (UDPHS_EPT_5) UDPHS Endpoint Config Register
N#define AT91C_UDPHS_EPT_5_EPTCTL (AT91_CAST(AT91_REG *) 	0xFFF781AC) // (UDPHS_EPT_5) UDPHS Endpoint Control Register
N// ========== Register definition for UDPHS_EPT_6 peripheral ========== 
N#define AT91C_UDPHS_EPT_6_EPTCLRSTA (AT91_CAST(AT91_REG *) 	0xFFF781D8) // (UDPHS_EPT_6) UDPHS Endpoint Clear Status Register
N#define AT91C_UDPHS_EPT_6_EPTCTLENB (AT91_CAST(AT91_REG *) 	0xFFF781C4) // (UDPHS_EPT_6) UDPHS Endpoint Control Enable Register
N#define AT91C_UDPHS_EPT_6_EPTCTL (AT91_CAST(AT91_REG *) 	0xFFF781CC) // (UDPHS_EPT_6) UDPHS Endpoint Control Register
N#define AT91C_UDPHS_EPT_6_EPTSETSTA (AT91_CAST(AT91_REG *) 	0xFFF781D4) // (UDPHS_EPT_6) UDPHS Endpoint Set Status Register
N#define AT91C_UDPHS_EPT_6_EPTCTLDIS (AT91_CAST(AT91_REG *) 	0xFFF781C8) // (UDPHS_EPT_6) UDPHS Endpoint Control Disable Register
N#define AT91C_UDPHS_EPT_6_EPTSTA (AT91_CAST(AT91_REG *) 	0xFFF781DC) // (UDPHS_EPT_6) UDPHS Endpoint Status Register
N#define AT91C_UDPHS_EPT_6_EPTCFG (AT91_CAST(AT91_REG *) 	0xFFF781C0) // (UDPHS_EPT_6) UDPHS Endpoint Config Register
N// ========== Register definition for UDPHS_DMA_1 peripheral ========== 
N#define AT91C_UDPHS_DMA_1_DMASTATUS (AT91_CAST(AT91_REG *) 	0xFFF7831C) // (UDPHS_DMA_1) UDPHS DMA Channel Status Register
N#define AT91C_UDPHS_DMA_1_DMANXTDSC (AT91_CAST(AT91_REG *) 	0xFFF78310) // (UDPHS_DMA_1) UDPHS DMA Channel Next Descriptor Address
N#define AT91C_UDPHS_DMA_1_DMACONTROL (AT91_CAST(AT91_REG *) 	0xFFF78318) // (UDPHS_DMA_1) UDPHS DMA Channel Control Register
N#define AT91C_UDPHS_DMA_1_DMAADDRESS (AT91_CAST(AT91_REG *) 	0xFFF78314) // (UDPHS_DMA_1) UDPHS DMA Channel Address Register
N// ========== Register definition for UDPHS_DMA_2 peripheral ========== 
N#define AT91C_UDPHS_DMA_2_DMACONTROL (AT91_CAST(AT91_REG *) 	0xFFF78328) // (UDPHS_DMA_2) UDPHS DMA Channel Control Register
N#define AT91C_UDPHS_DMA_2_DMASTATUS (AT91_CAST(AT91_REG *) 	0xFFF7832C) // (UDPHS_DMA_2) UDPHS DMA Channel Status Register
N#define AT91C_UDPHS_DMA_2_DMAADDRESS (AT91_CAST(AT91_REG *) 	0xFFF78324) // (UDPHS_DMA_2) UDPHS DMA Channel Address Register
N#define AT91C_UDPHS_DMA_2_DMANXTDSC (AT91_CAST(AT91_REG *) 	0xFFF78320) // (UDPHS_DMA_2) UDPHS DMA Channel Next Descriptor Address
N// ========== Register definition for UDPHS_DMA_3 peripheral ========== 
N#define AT91C_UDPHS_DMA_3_DMAADDRESS (AT91_CAST(AT91_REG *) 	0xFFF78334) // (UDPHS_DMA_3) UDPHS DMA Channel Address Register
N#define AT91C_UDPHS_DMA_3_DMANXTDSC (AT91_CAST(AT91_REG *) 	0xFFF78330) // (UDPHS_DMA_3) UDPHS DMA Channel Next Descriptor Address
N#define AT91C_UDPHS_DMA_3_DMACONTROL (AT91_CAST(AT91_REG *) 	0xFFF78338) // (UDPHS_DMA_3) UDPHS DMA Channel Control Register
N#define AT91C_UDPHS_DMA_3_DMASTATUS (AT91_CAST(AT91_REG *) 	0xFFF7833C) // (UDPHS_DMA_3) UDPHS DMA Channel Status Register
N// ========== Register definition for UDPHS_DMA_4 peripheral ========== 
N#define AT91C_UDPHS_DMA_4_DMANXTDSC (AT91_CAST(AT91_REG *) 	0xFFF78340) // (UDPHS_DMA_4) UDPHS DMA Channel Next Descriptor Address
N#define AT91C_UDPHS_DMA_4_DMAADDRESS (AT91_CAST(AT91_REG *) 	0xFFF78344) // (UDPHS_DMA_4) UDPHS DMA Channel Address Register
N#define AT91C_UDPHS_DMA_4_DMACONTROL (AT91_CAST(AT91_REG *) 	0xFFF78348) // (UDPHS_DMA_4) UDPHS DMA Channel Control Register
N#define AT91C_UDPHS_DMA_4_DMASTATUS (AT91_CAST(AT91_REG *) 	0xFFF7834C) // (UDPHS_DMA_4) UDPHS DMA Channel Status Register
N// ========== Register definition for UDPHS_DMA_5 peripheral ========== 
N#define AT91C_UDPHS_DMA_5_DMASTATUS (AT91_CAST(AT91_REG *) 	0xFFF7835C) // (UDPHS_DMA_5) UDPHS DMA Channel Status Register
N#define AT91C_UDPHS_DMA_5_DMACONTROL (AT91_CAST(AT91_REG *) 	0xFFF78358) // (UDPHS_DMA_5) UDPHS DMA Channel Control Register
N#define AT91C_UDPHS_DMA_5_DMANXTDSC (AT91_CAST(AT91_REG *) 	0xFFF78350) // (UDPHS_DMA_5) UDPHS DMA Channel Next Descriptor Address
N#define AT91C_UDPHS_DMA_5_DMAADDRESS (AT91_CAST(AT91_REG *) 	0xFFF78354) // (UDPHS_DMA_5) UDPHS DMA Channel Address Register
N// ========== Register definition for UDPHS_DMA_6 peripheral ========== 
N#define AT91C_UDPHS_DMA_6_DMANXTDSC (AT91_CAST(AT91_REG *) 	0xFFF78360) // (UDPHS_DMA_6) UDPHS DMA Channel Next Descriptor Address
N#define AT91C_UDPHS_DMA_6_DMACONTROL (AT91_CAST(AT91_REG *) 	0xFFF78368) // (UDPHS_DMA_6) UDPHS DMA Channel Control Register
N#define AT91C_UDPHS_DMA_6_DMASTATUS (AT91_CAST(AT91_REG *) 	0xFFF7836C) // (UDPHS_DMA_6) UDPHS DMA Channel Status Register
N#define AT91C_UDPHS_DMA_6_DMAADDRESS (AT91_CAST(AT91_REG *) 	0xFFF78364) // (UDPHS_DMA_6) UDPHS DMA Channel Address Register
N// ========== Register definition for UDPHS peripheral ========== 
N#define AT91C_UDPHS_IEN (AT91_CAST(AT91_REG *) 	0xFFF78010) // (UDPHS) UDPHS Interrupt Enable Register
N#define AT91C_UDPHS_TSTSOFCNT (AT91_CAST(AT91_REG *) 	0xFFF780D0) // (UDPHS) UDPHS Test SOF Counter Register
N#define AT91C_UDPHS_IPFEATURES (AT91_CAST(AT91_REG *) 	0xFFF780F8) // (UDPHS) UDPHS Features Register
N#define AT91C_UDPHS_TST (AT91_CAST(AT91_REG *) 	0xFFF780E0) // (UDPHS) UDPHS Test Register
N#define AT91C_UDPHS_FNUM (AT91_CAST(AT91_REG *) 	0xFFF78004) // (UDPHS) UDPHS Frame Number Register
N#define AT91C_UDPHS_TSTCNTB (AT91_CAST(AT91_REG *) 	0xFFF780D8) // (UDPHS) UDPHS Test B Counter Register
N#define AT91C_UDPHS_RIPPADDRSIZE (AT91_CAST(AT91_REG *) 	0xFFF780EC) // (UDPHS) UDPHS PADDRSIZE Register
N#define AT91C_UDPHS_INTSTA (AT91_CAST(AT91_REG *) 	0xFFF78014) // (UDPHS) UDPHS Interrupt Status Register
N#define AT91C_UDPHS_EPTRST (AT91_CAST(AT91_REG *) 	0xFFF7801C) // (UDPHS) UDPHS Endpoints Reset Register
N#define AT91C_UDPHS_TSTCNTA (AT91_CAST(AT91_REG *) 	0xFFF780D4) // (UDPHS) UDPHS Test A Counter Register
N#define AT91C_UDPHS_RIPNAME2 (AT91_CAST(AT91_REG *) 	0xFFF780F4) // (UDPHS) UDPHS Name2 Register
N#define AT91C_UDPHS_RIPNAME1 (AT91_CAST(AT91_REG *) 	0xFFF780F0) // (UDPHS) UDPHS Name1 Register
N#define AT91C_UDPHS_TSTMODREG (AT91_CAST(AT91_REG *) 	0xFFF780DC) // (UDPHS) UDPHS Test Mode Register
N#define AT91C_UDPHS_CLRINT (AT91_CAST(AT91_REG *) 	0xFFF78018) // (UDPHS) UDPHS Clear Interrupt Register
N#define AT91C_UDPHS_IPVERSION (AT91_CAST(AT91_REG *) 	0xFFF780FC) // (UDPHS) UDPHS Version Register
N#define AT91C_UDPHS_CTRL (AT91_CAST(AT91_REG *) 	0xFFF78000) // (UDPHS) UDPHS Control Register
N// ========== Register definition for PDC_AC97C peripheral ========== 
N#define AT91C_AC97C_PTSR (AT91_CAST(AT91_REG *) 	0xFFFAC124) // (PDC_AC97C) PDC Transfer Status Register
N#define AT91C_AC97C_RPR (AT91_CAST(AT91_REG *) 	0xFFFAC100) // (PDC_AC97C) Receive Pointer Register
N#define AT91C_AC97C_RNCR (AT91_CAST(AT91_REG *) 	0xFFFAC114) // (PDC_AC97C) Receive Next Counter Register
N#define AT91C_AC97C_RCR (AT91_CAST(AT91_REG *) 	0xFFFAC104) // (PDC_AC97C) Receive Counter Register
N#define AT91C_AC97C_PTCR (AT91_CAST(AT91_REG *) 	0xFFFAC120) // (PDC_AC97C) PDC Transfer Control Register
N#define AT91C_AC97C_TPR (AT91_CAST(AT91_REG *) 	0xFFFAC108) // (PDC_AC97C) Transmit Pointer Register
N#define AT91C_AC97C_RNPR (AT91_CAST(AT91_REG *) 	0xFFFAC110) // (PDC_AC97C) Receive Next Pointer Register
N#define AT91C_AC97C_TNPR (AT91_CAST(AT91_REG *) 	0xFFFAC118) // (PDC_AC97C) Transmit Next Pointer Register
N#define AT91C_AC97C_TCR (AT91_CAST(AT91_REG *) 	0xFFFAC10C) // (PDC_AC97C) Transmit Counter Register
N#define AT91C_AC97C_TNCR (AT91_CAST(AT91_REG *) 	0xFFFAC11C) // (PDC_AC97C) Transmit Next Counter Register
N// ========== Register definition for AC97C peripheral ========== 
N#define AT91C_AC97C_IER (AT91_CAST(AT91_REG *) 	0xFFFAC054) // (AC97C) Interrupt Enable Register
N#define AT91C_AC97C_COTHR (AT91_CAST(AT91_REG *) 	0xFFFAC044) // (AC97C) COdec Transmit Holding Register
N#define AT91C_AC97C_IDR (AT91_CAST(AT91_REG *) 	0xFFFAC058) // (AC97C) Interrupt Disable Register
N#define AT91C_AC97C_ICA (AT91_CAST(AT91_REG *) 	0xFFFAC010) // (AC97C) Input Channel AssignementRegister
N#define AT91C_AC97C_CATHR (AT91_CAST(AT91_REG *) 	0xFFFAC024) // (AC97C) Channel A Transmit Holding Register
N#define AT91C_AC97C_CBSR (AT91_CAST(AT91_REG *) 	0xFFFAC038) // (AC97C) Channel B Status Register
N#define AT91C_AC97C_CAMR (AT91_CAST(AT91_REG *) 	0xFFFAC02C) // (AC97C) Channel A Mode Register
N#define AT91C_AC97C_SR  (AT91_CAST(AT91_REG *) 	0xFFFAC050) // (AC97C) Status Register
N#define AT91C_AC97C_CBTHR (AT91_CAST(AT91_REG *) 	0xFFFAC034) // (AC97C) Channel B Transmit Holding Register (optional)
N#define AT91C_AC97C_CASR (AT91_CAST(AT91_REG *) 	0xFFFAC028) // (AC97C) Channel A Status Register
N#define AT91C_AC97C_COSR (AT91_CAST(AT91_REG *) 	0xFFFAC048) // (AC97C) CODEC Status Register
N#define AT91C_AC97C_MR  (AT91_CAST(AT91_REG *) 	0xFFFAC008) // (AC97C) Mode Register
N#define AT91C_AC97C_OCA (AT91_CAST(AT91_REG *) 	0xFFFAC014) // (AC97C) Output Channel Assignement Register
N#define AT91C_AC97C_CORHR (AT91_CAST(AT91_REG *) 	0xFFFAC040) // (AC97C) COdec Transmit Holding Register
N#define AT91C_AC97C_CBRHR (AT91_CAST(AT91_REG *) 	0xFFFAC030) // (AC97C) Channel B Receive Holding Register (optional)
N#define AT91C_AC97C_IMR (AT91_CAST(AT91_REG *) 	0xFFFAC05C) // (AC97C) Interrupt Mask Register
N#define AT91C_AC97C_COMR (AT91_CAST(AT91_REG *) 	0xFFFAC04C) // (AC97C) CODEC Mask Status Register
N#define AT91C_AC97C_CARHR (AT91_CAST(AT91_REG *) 	0xFFFAC020) // (AC97C) Channel A Receive Holding Register
N#define AT91C_AC97C_VERSION (AT91_CAST(AT91_REG *) 	0xFFFAC0FC) // (AC97C) Version Register
N#define AT91C_AC97C_CBMR (AT91_CAST(AT91_REG *) 	0xFFFAC03C) // (AC97C) Channel B Mode Register
N// ========== Register definition for LCDC peripheral ========== 
N#define AT91C_LCDC_MVAL (AT91_CAST(AT91_REG *) 	0x00500818) // (LCDC) LCD Mode Toggle Rate Value Register
N#define AT91C_LCDC_PWRCON (AT91_CAST(AT91_REG *) 	0x0050083C) // (LCDC) Power Control Register
N#define AT91C_LCDC_ISR  (AT91_CAST(AT91_REG *) 	0x00500854) // (LCDC) Interrupt Enable Register
N#define AT91C_LCDC_FRMP1 (AT91_CAST(AT91_REG *) 	0x00500008) // (LCDC) DMA Frame Pointer Register 1
N#define AT91C_LCDC_CTRSTVAL (AT91_CAST(AT91_REG *) 	0x00500844) // (LCDC) Contrast Value Register
N#define AT91C_LCDC_ICR  (AT91_CAST(AT91_REG *) 	0x00500858) // (LCDC) Interrupt Clear Register
N#define AT91C_LCDC_TIM1 (AT91_CAST(AT91_REG *) 	0x00500808) // (LCDC) LCD Timing Config 1 Register
N#define AT91C_LCDC_DMACON (AT91_CAST(AT91_REG *) 	0x0050001C) // (LCDC) DMA Control Register
N#define AT91C_LCDC_ITR  (AT91_CAST(AT91_REG *) 	0x00500860) // (LCDC) Interrupts Test Register
N#define AT91C_LCDC_IDR  (AT91_CAST(AT91_REG *) 	0x0050084C) // (LCDC) Interrupt Disable Register
N#define AT91C_LCDC_DP4_7 (AT91_CAST(AT91_REG *) 	0x00500820) // (LCDC) Dithering Pattern DP4_7 Register
N#define AT91C_LCDC_DP5_7 (AT91_CAST(AT91_REG *) 	0x0050082C) // (LCDC) Dithering Pattern DP5_7 Register
N#define AT91C_LCDC_IRR  (AT91_CAST(AT91_REG *) 	0x00500864) // (LCDC) Interrupts Raw Status Register
N#define AT91C_LCDC_DP3_4 (AT91_CAST(AT91_REG *) 	0x00500830) // (LCDC) Dithering Pattern DP3_4 Register
N#define AT91C_LCDC_IMR  (AT91_CAST(AT91_REG *) 	0x00500850) // (LCDC) Interrupt Mask Register
N#define AT91C_LCDC_LCDFRCFG (AT91_CAST(AT91_REG *) 	0x00500810) // (LCDC) LCD Frame Config Register
N#define AT91C_LCDC_CTRSTCON (AT91_CAST(AT91_REG *) 	0x00500840) // (LCDC) Contrast Control Register
N#define AT91C_LCDC_DP1_2 (AT91_CAST(AT91_REG *) 	0x0050081C) // (LCDC) Dithering Pattern DP1_2 Register
N#define AT91C_LCDC_FRMP2 (AT91_CAST(AT91_REG *) 	0x0050000C) // (LCDC) DMA Frame Pointer Register 2
N#define AT91C_LCDC_LCDCON1 (AT91_CAST(AT91_REG *) 	0x00500800) // (LCDC) LCD Control 1 Register
N#define AT91C_LCDC_DP4_5 (AT91_CAST(AT91_REG *) 	0x00500834) // (LCDC) Dithering Pattern DP4_5 Register
N#define AT91C_LCDC_FRMA2 (AT91_CAST(AT91_REG *) 	0x00500014) // (LCDC) DMA Frame Address Register 2
N#define AT91C_LCDC_BA1  (AT91_CAST(AT91_REG *) 	0x00500000) // (LCDC) DMA Base Address Register 1
N#define AT91C_LCDC_DMA2DCFG (AT91_CAST(AT91_REG *) 	0x00500020) // (LCDC) DMA 2D addressing configuration
N#define AT91C_LCDC_LUT_ENTRY (AT91_CAST(AT91_REG *) 	0x00500C00) // (LCDC) LUT Entries Register
N#define AT91C_LCDC_DP6_7 (AT91_CAST(AT91_REG *) 	0x00500838) // (LCDC) Dithering Pattern DP6_7 Register
N#define AT91C_LCDC_FRMCFG (AT91_CAST(AT91_REG *) 	0x00500018) // (LCDC) DMA Frame Configuration Register
N#define AT91C_LCDC_TIM2 (AT91_CAST(AT91_REG *) 	0x0050080C) // (LCDC) LCD Timing Config 2 Register
N#define AT91C_LCDC_DP3_5 (AT91_CAST(AT91_REG *) 	0x00500824) // (LCDC) Dithering Pattern DP3_5 Register
N#define AT91C_LCDC_FRMA1 (AT91_CAST(AT91_REG *) 	0x00500010) // (LCDC) DMA Frame Address Register 1
N#define AT91C_LCDC_IER  (AT91_CAST(AT91_REG *) 	0x00500848) // (LCDC) Interrupt Enable Register
N#define AT91C_LCDC_DP2_3 (AT91_CAST(AT91_REG *) 	0x00500828) // (LCDC) Dithering Pattern DP2_3 Register
N#define AT91C_LCDC_FIFO (AT91_CAST(AT91_REG *) 	0x00500814) // (LCDC) LCD FIFO Register
N#define AT91C_LCDC_BA2  (AT91_CAST(AT91_REG *) 	0x00500004) // (LCDC) DMA Base Address Register 2
N#define AT91C_LCDC_LCDCON2 (AT91_CAST(AT91_REG *) 	0x00500804) // (LCDC) LCD Control 2 Register
N#define AT91C_LCDC_GPR  (AT91_CAST(AT91_REG *) 	0x0050085C) // (LCDC) General Purpose Register
N// ========== Register definition for LCDC_16B_TFT peripheral ========== 
N#define AT91C_TFT_MVAL  (AT91_CAST(AT91_REG *) 	0x00500818) // (LCDC_16B_TFT) LCD Mode Toggle Rate Value Register
N#define AT91C_TFT_PWRCON (AT91_CAST(AT91_REG *) 	0x0050083C) // (LCDC_16B_TFT) Power Control Register
N#define AT91C_TFT_ISR   (AT91_CAST(AT91_REG *) 	0x00500854) // (LCDC_16B_TFT) Interrupt Enable Register
N#define AT91C_TFT_FRMP1 (AT91_CAST(AT91_REG *) 	0x00500008) // (LCDC_16B_TFT) DMA Frame Pointer Register 1
N#define AT91C_TFT_CTRSTVAL (AT91_CAST(AT91_REG *) 	0x00500844) // (LCDC_16B_TFT) Contrast Value Register
N#define AT91C_TFT_ICR   (AT91_CAST(AT91_REG *) 	0x00500858) // (LCDC_16B_TFT) Interrupt Clear Register
N#define AT91C_TFT_TIM1  (AT91_CAST(AT91_REG *) 	0x00500808) // (LCDC_16B_TFT) LCD Timing Config 1 Register
N#define AT91C_TFT_DMACON (AT91_CAST(AT91_REG *) 	0x0050001C) // (LCDC_16B_TFT) DMA Control Register
N#define AT91C_TFT_ITR   (AT91_CAST(AT91_REG *) 	0x00500860) // (LCDC_16B_TFT) Interrupts Test Register
N#define AT91C_TFT_IDR   (AT91_CAST(AT91_REG *) 	0x0050084C) // (LCDC_16B_TFT) Interrupt Disable Register
N#define AT91C_TFT_DP4_7 (AT91_CAST(AT91_REG *) 	0x00500820) // (LCDC_16B_TFT) Dithering Pattern DP4_7 Register
N#define AT91C_TFT_DP5_7 (AT91_CAST(AT91_REG *) 	0x0050082C) // (LCDC_16B_TFT) Dithering Pattern DP5_7 Register
N#define AT91C_TFT_IRR   (AT91_CAST(AT91_REG *) 	0x00500864) // (LCDC_16B_TFT) Interrupts Raw Status Register
N#define AT91C_TFT_DP3_4 (AT91_CAST(AT91_REG *) 	0x00500830) // (LCDC_16B_TFT) Dithering Pattern DP3_4 Register
N#define AT91C_TFT_IMR   (AT91_CAST(AT91_REG *) 	0x00500850) // (LCDC_16B_TFT) Interrupt Mask Register
N#define AT91C_TFT_LCDFRCFG (AT91_CAST(AT91_REG *) 	0x00500810) // (LCDC_16B_TFT) LCD Frame Config Register
N#define AT91C_TFT_CTRSTCON (AT91_CAST(AT91_REG *) 	0x00500840) // (LCDC_16B_TFT) Contrast Control Register
N#define AT91C_TFT_DP1_2 (AT91_CAST(AT91_REG *) 	0x0050081C) // (LCDC_16B_TFT) Dithering Pattern DP1_2 Register
N#define AT91C_TFT_FRMP2 (AT91_CAST(AT91_REG *) 	0x0050000C) // (LCDC_16B_TFT) DMA Frame Pointer Register 2
N#define AT91C_TFT_LCDCON1 (AT91_CAST(AT91_REG *) 	0x00500800) // (LCDC_16B_TFT) LCD Control 1 Register
N#define AT91C_TFT_DP4_5 (AT91_CAST(AT91_REG *) 	0x00500834) // (LCDC_16B_TFT) Dithering Pattern DP4_5 Register
N#define AT91C_TFT_FRMA2 (AT91_CAST(AT91_REG *) 	0x00500014) // (LCDC_16B_TFT) DMA Frame Address Register 2
N#define AT91C_TFT_BA1   (AT91_CAST(AT91_REG *) 	0x00500000) // (LCDC_16B_TFT) DMA Base Address Register 1
N#define AT91C_TFT_DMA2DCFG (AT91_CAST(AT91_REG *) 	0x00500020) // (LCDC_16B_TFT) DMA 2D addressing configuration
N#define AT91C_TFT_LUT_ENTRY (AT91_CAST(AT91_REG *) 	0x00500C00) // (LCDC_16B_TFT) LUT Entries Register
N#define AT91C_TFT_DP6_7 (AT91_CAST(AT91_REG *) 	0x00500838) // (LCDC_16B_TFT) Dithering Pattern DP6_7 Register
N#define AT91C_TFT_FRMCFG (AT91_CAST(AT91_REG *) 	0x00500018) // (LCDC_16B_TFT) DMA Frame Configuration Register
N#define AT91C_TFT_TIM2  (AT91_CAST(AT91_REG *) 	0x0050080C) // (LCDC_16B_TFT) LCD Timing Config 2 Register
N#define AT91C_TFT_DP3_5 (AT91_CAST(AT91_REG *) 	0x00500824) // (LCDC_16B_TFT) Dithering Pattern DP3_5 Register
N#define AT91C_TFT_FRMA1 (AT91_CAST(AT91_REG *) 	0x00500010) // (LCDC_16B_TFT) DMA Frame Address Register 1
N#define AT91C_TFT_IER   (AT91_CAST(AT91_REG *) 	0x00500848) // (LCDC_16B_TFT) Interrupt Enable Register
N#define AT91C_TFT_DP2_3 (AT91_CAST(AT91_REG *) 	0x00500828) // (LCDC_16B_TFT) Dithering Pattern DP2_3 Register
N#define AT91C_TFT_FIFO  (AT91_CAST(AT91_REG *) 	0x00500814) // (LCDC_16B_TFT) LCD FIFO Register
N#define AT91C_TFT_BA2   (AT91_CAST(AT91_REG *) 	0x00500004) // (LCDC_16B_TFT) DMA Base Address Register 2
N#define AT91C_TFT_LCDCON2 (AT91_CAST(AT91_REG *) 	0x00500804) // (LCDC_16B_TFT) LCD Control 2 Register
N#define AT91C_TFT_GPR   (AT91_CAST(AT91_REG *) 	0x0050085C) // (LCDC_16B_TFT) General Purpose Register
N// ========== Register definition for HDMA_CH_0 peripheral ========== 
N#define AT91C_HDMA_CH_0_BDSCR (AT91_CAST(AT91_REG *) 	0xFFFFEC5C) // (HDMA_CH_0) HDMA Reserved
N#define AT91C_HDMA_CH_0_DADDR (AT91_CAST(AT91_REG *) 	0xFFFFEC40) // (HDMA_CH_0) HDMA Channel Destination Address Register
N#define AT91C_HDMA_CH_0_DPIP (AT91_CAST(AT91_REG *) 	0xFFFFEC58) // (HDMA_CH_0) HDMA Channel Destination Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_0_DSCR (AT91_CAST(AT91_REG *) 	0xFFFFEC44) // (HDMA_CH_0) HDMA Channel Descriptor Address Register
N#define AT91C_HDMA_CH_0_CFG (AT91_CAST(AT91_REG *) 	0xFFFFEC50) // (HDMA_CH_0) HDMA Channel Configuration Register
N#define AT91C_HDMA_CH_0_SPIP (AT91_CAST(AT91_REG *) 	0xFFFFEC54) // (HDMA_CH_0) HDMA Channel Source Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_0_CADDR (AT91_CAST(AT91_REG *) 	0xFFFFEC60) // (HDMA_CH_0) HDMA Reserved
N#define AT91C_HDMA_CH_0_CTRLA (AT91_CAST(AT91_REG *) 	0xFFFFEC48) // (HDMA_CH_0) HDMA Channel Control A Register
N#define AT91C_HDMA_CH_0_CTRLB (AT91_CAST(AT91_REG *) 	0xFFFFEC4C) // (HDMA_CH_0) HDMA Channel Control B Register
N#define AT91C_HDMA_CH_0_SADDR (AT91_CAST(AT91_REG *) 	0xFFFFEC3C) // (HDMA_CH_0) HDMA Channel Source Address Register
N// ========== Register definition for HDMA_CH_1 peripheral ========== 
N#define AT91C_HDMA_CH_1_CADDR (AT91_CAST(AT91_REG *) 	0xFFFFEC88) // (HDMA_CH_1) HDMA Reserved
N#define AT91C_HDMA_CH_1_DPIP (AT91_CAST(AT91_REG *) 	0xFFFFEC80) // (HDMA_CH_1) HDMA Channel Destination Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_1_CTRLB (AT91_CAST(AT91_REG *) 	0xFFFFEC74) // (HDMA_CH_1) HDMA Channel Control B Register
N#define AT91C_HDMA_CH_1_SADDR (AT91_CAST(AT91_REG *) 	0xFFFFEC64) // (HDMA_CH_1) HDMA Channel Source Address Register
N#define AT91C_HDMA_CH_1_BDSCR (AT91_CAST(AT91_REG *) 	0xFFFFEC84) // (HDMA_CH_1) HDMA Reserved
N#define AT91C_HDMA_CH_1_CFG (AT91_CAST(AT91_REG *) 	0xFFFFEC78) // (HDMA_CH_1) HDMA Channel Configuration Register
N#define AT91C_HDMA_CH_1_DSCR (AT91_CAST(AT91_REG *) 	0xFFFFEC6C) // (HDMA_CH_1) HDMA Channel Descriptor Address Register
N#define AT91C_HDMA_CH_1_DADDR (AT91_CAST(AT91_REG *) 	0xFFFFEC68) // (HDMA_CH_1) HDMA Channel Destination Address Register
N#define AT91C_HDMA_CH_1_CTRLA (AT91_CAST(AT91_REG *) 	0xFFFFEC70) // (HDMA_CH_1) HDMA Channel Control A Register
N#define AT91C_HDMA_CH_1_SPIP (AT91_CAST(AT91_REG *) 	0xFFFFEC7C) // (HDMA_CH_1) HDMA Channel Source Picture in Picture Configuration Register
N// ========== Register definition for HDMA_CH_2 peripheral ========== 
N#define AT91C_HDMA_CH_2_SADDR (AT91_CAST(AT91_REG *) 	0xFFFFEC8C) // (HDMA_CH_2) HDMA Channel Source Address Register
N#define AT91C_HDMA_CH_2_BDSCR (AT91_CAST(AT91_REG *) 	0xFFFFECAC) // (HDMA_CH_2) HDMA Reserved
N#define AT91C_HDMA_CH_2_DPIP (AT91_CAST(AT91_REG *) 	0xFFFFECA8) // (HDMA_CH_2) HDMA Channel Destination Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_2_SPIP (AT91_CAST(AT91_REG *) 	0xFFFFECA4) // (HDMA_CH_2) HDMA Channel Source Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_2_DADDR (AT91_CAST(AT91_REG *) 	0xFFFFEC90) // (HDMA_CH_2) HDMA Channel Destination Address Register
N#define AT91C_HDMA_CH_2_DSCR (AT91_CAST(AT91_REG *) 	0xFFFFEC94) // (HDMA_CH_2) HDMA Channel Descriptor Address Register
N#define AT91C_HDMA_CH_2_CTRLA (AT91_CAST(AT91_REG *) 	0xFFFFEC98) // (HDMA_CH_2) HDMA Channel Control A Register
N#define AT91C_HDMA_CH_2_CADDR (AT91_CAST(AT91_REG *) 	0xFFFFECB0) // (HDMA_CH_2) HDMA Reserved
N#define AT91C_HDMA_CH_2_CFG (AT91_CAST(AT91_REG *) 	0xFFFFECA0) // (HDMA_CH_2) HDMA Channel Configuration Register
N#define AT91C_HDMA_CH_2_CTRLB (AT91_CAST(AT91_REG *) 	0xFFFFEC9C) // (HDMA_CH_2) HDMA Channel Control B Register
N// ========== Register definition for HDMA_CH_3 peripheral ========== 
N#define AT91C_HDMA_CH_3_SPIP (AT91_CAST(AT91_REG *) 	0xFFFFECCC) // (HDMA_CH_3) HDMA Channel Source Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_3_CTRLA (AT91_CAST(AT91_REG *) 	0xFFFFECC0) // (HDMA_CH_3) HDMA Channel Control A Register
N#define AT91C_HDMA_CH_3_DPIP (AT91_CAST(AT91_REG *) 	0xFFFFECD0) // (HDMA_CH_3) HDMA Channel Destination Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_3_CTRLB (AT91_CAST(AT91_REG *) 	0xFFFFECC4) // (HDMA_CH_3) HDMA Channel Control B Register
N#define AT91C_HDMA_CH_3_BDSCR (AT91_CAST(AT91_REG *) 	0xFFFFECD4) // (HDMA_CH_3) HDMA Reserved
N#define AT91C_HDMA_CH_3_DSCR (AT91_CAST(AT91_REG *) 	0xFFFFECBC) // (HDMA_CH_3) HDMA Channel Descriptor Address Register
N#define AT91C_HDMA_CH_3_CADDR (AT91_CAST(AT91_REG *) 	0xFFFFECD8) // (HDMA_CH_3) HDMA Reserved
N#define AT91C_HDMA_CH_3_CFG (AT91_CAST(AT91_REG *) 	0xFFFFECC8) // (HDMA_CH_3) HDMA Channel Configuration Register
N#define AT91C_HDMA_CH_3_DADDR (AT91_CAST(AT91_REG *) 	0xFFFFECB8) // (HDMA_CH_3) HDMA Channel Destination Address Register
N#define AT91C_HDMA_CH_3_SADDR (AT91_CAST(AT91_REG *) 	0xFFFFECB4) // (HDMA_CH_3) HDMA Channel Source Address Register
N// ========== Register definition for HDMA_CH_4 peripheral ========== 
N#define AT91C_HDMA_CH_4_CFG (AT91_CAST(AT91_REG *) 	0xFFFFECF0) // (HDMA_CH_4) HDMA Channel Configuration Register
N#define AT91C_HDMA_CH_4_BDSCR (AT91_CAST(AT91_REG *) 	0xFFFFECFC) // (HDMA_CH_4) HDMA Reserved
N#define AT91C_HDMA_CH_4_CADDR (AT91_CAST(AT91_REG *) 	0xFFFFED00) // (HDMA_CH_4) HDMA Reserved
N#define AT91C_HDMA_CH_4_DADDR (AT91_CAST(AT91_REG *) 	0xFFFFECE0) // (HDMA_CH_4) HDMA Channel Destination Address Register
N#define AT91C_HDMA_CH_4_CTRLA (AT91_CAST(AT91_REG *) 	0xFFFFECE8) // (HDMA_CH_4) HDMA Channel Control A Register
N#define AT91C_HDMA_CH_4_SADDR (AT91_CAST(AT91_REG *) 	0xFFFFECDC) // (HDMA_CH_4) HDMA Channel Source Address Register
N#define AT91C_HDMA_CH_4_CTRLB (AT91_CAST(AT91_REG *) 	0xFFFFECEC) // (HDMA_CH_4) HDMA Channel Control B Register
N#define AT91C_HDMA_CH_4_DSCR (AT91_CAST(AT91_REG *) 	0xFFFFECE4) // (HDMA_CH_4) HDMA Channel Descriptor Address Register
N#define AT91C_HDMA_CH_4_SPIP (AT91_CAST(AT91_REG *) 	0xFFFFECF4) // (HDMA_CH_4) HDMA Channel Source Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_4_DPIP (AT91_CAST(AT91_REG *) 	0xFFFFECF8) // (HDMA_CH_4) HDMA Channel Destination Picture in Picture Configuration Register
N// ========== Register definition for HDMA_CH_5 peripheral ========== 
N#define AT91C_HDMA_CH_5_CTRLB (AT91_CAST(AT91_REG *) 	0xFFFFED14) // (HDMA_CH_5) HDMA Channel Control B Register
N#define AT91C_HDMA_CH_5_DADDR (AT91_CAST(AT91_REG *) 	0xFFFFED08) // (HDMA_CH_5) HDMA Channel Destination Address Register
N#define AT91C_HDMA_CH_5_SPIP (AT91_CAST(AT91_REG *) 	0xFFFFED1C) // (HDMA_CH_5) HDMA Channel Source Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_5_DSCR (AT91_CAST(AT91_REG *) 	0xFFFFED0C) // (HDMA_CH_5) HDMA Channel Descriptor Address Register
N#define AT91C_HDMA_CH_5_DPIP (AT91_CAST(AT91_REG *) 	0xFFFFED20) // (HDMA_CH_5) HDMA Channel Destination Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_5_CFG (AT91_CAST(AT91_REG *) 	0xFFFFED18) // (HDMA_CH_5) HDMA Channel Configuration Register
N#define AT91C_HDMA_CH_5_CADDR (AT91_CAST(AT91_REG *) 	0xFFFFED28) // (HDMA_CH_5) HDMA Reserved
N#define AT91C_HDMA_CH_5_SADDR (AT91_CAST(AT91_REG *) 	0xFFFFED04) // (HDMA_CH_5) HDMA Channel Source Address Register
N#define AT91C_HDMA_CH_5_BDSCR (AT91_CAST(AT91_REG *) 	0xFFFFED24) // (HDMA_CH_5) HDMA Reserved
N#define AT91C_HDMA_CH_5_CTRLA (AT91_CAST(AT91_REG *) 	0xFFFFED10) // (HDMA_CH_5) HDMA Channel Control A Register
N// ========== Register definition for HDMA_CH_6 peripheral ========== 
N#define AT91C_HDMA_CH_6_SADDR (AT91_CAST(AT91_REG *) 	0xFFFFED2C) // (HDMA_CH_6) HDMA Channel Source Address Register
N#define AT91C_HDMA_CH_6_BDSCR (AT91_CAST(AT91_REG *) 	0xFFFFED4C) // (HDMA_CH_6) HDMA Reserved
N#define AT91C_HDMA_CH_6_CADDR (AT91_CAST(AT91_REG *) 	0xFFFFED50) // (HDMA_CH_6) HDMA Reserved
N#define AT91C_HDMA_CH_6_SPIP (AT91_CAST(AT91_REG *) 	0xFFFFED44) // (HDMA_CH_6) HDMA Channel Source Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_6_CTRLB (AT91_CAST(AT91_REG *) 	0xFFFFED3C) // (HDMA_CH_6) HDMA Channel Control B Register
N#define AT91C_HDMA_CH_6_DSCR (AT91_CAST(AT91_REG *) 	0xFFFFED34) // (HDMA_CH_6) HDMA Channel Descriptor Address Register
N#define AT91C_HDMA_CH_6_CFG (AT91_CAST(AT91_REG *) 	0xFFFFED40) // (HDMA_CH_6) HDMA Channel Configuration Register
N#define AT91C_HDMA_CH_6_DPIP (AT91_CAST(AT91_REG *) 	0xFFFFED48) // (HDMA_CH_6) HDMA Channel Destination Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_6_DADDR (AT91_CAST(AT91_REG *) 	0xFFFFED30) // (HDMA_CH_6) HDMA Channel Destination Address Register
N#define AT91C_HDMA_CH_6_CTRLA (AT91_CAST(AT91_REG *) 	0xFFFFED38) // (HDMA_CH_6) HDMA Channel Control A Register
N// ========== Register definition for HDMA_CH_7 peripheral ========== 
N#define AT91C_HDMA_CH_7_CADDR (AT91_CAST(AT91_REG *) 	0xFFFFED78) // (HDMA_CH_7) HDMA Reserved
N#define AT91C_HDMA_CH_7_CFG (AT91_CAST(AT91_REG *) 	0xFFFFED68) // (HDMA_CH_7) HDMA Channel Configuration Register
N#define AT91C_HDMA_CH_7_DADDR (AT91_CAST(AT91_REG *) 	0xFFFFED58) // (HDMA_CH_7) HDMA Channel Destination Address Register
N#define AT91C_HDMA_CH_7_CTRLB (AT91_CAST(AT91_REG *) 	0xFFFFED64) // (HDMA_CH_7) HDMA Channel Control B Register
N#define AT91C_HDMA_CH_7_DSCR (AT91_CAST(AT91_REG *) 	0xFFFFED5C) // (HDMA_CH_7) HDMA Channel Descriptor Address Register
N#define AT91C_HDMA_CH_7_DPIP (AT91_CAST(AT91_REG *) 	0xFFFFED70) // (HDMA_CH_7) HDMA Channel Destination Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_7_CTRLA (AT91_CAST(AT91_REG *) 	0xFFFFED60) // (HDMA_CH_7) HDMA Channel Control A Register
N#define AT91C_HDMA_CH_7_BDSCR (AT91_CAST(AT91_REG *) 	0xFFFFED74) // (HDMA_CH_7) HDMA Reserved
N#define AT91C_HDMA_CH_7_SPIP (AT91_CAST(AT91_REG *) 	0xFFFFED6C) // (HDMA_CH_7) HDMA Channel Source Picture in Picture Configuration Register
N#define AT91C_HDMA_CH_7_SADDR (AT91_CAST(AT91_REG *) 	0xFFFFED54) // (HDMA_CH_7) HDMA Channel Source Address Register
N// ========== Register definition for HDMA peripheral ========== 
N#define AT91C_HDMA_EBCIDR (AT91_CAST(AT91_REG *) 	0xFFFFEC1C) // (HDMA) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Disable register
N#define AT91C_HDMA_LAST (AT91_CAST(AT91_REG *) 	0xFFFFEC10) // (HDMA) HDMA Software Last Transfer Flag Register
N#define AT91C_HDMA_SREQ (AT91_CAST(AT91_REG *) 	0xFFFFEC08) // (HDMA) HDMA Software Single Request Register
N#define AT91C_HDMA_RSVD0 (AT91_CAST(AT91_REG *) 	0xFFFFEC34) // (HDMA) HDMA Reserved
N#define AT91C_HDMA_EBCIER (AT91_CAST(AT91_REG *) 	0xFFFFEC18) // (HDMA) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Interrupt Enable register
N#define AT91C_HDMA_GCFG (AT91_CAST(AT91_REG *) 	0xFFFFEC00) // (HDMA) HDMA Global Configuration Register
N#define AT91C_HDMA_CHER (AT91_CAST(AT91_REG *) 	0xFFFFEC28) // (HDMA) HDMA Channel Handler Enable Register
N#define AT91C_HDMA_RSVD1 (AT91_CAST(AT91_REG *) 	0xFFFFEC38) // (HDMA) HDMA Reserved
N#define AT91C_HDMA_CHDR (AT91_CAST(AT91_REG *) 	0xFFFFEC2C) // (HDMA) HDMA Channel Handler Disable Register
N#define AT91C_HDMA_EBCIMR (AT91_CAST(AT91_REG *) 	0xFFFFEC20) // (HDMA) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Mask Register
N#define AT91C_HDMA_CREQ (AT91_CAST(AT91_REG *) 	0xFFFFEC0C) // (HDMA) HDMA Software Chunk Transfer Request Register
N#define AT91C_HDMA_SYNC (AT91_CAST(AT91_REG *) 	0xFFFFEC14) // (HDMA) HDMA Request Synchronization Register
N#define AT91C_HDMA_EN   (AT91_CAST(AT91_REG *) 	0xFFFFEC04) // (HDMA) HDMA Controller Enable Register
N#define AT91C_HDMA_EBCISR (AT91_CAST(AT91_REG *) 	0xFFFFEC24) // (HDMA) HDMA Error, Chained Buffer transfer completed and Buffer transfer completed Status Register
N#define AT91C_HDMA_CHSR (AT91_CAST(AT91_REG *) 	0xFFFFEC30) // (HDMA) HDMA Channel Handler Status Register
N// ========== Register definition for HECC peripheral ========== 
N#define AT91C_HECC_VR   (AT91_CAST(AT91_REG *) 	0xFFFFE2FC) // (HECC)  ECC Version register
N#define AT91C_HECC_SR   (AT91_CAST(AT91_REG *) 	0xFFFFE208) // (HECC)  ECC Status register
N#define AT91C_HECC_CR   (AT91_CAST(AT91_REG *) 	0xFFFFE200) // (HECC)  ECC reset register
N#define AT91C_HECC_NPR  (AT91_CAST(AT91_REG *) 	0xFFFFE210) // (HECC)  ECC Parity N register
N#define AT91C_HECC_PR   (AT91_CAST(AT91_REG *) 	0xFFFFE20C) // (HECC)  ECC Parity register
N#define AT91C_HECC_MR   (AT91_CAST(AT91_REG *) 	0xFFFFE204) // (HECC)  ECC Page size register
N// ========== Register definition for EMACB peripheral ========== 
N#define AT91C_EMACB_ALE (AT91_CAST(AT91_REG *) 	0xFFFBC054) // (EMACB) Alignment Error Register
N#define AT91C_EMACB_RRE (AT91_CAST(AT91_REG *) 	0xFFFBC06C) // (EMACB) Receive Ressource Error Register
N#define AT91C_EMACB_SA4H (AT91_CAST(AT91_REG *) 	0xFFFBC0B4) // (EMACB) Specific Address 4 Top, Last 2 bytes
N#define AT91C_EMACB_TPQ (AT91_CAST(AT91_REG *) 	0xFFFBC0BC) // (EMACB) Transmit Pause Quantum Register
N#define AT91C_EMACB_RJA (AT91_CAST(AT91_REG *) 	0xFFFBC07C) // (EMACB) Receive Jabbers Register
N#define AT91C_EMACB_SA2H (AT91_CAST(AT91_REG *) 	0xFFFBC0A4) // (EMACB) Specific Address 2 Top, Last 2 bytes
N#define AT91C_EMACB_TPF (AT91_CAST(AT91_REG *) 	0xFFFBC08C) // (EMACB) Transmitted Pause Frames Register
N#define AT91C_EMACB_ROV (AT91_CAST(AT91_REG *) 	0xFFFBC070) // (EMACB) Receive Overrun Errors Register
N#define AT91C_EMACB_SA4L (AT91_CAST(AT91_REG *) 	0xFFFBC0B0) // (EMACB) Specific Address 4 Bottom, First 4 bytes
N#define AT91C_EMACB_MAN (AT91_CAST(AT91_REG *) 	0xFFFBC034) // (EMACB) PHY Maintenance Register
N#define AT91C_EMACB_TID (AT91_CAST(AT91_REG *) 	0xFFFBC0B8) // (EMACB) Type ID Checking Register
N#define AT91C_EMACB_TBQP (AT91_CAST(AT91_REG *) 	0xFFFBC01C) // (EMACB) Transmit Buffer Queue Pointer
N#define AT91C_EMACB_SA3L (AT91_CAST(AT91_REG *) 	0xFFFBC0A8) // (EMACB) Specific Address 3 Bottom, First 4 bytes
N#define AT91C_EMACB_DTF (AT91_CAST(AT91_REG *) 	0xFFFBC058) // (EMACB) Deferred Transmission Frame Register
N#define AT91C_EMACB_PTR (AT91_CAST(AT91_REG *) 	0xFFFBC038) // (EMACB) Pause Time Register
N#define AT91C_EMACB_CSE (AT91_CAST(AT91_REG *) 	0xFFFBC068) // (EMACB) Carrier Sense Error Register
N#define AT91C_EMACB_ECOL (AT91_CAST(AT91_REG *) 	0xFFFBC060) // (EMACB) Excessive Collision Register
N#define AT91C_EMACB_STE (AT91_CAST(AT91_REG *) 	0xFFFBC084) // (EMACB) SQE Test Error Register
N#define AT91C_EMACB_MCF (AT91_CAST(AT91_REG *) 	0xFFFBC048) // (EMACB) Multiple Collision Frame Register
N#define AT91C_EMACB_IER (AT91_CAST(AT91_REG *) 	0xFFFBC028) // (EMACB) Interrupt Enable Register
N#define AT91C_EMACB_ELE (AT91_CAST(AT91_REG *) 	0xFFFBC078) // (EMACB) Excessive Length Errors Register
N#define AT91C_EMACB_USRIO (AT91_CAST(AT91_REG *) 	0xFFFBC0C0) // (EMACB) USER Input/Output Register
N#define AT91C_EMACB_PFR (AT91_CAST(AT91_REG *) 	0xFFFBC03C) // (EMACB) Pause Frames received Register
N#define AT91C_EMACB_FCSE (AT91_CAST(AT91_REG *) 	0xFFFBC050) // (EMACB) Frame Check Sequence Error Register
N#define AT91C_EMACB_SA1L (AT91_CAST(AT91_REG *) 	0xFFFBC098) // (EMACB) Specific Address 1 Bottom, First 4 bytes
N#define AT91C_EMACB_NCR (AT91_CAST(AT91_REG *) 	0xFFFBC000) // (EMACB) Network Control Register
N#define AT91C_EMACB_HRT (AT91_CAST(AT91_REG *) 	0xFFFBC094) // (EMACB) Hash Address Top[63:32]
N#define AT91C_EMACB_NCFGR (AT91_CAST(AT91_REG *) 	0xFFFBC004) // (EMACB) Network Configuration Register
N#define AT91C_EMACB_SCF (AT91_CAST(AT91_REG *) 	0xFFFBC044) // (EMACB) Single Collision Frame Register
N#define AT91C_EMACB_LCOL (AT91_CAST(AT91_REG *) 	0xFFFBC05C) // (EMACB) Late Collision Register
N#define AT91C_EMACB_SA3H (AT91_CAST(AT91_REG *) 	0xFFFBC0AC) // (EMACB) Specific Address 3 Top, Last 2 bytes
N#define AT91C_EMACB_HRB (AT91_CAST(AT91_REG *) 	0xFFFBC090) // (EMACB) Hash Address Bottom[31:0]
N#define AT91C_EMACB_ISR (AT91_CAST(AT91_REG *) 	0xFFFBC024) // (EMACB) Interrupt Status Register
N#define AT91C_EMACB_IMR (AT91_CAST(AT91_REG *) 	0xFFFBC030) // (EMACB) Interrupt Mask Register
N#define AT91C_EMACB_WOL (AT91_CAST(AT91_REG *) 	0xFFFBC0C4) // (EMACB) Wake On LAN Register
N#define AT91C_EMACB_USF (AT91_CAST(AT91_REG *) 	0xFFFBC080) // (EMACB) Undersize Frames Register
N#define AT91C_EMACB_TSR (AT91_CAST(AT91_REG *) 	0xFFFBC014) // (EMACB) Transmit Status Register
N#define AT91C_EMACB_FRO (AT91_CAST(AT91_REG *) 	0xFFFBC04C) // (EMACB) Frames Received OK Register
N#define AT91C_EMACB_IDR (AT91_CAST(AT91_REG *) 	0xFFFBC02C) // (EMACB) Interrupt Disable Register
N#define AT91C_EMACB_SA1H (AT91_CAST(AT91_REG *) 	0xFFFBC09C) // (EMACB) Specific Address 1 Top, Last 2 bytes
N#define AT91C_EMACB_RLE (AT91_CAST(AT91_REG *) 	0xFFFBC088) // (EMACB) Receive Length Field Mismatch Register
N#define AT91C_EMACB_TUND (AT91_CAST(AT91_REG *) 	0xFFFBC064) // (EMACB) Transmit Underrun Error Register
N#define AT91C_EMACB_RSR (AT91_CAST(AT91_REG *) 	0xFFFBC020) // (EMACB) Receive Status Register
N#define AT91C_EMACB_SA2L (AT91_CAST(AT91_REG *) 	0xFFFBC0A0) // (EMACB) Specific Address 2 Bottom, First 4 bytes
N#define AT91C_EMACB_FTO (AT91_CAST(AT91_REG *) 	0xFFFBC040) // (EMACB) Frames Transmitted OK Register
N#define AT91C_EMACB_RSE (AT91_CAST(AT91_REG *) 	0xFFFBC074) // (EMACB) Receive Symbol Errors Register
N#define AT91C_EMACB_NSR (AT91_CAST(AT91_REG *) 	0xFFFBC008) // (EMACB) Network Status Register
N#define AT91C_EMACB_RBQP (AT91_CAST(AT91_REG *) 	0xFFFBC018) // (EMACB) Receive Buffer Queue Pointer
N#define AT91C_EMACB_REV (AT91_CAST(AT91_REG *) 	0xFFFBC0FC) // (EMACB) Revision Register
N// ========== Register definition for ISI peripheral ========== 
N#define AT91C_ISI_DMACHDR (AT91_CAST(AT91_REG *) 	0xFFFB403C) // (ISI) DMA Channel Disable Register
N#define AT91C_ISI_IMR   (AT91_CAST(AT91_REG *) 	0xFFFB4034) // (ISI) Interrupt Mask Register
N#define AT91C_ISI_R2YSET1 (AT91_CAST(AT91_REG *) 	0xFFFB401C) // (ISI) Color Space Conversion RGB to YCrCb Register
N#define AT91C_ISI_PDECF (AT91_CAST(AT91_REG *) 	0xFFFB400C) // (ISI) Preview Decimation Factor Register
N#define AT91C_ISI_CFG2  (AT91_CAST(AT91_REG *) 	0xFFFB4004) // (ISI) Configuration Register 2
N#define AT91C_ISI_DMACCTRL (AT91_CAST(AT91_REG *) 	0xFFFB4054) // (ISI) DMA Codec Control Register
N#define AT91C_ISI_CTRL  (AT91_CAST(AT91_REG *) 	0xFFFB4024) // (ISI) Control Register
N#define AT91C_ISI_Y2RSET0 (AT91_CAST(AT91_REG *) 	0xFFFB4010) // (ISI) Color Space Conversion YCrCb to RGB Register
N#define AT91C_ISI_WPSR  (AT91_CAST(AT91_REG *) 	0xFFFB40E8) // (ISI) Write Protection Status Register
N#define AT91C_ISI_DMACHER (AT91_CAST(AT91_REG *) 	0xFFFB4038) // (ISI) DMA Channel Enable Register
N#define AT91C_ISI_DMACHSR (AT91_CAST(AT91_REG *) 	0xFFFB4040) // (ISI) DMA Channel Status Register
N#define AT91C_ISI_IDR   (AT91_CAST(AT91_REG *) 	0xFFFB4030) // (ISI) Interrupt Disable Register
N#define AT91C_ISI_VER   (AT91_CAST(AT91_REG *) 	0xFFFB40FC) // (ISI) Version Register
N#define AT91C_ISI_Y2RSET1 (AT91_CAST(AT91_REG *) 	0xFFFB4014) // (ISI) Color Space Conversion YCrCb to RGB Register
N#define AT91C_ISI_R2YSET2 (AT91_CAST(AT91_REG *) 	0xFFFB4020) // (ISI) Color Space Conversion RGB to YCrCb Register
N#define AT91C_ISI_SR    (AT91_CAST(AT91_REG *) 	0xFFFB4028) // (ISI) Status Register
N#define AT91C_ISI_DMACDSCR (AT91_CAST(AT91_REG *) 	0xFFFB4058) // (ISI) DMA Codec Descriptor Address Register
N#define AT91C_ISI_IER   (AT91_CAST(AT91_REG *) 	0xFFFB402C) // (ISI) Interrupt Enable Register
N#define AT91C_ISI_WPCR  (AT91_CAST(AT91_REG *) 	0xFFFB40E4) // (ISI) Write Protection Control Register
N#define AT91C_ISI_DMACADDR (AT91_CAST(AT91_REG *) 	0xFFFB4050) // (ISI) DMA Codec Base Address Register
N#define AT91C_ISI_CFG1  (AT91_CAST(AT91_REG *) 	0xFFFB4000) // (ISI) Configuration Register 1
N#define AT91C_ISI_R2YSET0 (AT91_CAST(AT91_REG *) 	0xFFFB4018) // (ISI) Color Space Conversion RGB to YCrCb Register
N#define AT91C_ISI_PSIZE (AT91_CAST(AT91_REG *) 	0xFFFB4008) // (ISI) Preview Size Register
N#define AT91C_ISI_DMAPDSCR (AT91_CAST(AT91_REG *) 	0xFFFB404C) // (ISI) DMA Preview Descriptor Address Register
N#define AT91C_ISI_DMAPADDR (AT91_CAST(AT91_REG *) 	0xFFFB4044) // (ISI) DMA Preview Base Address Register
N#define AT91C_ISI_DMAPCTRL (AT91_CAST(AT91_REG *) 	0xFFFB4048) // (ISI) DMA Preview Control Register
N// ========== Register definition for VDEC peripheral ========== 
N#define AT91C_VDEC_DCR  (AT91_CAST(AT91_REG *) 	0x00900008) // (VDEC) Device Configuration Register
N#define AT91C_VDEC_IDR  (AT91_CAST(AT91_REG *) 	0x00900000) // (VDEC) ID Register
N#define AT91C_VDEC_ISR  (AT91_CAST(AT91_REG *) 	0x00900004) // (VDEC) Interrupt Status Register
N// ========== Register definition for UHPHS_OHCI peripheral ========== 
N#define AT91C_OHCI_HcRhPortStatus (AT91_CAST(AT91_REG *) 	0x00700054) // (UHPHS_OHCI) Root Hub Port Status Register
N#define AT91C_OHCI_HcFmRemaining (AT91_CAST(AT91_REG *) 	0x00700038) // (UHPHS_OHCI) Bit time remaining in the current Frame
N#define AT91C_OHCI_HcInterruptEnable (AT91_CAST(AT91_REG *) 	0x00700010) // (UHPHS_OHCI) Interrupt Enable Register
N#define AT91C_OHCI_HcControl (AT91_CAST(AT91_REG *) 	0x00700004) // (UHPHS_OHCI) Operating modes for the Host Controller
N#define AT91C_OHCI_HcPeriodicStart (AT91_CAST(AT91_REG *) 	0x00700040) // (UHPHS_OHCI) Periodic Start
N#define AT91C_OHCI_HcInterruptStatus (AT91_CAST(AT91_REG *) 	0x0070000C) // (UHPHS_OHCI) Interrupt Status Register
N#define AT91C_OHCI_HcRhDescriptorB (AT91_CAST(AT91_REG *) 	0x0070004C) // (UHPHS_OHCI) Root Hub characteristics B
N#define AT91C_OHCI_HcInterruptDisable (AT91_CAST(AT91_REG *) 	0x00700014) // (UHPHS_OHCI) Interrupt Disable Register
N#define AT91C_OHCI_HcPeriodCurrentED (AT91_CAST(AT91_REG *) 	0x0070001C) // (UHPHS_OHCI) Current Isochronous or Interrupt Endpoint Descriptor
N#define AT91C_OHCI_HcRhDescriptorA (AT91_CAST(AT91_REG *) 	0x00700048) // (UHPHS_OHCI) Root Hub characteristics A
N#define AT91C_OHCI_HcRhStatus (AT91_CAST(AT91_REG *) 	0x00700050) // (UHPHS_OHCI) Root Hub Status register
N#define AT91C_OHCI_HcBulkCurrentED (AT91_CAST(AT91_REG *) 	0x0070002C) // (UHPHS_OHCI) Current endpoint of the Bulk list
N#define AT91C_OHCI_HcControlHeadED (AT91_CAST(AT91_REG *) 	0x00700020) // (UHPHS_OHCI) First Endpoint Descriptor of the Control list
N#define AT91C_OHCI_HcLSThreshold (AT91_CAST(AT91_REG *) 	0x00700044) // (UHPHS_OHCI) LS Threshold
N#define AT91C_OHCI_HcRevision (AT91_CAST(AT91_REG *) 	0x00700000) // (UHPHS_OHCI) Revision
N#define AT91C_OHCI_HcBulkDoneHead (AT91_CAST(AT91_REG *) 	0x00700030) // (UHPHS_OHCI) Last completed transfer descriptor
N#define AT91C_OHCI_HcFmNumber (AT91_CAST(AT91_REG *) 	0x0070003C) // (UHPHS_OHCI) Frame number
N#define AT91C_OHCI_HcFmInterval (AT91_CAST(AT91_REG *) 	0x00700034) // (UHPHS_OHCI) Bit time between 2 consecutive SOFs
N#define AT91C_OHCI_HcBulkHeadED (AT91_CAST(AT91_REG *) 	0x00700028) // (UHPHS_OHCI) First endpoint register of the Bulk list
N#define AT91C_OHCI_HcHCCA (AT91_CAST(AT91_REG *) 	0x00700018) // (UHPHS_OHCI) Pointer to the Host Controller Communication Area
N#define AT91C_OHCI_HcCommandStatus (AT91_CAST(AT91_REG *) 	0x00700008) // (UHPHS_OHCI) Command & status Register
N#define AT91C_OHCI_HcControlCurrentED (AT91_CAST(AT91_REG *) 	0x00700024) // (UHPHS_OHCI) Endpoint Control and Status Register
N// ========== Register definition for UHPHS_EHCI peripheral ========== 
N#define AT91C_EHCI_USBSTS (AT91_CAST(AT91_REG *) 	0x00800014) // (UHPHS_EHCI) 
N#define AT91C_EHCI_INSNREG03 (AT91_CAST(AT91_REG *) 	0x0080009C) // (UHPHS_EHCI) 
N#define AT91C_EHCI_INSNREG00 (AT91_CAST(AT91_REG *) 	0x00800090) // (UHPHS_EHCI) 
N#define AT91C_EHCI_HCSPPORTROUTE (AT91_CAST(AT91_REG *) 	0x0080000C) // (UHPHS_EHCI) 
N#define AT91C_EHCI_FRINDEX (AT91_CAST(AT91_REG *) 	0x0080001C) // (UHPHS_EHCI) 
N#define AT91C_EHCI_CONFIGFLAG (AT91_CAST(AT91_REG *) 	0x00800050) // (UHPHS_EHCI) 
N#define AT91C_EHCI_HCCPARAMS (AT91_CAST(AT91_REG *) 	0x00800008) // (UHPHS_EHCI) 
N#define AT91C_EHCI_USBINTR (AT91_CAST(AT91_REG *) 	0x00800018) // (UHPHS_EHCI) 
N#define AT91C_EHCI_PORTSC (AT91_CAST(AT91_REG *) 	0x00800054) // (UHPHS_EHCI) 
N#define AT91C_EHCI_CTRLDSSEGMENT (AT91_CAST(AT91_REG *) 	0x00800020) // (UHPHS_EHCI) 
N#define AT91C_EHCI_VERSION (AT91_CAST(AT91_REG *) 	0x00800000) // (UHPHS_EHCI) 
N#define AT91C_EHCI_USBCMD (AT91_CAST(AT91_REG *) 	0x00800010) // (UHPHS_EHCI) 
N#define AT91C_EHCI_INSNREG04 (AT91_CAST(AT91_REG *) 	0x008000A0) // (UHPHS_EHCI) 
N#define AT91C_EHCI_PERIODICLISTBASE (AT91_CAST(AT91_REG *) 	0x00800024) // (UHPHS_EHCI) 
N#define AT91C_EHCI_INSNREG01 (AT91_CAST(AT91_REG *) 	0x00800094) // (UHPHS_EHCI) 
N#define AT91C_EHCI_HCSPARAMS (AT91_CAST(AT91_REG *) 	0x00800004) // (UHPHS_EHCI) 
N#define AT91C_EHCI_INSNREG05 (AT91_CAST(AT91_REG *) 	0x008000A4) // (UHPHS_EHCI) 
N#define AT91C_EHCI_ASYNCLISTADDR (AT91_CAST(AT91_REG *) 	0x00800028) // (UHPHS_EHCI) 
N#define AT91C_EHCI_INSNREG02 (AT91_CAST(AT91_REG *) 	0x00800098) // (UHPHS_EHCI) 
N// ========== Register definition for TRNG peripheral ========== 
N#define AT91C_TRNG_IDR  (AT91_CAST(AT91_REG *) 	0xFFFCC014) // (TRNG) Interrupt Disable Register
N#define AT91C_TRNG_IER  (AT91_CAST(AT91_REG *) 	0xFFFCC010) // (TRNG) Interrupt Enable Register
N#define AT91C_TRNG_VERSION (AT91_CAST(AT91_REG *) 	0xFFFCC0FC) // (TRNG) TRNG Version Register
N#define AT91C_TRNG_ISR  (AT91_CAST(AT91_REG *) 	0xFFFCC01C) // (TRNG) Interrupt Status Register
N#define AT91C_TRNG_CR   (AT91_CAST(AT91_REG *) 	0xFFFCC000) // (TRNG) Control Register
N#define AT91C_TRNG_ODATA (AT91_CAST(AT91_REG *) 	0xFFFCC050) // (TRNG) Output Data Register
N#define AT91C_TRNG_IMR  (AT91_CAST(AT91_REG *) 	0xFFFCC018) // (TRNG) Interrupt Mask Register
N
N// *****************************************************************************
N//               PIO DEFINITIONS FOR AT91SAM9M10
N// *****************************************************************************
N#define AT91C_PIO_PA0        (1 <<  0) // Pin Controlled by PA0
N#define AT91C_PA0_MCI0_CK  (AT91C_PIO_PA0) //  
N#define AT91C_PA0_TCLK3    (AT91C_PIO_PA0) //  
N#define AT91C_PIO_PA1        (1 <<  1) // Pin Controlled by PA1
N#define AT91C_PA1_MCI0_CDA (AT91C_PIO_PA1) //  
N#define AT91C_PA1_TIOA3    (AT91C_PIO_PA1) //  
N#define AT91C_PIO_PA10       (1 << 10) // Pin Controlled by PA10
N#define AT91C_PA10_ETX0     (AT91C_PIO_PA10) //  Ethernet MAC Transmit Data 0
N#define AT91C_PIO_PA11       (1 << 11) // Pin Controlled by PA11
N#define AT91C_PA11_ETX1     (AT91C_PIO_PA11) //  Ethernet MAC Transmit Data 1
N#define AT91C_PIO_PA12       (1 << 12) // Pin Controlled by PA12
N#define AT91C_PA12_ERX0     (AT91C_PIO_PA12) //  Ethernet MAC Receive Data 0
N#define AT91C_PIO_PA13       (1 << 13) // Pin Controlled by PA13
N#define AT91C_PA13_ERX1     (AT91C_PIO_PA13) //  Ethernet MAC Receive Data 1
N#define AT91C_PIO_PA14       (1 << 14) // Pin Controlled by PA14
N#define AT91C_PA14_ETXEN    (AT91C_PIO_PA14) //  Ethernet MAC Transmit Enable
N#define AT91C_PIO_PA15       (1 << 15) // Pin Controlled by PA15
N#define AT91C_PA15_ERXDV    (AT91C_PIO_PA15) //  Ethernet MAC Receive Data Valid
N#define AT91C_PIO_PA16       (1 << 16) // Pin Controlled by PA16
N#define AT91C_PA16_ERXER    (AT91C_PIO_PA16) //  Ethernet MAC Receive Error
N#define AT91C_PIO_PA17       (1 << 17) // Pin Controlled by PA17
N#define AT91C_PA17_ETXCK_EREFCK (AT91C_PIO_PA17) //  Ethernet MAC Transmit Clock/Reference Clock
N#define AT91C_PIO_PA18       (1 << 18) // Pin Controlled by PA18
N#define AT91C_PA18_EMDC     (AT91C_PIO_PA18) //  Ethernet MAC Management Data Clock
N#define AT91C_PIO_PA19       (1 << 19) // Pin Controlled by PA19
N#define AT91C_PA19_EMDIO    (AT91C_PIO_PA19) //  Ethernet MAC Management Data Input/Output
N#define AT91C_PIO_PA2        (1 <<  2) // Pin Controlled by PA2
N#define AT91C_PA2_MCI0_DA0 (AT91C_PIO_PA2) //  
N#define AT91C_PA2_TIOB3    (AT91C_PIO_PA2) //  
N#define AT91C_PIO_PA20       (1 << 20) // Pin Controlled by PA20
N#define AT91C_PA20_TWD0     (AT91C_PIO_PA20) //  TWI Two-wire Serial Data
N#define AT91C_PIO_PA21       (1 << 21) // Pin Controlled by PA21
N#define AT91C_PA21_TWCK0    (AT91C_PIO_PA21) //  TWI Two-wire Serial Clock
N#define AT91C_PIO_PA22       (1 << 22) // Pin Controlled by PA22
N#define AT91C_PA22_MCI1_CDA (AT91C_PIO_PA22) //  
N#define AT91C_PA22_SCK3     (AT91C_PIO_PA22) //  
N#define AT91C_PIO_PA23       (1 << 23) // Pin Controlled by PA23
N#define AT91C_PA23_MCI1_DA0 (AT91C_PIO_PA23) //  
N#define AT91C_PA23_RTS3     (AT91C_PIO_PA23) //  
N#define AT91C_PIO_PA24       (1 << 24) // Pin Controlled by PA24
N#define AT91C_PA24_MCI1_DA1 (AT91C_PIO_PA24) //  
N#define AT91C_PA24_CTS3     (AT91C_PIO_PA24) //  
N#define AT91C_PIO_PA25       (1 << 25) // Pin Controlled by PA25
N#define AT91C_PA25_MCI1_DA2 (AT91C_PIO_PA25) //  
N#define AT91C_PA25_PWM3     (AT91C_PIO_PA25) //  
N#define AT91C_PIO_PA26       (1 << 26) // Pin Controlled by PA26
N#define AT91C_PA26_MCI1_DA3 (AT91C_PIO_PA26) //  
N#define AT91C_PA26_TIOB2    (AT91C_PIO_PA26) //  
N#define AT91C_PIO_PA27       (1 << 27) // Pin Controlled by PA27
N#define AT91C_PA27_MCI1_DA4 (AT91C_PIO_PA27) //  
N#define AT91C_PA27_ETXER    (AT91C_PIO_PA27) //  Ethernet MAC Transmikt Coding Error
N#define AT91C_PIO_PA28       (1 << 28) // Pin Controlled by PA28
N#define AT91C_PA28_MCI1_DA5 (AT91C_PIO_PA28) //  
N#define AT91C_PA28_ERXCK    (AT91C_PIO_PA28) //  Ethernet MAC Receive Clock
N#define AT91C_PIO_PA29       (1 << 29) // Pin Controlled by PA29
N#define AT91C_PA29_MCI1_DA6 (AT91C_PIO_PA29) //  
N#define AT91C_PA29_ECRS     (AT91C_PIO_PA29) //  Ethernet MAC Carrier Sense/Carrier Sense and Data Valid
N#define AT91C_PIO_PA3        (1 <<  3) // Pin Controlled by PA3
N#define AT91C_PA3_MCI0_DA1 (AT91C_PIO_PA3) //  
N#define AT91C_PA3_TCLK4    (AT91C_PIO_PA3) //  
N#define AT91C_PIO_PA30       (1 << 30) // Pin Controlled by PA30
N#define AT91C_PA30_MCI1_DA7 (AT91C_PIO_PA30) //  
N#define AT91C_PA30_ECOL     (AT91C_PIO_PA30) //  Ethernet MAC Collision Detected
N#define AT91C_PIO_PA31       (1 << 31) // Pin Controlled by PA31
N#define AT91C_PA31_MCI1_CK  (AT91C_PIO_PA31) //  
N#define AT91C_PA31_PCK0     (AT91C_PIO_PA31) //  
N#define AT91C_PIO_PA4        (1 <<  4) // Pin Controlled by PA4
N#define AT91C_PA4_MCI0_DA2 (AT91C_PIO_PA4) //  
N#define AT91C_PA4_TIOA4    (AT91C_PIO_PA4) //  
N#define AT91C_PIO_PA5        (1 <<  5) // Pin Controlled by PA5
N#define AT91C_PA5_MCI0_DA3 (AT91C_PIO_PA5) //  
N#define AT91C_PA5_TIOB4    (AT91C_PIO_PA5) //  
N#define AT91C_PIO_PA6        (1 <<  6) // Pin Controlled by PA6
N#define AT91C_PA6_MCI0_DA4 (AT91C_PIO_PA6) //  
N#define AT91C_PA6_ETX2     (AT91C_PIO_PA6) //  Ethernet MAC Transmit Data 2
N#define AT91C_PIO_PA7        (1 <<  7) // Pin Controlled by PA7
N#define AT91C_PA7_MCI0_DA5 (AT91C_PIO_PA7) //  
N#define AT91C_PA7_ETX3     (AT91C_PIO_PA7) //  Ethernet MAC Transmit Data 3
N#define AT91C_PIO_PA8        (1 <<  8) // Pin Controlled by PA8
N#define AT91C_PA8_MCI0_DA6 (AT91C_PIO_PA8) //  
N#define AT91C_PA8_ERX2     (AT91C_PIO_PA8) //  Ethernet MAC Receive Data 2
N#define AT91C_PIO_PA9        (1 <<  9) // Pin Controlled by PA9
N#define AT91C_PA9_MCI0_DA7 (AT91C_PIO_PA9) //  
N#define AT91C_PA9_ERX3     (AT91C_PIO_PA9) //  Ethernet MAC Receive Data 3
N#define AT91C_PIO_PB0        (1 <<  0) // Pin Controlled by PB0
N#define AT91C_PB0_SPI0_MISO (AT91C_PIO_PB0) //  SPI 0 Master In Slave
N#define AT91C_PIO_PB1        (1 <<  1) // Pin Controlled by PB1
N#define AT91C_PB1_SPI0_MOSI (AT91C_PIO_PB1) //  SPI 0 Master Out Slave
N#define AT91C_PIO_PB10       (1 << 10) // Pin Controlled by PB10
N#define AT91C_PB10_TWD1     (AT91C_PIO_PB10) //  
N#define AT91C_PB10_ISI_D10  (AT91C_PIO_PB10) //  
N#define AT91C_PIO_PB11       (1 << 11) // Pin Controlled by PB11
N#define AT91C_PB11_TWCK1    (AT91C_PIO_PB11) //  
N#define AT91C_PB11_ISI_D11  (AT91C_PIO_PB11) //  
N#define AT91C_PIO_PB12       (1 << 12) // Pin Controlled by PB12
N#define AT91C_PB12_DRXD     (AT91C_PIO_PB12) //  
N#define AT91C_PIO_PB13       (1 << 13) // Pin Controlled by PB13
N#define AT91C_PB13_DTXD     (AT91C_PIO_PB13) //  
N#define AT91C_PIO_PB14       (1 << 14) // Pin Controlled by PB14
N#define AT91C_PB14_SPI1_MISO (AT91C_PIO_PB14) //  
N#define AT91C_PIO_PB15       (1 << 15) // Pin Controlled by PB15
N#define AT91C_PB15_SPI1_MOSI (AT91C_PIO_PB15) //  
N#define AT91C_PB15_CTS0     (AT91C_PIO_PB15) //  
N#define AT91C_PIO_PB16       (1 << 16) // Pin Controlled by PB16
N#define AT91C_PB16_SPI1_SPCK (AT91C_PIO_PB16) //  
N#define AT91C_PB16_SCK0     (AT91C_PIO_PB16) //  
N#define AT91C_PIO_PB17       (1 << 17) // Pin Controlled by PB17
N#define AT91C_PB17_SPI1_NPCS0 (AT91C_PIO_PB17) //  
N#define AT91C_PB17_RTS0     (AT91C_PIO_PB17) //  
N#define AT91C_PIO_PB18       (1 << 18) // Pin Controlled by PB18
N#define AT91C_PB18_RXD0     (AT91C_PIO_PB18) //  
N#define AT91C_PB18_SPI0_NPCS1 (AT91C_PIO_PB18) //  
N#define AT91C_PIO_PB19       (1 << 19) // Pin Controlled by PB19
N#define AT91C_PB19_TXD0     (AT91C_PIO_PB19) //  
N#define AT91C_PB19_SPI0_NPCS2 (AT91C_PIO_PB19) //  
N#define AT91C_PIO_PB2        (1 <<  2) // Pin Controlled by PB2
N#define AT91C_PB2_SPI0_SPCK (AT91C_PIO_PB2) //  SPI 0 Serial Clock
N#define AT91C_PIO_PB20       (1 << 20) // Pin Controlled by PB20
N#define AT91C_PB20_ISI_D0   (AT91C_PIO_PB20) //  
N#define AT91C_PIO_PB21       (1 << 21) // Pin Controlled by PB21
N#define AT91C_PB21_ISI_D1   (AT91C_PIO_PB21) //  
N#define AT91C_PIO_PB22       (1 << 22) // Pin Controlled by PB22
N#define AT91C_PB22_ISI_D2   (AT91C_PIO_PB22) //  
N#define AT91C_PIO_PB23       (1 << 23) // Pin Controlled by PB23
N#define AT91C_PB23_ISI_D3   (AT91C_PIO_PB23) //  
N#define AT91C_PIO_PB24       (1 << 24) // Pin Controlled by PB24
N#define AT91C_PB24_ISI_D4   (AT91C_PIO_PB24) //  
N#define AT91C_PIO_PB25       (1 << 25) // Pin Controlled by PB25
N#define AT91C_PB25_ISI_D5   (AT91C_PIO_PB25) //  
N#define AT91C_PIO_PB26       (1 << 26) // Pin Controlled by PB26
N#define AT91C_PB26_ISI_D6   (AT91C_PIO_PB26) //  
N#define AT91C_PIO_PB27       (1 << 27) // Pin Controlled by PB27
N#define AT91C_PB27_ISI_D7   (AT91C_PIO_PB27) //  
N#define AT91C_PIO_PB28       (1 << 28) // Pin Controlled by PB28
N#define AT91C_PB28_ISI_PCK  (AT91C_PIO_PB28) //  
N#define AT91C_PIO_PB29       (1 << 29) // Pin Controlled by PB29
N#define AT91C_PB29_ISI_VSYNC (AT91C_PIO_PB29) //  
N#define AT91C_PIO_PB3        (1 <<  3) // Pin Controlled by PB3
N#define AT91C_PB3_SPI0_NPCS0 (AT91C_PIO_PB3) //  SPI 0 Peripheral Chip Select 0
N#define AT91C_PIO_PB30       (1 << 30) // Pin Controlled by PB30
N#define AT91C_PB30_ISI_HSYNC (AT91C_PIO_PB30) //  
N#define AT91C_PIO_PB31       (1 << 31) // Pin Controlled by PB31
N#define AT91C_PB31_         (AT91C_PIO_PB31) //  
N#define AT91C_PB31_PCK1     (AT91C_PIO_PB31) //  
N#define AT91C_PIO_PB4        (1 <<  4) // Pin Controlled by PB4
N#define AT91C_PB4_TXD1     (AT91C_PIO_PB4) //  USART 1 Transmit Data
N#define AT91C_PIO_PB5        (1 <<  5) // Pin Controlled by PB5
N#define AT91C_PB5_RXD1     (AT91C_PIO_PB5) //  USART 1 Receive Data
N#define AT91C_PIO_PB6        (1 <<  6) // Pin Controlled by PB6
N#define AT91C_PB6_TXD2     (AT91C_PIO_PB6) //  USART 2 Transmit Data
N#define AT91C_PIO_PB7        (1 <<  7) // Pin Controlled by PB7
N#define AT91C_PB7_RXD2     (AT91C_PIO_PB7) //  USART 2 Receive Data
N#define AT91C_PIO_PB8        (1 <<  8) // Pin Controlled by PB8
N#define AT91C_PB8_TXD3     (AT91C_PIO_PB8) //  USART 3 Transmit Data
N#define AT91C_PB8_ISI_D8   (AT91C_PIO_PB8) //  
N#define AT91C_PIO_PB9        (1 <<  9) // Pin Controlled by PB9
N#define AT91C_PB9_RXD3     (AT91C_PIO_PB9) //  USART 3 Receive Data
N#define AT91C_PB9_ISI_D9   (AT91C_PIO_PB9) //  
N#define AT91C_PIO_PC0        (1 <<  0) // Pin Controlled by PC0
N#define AT91C_PC0_DQM2     (AT91C_PIO_PC0) //  DQM2
N#define AT91C_PIO_PC1        (1 <<  1) // Pin Controlled by PC1
N#define AT91C_PC1_DQM3     (AT91C_PIO_PC1) //  DQM3
N#define AT91C_PIO_PC10       (1 << 10) // Pin Controlled by PC10
N#define AT91C_PC10_NCS4_CFCS0 (AT91C_PIO_PC10) //  
N#define AT91C_PC10_TCLK2    (AT91C_PIO_PC10) //  
N#define AT91C_PIO_PC11       (1 << 11) // Pin Controlled by PC11
N#define AT91C_PC11_NCS5_CFCS1 (AT91C_PIO_PC11) //  
N#define AT91C_PC11_CTS2     (AT91C_PIO_PC11) //  
N#define AT91C_PIO_PC12       (1 << 12) // Pin Controlled by PC12
N#define AT91C_PC12_A25_CFRNW (AT91C_PIO_PC12) //  
N#define AT91C_PIO_PC13       (1 << 13) // Pin Controlled by PC13
N#define AT91C_PC13_NCS2     (AT91C_PIO_PC13) //  
N#define AT91C_PIO_PC14       (1 << 14) // Pin Controlled by PC14
N#define AT91C_PC14_NCS3_NANDCS (AT91C_PIO_PC14) //  
N#define AT91C_PIO_PC15       (1 << 15) // Pin Controlled by PC15
N#define AT91C_PC15_NWAIT    (AT91C_PIO_PC15) //  
N#define AT91C_PIO_PC16       (1 << 16) // Pin Controlled by PC16
N#define AT91C_PC16_D16      (AT91C_PIO_PC16) //  
N#define AT91C_PIO_PC17       (1 << 17) // Pin Controlled by PC17
N#define AT91C_PC17_D17      (AT91C_PIO_PC17) //  
N#define AT91C_PIO_PC18       (1 << 18) // Pin Controlled by PC18
N#define AT91C_PC18_D18      (AT91C_PIO_PC18) //  
N#define AT91C_PIO_PC19       (1 << 19) // Pin Controlled by PC19
N#define AT91C_PC19_D19      (AT91C_PIO_PC19) //  
N#define AT91C_PIO_PC2        (1 <<  2) // Pin Controlled by PC2
N#define AT91C_PC2_A19      (AT91C_PIO_PC2) //  
N#define AT91C_PIO_PC20       (1 << 20) // Pin Controlled by PC20
N#define AT91C_PC20_D20      (AT91C_PIO_PC20) //  
N#define AT91C_PIO_PC21       (1 << 21) // Pin Controlled by PC21
N#define AT91C_PC21_D21      (AT91C_PIO_PC21) //  
N#define AT91C_PIO_PC22       (1 << 22) // Pin Controlled by PC22
N#define AT91C_PC22_D22      (AT91C_PIO_PC22) //  
N#define AT91C_PIO_PC23       (1 << 23) // Pin Controlled by PC23
N#define AT91C_PC23_D23      (AT91C_PIO_PC23) //  
N#define AT91C_PIO_PC24       (1 << 24) // Pin Controlled by PC24
N#define AT91C_PC24_D24      (AT91C_PIO_PC24) //  
N#define AT91C_PIO_PC25       (1 << 25) // Pin Controlled by PC25
N#define AT91C_PC25_D25      (AT91C_PIO_PC25) //  
N#define AT91C_PIO_PC26       (1 << 26) // Pin Controlled by PC26
N#define AT91C_PC26_D26      (AT91C_PIO_PC26) //  
N#define AT91C_PIO_PC27       (1 << 27) // Pin Controlled by PC27
N#define AT91C_PC27_D27      (AT91C_PIO_PC27) //  
N#define AT91C_PIO_PC28       (1 << 28) // Pin Controlled by PC28
N#define AT91C_PC28_D28      (AT91C_PIO_PC28) //  
N#define AT91C_PIO_PC29       (1 << 29) // Pin Controlled by PC29
N#define AT91C_PC29_D29      (AT91C_PIO_PC29) //  
N#define AT91C_PIO_PC3        (1 <<  3) // Pin Controlled by PC3
N#define AT91C_PC3_A20      (AT91C_PIO_PC3) //  
N#define AT91C_PIO_PC30       (1 << 30) // Pin Controlled by PC30
N#define AT91C_PC30_D30      (AT91C_PIO_PC30) //  
N#define AT91C_PIO_PC31       (1 << 31) // Pin Controlled by PC31
N#define AT91C_PC31_D31      (AT91C_PIO_PC31) //  
N#define AT91C_PIO_PC4        (1 <<  4) // Pin Controlled by PC4
N#define AT91C_PC4_A21_NANDALE (AT91C_PIO_PC4) //  
N#define AT91C_PIO_PC5        (1 <<  5) // Pin Controlled by PC5
N#define AT91C_PC5_A22_NANDCLE (AT91C_PIO_PC5) //  
N#define AT91C_PIO_PC6        (1 <<  6) // Pin Controlled by PC6
N#define AT91C_PC6_A23      (AT91C_PIO_PC6) //  
N#define AT91C_PIO_PC7        (1 <<  7) // Pin Controlled by PC7
N#define AT91C_PC7_A24      (AT91C_PIO_PC7) //  
N#define AT91C_PIO_PC8        (1 <<  8) // Pin Controlled by PC8
N#define AT91C_PC8_CFCE1    (AT91C_PIO_PC8) //  
N#define AT91C_PIO_PC9        (1 <<  9) // Pin Controlled by PC9
N#define AT91C_PC9_CFCE2    (AT91C_PIO_PC9) //  
N#define AT91C_PC9_RTS2     (AT91C_PIO_PC9) //  
N#define AT91C_PIO_PD0        (1 <<  0) // Pin Controlled by PD0
N#define AT91C_PD0_TK0      (AT91C_PIO_PD0) //  
N#define AT91C_PD0_PWM3     (AT91C_PIO_PD0) //  
N#define AT91C_PIO_PD1        (1 <<  1) // Pin Controlled by PD1
N#define AT91C_PD1_TF0      (AT91C_PIO_PD1) //  
N#define AT91C_PIO_PD10       (1 << 10) // Pin Controlled by PD10
N#define AT91C_PD10_TD1      (AT91C_PIO_PD10) //  
N#define AT91C_PIO_PD11       (1 << 11) // Pin Controlled by PD11
N#define AT91C_PD11_RD1      (AT91C_PIO_PD11) //  
N#define AT91C_PIO_PD12       (1 << 12) // Pin Controlled by PD12
N#define AT91C_PD12_TK1      (AT91C_PIO_PD12) //  
N#define AT91C_PD12_PCK0     (AT91C_PIO_PD12) //  
N#define AT91C_PIO_PD13       (1 << 13) // Pin Controlled by PD13
N#define AT91C_PD13_RK1      (AT91C_PIO_PD13) //  
N#define AT91C_PIO_PD14       (1 << 14) // Pin Controlled by PD14
N#define AT91C_PD14_TF1      (AT91C_PIO_PD14) //  
N#define AT91C_PIO_PD15       (1 << 15) // Pin Controlled by PD15
N#define AT91C_PD15_RF1      (AT91C_PIO_PD15) //  
N#define AT91C_PIO_PD16       (1 << 16) // Pin Controlled by PD16
N#define AT91C_PD16_RTS1     (AT91C_PIO_PD16) //  
N#define AT91C_PIO_PD17       (1 << 17) // Pin Controlled by PD17
N#define AT91C_PD17_CTS1     (AT91C_PIO_PD17) //  
N#define AT91C_PIO_PD18       (1 << 18) // Pin Controlled by PD18
N#define AT91C_PD18_SPI1_NPCS2 (AT91C_PIO_PD18) //  
N#define AT91C_PD18_IRQ      (AT91C_PIO_PD18) //  
N#define AT91C_PIO_PD19       (1 << 19) // Pin Controlled by PD19
N#define AT91C_PD19_SPI1_NPCS3 (AT91C_PIO_PD19) //  
N#define AT91C_PD19_FIQ      (AT91C_PIO_PD19) //  
N#define AT91C_PIO_PD2        (1 <<  2) // Pin Controlled by PD2
N#define AT91C_PD2_TD0      (AT91C_PIO_PD2) //  
N#define AT91C_PIO_PD20       (1 << 20) // Pin Controlled by PD20
N#define AT91C_PD20_TIOA0    (AT91C_PIO_PD20) //  
N#define AT91C_PIO_PD21       (1 << 21) // Pin Controlled by PD21
N#define AT91C_PD21_TIOA1    (AT91C_PIO_PD21) //  
N#define AT91C_PIO_PD22       (1 << 22) // Pin Controlled by PD22
N#define AT91C_PD22_TIOA2    (AT91C_PIO_PD22) //  
N#define AT91C_PIO_PD23       (1 << 23) // Pin Controlled by PD23
N#define AT91C_PD23_TCLK0    (AT91C_PIO_PD23) //  
N#define AT91C_PIO_PD24       (1 << 24) // Pin Controlled by PD24
N#define AT91C_PD24_SPI0_NPCS1 (AT91C_PIO_PD24) //  
N#define AT91C_PD24_PWM0     (AT91C_PIO_PD24) //  
N#define AT91C_PIO_PD25       (1 << 25) // Pin Controlled by PD25
N#define AT91C_PD25_SPI0_NPCS2 (AT91C_PIO_PD25) //  
N#define AT91C_PD25_PWM1     (AT91C_PIO_PD25) //  
N#define AT91C_PIO_PD26       (1 << 26) // Pin Controlled by PD26
N#define AT91C_PD26_PCK0     (AT91C_PIO_PD26) //  
N#define AT91C_PD26_PWM2     (AT91C_PIO_PD26) //  
N#define AT91C_PIO_PD27       (1 << 27) // Pin Controlled by PD27
N#define AT91C_PD27_PCK1     (AT91C_PIO_PD27) //  
N#define AT91C_PD27_SPI0_NPCS3 (AT91C_PIO_PD27) //  
N#define AT91C_PIO_PD28       (1 << 28) // Pin Controlled by PD28
N#define AT91C_PD28_TSADTRG  (AT91C_PIO_PD28) //  
N#define AT91C_PD28_SPI1_NPCS1 (AT91C_PIO_PD28) //  
N#define AT91C_PIO_PD29       (1 << 29) // Pin Controlled by PD29
N#define AT91C_PD29_TCLK1    (AT91C_PIO_PD29) //  
N#define AT91C_PD29_SCK1     (AT91C_PIO_PD29) //  
N#define AT91C_PIO_PD3        (1 <<  3) // Pin Controlled by PD3
N#define AT91C_PD3_RD0      (AT91C_PIO_PD3) //  
N#define AT91C_PIO_PD30       (1 << 30) // Pin Controlled by PD30
N#define AT91C_PD30_TIOB0    (AT91C_PIO_PD30) //  
N#define AT91C_PD30_SCK2     (AT91C_PIO_PD30) //  
N#define AT91C_PIO_PD31       (1 << 31) // Pin Controlled by PD31
N#define AT91C_PD31_TIOB1    (AT91C_PIO_PD31) //  
N#define AT91C_PD31_PWM1     (AT91C_PIO_PD31) //  
N#define AT91C_PIO_PD4        (1 <<  4) // Pin Controlled by PD4
N#define AT91C_PD4_RK0      (AT91C_PIO_PD4) //  
N#define AT91C_PIO_PD5        (1 <<  5) // Pin Controlled by PD5
N#define AT91C_PD5_RF0      (AT91C_PIO_PD5) //  
N#define AT91C_PIO_PD6        (1 <<  6) // Pin Controlled by PD6
N#define AT91C_PD6_AC97RX   (AT91C_PIO_PD6) //  
N#define AT91C_PIO_PD7        (1 <<  7) // Pin Controlled by PD7
N#define AT91C_PD7_AC97TX   (AT91C_PIO_PD7) //  
N#define AT91C_PD7_TIOA5    (AT91C_PIO_PD7) //  
N#define AT91C_PIO_PD8        (1 <<  8) // Pin Controlled by PD8
N#define AT91C_PD8_AC97FS   (AT91C_PIO_PD8) //  
N#define AT91C_PD8_TIOB5    (AT91C_PIO_PD8) //  
N#define AT91C_PIO_PD9        (1 <<  9) // Pin Controlled by PD9
N#define AT91C_PD9_AC97CK   (AT91C_PIO_PD9) //  
N#define AT91C_PD9_TCLK5    (AT91C_PIO_PD9) //  
N#define AT91C_PIO_PE0        (1 <<  0) // Pin Controlled by PE0
N#define AT91C_PE0_LCDPWR   (AT91C_PIO_PE0) //  
N#define AT91C_PE0_PCK0     (AT91C_PIO_PE0) //  
N#define AT91C_PIO_PE1        (1 <<  1) // Pin Controlled by PE1
N#define AT91C_PE1_LCDMOD   (AT91C_PIO_PE1) //  
N#define AT91C_PIO_PE10       (1 << 10) // Pin Controlled by PE10
N#define AT91C_PE10_LCDD3    (AT91C_PIO_PE10) //  
N#define AT91C_PE10_LCDD5    (AT91C_PIO_PE10) //  
N#define AT91C_PIO_PE11       (1 << 11) // Pin Controlled by PE11
N#define AT91C_PE11_LCDD4    (AT91C_PIO_PE11) //  
N#define AT91C_PE11_LCDD6    (AT91C_PIO_PE11) //  
N#define AT91C_PIO_PE12       (1 << 12) // Pin Controlled by PE12
N#define AT91C_PE12_LCDD5    (AT91C_PIO_PE12) //  
N#define AT91C_PE12_LCDD7    (AT91C_PIO_PE12) //  
N#define AT91C_PIO_PE13       (1 << 13) // Pin Controlled by PE13
N#define AT91C_PE13_LCDD6    (AT91C_PIO_PE13) //  
N#define AT91C_PE13_LCDD10   (AT91C_PIO_PE13) //  
N#define AT91C_PIO_PE14       (1 << 14) // Pin Controlled by PE14
N#define AT91C_PE14_LCDD7    (AT91C_PIO_PE14) //  
N#define AT91C_PE14_LCDD11   (AT91C_PIO_PE14) //  
N#define AT91C_PIO_PE15       (1 << 15) // Pin Controlled by PE15
N#define AT91C_PE15_LCDD8    (AT91C_PIO_PE15) //  
N#define AT91C_PE15_LCDD12   (AT91C_PIO_PE15) //  
N#define AT91C_PIO_PE16       (1 << 16) // Pin Controlled by PE16
N#define AT91C_PE16_LCDD9    (AT91C_PIO_PE16) //  
N#define AT91C_PE16_LCDD13   (AT91C_PIO_PE16) //  
N#define AT91C_PIO_PE17       (1 << 17) // Pin Controlled by PE17
N#define AT91C_PE17_LCDD10   (AT91C_PIO_PE17) //  
N#define AT91C_PE17_LCDD14   (AT91C_PIO_PE17) //  
N#define AT91C_PIO_PE18       (1 << 18) // Pin Controlled by PE18
N#define AT91C_PE18_LCDD11   (AT91C_PIO_PE18) //  
N#define AT91C_PE18_LCDD15   (AT91C_PIO_PE18) //  
N#define AT91C_PIO_PE19       (1 << 19) // Pin Controlled by PE19
N#define AT91C_PE19_LCDD12   (AT91C_PIO_PE19) //  
N#define AT91C_PE19_LCDD18   (AT91C_PIO_PE19) //  
N#define AT91C_PIO_PE2        (1 <<  2) // Pin Controlled by PE2
N#define AT91C_PE2_LCDCC    (AT91C_PIO_PE2) //  
N#define AT91C_PIO_PE20       (1 << 20) // Pin Controlled by PE20
N#define AT91C_PE20_LCDD13   (AT91C_PIO_PE20) //  
N#define AT91C_PE20_LCDD19   (AT91C_PIO_PE20) //  
N#define AT91C_PIO_PE21       (1 << 21) // Pin Controlled by PE21
N#define AT91C_PE21_LCDD14   (AT91C_PIO_PE21) //  
N#define AT91C_PE21_LCDD20   (AT91C_PIO_PE21) //  
N#define AT91C_PIO_PE22       (1 << 22) // Pin Controlled by PE22
N#define AT91C_PE22_LCDD15   (AT91C_PIO_PE22) //  
N#define AT91C_PE22_LCDD21   (AT91C_PIO_PE22) //  
N#define AT91C_PIO_PE23       (1 << 23) // Pin Controlled by PE23
N#define AT91C_PE23_LCDD16   (AT91C_PIO_PE23) //  
N#define AT91C_PE23_LCDD22   (AT91C_PIO_PE23) //  
N#define AT91C_PIO_PE24       (1 << 24) // Pin Controlled by PE24
N#define AT91C_PE24_LCDD17   (AT91C_PIO_PE24) //  
N#define AT91C_PE24_LCDD23   (AT91C_PIO_PE24) //  
N#define AT91C_PIO_PE25       (1 << 25) // Pin Controlled by PE25
N#define AT91C_PE25_LCDD18   (AT91C_PIO_PE25) //  
N#define AT91C_PIO_PE26       (1 << 26) // Pin Controlled by PE26
N#define AT91C_PE26_LCDD19   (AT91C_PIO_PE26) //  
N#define AT91C_PIO_PE27       (1 << 27) // Pin Controlled by PE27
N#define AT91C_PE27_LCDD20   (AT91C_PIO_PE27) //  
N#define AT91C_PIO_PE28       (1 << 28) // Pin Controlled by PE28
N#define AT91C_PE28_LCDD21   (AT91C_PIO_PE28) //  
N#define AT91C_PIO_PE29       (1 << 29) // Pin Controlled by PE29
N#define AT91C_PE29_LCDD22   (AT91C_PIO_PE29) //  
N#define AT91C_PIO_PE3        (1 <<  3) // Pin Controlled by PE3
N#define AT91C_PE3_LCDVSYNC (AT91C_PIO_PE3) //  
N#define AT91C_PIO_PE30       (1 << 30) // Pin Controlled by PE30
N#define AT91C_PE30_LCDD23   (AT91C_PIO_PE30) //  
N#define AT91C_PIO_PE31       (1 << 31) // Pin Controlled by PE31
N#define AT91C_PE31_PWM2     (AT91C_PIO_PE31) //  
N#define AT91C_PE31_PCK1     (AT91C_PIO_PE31) //  
N#define AT91C_PIO_PE4        (1 <<  4) // Pin Controlled by PE4
N#define AT91C_PE4_LCDHSYNC (AT91C_PIO_PE4) //  
N#define AT91C_PIO_PE5        (1 <<  5) // Pin Controlled by PE5
N#define AT91C_PE5_LCDDOTCK (AT91C_PIO_PE5) //  
N#define AT91C_PIO_PE6        (1 <<  6) // Pin Controlled by PE6
N#define AT91C_PE6_LCDDEN   (AT91C_PIO_PE6) //  
N#define AT91C_PIO_PE7        (1 <<  7) // Pin Controlled by PE7
N#define AT91C_PE7_LCDD0    (AT91C_PIO_PE7) //  
N#define AT91C_PE7_LCDD2    (AT91C_PIO_PE7) //  
N#define AT91C_PIO_PE8        (1 <<  8) // Pin Controlled by PE8
N#define AT91C_PE8_LCDD1    (AT91C_PIO_PE8) //  
N#define AT91C_PE8_LCDD3    (AT91C_PIO_PE8) //  
N#define AT91C_PIO_PE9        (1 <<  9) // Pin Controlled by PE9
N#define AT91C_PE9_LCDD2    (AT91C_PIO_PE9) //  
N#define AT91C_PE9_LCDD4    (AT91C_PIO_PE9) //  
N
N// *****************************************************************************
N//               PERIPHERAL ID DEFINITIONS FOR AT91SAM9M10
N// *****************************************************************************
N#define AT91C_ID_FIQ    ( 0) // Advanced Interrupt Controller (FIQ)
N#define AT91C_ID_SYS    ( 1) // System Controller
N#define AT91C_ID_PIOA   ( 2) // Parallel IO Controller A
N#define AT91C_ID_PIOB   ( 3) // Parallel IO Controller B
N#define AT91C_ID_PIOC   ( 4) // Parallel IO Controller C
N#define AT91C_ID_PIOD_E ( 5) // Parallel IO Controller D and E
N#define AT91C_ID_TRNG   ( 6) // True Random Number Generator
N#define AT91C_ID_US0    ( 7) // USART 0
N#define AT91C_ID_US1    ( 8) // USART 1
N#define AT91C_ID_US2    ( 9) // USART 2
N#define AT91C_ID_US3    (10) // USART 2
N#define AT91C_ID_MCI0   (11) // Multimedia Card Interface 0
N#define AT91C_ID_TWI0   (12) // TWI 0
N#define AT91C_ID_TWI1   (13) // TWI 1
N#define AT91C_ID_SPI0   (14) // Serial Peripheral Interface
N#define AT91C_ID_SPI1   (15) // Serial Peripheral Interface
N#define AT91C_ID_SSC0   (16) // Serial Synchronous Controller 0
N#define AT91C_ID_SSC1   (17) // Serial Synchronous Controller 1
N#define AT91C_ID_TC     (18) // Timer Counter 0, 1, 2, 3, 4, 5
N#define AT91C_ID_PWMC   (19) // Pulse Width Modulation Controller
N#define AT91C_ID_TSADC  (20) // Touch Screen Controller
N#define AT91C_ID_HDMA   (21) // HDMA
N#define AT91C_ID_UHPHS  (22) // USB Host High Speed
N#define AT91C_ID_LCDC   (23) // LCD Controller
N#define AT91C_ID_AC97C  (24) // AC97 Controller
N#define AT91C_ID_EMAC   (25) // Ethernet MAC
N#define AT91C_ID_ISI    (26) // Image Sensor Interface
N#define AT91C_ID_UDPHS  (27) // USB Device HS
N#define AT91C_ID_MCI1   (29) // Multimedia Card Interface 1
N#define AT91C_ID_VDEC   (30) // Video Decoder
N#define AT91C_ID_IRQ0   (31) // Advanced Interrupt Controller (IRQ0)
N#define AT91C_ALL_INT   (0xEFFFFFFF) // ALL VALID INTERRUPTS
N
N// *****************************************************************************
N//               BASE ADDRESS DEFINITIONS FOR AT91SAM9M10
N// *****************************************************************************
N#define AT91C_BASE_SFR       (AT91_CAST(AT91PS_SFR) 	0xFFF74000) // (SFR) Base Address
N#define AT91C_BASE_SYS       (AT91_CAST(AT91PS_SYS) 	0xFFFFC000) // (SYS) Base Address
N#define AT91C_BASE_EBI       (AT91_CAST(AT91PS_EBI) 	0xFFFFE200) // (EBI) Base Address
N#define AT91C_BASE_DDR2CP1   (AT91_CAST(AT91PS_HDDRSDRC2) 	0xFFFFE400) // (DDR2CP1) Base Address
N#define AT91C_BASE_DDR2C     (AT91_CAST(AT91PS_HDDRSDRC2) 	0xFFFFE600) // (DDR2C) Base Address
N#define AT91C_BASE_SMC       (AT91_CAST(AT91PS_SMC) 	0xFFFFE800) // (SMC) Base Address
N#define AT91C_BASE_MATRIX    (AT91_CAST(AT91PS_MATRIX) 	0xFFFFEA00) // (MATRIX) Base Address
N#define AT91C_BASE_CCFG      (AT91_CAST(AT91PS_CCFG) 	0xFFFFEB10) // (CCFG) Base Address
N#define AT91C_BASE_AIC       (AT91_CAST(AT91PS_AIC) 	0xFFFFF000) // (AIC) Base Address
N#define AT91C_BASE_PDC_DBGU  (AT91_CAST(AT91PS_PDC) 	0xFFFFEF00) // (PDC_DBGU) Base Address
N#define AT91C_BASE_DBGU      (AT91_CAST(AT91PS_DBGU) 	0xFFFFEE00) // (DBGU) Base Address
N#define AT91C_BASE_PIOA      (AT91_CAST(AT91PS_PIO) 	0xFFFFF200) // (PIOA) Base Address
N#define AT91C_BASE_PIOB      (AT91_CAST(AT91PS_PIO) 	0xFFFFF400) // (PIOB) Base Address
N#define AT91C_BASE_PIOC      (AT91_CAST(AT91PS_PIO) 	0xFFFFF600) // (PIOC) Base Address
N#define AT91C_BASE_PIOD      (AT91_CAST(AT91PS_PIO) 	0xFFFFF800) // (PIOD) Base Address
N#define AT91C_BASE_PIOE      (AT91_CAST(AT91PS_PIO) 	0xFFFFFA00) // (PIOE) Base Address
N#define AT91C_BASE_PMC       (AT91_CAST(AT91PS_PMC) 	0xFFFFFC00) // (PMC) Base Address
N#define AT91C_BASE_CKGR      (AT91_CAST(AT91PS_CKGR) 	0xFFFFFC1C) // (CKGR) Base Address
N#define AT91C_BASE_RSTC      (AT91_CAST(AT91PS_RSTC) 	0xFFFFFD00) // (RSTC) Base Address
N#define AT91C_BASE_SHDWC     (AT91_CAST(AT91PS_SHDWC) 	0xFFFFFD10) // (SHDWC) Base Address
N#define AT91C_BASE_RTTC      (AT91_CAST(AT91PS_RTTC) 	0xFFFFFD20) // (RTTC) Base Address
N#define AT91C_BASE_PITC      (AT91_CAST(AT91PS_PITC) 	0xFFFFFD30) // (PITC) Base Address
N#define AT91C_BASE_WDTC      (AT91_CAST(AT91PS_WDTC) 	0xFFFFFD40) // (WDTC) Base Address
N#define AT91C_BASE_RTC       (AT91_CAST(AT91PS_RTC) 	0xFFFFFDB0) // (RTC) Base Address
N#define AT91C_BASE_TC0       (AT91_CAST(AT91PS_TC) 	0xFFF7C000) // (TC0) Base Address
N#define AT91C_BASE_TC1       (AT91_CAST(AT91PS_TC) 	0xFFF7C040) // (TC1) Base Address
N#define AT91C_BASE_TC2       (AT91_CAST(AT91PS_TC) 	0xFFF7C080) // (TC2) Base Address
N#define AT91C_BASE_TC3       (AT91_CAST(AT91PS_TC) 	0xFFFD4000) // (TC3) Base Address
N#define AT91C_BASE_TC4       (AT91_CAST(AT91PS_TC) 	0xFFFD4040) // (TC4) Base Address
N#define AT91C_BASE_TC5       (AT91_CAST(AT91PS_TC) 	0xFFFD4080) // (TC5) Base Address
N#define AT91C_BASE_TCB0      (AT91_CAST(AT91PS_TCB) 	0xFFF7C000) // (TCB0) Base Address
N#define AT91C_BASE_TCB1      (AT91_CAST(AT91PS_TCB) 	0xFFFD4000) // (TCB1) Base Address
N#define AT91C_BASE_MCI0      (AT91_CAST(AT91PS_MCI) 	0xFFF80000) // (MCI0) Base Address
N#define AT91C_BASE_MCI1      (AT91_CAST(AT91PS_MCI) 	0xFFFD0000) // (MCI1) Base Address
N#define AT91C_BASE_TWI0      (AT91_CAST(AT91PS_TWI) 	0xFFF84000) // (TWI0) Base Address
N#define AT91C_BASE_TWI1      (AT91_CAST(AT91PS_TWI) 	0xFFF88000) // (TWI1) Base Address
N#define AT91C_BASE_PDC_US0   (AT91_CAST(AT91PS_PDC) 	0xFFF8C100) // (PDC_US0) Base Address
N#define AT91C_BASE_US0       (AT91_CAST(AT91PS_USART) 	0xFFF8C000) // (US0) Base Address
N#define AT91C_BASE_PDC_US1   (AT91_CAST(AT91PS_PDC) 	0xFFF90100) // (PDC_US1) Base Address
N#define AT91C_BASE_US1       (AT91_CAST(AT91PS_USART) 	0xFFF90000) // (US1) Base Address
N#define AT91C_BASE_PDC_US2   (AT91_CAST(AT91PS_PDC) 	0xFFF94100) // (PDC_US2) Base Address
N#define AT91C_BASE_US2       (AT91_CAST(AT91PS_USART) 	0xFFF94000) // (US2) Base Address
N#define AT91C_BASE_PDC_US3   (AT91_CAST(AT91PS_PDC) 	0xFFF98100) // (PDC_US3) Base Address
N#define AT91C_BASE_US3       (AT91_CAST(AT91PS_USART) 	0xFFF98000) // (US3) Base Address
N#define AT91C_BASE_PDC_SSC0  (AT91_CAST(AT91PS_PDC) 	0xFFF9C100) // (PDC_SSC0) Base Address
N#define AT91C_BASE_SSC0      (AT91_CAST(AT91PS_SSC) 	0xFFF9C000) // (SSC0) Base Address
N#define AT91C_BASE_PDC_SSC1  (AT91_CAST(AT91PS_PDC) 	0xFFFA0100) // (PDC_SSC1) Base Address
N#define AT91C_BASE_SSC1      (AT91_CAST(AT91PS_SSC) 	0xFFFA0000) // (SSC1) Base Address
N#define AT91C_BASE_PWMC_CH0  (AT91_CAST(AT91PS_PWMC_CH) 	0xFFFB8200) // (PWMC_CH0) Base Address
N#define AT91C_BASE_PWMC_CH1  (AT91_CAST(AT91PS_PWMC_CH) 	0xFFFB8220) // (PWMC_CH1) Base Address
N#define AT91C_BASE_PWMC_CH2  (AT91_CAST(AT91PS_PWMC_CH) 	0xFFFB8240) // (PWMC_CH2) Base Address
N#define AT91C_BASE_PWMC_CH3  (AT91_CAST(AT91PS_PWMC_CH) 	0xFFFB8260) // (PWMC_CH3) Base Address
N#define AT91C_BASE_PWMC      (AT91_CAST(AT91PS_PWMC) 	0xFFFB8000) // (PWMC) Base Address
N#define AT91C_BASE_PDC_SPI0  (AT91_CAST(AT91PS_PDC) 	0xFFFA4100) // (PDC_SPI0) Base Address
N#define AT91C_BASE_PDC_SPI1  (AT91_CAST(AT91PS_PDC) 	0xFFFA8100) // (PDC_SPI1) Base Address
N#define AT91C_BASE_SPI0      (AT91_CAST(AT91PS_SPI) 	0xFFFA4000) // (SPI0) Base Address
N#define AT91C_BASE_SPI1      (AT91_CAST(AT91PS_SPI) 	0xFFFA8000) // (SPI1) Base Address
N#define AT91C_BASE_PDC_TSADC (AT91_CAST(AT91PS_PDC) 	0xFFFB0100) // (PDC_TSADC) Base Address
N#define AT91C_BASE_TSADC     (AT91_CAST(AT91PS_TSADC) 	0xFFFB0000) // (TSADC) Base Address
N#define AT91C_BASE_UDPHS_EPTFIFO (AT91_CAST(AT91PS_UDPHS_EPTFIFO) 	0x00600000) // (UDPHS_EPTFIFO) Base Address
N#define AT91C_BASE_UDPHS_EPT_0 (AT91_CAST(AT91PS_UDPHS_EPT) 	0xFFF78100) // (UDPHS_EPT_0) Base Address
N#define AT91C_BASE_UDPHS_EPT_1 (AT91_CAST(AT91PS_UDPHS_EPT) 	0xFFF78120) // (UDPHS_EPT_1) Base Address
N#define AT91C_BASE_UDPHS_EPT_2 (AT91_CAST(AT91PS_UDPHS_EPT) 	0xFFF78140) // (UDPHS_EPT_2) Base Address
N#define AT91C_BASE_UDPHS_EPT_3 (AT91_CAST(AT91PS_UDPHS_EPT) 	0xFFF78160) // (UDPHS_EPT_3) Base Address
N#define AT91C_BASE_UDPHS_EPT_4 (AT91_CAST(AT91PS_UDPHS_EPT) 	0xFFF78180) // (UDPHS_EPT_4) Base Address
N#define AT91C_BASE_UDPHS_EPT_5 (AT91_CAST(AT91PS_UDPHS_EPT) 	0xFFF781A0) // (UDPHS_EPT_5) Base Address
N#define AT91C_BASE_UDPHS_EPT_6 (AT91_CAST(AT91PS_UDPHS_EPT) 	0xFFF781C0) // (UDPHS_EPT_6) Base Address
N#define AT91C_BASE_UDPHS_DMA_1 (AT91_CAST(AT91PS_UDPHS_DMA) 	0xFFF78310) // (UDPHS_DMA_1) Base Address
N#define AT91C_BASE_UDPHS_DMA_2 (AT91_CAST(AT91PS_UDPHS_DMA) 	0xFFF78320) // (UDPHS_DMA_2) Base Address
N#define AT91C_BASE_UDPHS_DMA_3 (AT91_CAST(AT91PS_UDPHS_DMA) 	0xFFF78330) // (UDPHS_DMA_3) Base Address
N#define AT91C_BASE_UDPHS_DMA_4 (AT91_CAST(AT91PS_UDPHS_DMA) 	0xFFF78340) // (UDPHS_DMA_4) Base Address
N#define AT91C_BASE_UDPHS_DMA_5 (AT91_CAST(AT91PS_UDPHS_DMA) 	0xFFF78350) // (UDPHS_DMA_5) Base Address
N#define AT91C_BASE_UDPHS_DMA_6 (AT91_CAST(AT91PS_UDPHS_DMA) 	0xFFF78360) // (UDPHS_DMA_6) Base Address
N#define AT91C_BASE_UDPHS     (AT91_CAST(AT91PS_UDPHS) 	0xFFF78000) // (UDPHS) Base Address
N#define AT91C_BASE_PDC_AC97C (AT91_CAST(AT91PS_PDC) 	0xFFFAC100) // (PDC_AC97C) Base Address
N#define AT91C_BASE_AC97C     (AT91_CAST(AT91PS_AC97C) 	0xFFFAC000) // (AC97C) Base Address
N#define AT91C_BASE_LCDC      (AT91_CAST(AT91PS_LCDC) 	0x00500000) // (LCDC) Base Address
N#define AT91C_BASE_LCDC_16B_TFT (AT91_CAST(AT91PS_LCDC) 	0x00500000) // (LCDC_16B_TFT) Base Address
N#define AT91C_BASE_HDMA_CH_0 (AT91_CAST(AT91PS_HDMA_CH) 	0xFFFFEC3C) // (HDMA_CH_0) Base Address
N#define AT91C_BASE_HDMA_CH_1 (AT91_CAST(AT91PS_HDMA_CH) 	0xFFFFEC64) // (HDMA_CH_1) Base Address
N#define AT91C_BASE_HDMA_CH_2 (AT91_CAST(AT91PS_HDMA_CH) 	0xFFFFEC8C) // (HDMA_CH_2) Base Address
N#define AT91C_BASE_HDMA_CH_3 (AT91_CAST(AT91PS_HDMA_CH) 	0xFFFFECB4) // (HDMA_CH_3) Base Address
N#define AT91C_BASE_HDMA_CH_4 (AT91_CAST(AT91PS_HDMA_CH) 	0xFFFFECDC) // (HDMA_CH_4) Base Address
N#define AT91C_BASE_HDMA_CH_5 (AT91_CAST(AT91PS_HDMA_CH) 	0xFFFFED04) // (HDMA_CH_5) Base Address
N#define AT91C_BASE_HDMA_CH_6 (AT91_CAST(AT91PS_HDMA_CH) 	0xFFFFED2C) // (HDMA_CH_6) Base Address
N#define AT91C_BASE_HDMA_CH_7 (AT91_CAST(AT91PS_HDMA_CH) 	0xFFFFED54) // (HDMA_CH_7) Base Address
N#define AT91C_BASE_HDMA      (AT91_CAST(AT91PS_HDMA) 	0xFFFFEC00) // (HDMA) Base Address
N#define AT91C_BASE_HECC      (AT91_CAST(AT91PS_ECC) 	0xFFFFE200) // (HECC) Base Address
N#define AT91C_BASE_EMACB     (AT91_CAST(AT91PS_EMAC) 	0xFFFBC000) // (EMACB) Base Address
N#define AT91C_BASE_ISI       (AT91_CAST(AT91PS_ISI) 	0xFFFB4000) // (ISI) Base Address
N#define AT91C_BASE_VDEC      (AT91_CAST(AT91PS_VDEC) 	0x00900000) // (VDEC) Base Address
N#define AT91C_BASE_UHPHS_OHCI (AT91_CAST(AT91PS_UHPHS_OHCI) 	0x00700000) // (UHPHS_OHCI) Base Address
N#define AT91C_BASE_UHPHS_EHCI (AT91_CAST(AT91PS_UHPHS_EHCI) 	0x00800000) // (UHPHS_EHCI) Base Address
N#define AT91C_BASE_TRNG      (AT91_CAST(AT91PS_TRNG) 	0xFFFCC000) // (TRNG) Base Address
N
N// *****************************************************************************
N//               MEMORY MAPPING DEFINITIONS FOR AT91SAM9M10
N// *****************************************************************************
N// ITCM
N#define AT91C_ITCM 	 (0x00100000) // Maximum ITCM Area base address
N#define AT91C_ITCM_SIZE	 (0x00008000) // Maximum ITCM Area size in byte (32 Kbytes)
N// DTCM
N#define AT91C_DTCM 	 (0x00200000) // Maximum DTCM Area base address
N#define AT91C_DTCM_SIZE	 (0x00010000) // Maximum DTCM Area size in byte (64 Kbytes)
N// IRAM
N#define AT91C_IRAM 	 (0x00300000) // Maximum Internal SRAM base address
N#define AT91C_IRAM_SIZE	 (0x00010000) // Maximum Internal SRAM size in byte (64 Kbytes)
N// IRAM_MIN
N#define AT91C_IRAM_MIN	 (0x00300000) // Minimum Internal RAM base address
N#define AT91C_IRAM_MIN_SIZE	 (0x00004000) // Minimum Internal RAM size in byte (16 Kbytes)
N// IROM
N#define AT91C_IROM 	 (0x00400000) // Internal ROM base address
N#define AT91C_IROM_SIZE	 (0x00010000) // Internal ROM size in byte (64 Kbytes)
N// EBI_CS0
N#define AT91C_EBI_CS0	 (0x10000000) // EBI Chip Select 0 base address
N#define AT91C_EBI_CS0_SIZE	 (0x10000000) // EBI Chip Select 0 size in byte (262144 Kbytes)
N// EBI_CS1
N#define AT91C_EBI_CS1	 (0x20000000) // EBI Chip Select 1 base address
N#define AT91C_EBI_CS1_SIZE	 (0x10000000) // EBI Chip Select 1 size in byte (262144 Kbytes)
N// EBI_SDRAM
N#define AT91C_EBI_SDRAM	 (0x20000000) // SDRAM on EBI Chip Select 1 base address
N#define AT91C_EBI_SDRAM_SIZE	 (0x10000000) // SDRAM on EBI Chip Select 1 size in byte (262144 Kbytes)
N// EBI_SDRAM_16BIT
N#define AT91C_EBI_SDRAM_16BIT	 (0x20000000) // SDRAM on EBI Chip Select 1 base address
N#define AT91C_EBI_SDRAM_16BIT_SIZE	 (0x02000000) // SDRAM on EBI Chip Select 1 size in byte (32768 Kbytes)
N// EBI_SDRAM_32BIT
N#define AT91C_EBI_SDRAM_32BIT	 (0x20000000) // SDRAM on EBI Chip Select 1 base address
N#define AT91C_EBI_SDRAM_32BIT_SIZE	 (0x04000000) // SDRAM on EBI Chip Select 1 size in byte (65536 Kbytes)
N// EBI_CS2
N#define AT91C_EBI_CS2	 (0x30000000) // EBI Chip Select 2 base address
N#define AT91C_EBI_CS2_SIZE	 (0x10000000) // EBI Chip Select 2 size in byte (262144 Kbytes)
N// EBI_CS3
N#define AT91C_EBI_CS3	 (0x40000000) // EBI Chip Select 3 base address
N#define AT91C_EBI_CS3_SIZE	 (0x10000000) // EBI Chip Select 3 size in byte (262144 Kbytes)
N// EBI_SM
N#define AT91C_EBI_SM	 (0x40000000) // NANDFLASH on EBI Chip Select 3 base address
N#define AT91C_EBI_SM_SIZE	 (0x10000000) // NANDFLASH on EBI Chip Select 3 size in byte (262144 Kbytes)
N// EBI_CS4
N#define AT91C_EBI_CS4	 (0x50000000) // EBI Chip Select 4 base address
N#define AT91C_EBI_CS4_SIZE	 (0x10000000) // EBI Chip Select 4 size in byte (262144 Kbytes)
N// EBI_CF0
N#define AT91C_EBI_CF0	 (0x50000000) // CompactFlash 0 on EBI Chip Select 4 base address
N#define AT91C_EBI_CF0_SIZE	 (0x10000000) // CompactFlash 0 on EBI Chip Select 4 size in byte (262144 Kbytes)
N// EBI_CS5
N#define AT91C_EBI_CS5	 (0x60000000) // EBI Chip Select 5 base address
N#define AT91C_EBI_CS5_SIZE	 (0x10000000) // EBI Chip Select 5 size in byte (262144 Kbytes)
N// EBI_CF1
N#define AT91C_EBI_CF1	 (0x60000000) // CompactFlash 1 on EBIChip Select 5 base address
N#define AT91C_EBI_CF1_SIZE	 (0x10000000) // CompactFlash 1 on EBIChip Select 5 size in byte (262144 Kbytes)
N// DDR2
N#define AT91C_DDR2 	 (0x70000000) // DDR2/LPDDR space base address
N#define AT91C_DDR2_SIZE	 (0x10000000) // DDR2/LPDDR space size in byte (262144 Kbytes)
N
N#endif
L 70 "atmel\board.h" 2
N
N
N//------------------------------------------------------------------------------
N//         Definitions
N//------------------------------------------------------------------------------
N
N//------------------------------------------------------------------------------
N/// \page "SAM9M10-EK - Board Description"
N/// This page lists several definition related to the board description.
N///
N/// !Definitions
N/// - BOARD_NAME
N
N/// Name of the board.
N#define BOARD_NAME              "AT91SAM9M10-EK"
N/// Board definition.
N#define at91sam9m10ek
N//------------------------------------------------------------------------------
N
N//------------------------------------------------------------------------------
N/// \page "SAM9M10-EK - Operating frequencies"
N/// This page lists several definition related to the board operating frequency
N/// (when using the initialization done by board_lowlevel.c).
N///
N/// !Definitions
N/// - BOARD_MAINOSC
N/// - BOARD_MCK
N
N/// Frequency of the board main oscillator.
N#define BOARD_MAINOSC           12000000
N
N/// Master clock frequency (when using board_lowlevel.c).
N// ((12MHz / DIVA / PLLADIV2 / MDIV) * (MULA+1)
N#define BOARD_MCK               ((unsigned long)((BOARD_MAINOSC / 3 / 2 / 3) * 200 )) // 133MHz
N//#define BOARD_MCK               ((unsigned long)((BOARD_MAINOSC / 3 / 2 / 4) * 200 )) // 100MHz
N
N//------------------------------------------------------------------------------
N
N//------------------------------------------------------------------------------
N/// \page "SAM9M10-EK - USB device"
N///
N/// !Constants
N/// - BOARD_USB_BMATTRIBUTES
N
N/// USB attributes configuration descriptor (bus or self powered, remote wakeup)
N//#define BOARD_USB_BMATTRIBUTES USBConfigurationDescriptor_SELFPOWERED_RWAKEUP
N#define BOARD_USB_BMATTRIBUTES   USBConfigurationDescriptor_SELFPOWERED_NORWAKEUP
N//------------------------------------------------------------------------------
N
N//------------------------------------------------------------------------------
N/// \page "SAM9M10-EK - PIO definitions"
N/// This pages lists all the pio definitions contained in board.h. The constants
N/// are named using the following convention: PIN_* for a constant which defines
N/// a single Pin instance (but may include several PIOs sharing the same
N/// controller), and PINS_* for a list of Pin instances.
N///
N/// !DBGU
N/// - PINS_DBGU
N///
N/// !LEDs
N/// - PIN_LED_0
N/// - PIN_LED_1
N/// - PINS_LEDS
N/// - LED_POWER
N/// - LED_DS1
N///
N/// !Push buttons
N/// - PIN_PUSHBUTTON_1
N/// - PIN_PUSHBUTTON_2
N/// - PINS_PUSHBUTTONS
N/// - PUSHBUTTON_BP1
N/// - PUSHBUTTON_BP2
N/// - JOYSTICK_LEFT
N/// - JOYSTICK_RIGHT
N///
N/// !Joystick buttons
N/// - PIN_JOYSTICK_UP
N/// - PIN_JOYSTICK_DOWN
N/// - PIN_JOYSTICK_LEFT
N/// - PIN_JOYSTICK_RIGHT
N/// - PIN_JOYSTICK_LCLIC, PIN_JOYSTICK_PUSH
N/// - PINS_JOYSTICK_MOVE, PINS_JOYSTICK_CLIC, PINS_JOYSTICK
N/// - JOYSTICK_UP
N/// - JOYSTICK_DOWN
N/// - JOYSTICK_LEFT
N/// - JOYSTICK_RIGHT
N/// - JOYSTICK_LCLIC, JOYSTICK_PUSH
N///
N/// !USART0
N/// - PIN_USART0_RXD
N/// - PIN_USART0_TXD
N///
N/// !SPI0
N/// - PIN_SPI0_MISO
N/// - PIN_SPI0_MOSI
N/// - PIN_SPI0_SPCK
N/// - PINS_SPI0
N/// - PIN_SPI0_NPCS0
N/// - PIN_SPI0_NPCS1
N///
N/// !SSC
N/// - PINS_SSC_TX
N///
N/// !USB
N/// - PIN_USB_VBUS
N///
N/// !MCI
N/// - PINS_MCI
N///
N/// !PWM
N/// - PIN_PWMC_PWM1
N/// - PIN_PWMC_PWM3
N/// - PIN_PWM_LED0
N/// - PIN_PWM_LED1
N/// - CHANNEL_PWM_LED0
N/// - CHANNEL_PWM_LED1
N///
N/// !TWI
N/// - PINS_TWI0
N///
N/// !TSADC
N/// - PINS_TSADCC
N
N/// List of all DBGU pin definitions.
N#define PINS_DBGU  {(1<<12) | (1<<13), AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT}
N
N/// LED #0 pin definition.
N#define PIN_LED_0   {1 << 0, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_OUTPUT_1, PIO_DEFAULT}
N/// LED #1 pin definition.
N#define PIN_LED_1   {1 << 31, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_OUTPUT_1, PIO_DEFAULT}
N/// List of all LED definitions.
N#define PINS_LEDS   PIN_LED_0, PIN_LED_1
N/// Power LED index.
N#define LED_POWER       0
N/// DS1 LED index.
N#define LED_DS1         1
N
N/// Push button #1 pin definition.
N#define PIN_PUSHBUTTON_1  {1 << 6, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_INPUT, PIO_PULLUP}
N/// Pusb button #2 pin definition.
N#define PIN_PUSHBUTTON_2  {1 << 7, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_INPUT, PIO_PULLUP}
N/// List of all pushbutton pin definitions.
N#define PINS_PUSHBUTTONS  PIN_PUSHBUTTON_1, PIN_PUSHBUTTON_2
N/// Push button #1 index.
N#define PUSHBUTTON_BP1   0
N/// Push button #2 index.
N#define PUSHBUTTON_BP2   1
N
N// Joystick definition.
N/// Joystick UP.
N#define PIN_JOYSTICK_UP    {1 << 16, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_INPUT, PIO_PULLUP}
N/// Joystick DOWN.
N#define PIN_JOYSTICK_DOWN  {1 << 17, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_INPUT, PIO_PULLUP}
N/// Joystick LEFT.
N#define PIN_JOYSTICK_LEFT  {1 << 14, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_INPUT, PIO_PULLUP}
N/// Joystick RIGHT.
N#define PIN_JOYSTICK_RIGHT {1 << 15, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_INPUT, PIO_PULLUP}
N/// Joystick LEFT clic.
N#define PIN_JOYSTICK_LCLIC {1 << 18, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_INPUT, PIO_PULLUP}
N/// Joystick PUSH button.
N#define PIN_JOYSTICK_PUSH  PIN_JOYSTICK_LCLIC
N/// List of all Joystick click definitions
N#define PINS_JOYSTICK_CLIC   PIN_JOYSTICK_LCLIC
N/// List of all Joystick movement direction definitions
N#define PINS_JOYSTICK_MOVE  PIN_JOYSTICK_UP, PIN_JOYSTICK_DOWN, \
N                            PIN_JOYSTICK_LEFT, PIN_JOYSTICK_RIGHT
X#define PINS_JOYSTICK_MOVE  PIN_JOYSTICK_UP, PIN_JOYSTICK_DOWN,                             PIN_JOYSTICK_LEFT, PIN_JOYSTICK_RIGHT
N/// List of all Joystick definitions
N#define PINS_JOYSTICK  PINS_JOYSTICK_MOVE, \
N                       PINS_JOYSTICK_CLIC
X#define PINS_JOYSTICK  PINS_JOYSTICK_MOVE,                        PINS_JOYSTICK_CLIC
N/// Joystick UP index.
N#define JOYSTICK_UP         0
N/// Joystick DOWN index.
N#define JOYSTICK_DOWN       1
N/// Joystick LEFT index.
N#define JOYSTICK_LEFT       2
N/// Joystick RIGHT index.
N#define JOYSTICK_RIGHT      3
N/// Joystick LEFT CLICK index.
N#define JOYSTICK_LCLIC      4
N/// Joystick PUSH button index.
N#define JOYSTICK_PUSH       4
N
N/// USART0 TXD pin definition.
N#define PIN_USART0_TXD  {1 << 19, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT}
N/// USART0 RXD pin definition.
N#define PIN_USART0_RXD  {1 << 18, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT}
N/// USART0 RTS pin definition.
N#define PIN_USART0_RTS  {1 << 17, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_B, PIO_DEFAULT}
N/// USART0 CTS pin definition.
N#define PIN_USART0_CTS  {1 << 15, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_B, PIO_DEFAULT}
N/// USART0 SCK pin definition.
N#define PIN_USART0_SCK  {1 << 16, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_B, PIO_DEFAULT}
N/// USART1 TXD pin definition.
N#define PIN_USART1_TXD  {1 <<  4, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT}
N/// USART1 RXD pin definition.
N#define PIN_USART1_RXD  {1 <<  5, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT}
N/// USART1 RTS pin definition.
N#define PIN_USART1_RTS  {1 << 16, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_B, PIO_DEFAULT}
N/// USART1 CTS pin definition.
N#define PIN_USART1_CTS  {1 << 17, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_B, PIO_DEFAULT}
N/// USART1 SCK pin definition.
N#define PIN_USART1_SCK  {1 << 29, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_B, PIO_DEFAULT}
N
N/// SPI0 MISO pin definition.
N#define PIN_SPI0_MISO  {1 << 0, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_PULLUP}
N/// SPI0 MOSI pin definition.
N#define PIN_SPI0_MOSI  {1 << 1, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT}
N/// SPI0 SPCK pin definition.
N#define PIN_SPI0_SPCK  {1 << 2, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT}
N/// List of SPI0 pin definitions (MISO, MOSI & SPCK).
N#define PINS_SPI0      PIN_SPI0_MISO, PIN_SPI0_MOSI, PIN_SPI0_SPCK
N/// SPI0 chip select 0 pin definition.
N#define PIN_SPI0_NPCS0 {1 << 3, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT}
N
N/// SSC transmitter pins definition.
N#define PINS_SSC_TX { (1 << 0) | (1 << 1) | (1 << 2), \
N                      AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_A, PIO_DEFAULT}
X#define PINS_SSC_TX { (1 << 0) | (1 << 1) | (1 << 2),                       AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_A, PIO_DEFAULT}
N
N/// USB VBus monitoring pin definition.
N#define PIN_USB_VBUS    {1 << 19, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_INPUT, PIO_DEFAULT}
N
N/// USB VBus supply pin definition (SP2526A-2, active LOW, default to OFF).
N#define PIN_USB_POWER_ENA {1 << 1, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_OUTPUT_1, PIO_DEFAULT}
N#define PIN_USB_POWER_ENB {1 << 3, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_OUTPUT_1, PIO_DEFAULT}
N
N/// List of MCI pins definitions.
N#define PINS_MCI0 \
N    {(0x3EUL <<  0), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_PULLUP}, \
N    {(0x1UL <<  0), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_DEFAULT}
X#define PINS_MCI0     {(0x3EUL <<  0), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_PULLUP},     {(0x1UL <<  0), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_DEFAULT}
N#define PINS_MCI1 \
N    {(0x1FUL << 22), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_PULLUP}, \
N    {(0x1UL <<  31), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_DEFAULT}
X#define PINS_MCI1     {(0x1FUL << 22), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_PULLUP},     {(0x1UL <<  31), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_DEFAULT}
N#define PIN_MCI0_DAT0 \
N    {AT91C_PIO_PA2, AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_PULLUP}
X#define PIN_MCI0_DAT0     {AT91C_PIO_PA2, AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_PULLUP}
N#define PIN_MCI1_DAT1 \
N    {AT91C_PIO_PA23, AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_PULLUP}
X#define PIN_MCI1_DAT1     {AT91C_PIO_PA23, AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_PULLUP}
N#define PINS_MCI0_CD \
N    {AT91C_PIO_PD10, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_INPUT, PIO_PULLUP}
X#define PINS_MCI0_CD     {AT91C_PIO_PD10, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_INPUT, PIO_PULLUP}
N#define PINS_MCI1_CD \
N    {AT91C_PIO_PD11, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_INPUT, PIO_PULLUP}
X#define PINS_MCI1_CD     {AT91C_PIO_PD11, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_INPUT, PIO_PULLUP}
N#define PINS_MCI1_WP \
N    {AT91C_PIO_PD29, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_INPUT, PIO_PULLUP}
X#define PINS_MCI1_WP     {AT91C_PIO_PD29, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_INPUT, PIO_PULLUP}
N
N/*
N#define PINS_MCI  \
N    {0x0000003B, AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_B, PIO_PULLUP}, \
N    {1 << 8, AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_DEFAULT}
X
N*/
N
N/// PWMC PWM0 pin definition.
N#define PIN_PWMC_PWM0  {1 << 24, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_B, PIO_DEFAULT}
N/// PWMC PWM1 pin definition.
N#define PIN_PWMC_PWM1  {1 << 31, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_B, PIO_DEFAULT}
N/// PWMC PWM2 pin definition.
N#define PIN_PWMC_PWM2  {1 << 26, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_B, PIO_DEFAULT}
N/// PWMC PWM2 pin definition.
N#define PIN_PWMC_PWM3  {1 <<  0, AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_B, PIO_DEFAULT}
N
N/// PWM pin definition for LED0
N#define PIN_PWM_LED0 PIN_PWMC_PWM3
N/// PWM pin definition for LED1
N#define PIN_PWM_LED1 PIN_PWMC_PWM1
N/// PWM channel for LED0
N#define CHANNEL_PWM_LED0 3
N/// PWM channel for LED1
N#define CHANNEL_PWM_LED1 1
N
N/// TWI  version 3xx
N#define TWI_V3XX
N/// TWI pins definition.
N#define PINS_TWI0  {(1<<20) | (1<<21), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_DEFAULT}
N
N/// TSADCC pins definition.
N#define PINS_TSADCC {(1 << 20)|(1 << 21)|(1 << 22)|(1 << 23),\
N                     AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_A, PIO_DEFAULT}
X#define PINS_TSADCC {(1 << 20)|(1 << 21)|(1 << 22)|(1 << 23),                     AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_A, PIO_DEFAULT}
N
N/// PCK0: PA31.B, PD12.B, PE0.B
N//#define PIN_PCK0    {1 << 12, AT91C_BASE_PIOA, AT91C_ID_PIOABCD, PIO_PERIPH_B, PIO_DEFAULT}
N/// PCK1: PB31.B, PE31.B, 
N#define PIN_PCK1    {1 << 31, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_B, PIO_DEFAULT}
N
N/// PIN used for reset the smartcard
N#define PIN_ISO7816_RSTMC       {1 << 7, AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_OUTPUT_0, PIO_DEFAULT}
N
N/// Pins used for connect the smartcard
N#define PINS_ISO7816            PIN_USART0_TXD, PIN_USART0_SCK, PIN_ISO7816_RSTMC
N
N/// IRDA SD pin
N#define PIN_IRDA_SD {0x1 << 8, AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_OUTPUT_1, PIO_DEFAULT}
N
N//------------------------------------------------------------------------------
N
N//------------------------------------------------------------------------------
N/// \page "SAM9M10-EK - External components"
N/// This page lists the definitions related to external on-board components
N/// located in the board.h file for the AT91SAM9M10-EK.
N///
N/// !AT45 Dataflash Card (A)
N/// - BOARD_AT45_A_SPI_BASE
N/// - BOARD_AT45_A_SPI_ID
N/// - BOARD_AT45_A_SPI_PINS
N/// - BOARD_AT45_A_SPI
N/// - BOARD_AT45_A_NPCS
N/// - BOARD_AT45_A_NPCS_PIN
N///
N/// !AT45 Dataflash (B)
N/// - BOARD_AT45_B_SPI_BASE
N/// - BOARD_AT45_B_SPI_ID
N/// - BOARD_AT45_B_SPI_PINS
N/// - BOARD_AT45_B_SPI
N/// - BOARD_AT45_B_NPCS
N/// - BOARD_AT45_B_NPCS_PIN
N///
N/// !LCD
N/// - PINS_LCD
N/// - BOARD_LCD_WIDTH
N/// - BOARD_LCD_HEIGHT
N/// - BOARD_LCD_BPP
N/// - BOARD_LCD_IFWIDTH
N/// - BOARD_LCD_FRAMESIZE_PIXELS
N/// - BOARD_LCD_FRAMESIZE
N/// - BOARD_LCD_FRAMERATE
N/// - BOARD_LCD_PIXELCLOCK
N/// - BOARD_LCD_DISPLAYTYPE
N/// - BOARD_LCD_POLARITY_INVVD
N/// - BOARD_LCD_POLARITY_INVFRAME
N/// - BOARD_LCD_POLARITY_INVLINE
N/// - BOARD_LCD_POLARITY_INVCLK
N/// - BOARD_LCD_POLARITY_INVDVAL
N/// - BOARD_LCD_CLOCKMODE
N/// - BOARD_LCD_TIMING_VFP
N/// - BOARD_LCD_TIMING_VBP
N/// - BOARD_LCD_TIMING_VPW
N/// - BOARD_LCD_TIMING_VHDLY
N/// - BOARD_LCD_TIMING_HFP
N/// - BOARD_LCD_TIMING_HBP
N/// - BOARD_LCD_TIMING_HPW
N///
N/// !LCD
N/// - PINS_LCD
N/// - BOARD_LCD_WIDTH
N/// - BOARD_LCD_HEIGHT
N/// - BOARD_LCD_BPP
N/// - BOARD_LCD_IFWIDTH
N/// - BOARD_LCD_FRAMESIZE_PIXELS
N/// - BOARD_LCD_FRAMESIZE
N/// - BOARD_LCD_FRAMERATE
N/// - BOARD_LCD_PIXELCLOCK
N/// - BOARD_LCD_DISPLAYTYPE
N/// - BOARD_LCD_POLARITY_INVVD
N/// - BOARD_LCD_POLARITY_INVFRAME
N/// - BOARD_LCD_POLARITY_INVLINE
N/// - BOARD_LCD_POLARITY_INVCLK
N/// - BOARD_LCD_POLARITY_INVDVAL
N/// - BOARD_LCD_CLOCKMODE
N/// - BOARD_LCD_TIMING_VFP
N/// - BOARD_LCD_TIMING_VBP
N/// - BOARD_LCD_TIMING_VPW
N/// - BOARD_LCD_TIMING_VHDLY
N/// - BOARD_LCD_TIMING_HFP
N/// - BOARD_LCD_TIMING_HBP
N/// - BOARD_LCD_TIMING_HPW
N/// 
N/// !Touchscreen
N/// - BOARD_TOUCHSCREEN_ADCCLK
N/// - BOARD_TOUCHSCREEN_STARTUP
N/// - BOARD_TOUCHSCREEN_SHTIM
N/// - BOARD_TOUCHSCREEN_DEBOUNCE
N/// 
N/// !SD Card
N/// - BOARD_SD_MCI_BASE
N/// - BOARD_SD_MCI_ID
N/// - BOARD_SD_PINS
N/// - BOARD_SD_SLOT
N/// - BOARD_SD_BOOT_MCISLOT
N///
N/// !AC97
N/// - PINS_AC97
N///
N/// !ISI
N/// - BOARD_ISI_PIO_CNTRL1
N/// - BOARD_ISI_PIO_CNTRL2
N/// - BOARD_ISI_TWCK
N/// - BOARD_ISI_TWD
N/// - BOARD_ISI_MCK
N/// - BOARD_ISI_VSYNC
N/// - BOARD_ISI_HSYNC
N/// - BOARD_ISI_PCK
N/// - BOARD_ISI_PINS_DATA
N
N/// Base address of SPI peripheral connected to the dataflash.
N#define BOARD_AT45_A_SPI_BASE         AT91C_BASE_SPI0
N/// Identifier of SPI peripheral connected to the dataflash.
N#define BOARD_AT45_A_SPI_ID           AT91C_ID_SPI0
N/// Pins of the SPI peripheral connected to the dataflash.
N#define BOARD_AT45_A_SPI_PINS         PINS_SPI0
N/// Dataflash SPI number.
N#define BOARD_AT45_A_SPI              0
N/// Chip select connected to the dataflash.
N#define BOARD_AT45_A_NPCS             0
N/// Chip select pin connected to the dataflash.
N#define BOARD_AT45_A_NPCS_PIN         PIN_SPI0_NPCS0
N
N
N/// Base address of SPI peripheral connected to the serialflash.
N#define BOARD_AT26_A_SPI_BASE         AT91C_BASE_SPI0
N/// Identifier of SPI peripheral connected to the dataflash.
N#define BOARD_AT26_A_SPI_ID           AT91C_ID_SPI0
N/// Pins of the SPI peripheral connected to the dataflash.
N#define BOARD_AT26_A_SPI_PINS         PINS_SPI0
N/// Dataflahs SPI number.
N#define BOARD_AT26_A_SPI              0
N/// Chip select connected to the dataflash.
N#define BOARD_AT26_A_NPCS             0
N/// Chip select pin connected to the dataflash.
N#define BOARD_AT26_A_NPCS_PIN         PIN_SPI0_NPCS0
N
N/// LCD pin list.
N#define PINS_LCD    \
N    {0x7FFFFFFD, AT91C_BASE_PIOE, AT91C_ID_PIOD_E, PIO_PERIPH_A, PIO_DEFAULT}
X#define PINS_LCD        {0x7FFFFFFD, AT91C_BASE_PIOE, AT91C_ID_PIOD_E, PIO_PERIPH_A, PIO_DEFAULT}
N
N/// LCD enable & disable pin list
N#define BOARD_LCD_ENABLE     {0x05, AT91C_BASE_PIOE, AT91C_ID_PIOD_E, PIO_OUTPUT_1, PIO_DEFAULT},\
N                             {0x40, AT91C_BASE_PIOE, AT91C_ID_PIOD_E, PIO_PERIPH_A, PIO_DEFAULT}
X#define BOARD_LCD_ENABLE     {0x05, AT91C_BASE_PIOE, AT91C_ID_PIOD_E, PIO_OUTPUT_1, PIO_DEFAULT},                             {0x40, AT91C_BASE_PIOE, AT91C_ID_PIOD_E, PIO_PERIPH_A, PIO_DEFAULT}
N#define BOARD_LCD_DISABLE    {0x45, AT91C_BASE_PIOE, AT91C_ID_PIOD_E, PIO_OUTPUT_0, PIO_DEFAULT}
N
N/// TV enable & disable pin list
N#define BOARD_TV_ENABLE      {0x40, AT91C_BASE_PIOE, AT91C_ID_PIOD_E, PIO_PERIPH_A, PIO_DEFAULT}
N#define BOARD_TV_DISABLE     {0x40, AT91C_BASE_PIOE, AT91C_ID_PIOD_E, PIO_OUTPUT_0, PIO_DEFAULT}
N
N/// Board is wired in RGB 565.
N#define BOARD_LCD_BGR565
N/// LCD pixel clock is not divide by two
N#define LCDC_PIXELCLOCK_DOUBLE
N/// Display width in pixels.
N#define BOARD_LCD_WIDTH             480
N/// Display height in pixels.
N#define BOARD_LCD_HEIGHT            272
N/// Display resolution in bits per pixel (bpp).
N#define BOARD_LCD_BPP               AT91C_LCDC_PIXELSIZE_TWENTYFOURBITSPERPIXEL
N/// Display interface width in bits.
N#define BOARD_LCD_IFWIDTH           24
N/// Frame size in pixels (height * width * bpp).
N#define BOARD_LCD_FRAMESIZE_PIXELS  (BOARD_LCD_WIDTH * BOARD_LCD_HEIGHT * 24)
N/// Frame size in words (height * width * bpp / 32)
N#define BOARD_LCD_FRAMESIZE         (BOARD_LCD_FRAMESIZE_PIXELS / 32)
N/// Frame rate in Hz.
N#define BOARD_LCD_FRAMERATE         60
N/// Pixel clock rate in Hz (frameSize * frameRate / interfaceWidth).
N#define BOARD_LCD_PIXELCLOCK        (BOARD_LCD_FRAMESIZE_PIXELS * BOARD_LCD_FRAMERATE / BOARD_LCD_IFWIDTH)
N/// LCD display type.
N#define BOARD_LCD_DISPLAYTYPE       AT91C_LCDC_DISTYPE_TFT
N/// LCDC polarity.
N#define BOARD_LCD_POLARITY_INVVD    AT91C_LCDC_INVVD_NORMALPOL
N/// LCDVSYNC polarity.
N#define BOARD_LCD_POLARITY_INVFRAME AT91C_LCDC_INVFRAME_INVERTEDPOL
N/// LCDHSYNC polarity.
N#define BOARD_LCD_POLARITY_INVLINE  AT91C_LCDC_INVLINE_INVERTEDPOL
N/// LCDDOTCLK polarity.
N#define BOARD_LCD_POLARITY_INVCLK   AT91C_LCDC_INVCLK_NORMALPOL
N/// LCDDEN polarity.
N#define BOARD_LCD_POLARITY_INVDVAL  AT91C_LCDC_INVDVAL_NORMALPOL
N/// Pixel clock mode.
N#define BOARD_LCD_CLOCKMODE         AT91C_LCDC_CLKMOD_ALWAYSACTIVE
N/// Vertical front porch in number of lines.
N#define BOARD_LCD_TIMING_VFP        4
N/// Vertical back porch in number of lines.
N#define BOARD_LCD_TIMING_VBP        4
N/// Vertical pulse width in LCDDOTCLK cycles.
N#define BOARD_LCD_TIMING_VPW        4
N/// Number of cycles between VSYNC edge and HSYNC rising edge.
N#define BOARD_LCD_TIMING_VHDLY      2
N/// Horizontal front porch in LCDDOTCLK cycles.
N#define BOARD_LCD_TIMING_HFP        5
N/// Horizontal back porch in LCDDOTCLK cycles.
N#define BOARD_LCD_TIMING_HBP        5
N/// Horizontal pulse width in LCDDOTCLK cycles.
N#define BOARD_LCD_TIMING_HPW        5
N/// Touchscreen ADC clock frequency to use.
N#define BOARD_TOUCHSCREEN_ADCCLK    300000 // 8MHz max
N/// Touchscreen ADC startup time in seconds.
N#define BOARD_TOUCHSCREEN_STARTUP   40
N/// Touchscreen ADC track and hold time in nanoseconds.
N#define BOARD_TOUCHSCREEN_SHTIM     2000    // min 1s at 8MHz
N/// Touchscreen pen debounce time in nanoseconds.
N#define BOARD_TOUCHSCREEN_DEBOUNCE  10000000
N
N/// Base address of the MCI peripheral connected to the SD card.
N#define BOARD_SD_MCI_BASE           AT91C_BASE_MCI0
N#if defined(ORIGIN_SD_PORT_MCI1)
X#if 0L
S#undef BOARD_SD_MCI_BASE
S#define BOARD_SD_MCI_BASE           AT91C_BASE_MCI1
N#endif
N#define BOARD_SD_MCI1_BASE           AT91C_BASE_MCI1
N/// Dma channel number the mci is using
N#define BOARD_MCI_DMA_CHANNEL       0
N/// Peripheral identifier of the MCI connected to the SD card.
N#define BOARD_SD_MCI_ID             AT91C_ID_MCI0
N#if defined(ORIGIN_SD_PORT_MCI1)
X#if 0L
S#undef BOARD_SD_MCI_ID
S#define BOARD_SD_MCI_ID             AT91C_ID_MCI1
N#endif
N#define BOARD_SD_MCI1_ID             AT91C_ID_MCI1
N/// MCI pins that shall be configured to access the SD card.
N#define BOARD_SD_PINS               PINS_MCI0
N#define BOARD_SD_DAT0               PIN_MCI0_DAT0
N#if defined(ORIGIN_SD_PORT_MCI1)
X#if 0L
S#undef BOARD_SD_PINS
S#define BOARD_SD_PINS               PINS_MCI1
S#undef BOARD_SD_DAT0
S#define BOARD_SD_DAT0               PIN_MCI1_DAT0
N#endif
N#define BOARD_SD_MCI1_PINS          PINS_MCI1
N/// MCI slot to which the SD card is connected to.
N#define BOARD_SD_SLOT               MCI_SD_SLOTA
N#if defined(ORIGIN_SD_PORT_MCI1)
X#if 0L
S#undef BOARD_SD_SLOT
S#define BOARD_SD_SLOT               MCI_SD_SLOTA  // MCI1 using MCI1's slotA
N#endif
N#define BOARD_SD_MCI1_SLOT          MCI_SD_SLOTA  // MCI1 using MCI1's slotA
N/// SD card write protection pin definition.
N//#define BOARD_SD_PIN_WP             PINS_MCI1_WP
N/// SD card detection pin definition.
N#define BOARD_SD_PIN_CD             PINS_MCI0_CD
N#if defined(ORIGIN_SD_PORT_MCI1)
X#if 0L
S#undef BOARD_SD_PIN_CD
S#define BOARD_SD_PIN_CD             PINS_MCI1_CD
N#endif
N#define BOARD_SD_MCI1_PIN_CD             PINS_MCI1_CD
N/// MCI0 DMA hardware handshaking ID
N#define DMA_HW_SRC_REQ_ID_MCI0      AT91C_HDMA_SRC_PER_0
N#define DMA_HW_DEST_REQ_ID_MCI0     AT91C_HDMA_DST_PER_0
N/// MCI1 DMA hardware handshaking ID
N#define DMA_HW_SRC_REQ_ID_MCI1      AT91C_HDMA_SRC_PER_13
N#define DMA_HW_DEST_REQ_ID_MCI1     AT91C_HDMA_DST_PER_13
N/// SD DMA hardware handshaking ID
N#define BOARD_SD_DMA_HW_SRC_REQ_ID      DMA_HW_SRC_REQ_ID_MCI0
N#define BOARD_SD_DMA_HW_DEST_REQ_ID     DMA_HW_DEST_REQ_ID_MCI0
N#if defined(ORIGIN_SD_PORT_MCI1)
X#if 0L
S#undef BOARD_SD_DMA_HW_SRC_REQ_ID
S#define BOARD_SD_DMA_HW_SRC_REQ_ID      DMA_HW_SRC_REQ_ID_MCI1
S#undef BOARD_SD_DMA_HW_DEST_REQ_ID
S#define BOARD_SD_DMA_HW_DEST_REQ_ID     DMA_HW_DEST_REQ_ID_MCI1
N#endif
N/// SD boot slot
N#define BOARD_SD_BOOT_MCISLOT    0
N
N/// PHY address
N#define BOARD_EMAC_PHY_ADDR         0
N/// PHY Component
N#define BOARD_EMAC_PHY_COMP_DM9161  1
N/// Board EMAC power control - ALWAYS ON
N#define BOARD_EMAC_POWER_ALWAYS_ON
N/// Board EMAC work mode - RMII/MII ( 1 / 0 )
N#define BOARD_EMAC_MODE_RMII        1
N
N/// The PIN list of PIO for EMAC
N#define BOARD_EMAC_PINS     {  (1<<27)|(1<<28)|(1<<29)|(1<<30)\
N                              |(1<< 6)|(1<< 7)|(1<< 8)|(1<< 9),\
N                              AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_B, PIO_DEFAULT}, \
N                            {  (1<<10)|(1<<11)|(1<<12)|(1<<13)|(1<<14)|(1<<15)\
N                              |(1<<16)|(1<<17)|(1<<18)|(1<<19),\
N                              AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_DEFAULT}
X#define BOARD_EMAC_PINS     {  (1<<27)|(1<<28)|(1<<29)|(1<<30)                              |(1<< 6)|(1<< 7)|(1<< 8)|(1<< 9),                              AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_B, PIO_DEFAULT},                             {  (1<<10)|(1<<11)|(1<<12)|(1<<13)|(1<<14)|(1<<15)                              |(1<<16)|(1<<17)|(1<<18)|(1<<19),                              AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_DEFAULT}
N/// The power up reset latch PIO for PHY
N#define BOARD_EMAC_PIN_TEST   {(1<<15), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_OUTPUT_0, PIO_DEFAULT}//RX_DV
N#define BOARD_EMAC_PIN_RMII   {(1<<30), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_OUTPUT_1, PIO_DEFAULT}//COL
N// We force the address
N//(1<<12) RXD0/PHY address 0, (1<<13) RXD1/PHY address 1, (1<<8) RXD2/PHY address 2,
N//(1<<9) RXD3/PHY address 3, (1<<29) CRS/PHY address 4
N#define BOARD_EMAC_PINS_PHYAD {(1<<12)|(1<<13)|(1<<8)|(1<<9)|(1<<29),\
N                               AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_OUTPUT_1, PIO_DEFAULT}
X#define BOARD_EMAC_PINS_PHYAD {(1<<12)|(1<<13)|(1<<8)|(1<<9)|(1<<29),                               AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_OUTPUT_1, PIO_DEFAULT}
N#define BOARD_EMAC_PIN_10BT   {(1<<28), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_OUTPUT_0, PIO_DEFAULT}//RX_CLK
N#define BOARD_EMAC_PIN_RPTR   {(1<<16), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_OUTPUT_0, PIO_DEFAULT}//RX_ER/RXD4
N/// The PIN Configure list for EMAC on power up reset (RMII)
N#define BOARD_EMAC_RST_PINS BOARD_EMAC_PINS_PHYAD, \
N                            BOARD_EMAC_PIN_TEST, BOARD_EMAC_PIN_RMII, \
N                            BOARD_EMAC_PIN_10BT, BOARD_EMAC_PIN_RPTR
X#define BOARD_EMAC_RST_PINS BOARD_EMAC_PINS_PHYAD,                             BOARD_EMAC_PIN_TEST, BOARD_EMAC_PIN_RMII,                             BOARD_EMAC_PIN_10BT, BOARD_EMAC_PIN_RPTR
N
N/// The runtime pin configure list for EMAC
N#define BOARD_EMAC_RUN_PINS BOARD_EMAC_PINS
N
N/// AC97 pins definition.
N#define PINS_AC97   {(1<<6)|(1<<7)|(1<<8)|(1<<9),\
N                     AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_A, PIO_DEFAULT}
X#define PINS_AC97   {(1<<6)|(1<<7)|(1<<8)|(1<<9),                     AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_PERIPH_A, PIO_DEFAULT}
N
N/// ISI
N#define BOARD_ISI_V200
N#define BOARD_CAPTOR_OV2640
N#define BOARD_ISI_PIO_CTRL1 {(1<<12), AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_OUTPUT_0, PIO_DEFAULT}
N#define BOARD_ISI_PIO_CTRL2 {(1<<13), AT91C_BASE_PIOD, AT91C_ID_PIOD_E, PIO_OUTPUT_0, PIO_DEFAULT}
N#define BOARD_ISI_TWCK      {(1<<21), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_DEFAULT}
N#define BOARD_ISI_TWD       {(1<<20), AT91C_BASE_PIOA, AT91C_ID_PIOA, PIO_PERIPH_A, PIO_DEFAULT}
N// PCK1 use instead of ISI_MCK
N#define BOARD_ISI_MCK       {(1<<31), AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_B, PIO_DEFAULT}
N#define BOARD_ISI_VSYNC     {(1<<29), AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT}
N#define BOARD_ISI_HSYNC     {(1<<30), AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT}
N#define BOARD_ISI_PCK       {(1<<28), AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT}
N#define BOARD_ISI_PINS_DATA {(1<<20)|(1<<21)|(1<<22)|(1<<23)|(1<<24)|(1<<25)|(1<<26)|(1<<27),\
N                             AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT},\
N                            {(1<<8)|(1<<9)|(1<<10)|(1<<11),\
N                             AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_B, PIO_DEFAULT}
X#define BOARD_ISI_PINS_DATA {(1<<20)|(1<<21)|(1<<22)|(1<<23)|(1<<24)|(1<<25)|(1<<26)|(1<<27),                             AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_A, PIO_DEFAULT},                            {(1<<8)|(1<<9)|(1<<10)|(1<<11),                             AT91C_BASE_PIOB, AT91C_ID_PIOB, PIO_PERIPH_B, PIO_DEFAULT}
N//------------------------------------------------------------------------------
N
N//------------------------------------------------------------------------------
N/// \page "SAM9M10-EK - Memories"
N/// This page lists definitions related to external on-board memories.
N///
N/// !DDRAM
N/// - BOARD_DDRAM_SIZE
N/// - PINS_DDRAM
N/// - BOARD_DDRAM_BUSWIDTH
N/// - BOARD_SDRAM_BUSWIDTH
N///
N/// !Nandflash
N/// - PINS_NANDFLASH
N/// - BOARD_NF_EBI_COMMAND_ADDR
N/// - BOARD_NF_EBI_ADDRESS_ADDR
N/// - BOARD_NF_EBI_DATA_ADDR
N/// - BOARD_NF_CE_PIN
N/// - BOARD_NF_RB_PIN
N///
N/// !NorFlash
N/// - BOARD_NORFLASH_ADDR
N/// - BOARD_NORFLASH_DFT_BUS_SIZE
N
N/// Board DDRAM size
N#define BOARD_DDRAM_SIZE        (128*1024*1024)  // 128 MB
N/// List of all SDRAM pins definitions.
N#define PINS_DDRAM              {0xFFFF0000, AT91C_BASE_PIOC, AT91C_ID_PIOC, PIO_PERIPH_A, PIO_DEFAULT}
N/// DDRAM bus width.
N#define BOARD_DDRAM_BUSWIDTH    16
N/// SDRAM bus width.
N#define BOARD_SDRAM_BUSWIDTH    32
N
N/// Nandflash controller peripheral pins definition.
N#define PINS_NANDFLASH          BOARD_NF_CE_PIN, BOARD_NF_RB_PIN
N/// Nandflash chip enable pin definition.
N#define BOARD_NF_CE_PIN         {1 << 14, AT91C_BASE_PIOC, AT91C_ID_PIOC, PIO_OUTPUT_1, PIO_DEFAULT}
N/// Nandflash ready/busy pin definition.
N#define BOARD_NF_RB_PIN         {1 << 8, AT91C_BASE_PIOC, AT91C_ID_PIOC, PIO_INPUT, PIO_PULLUP}
N/// Address for transferring command bytes to the nandflash.
N#define BOARD_NF_COMMAND_ADDR   0x40400000
N/// Address for transferring address bytes to the nandflash.
N#define BOARD_NF_ADDRESS_ADDR   0x40200000
N/// Address for transferring data bytes to the nandflash.
N#define BOARD_NF_DATA_ADDR      0x40000000
N
N/// Address for transferring command bytes to the norflash.
N#define BOARD_NORFLASH_ADDR     0x10000000
N/// Default NOR bus size after power up reset
N#define BOARD_NORFLASH_DFT_BUS_SIZE 16
N//------------------------------------------------------------------------------
N
N//------------------------------------------------------------------------------
N/// \page "SAM9M10-EK- Individual chip definition"
N/// This page lists the definitions related to different chip's definition
N/// located in the board.h file for the SAM9M10-EK.
N#define BOARD_RTC_ID                AT91C_ID_SYS
N
N/// Twi eeprom
N#define BOARD_ID_TWI_EEPROM         AT91C_ID_TWI0
N#define BOARD_BASE_TWI_EEPROM       AT91C_BASE_TWI0
N#define BOARD_PINS_TWI_EEPROM       PINS_TWI0
N
N/// USART
N#define BOARD_PIN_USART_RXD        PIN_USART1_RXD
N#define BOARD_PIN_USART_TXD        PIN_USART1_TXD
N#define BOARD_PIN_USART_CTS        PIN_USART1_CTS
N#define BOARD_PIN_USART_RTS        PIN_USART1_RTS
N#define BOARD_USART_BASE           AT91C_BASE_US1
N#define BOARD_ID_USART             AT91C_ID_US1
N//------------------------------------------------------------------------------
N
N#endif //#ifndef BOARD_H
N
L 34 "atmel\Media.c" 2
N#include "def.h"
L 1 ".\def.h" 1
N/*
N *------------------------------------------------------------------------------
N *
N *------------------------------------------------------------------------------
N */
N
N#ifndef __DEF_H__
N#define __DEF_H__
N
Ntypedef float F32;
Ntypedef unsigned int U32;
Ntypedef int S32;
Ntypedef unsigned short U16;
Ntypedef short int S16;
Ntypedef unsigned char U8;
Ntypedef char S8;
N
Ntypedef enum { FALSE = 0, TRUE } BOOL;
N
N#endif /* __DEF_H__ */
L 35 "atmel\Media.c" 2
N#include "soc.h"
L 1 ".\soc.h" 1
N/*
N *------------------------------------------------------------------------------
N *
N *------------------------------------------------------------------------------
N */
N
N#ifndef __SOC_H__
N#define __SOC_H__
N
N#define BOARD_MAINOSC	12000000
N#define BOARD_MCK		((unsigned long)((BOARD_MAINOSC / 3 / 2 / 3) * 200 )) // 133MHz
N
N#define rWDT_SR			(*(volatile U32 *)(0xFFFFFD44))
N#define rSHDW_MR		(*(volatile U32 *)(0xFFFFFD14))
N#define rSYS_RSTC		(*(volatile U32 *)(0xFFFFFD08))
N#define rSCKCR			(*(volatile U32 *)(0xFFFFFD50))
N
N#define rCKGR_MOR		(*(volatile U32 *)(0xFFFFFC20))
N#define rCKGR_PLLAR		(*(volatile U32 *)(0xFFFFFC28))
N#define rCKGR_UCKR		(*(volatile U32 *)(0xFFFFFC1C))
N
N#define rPMC_MCKR		(*(volatile U32 *)(0xFFFFFC30))
N#define rPMC_PLLICPR	(*(volatile U32 *)(0xFFFFFC80))
N#define rPMC_SR			(*(volatile U32 *)(0xFFFFFC68))
N#define rPMC_SCER		(*(volatile U32 *)(0xFFFFFC00))
N#define rPMC_SCDR		(*(volatile U32 *)(0xFFFFFC04))
N#define rPMC_SCSR		(*(volatile U32 *)(0xFFFFFC08))
N#define rPMC_USB		(*(volatile U32 *)(0xFFFFFC38))
N#define rPMC_PCER		(*(volatile U32 *)(0xFFFFFC10))
N#define rPMC_PCDR		(*(volatile U32 *)(0xFFFFFC14))
N#define rPMC_PCSR		(*(volatile U32 *)(0xFFFFFC18))
N#define rPMC_PCK0		(*(volatile U32 *)(0xFFFFFC40))
N#define rPMC_PCK1		(*(volatile U32 *)(0xFFFFFC44))
N
N#define rAIC_SMR(id)	(*(volatile U32 *)(0xFFFFF000+id*0x4))
N#define rAIC_SVR(id)	(*(volatile U32 *)(0xFFFFF000+id*0x4+0x80))
N#define rAIC_IECR		(*(volatile U32 *)(0xFFFFF120))
N#define rAIC_IDCR		(*(volatile U32 *)(0xFFFFF124))
N#define rAIC_ICCR		(*(volatile U32 *)(0xFFFFF128))
N#define rAIC_EOICR		(*(volatile U32 *)(0xFFFFF130))
N#define rAIC_SPU		(*(volatile U32 *)(0xFFFFF134))
N
N#define rRTT_MR			(*(volatile U32 *)(0xFFFFFD20)) // Mode Register Read-write 0x0000_8000
N#define rRTT_AR			(*(volatile U32 *)(0xFFFFFD24)) // Alarm Register Read-write 0xFFFF_FFFF
N#define rRTT_VR			(*(volatile U32 *)(0xFFFFFD28)) // Value Register Read-only 0x0000_0000
N#define rRTT_SR			(*(volatile U32 *)(0xFFFFFD2C)) // Status Register Read-only 0x0000_0000
N
N#define rPIT_MR			(*(volatile U32 *)(0xFFFFFD30)) // Mode Register Read-write 0x000F_FFFF
N#define rPIT_SR			(*(volatile U32 *)(0xFFFFFD34)) // Status Register Read-only 0x0000_0000
N#define rPIT_PIVR		(*(volatile U32 *)(0xFFFFFD38)) // Periodic Interval Value Register Read-only 0x0000_0000
N#define rPIT_PIIR		(*(volatile U32 *)(0xFFFFFD3C)) // Periodic Interval Image Register Read-only 0x0000_0000
N
N#define rMATRIX_MCFG0	(*(volatile U32 *)(0xFFFFEA00)) // Master Configuration Register 0  Read-write 0x00000001
N#define rMATRIX_MCFG1	(*(volatile U32 *)(0xFFFFEA04)) // Master Configuration Register 1 Read-write 0x00000000
N#define rMATRIX_MCFG2	(*(volatile U32 *)(0xFFFFEA08)) // Master Configuration Register 2 Read-write 0x00000000
N#define rMATRIX_MCFG3	(*(volatile U32 *)(0xFFFFEA0C)) // Master Configuration Register 3 Read-write 0x00000000
N#define rMATRIX_MCFG4	(*(volatile U32 *)(0xFFFFEA10)) // Master Configuration Register 4 Read-write 0x00000000
N#define rMATRIX_MCFG5	(*(volatile U32 *)(0xFFFFEA14)) // Master Configuration Register 5 Read-write 0x00000000
N#define rMATRIX_MCFG6	(*(volatile U32 *)(0xFFFFEA18)) // Master Configuration Register 6 Read-write 0x00000000
N#define rMATRIX_MCFG7	(*(volatile U32 *)(0xFFFFEA1C)) // Master Configuration Register 7 Read-write 0x00000000
N#define rMATRIX_MCFG8	(*(volatile U32 *)(0xFFFFEA20)) // Master Configuration Register 8 Read-write 0x00000000
N#define rMATRIX_MCFG9	(*(volatile U32 *)(0xFFFFEA24)) // Master Configuration Register 9 Read-write 0x00000000
N#define rMATRIX_MCFG10	(*(volatile U32 *)(0xFFFFEA28)) // Master Configuration Register 10 Read-write 0x00000000
N#define rMATRIX_MCFG11	(*(volatile U32 *)(0xFFFFEA2C)) // Master Configuration Register 11 Read-write 0x00000000
N#define rMATRIX_SCFG0	(*(volatile U32 *)(0xFFFFEA40)) // Slave Configuration Register 0 Read-write 0x000001FF
N#define rMATRIX_SCFG1	(*(volatile U32 *)(0xFFFFEA44)) // Slave Configuration Register 1 Read-write 0x000001FF
N#define rMATRIX_SCFG2	(*(volatile U32 *)(0xFFFFEA48)) // Slave Configuration Register 2 Read-write 0x000001FF
N#define rMATRIX_SCFG3	(*(volatile U32 *)(0xFFFFEA4C)) // Slave Configuration Register 3 Read-write 0x000001FF
N#define rMATRIX_SCFG4	(*(volatile U32 *)(0xFFFFEA50)) // Slave Configuration Register 4 Read-write 0x000001FF
N#define rMATRIX_SCFG5	(*(volatile U32 *)(0xFFFFEA54)) // Slave Configuration Register 5 Read-write 0x000001FF
N#define rMATRIX_SCFG6	(*(volatile U32 *)(0xFFFFEA58)) // Slave Configuration Register 6 Read-write 0x000001FF
N#define rMATRIX_SCFG7	(*(volatile U32 *)(0xFFFFEA5C)) // Slave Configuration Register 7 Read-write 0x000001FF
N#define rMATRIX_PRAS0	(*(volatile U32 *)(0xFFFFEA80)) // Priority Register A for Slave 0 Read-write 0x00000000
N#define rMATRIX_PRBS0	(*(volatile U32 *)(0xFFFFEA84)) // Priority Register B for Slave 0 Read-write 0x00000000
N#define rMATRIX_PRAS1	(*(volatile U32 *)(0xFFFFEA88)) // Priority Register A for Slave 1 Read-write 0x00000000
N#define rMATRIX_PRBS1	(*(volatile U32 *)(0xFFFFEA8C)) // Priority Register B for Slave 1 Read-write 0x00000000
N#define rMATRIX_PRAS2	(*(volatile U32 *)(0xFFFFEA90)) // Priority Register A for Slave 2 Read-write 0x00000000
N#define rMATRIX_PRBS2	(*(volatile U32 *)(0xFFFFEA94)) // Priority Register B for Slave 2 Read-write 0x00000000
N#define rMATRIX_PRAS3	(*(volatile U32 *)(0xFFFFEA98)) // Priority Register A for Slave 3 Read-write 0x00000000
N#define rMATRIX_PRBS3	(*(volatile U32 *)(0xFFFFEA9C)) // Priority Register B for Slave 3 Read-write 0x00000000
N#define rMATRIX_PRAS4	(*(volatile U32 *)(0xFFFFEAA0)) // Priority Register A for Slave 4 Read-write 0x00000000
N#define rMATRIX_PRBS4	(*(volatile U32 *)(0xFFFFEAA4)) // Priority Register B for Slave 4 Read-write 0x00000000
N#define rMATRIX_PRAS5	(*(volatile U32 *)(0xFFFFEAA8)) // Priority Register A for Slave 5 Read-write 0x00000000
N#define rMATRIX_PRBS5	(*(volatile U32 *)(0xFFFFEAAC)) // Priority Register B for Slave 5 Read-write 0x00000000
N#define rMATRIX_PRAS6	(*(volatile U32 *)(0xFFFFEAB0)) // Priority Register A for Slave 6 Read-write 0x00000000
N#define rMATRIX_PRBS6	(*(volatile U32 *)(0xFFFFEAB4)) // Priority Register B for Slave 6 Read-write 0x00000000
N#define rMATRIX_PRAS7	(*(volatile U32 *)(0xFFFFEAB8)) // Priority Register A for Slave 7 Read-write 0x00000000
N#define rMATRIX_PRBS7	(*(volatile U32 *)(0xFFFFEABC)) // Priority Register B for Slave 7 Read-write 0x00000000
N#define rMATRIX_MRCR	(*(volatile U32 *)(0xFFFFEB00)) // Master Remap Control Register Read-write 0x00000000
N#define rMATRIX_WPMR	(*(volatile U32 *)(0xFFFFEBE4)) // Write Protect Mode Register Read-write 0x00000000
N#define rMATRIX_WPSR	(*(volatile U32 *)(0xFFFFEBE8)) // Write Protect Status Register Read-only 0x00000000
N
N#define rDMAC_GCFG		(*(volatile U32 *)(0xFFFFEC00))
N#define rDMAC_EN		(*(volatile U32 *)(0xFFFFEC04))
N#define rDMAC_SREQ		(*(volatile U32 *)(0xFFFFEC08))
N#define rDMAC_CREQ		(*(volatile U32 *)(0xFFFFEC0C))
N#define rDMAC_LAST		(*(volatile U32 *)(0xFFFFEC10))
N#define rDMAC_EBCIER	(*(volatile U32 *)(0xFFFFEC18))
N#define rDMAC_EBCIDR	(*(volatile U32 *)(0xFFFFEC1C))
N#define rDMAC_EBCIMR	(*(volatile U32 *)(0xFFFFEC20))
N#define rDMAC_EBCISR	(*(volatile U32 *)(0xFFFFEC24))
N#define rDMAC_CHER		(*(volatile U32 *)(0xFFFFEC28))
N#define rDMAC_CHDR		(*(volatile U32 *)(0xFFFFEC2C))
N#define rDMAC_CHSR		(*(volatile U32 *)(0xFFFFEC30))
N#define rDMAC_SADDR(ch)	(*(volatile U32 *)(0xFFFFEC3C+ch*(0x28)+(0x0)))
N#define rDMAC_DADDR(ch)	(*(volatile U32 *)(0xFFFFEC3C+ch*(0x28)+(0x4)))
N#define rDMAC_DSCR(ch)	(*(volatile U32 *)(0xFFFFEC3C+ch*(0x28)+(0x8)))
N#define rDMAC_CTRLA(ch)	(*(volatile U32 *)(0xFFFFEC3C+ch*(0x28)+(0xC)))
N#define rDMAC_CTRLB(ch)	(*(volatile U32 *)(0xFFFFEC3C+ch*(0x28)+(0x10)))
N#define rDMAC_CFG(ch)	(*(volatile U32 *)(0xFFFFEC3C+ch*(0x28)+(0x14)))
N#define rDMAC_SPIP(ch)	(*(volatile U32 *)(0xFFFFEC3C+ch*(0x28)+(0x18)))
N#define rDMAC_DPIP(ch)	(*(volatile U32 *)(0xFFFFEC3C+ch*(0x28)+(0x1C)))
N
N#define rPIOA_PER		(*(volatile U32 *)(0xFFFFF200)) // PIO Enable Register Write-only
N#define rPIOA_PDR		(*(volatile U32 *)(0xFFFFF204)) // PIO Disable Register Write-only
N#define rPIOA_PSR		(*(volatile U32 *)(0xFFFFF208)) // PIO Status Register Read-only
N#define rPIOA_OER		(*(volatile U32 *)(0xFFFFF210)) // Output Enable Register Write-only
N#define rPIOA_ODR		(*(volatile U32 *)(0xFFFFF214)) // Output Disable Register Write-only
N#define rPIOA_OSR		(*(volatile U32 *)(0xFFFFF218)) // Output Status Register Read-only 0x00000000
N#define rPIOA_IFER		(*(volatile U32 *)(0xFFFFF220)) // Glitch Input Filter Enable Register Write-only
N#define rPIOA_IFDR		(*(volatile U32 *)(0xFFFFF224)) // Glitch Input Filter Disable Register Write-only
N#define rPIOA_IFSR		(*(volatile U32 *)(0xFFFFF228)) // Glitch Input Filter Status Register Read-only 0x00000000
N#define rPIOA_SODR		(*(volatile U32 *)(0xFFFFF230)) // Set Output Data Register Write-only
N#define rPIOA_CODR		(*(volatile U32 *)(0xFFFFF234)) // Clear Output Data Register Write-only
N#define rPIOA_ODSR		(*(volatile U32 *)(0xFFFFF238)) // Output Data Status Register 
N#define rPIOA_PDSR		(*(volatile U32 *)(0xFFFFF23C)) // Pin Data Status Register Read-only
N#define rPIOA_IER		(*(volatile U32 *)(0xFFFFF240)) // Interrupt Enable Register Write-only
N#define rPIOA_IDR		(*(volatile U32 *)(0xFFFFF244)) // Interrupt Disable Register Write-only
N#define rPIOA_IMR		(*(volatile U32 *)(0xFFFFF248)) // Interrupt Mask Register  Read-only 0x00000000
N#define rPIOA_ISR		(*(volatile U32 *)(0xFFFFF24C)) // Interrupt Status Register Read-only 0x00000000
N#define rPIOA_MDER		(*(volatile U32 *)(0xFFFFF250)) // Multi-driver Enable Register Write-only
N#define rPIOA_MDDR		(*(volatile U32 *)(0xFFFFF254)) // Multi-driver Disable Register Write-only
N#define rPIOA_MDSR		(*(volatile U32 *)(0xFFFFF258)) // Multi-driver Status Register Read-only 0x00000000
N#define rPIOA_PUDR		(*(volatile U32 *)(0xFFFFF260)) // Pull-up Disable Register Write-only
N#define rPIOA_PUER		(*(volatile U32 *)(0xFFFFF264)) // Pull-up Enable Register Write-only
N#define rPIOA_PUSR		(*(volatile U32 *)(0xFFFFF268)) // Pad Pull-up Status Register Read-only 0x00000000
N#define rPIOA_ASR		(*(volatile U32 *)(0xFFFFF270)) // Peripheral A Select Register Write-only
N#define rPIOA_BSR		(*(volatile U32 *)(0xFFFFF274)) // Peripheral B Select Register Write-only
N#define rPIOA_ABSR		(*(volatile U32 *)(0xFFFFF278)) // AB Status Register Read-only 0x00000000
N#define rPIOA_OWER		(*(volatile U32 *)(0xFFFFF2A0)) // Output Write Enable Write-only
N#define rPIOA_OWDR		(*(volatile U32 *)(0xFFFFF2A4)) // Output Write Disable Write-only
N#define rPIOA_OWSR		(*(volatile U32 *)(0xFFFFF2A8)) // Output Write Status Register Read-only 0x00000000
N#define rPIOA_DELAYR0	(*(volatile U32 *)(0xFFFFF2C0)) // I/O Delay Register 0 Read/Write 0x00000000
N#define rPIOA_DELAYR1	(*(volatile U32 *)(0xFFFFF2C4)) // I/O Delay Register 1 Read/Write 0x00000000
N#define rPIOA_DELAYR2	(*(volatile U32 *)(0xFFFFF2C8)) // I/O Delay Register 2 Read/Write 0x00000000
N#define rPIOA_DELAYR3	(*(volatile U32 *)(0xFFFFF2CC)) // I/O Delay Register 3 Read/Write 0x00000000
N#define rPIOA_WPMR		(*(volatile U32 *)(0xFFFFF2E4)) // Write Protect Mode Register  Read-write 0x00000000
N#define rPIOA_WPSR		(*(volatile U32 *)(0xFFFFF2E8)) // Write Protect Status Register 
N
N#define rPIOB_PER		(*(volatile U32 *)(0xFFFFF400)) // PIO Enable Register Write-only
N#define rPIOB_PDR		(*(volatile U32 *)(0xFFFFF404)) // PIO Disable Register Write-only
N#define rPIOB_PSR		(*(volatile U32 *)(0xFFFFF408)) // PIO Status Register Read-only
N#define rPIOB_OER		(*(volatile U32 *)(0xFFFFF410)) // Output Enable Register Write-only
N#define rPIOB_ODR		(*(volatile U32 *)(0xFFFFF414)) // Output Disable Register Write-only
N#define rPIOB_OSR		(*(volatile U32 *)(0xFFFFF418)) // Output Status Register Read-only 0x00000000
N#define rPIOB_IFER		(*(volatile U32 *)(0xFFFFF420)) // Glitch Input Filter Enable Register Write-only
N#define rPIOB_IFDR		(*(volatile U32 *)(0xFFFFF424)) // Glitch Input Filter Disable Register Write-only
N#define rPIOB_IFSR		(*(volatile U32 *)(0xFFFFF428)) // Glitch Input Filter Status Register Read-only 0x00000000
N#define rPIOB_SODR		(*(volatile U32 *)(0xFFFFF430)) // Set Output Data Register Write-only
N#define rPIOB_CODR		(*(volatile U32 *)(0xFFFFF434)) // Clear Output Data Register Write-only
N#define rPIOB_ODSR		(*(volatile U32 *)(0xFFFFF438)) // Output Data Status Register 
N#define rPIOB_PDSR		(*(volatile U32 *)(0xFFFFF43C)) // Pin Data Status Register Read-only
N#define rPIOB_IER		(*(volatile U32 *)(0xFFFFF440)) // Interrupt Enable Register Write-only
N#define rPIOB_IDR		(*(volatile U32 *)(0xFFFFF444)) // Interrupt Disable Register Write-only
N#define rPIOB_IMR		(*(volatile U32 *)(0xFFFFF448)) // Interrupt Mask Register  Read-only 0x00000000
N#define rPIOB_ISR		(*(volatile U32 *)(0xFFFFF44C)) // Interrupt Status Register Read-only 0x00000000
N#define rPIOB_MDER		(*(volatile U32 *)(0xFFFFF450)) // Multi-driver Enable Register Write-only
N#define rPIOB_MDDR		(*(volatile U32 *)(0xFFFFF454)) // Multi-driver Disable Register Write-only
N#define rPIOB_MDSR		(*(volatile U32 *)(0xFFFFF458)) // Multi-driver Status Register Read-only 0x00000000
N#define rPIOB_PUDR		(*(volatile U32 *)(0xFFFFF460)) // Pull-up Disable Register Write-only
N#define rPIOB_PUER		(*(volatile U32 *)(0xFFFFF464)) // Pull-up Enable Register Write-only
N#define rPIOB_PUSR		(*(volatile U32 *)(0xFFFFF468)) // Pad Pull-up Status Register Read-only 0x00000000
N#define rPIOB_ASR		(*(volatile U32 *)(0xFFFFF470)) // Peripheral A Select Register Write-only
N#define rPIOB_BSR		(*(volatile U32 *)(0xFFFFF474)) // Peripheral B Select Register Write-only
N#define rPIOB_ABSR		(*(volatile U32 *)(0xFFFFF478)) // AB Status Register Read-only 0x00000000
N#define rPIOB_OWER		(*(volatile U32 *)(0xFFFFF4A0)) // Output Write Enable Write-only
N#define rPIOB_OWDR		(*(volatile U32 *)(0xFFFFF4A4)) // Output Write Disable Write-only
N#define rPIOB_OWSR		(*(volatile U32 *)(0xFFFFF4A8)) // Output Write Status Register Read-only 0x00000000
N#define rPIOB_DELAYR0	(*(volatile U32 *)(0xFFFFF4C0)) // I/O Delay Register 0 Read/Write 0x00000000
N#define rPIOB_DELAYR1	(*(volatile U32 *)(0xFFFFF4C4)) // I/O Delay Register 1 Read/Write 0x00000000
N#define rPIOB_DELAYR2	(*(volatile U32 *)(0xFFFFF4C8)) // I/O Delay Register 2 Read/Write 0x00000000
N#define rPIOB_DELAYR3	(*(volatile U32 *)(0xFFFFF4CC)) // I/O Delay Register 3 Read/Write 0x00000000
N#define rPIOB_WPMR		(*(volatile U32 *)(0xFFFFF4E4)) // Write Protect Mode Register  Read-write 0x00000000
N#define rPIOB_WPSR		(*(volatile U32 *)(0xFFFFF4E8)) // Write Protect Status Register 
N
N#define rPIOC_PER		(*(volatile U32 *)(0xFFFFF600)) // PIO Enable Register Write-only
N#define rPIOC_PDR		(*(volatile U32 *)(0xFFFFF604)) // PIO Disable Register Write-only
N#define rPIOC_PSR		(*(volatile U32 *)(0xFFFFF608)) // PIO Status Register Read-only
N#define rPIOC_OER		(*(volatile U32 *)(0xFFFFF610)) // Output Enable Register Write-only
N#define rPIOC_ODR		(*(volatile U32 *)(0xFFFFF614)) // Output Disable Register Write-only
N#define rPIOC_OSR		(*(volatile U32 *)(0xFFFFF618)) // Output Status Register Read-only 0x00000000
N#define rPIOC_IFER		(*(volatile U32 *)(0xFFFFF620)) // Glitch Input Filter Enable Register Write-only
N#define rPIOC_IFDR		(*(volatile U32 *)(0xFFFFF624)) // Glitch Input Filter Disable Register Write-only
N#define rPIOC_IFSR		(*(volatile U32 *)(0xFFFFF628)) // Glitch Input Filter Status Register Read-only 0x00000000
N#define rPIOC_SODR		(*(volatile U32 *)(0xFFFFF630)) // Set Output Data Register Write-only
N#define rPIOC_CODR		(*(volatile U32 *)(0xFFFFF634)) // Clear Output Data Register Write-only
N#define rPIOC_ODSR		(*(volatile U32 *)(0xFFFFF638)) // Output Data Status Register 
N#define rPIOC_PDSR		(*(volatile U32 *)(0xFFFFF63C)) // Pin Data Status Register Read-only
N#define rPIOC_IER		(*(volatile U32 *)(0xFFFFF640)) // Interrupt Enable Register Write-only
N#define rPIOC_IDR		(*(volatile U32 *)(0xFFFFF644)) // Interrupt Disable Register Write-only
N#define rPIOC_IMR		(*(volatile U32 *)(0xFFFFF648)) // Interrupt Mask Register  Read-only 0x00000000
N#define rPIOC_ISR		(*(volatile U32 *)(0xFFFFF64C)) // Interrupt Status Register Read-only 0x00000000
N#define rPIOC_MDER		(*(volatile U32 *)(0xFFFFF650)) // Multi-driver Enable Register Write-only
N#define rPIOC_MDDR		(*(volatile U32 *)(0xFFFFF654)) // Multi-driver Disable Register Write-only
N#define rPIOC_MDSR		(*(volatile U32 *)(0xFFFFF658)) // Multi-driver Status Register Read-only 0x00000000
N#define rPIOC_PUDR		(*(volatile U32 *)(0xFFFFF660)) // Pull-up Disable Register Write-only
N#define rPIOC_PUER		(*(volatile U32 *)(0xFFFFF664)) // Pull-up Enable Register Write-only
N#define rPIOC_PUSR		(*(volatile U32 *)(0xFFFFF668)) // Pad Pull-up Status Register Read-only 0x00000000
N#define rPIOC_ASR		(*(volatile U32 *)(0xFFFFF670)) // Peripheral A Select Register Write-only
N#define rPIOC_BSR		(*(volatile U32 *)(0xFFFFF674)) // Peripheral B Select Register Write-only
N#define rPIOC_ABSR		(*(volatile U32 *)(0xFFFFF678)) // AB Status Register Read-only 0x00000000
N#define rPIOC_OWER		(*(volatile U32 *)(0xFFFFF6A0)) // Output Write Enable Write-only
N#define rPIOC_OWDR		(*(volatile U32 *)(0xFFFFF6A4)) // Output Write Disable Write-only
N#define rPIOC_OWSR		(*(volatile U32 *)(0xFFFFF6A8)) // Output Write Status Register Read-only 0x00000000
N#define rPIOC_DELAYR0	(*(volatile U32 *)(0xFFFFF6C0)) // I/O Delay Register 0 Read/Write 0x00000000
N#define rPIOC_DELAYR1	(*(volatile U32 *)(0xFFFFF6C4)) // I/O Delay Register 1 Read/Write 0x00000000
N#define rPIOC_DELAYR2	(*(volatile U32 *)(0xFFFFF6C8)) // I/O Delay Register 2 Read/Write 0x00000000
N#define rPIOC_DELAYR3	(*(volatile U32 *)(0xFFFFF6CC)) // I/O Delay Register 3 Read/Write 0x00000000
N#define rPIOC_WPMR		(*(volatile U32 *)(0xFFFFF6E4)) // Write Protect Mode Register  Read-write 0x00000000
N#define rPIOC_WPSR		(*(volatile U32 *)(0xFFFFF6E8)) // Write Protect Status Register 
N
N#define rPIOD_PER		(*(volatile U32 *)(0xFFFFF800)) // PIO Enable Register Write-only
N#define rPIOD_PDR		(*(volatile U32 *)(0xFFFFF804)) // PIO Disable Register Write-only
N#define rPIOD_PSR		(*(volatile U32 *)(0xFFFFF808)) // PIO Status Register Read-only
N#define rPIOD_OER		(*(volatile U32 *)(0xFFFFF810)) // Output Enable Register Write-only
N#define rPIOD_ODR		(*(volatile U32 *)(0xFFFFF814)) // Output Disable Register Write-only
N#define rPIOD_OSR		(*(volatile U32 *)(0xFFFFF818)) // Output Status Register Read-only 0x00000000
N#define rPIOD_IFER		(*(volatile U32 *)(0xFFFFF820)) // Glitch Input Filter Enable Register Write-only
N#define rPIOD_IFDR		(*(volatile U32 *)(0xFFFFF824)) // Glitch Input Filter Disable Register Write-only
N#define rPIOD_IFSR		(*(volatile U32 *)(0xFFFFF828)) // Glitch Input Filter Status Register Read-only 0x00000000
N#define rPIOD_SODR		(*(volatile U32 *)(0xFFFFF830)) // Set Output Data Register Write-only
N#define rPIOD_CODR		(*(volatile U32 *)(0xFFFFF834)) // Clear Output Data Register Write-only
N#define rPIOD_ODSR		(*(volatile U32 *)(0xFFFFF838)) // Output Data Status Register 
N#define rPIOD_PDSR		(*(volatile U32 *)(0xFFFFF83C)) // Pin Data Status Register Read-only
N#define rPIOD_IER		(*(volatile U32 *)(0xFFFFF840)) // Interrupt Enable Register Write-only
N#define rPIOD_IDR		(*(volatile U32 *)(0xFFFFF844)) // Interrupt Disable Register Write-only
N#define rPIOD_IMR		(*(volatile U32 *)(0xFFFFF848)) // Interrupt Mask Register  Read-only 0x00000000
N#define rPIOD_ISR		(*(volatile U32 *)(0xFFFFF84C)) // Interrupt Status Register Read-only 0x00000000
N#define rPIOD_MDER		(*(volatile U32 *)(0xFFFFF850)) // Multi-driver Enable Register Write-only
N#define rPIOD_MDDR		(*(volatile U32 *)(0xFFFFF854)) // Multi-driver Disable Register Write-only
N#define rPIOD_MDSR		(*(volatile U32 *)(0xFFFFF858)) // Multi-driver Status Register Read-only 0x00000000
N#define rPIOD_PUDR		(*(volatile U32 *)(0xFFFFF860)) // Pull-up Disable Register Write-only
N#define rPIOD_PUER		(*(volatile U32 *)(0xFFFFF864)) // Pull-up Enable Register Write-only
N#define rPIOD_PUSR		(*(volatile U32 *)(0xFFFFF868)) // Pad Pull-up Status Register Read-only 0x00000000
N#define rPIOD_ASR		(*(volatile U32 *)(0xFFFFF870)) // Peripheral A Select Register Write-only
N#define rPIOD_BSR		(*(volatile U32 *)(0xFFFFF874)) // Peripheral B Select Register Write-only
N#define rPIOD_ABSR		(*(volatile U32 *)(0xFFFFF878)) // AB Status Register Read-only 0x00000000
N#define rPIOD_OWER		(*(volatile U32 *)(0xFFFFF8A0)) // Output Write Enable Write-only
N#define rPIOD_OWDR		(*(volatile U32 *)(0xFFFFF8A4)) // Output Write Disable Write-only
N#define rPIOD_OWSR		(*(volatile U32 *)(0xFFFFF8A8)) // Output Write Status Register Read-only 0x00000000
N#define rPIOD_DELAYR0	(*(volatile U32 *)(0xFFFFF8C0)) // I/O Delay Register 0 Read/Write 0x00000000
N#define rPIOD_DELAYR1	(*(volatile U32 *)(0xFFFFF8C4)) // I/O Delay Register 1 Read/Write 0x00000000
N#define rPIOD_DELAYR2	(*(volatile U32 *)(0xFFFFF8C8)) // I/O Delay Register 2 Read/Write 0x00000000
N#define rPIOD_DELAYR3	(*(volatile U32 *)(0xFFFFF8CC)) // I/O Delay Register 3 Read/Write 0x00000000
N#define rPIOD_WPMR		(*(volatile U32 *)(0xFFFFF8E4)) // Write Protect Mode Register  Read-write 0x00000000
N#define rPIOD_WPSR		(*(volatile U32 *)(0xFFFFF8E8)) // Write Protect Status Register 
N
N#define rPIOE_PER		(*(volatile U32 *)(0xFFFFFA00)) // PIO Enable Register Write-only
N#define rPIOE_PDR		(*(volatile U32 *)(0xFFFFFA04)) // PIO Disable Register Write-only
N#define rPIOE_PSR		(*(volatile U32 *)(0xFFFFFA08)) // PIO Status Register Read-only
N#define rPIOE_OER		(*(volatile U32 *)(0xFFFFFA10)) // Output Enable Register Write-only
N#define rPIOE_ODR		(*(volatile U32 *)(0xFFFFFA14)) // Output Disable Register Write-only
N#define rPIOE_OSR		(*(volatile U32 *)(0xFFFFFA18)) // Output Status Register Read-only 0x00000000
N#define rPIOE_IFER		(*(volatile U32 *)(0xFFFFFA20)) // Glitch Input Filter Enable Register Write-only
N#define rPIOE_IFDR		(*(volatile U32 *)(0xFFFFFA24)) // Glitch Input Filter Disable Register Write-only
N#define rPIOE_IFSR		(*(volatile U32 *)(0xFFFFFA28)) // Glitch Input Filter Status Register Read-only 0x00000000
N#define rPIOE_SODR		(*(volatile U32 *)(0xFFFFFA30)) // Set Output Data Register Write-only
N#define rPIOE_CODR		(*(volatile U32 *)(0xFFFFFA34)) // Clear Output Data Register Write-only
N#define rPIOE_ODSR		(*(volatile U32 *)(0xFFFFFA38)) // Output Data Status Register 
N#define rPIOE_PDSR		(*(volatile U32 *)(0xFFFFFA3C)) // Pin Data Status Register Read-only
N#define rPIOE_IER		(*(volatile U32 *)(0xFFFFFA40)) // Interrupt Enable Register Write-only
N#define rPIOE_IDR		(*(volatile U32 *)(0xFFFFFA44)) // Interrupt Disable Register Write-only
N#define rPIOE_IMR		(*(volatile U32 *)(0xFFFFFA48)) // Interrupt Mask Register  Read-only 0x00000000
N#define rPIOE_ISR		(*(volatile U32 *)(0xFFFFFA4C)) // Interrupt Status Register Read-only 0x00000000
N#define rPIOE_MDER		(*(volatile U32 *)(0xFFFFFA50)) // Multi-driver Enable Register Write-only
N#define rPIOE_MDDR		(*(volatile U32 *)(0xFFFFFA54)) // Multi-driver Disable Register Write-only
N#define rPIOE_MDSR		(*(volatile U32 *)(0xFFFFFA58)) // Multi-driver Status Register Read-only 0x00000000
N#define rPIOE_PUDR		(*(volatile U32 *)(0xFFFFFA60)) // Pull-up Disable Register Write-only
N#define rPIOE_PUER		(*(volatile U32 *)(0xFFFFFA64)) // Pull-up Enable Register Write-only
N#define rPIOE_PUSR		(*(volatile U32 *)(0xFFFFFA68)) // Pad Pull-up Status Register Read-only 0x00000000
N#define rPIOE_ASR		(*(volatile U32 *)(0xFFFFFA70)) // Peripheral A Select Register Write-only
N#define rPIOE_BSR		(*(volatile U32 *)(0xFFFFFA74)) // Peripheral B Select Register Write-only
N#define rPIOE_ABSR		(*(volatile U32 *)(0xFFFFFA78)) // AB Status Register Read-only 0x00000000
N#define rPIOE_OWER		(*(volatile U32 *)(0xFFFFFAA0)) // Output Write Enable Write-only
N#define rPIOE_OWDR		(*(volatile U32 *)(0xFFFFFAA4)) // Output Write Disable Write-only
N#define rPIOE_OWSR		(*(volatile U32 *)(0xFFFFFAA8)) // Output Write Status Register Read-only 0x00000000
N#define rPIOE_DELAYR0	(*(volatile U32 *)(0xFFFFFAC0)) // I/O Delay Register 0 Read/Write 0x00000000
N#define rPIOE_DELAYR1	(*(volatile U32 *)(0xFFFFFAC4)) // I/O Delay Register 1 Read/Write 0x00000000
N#define rPIOE_DELAYR2	(*(volatile U32 *)(0xFFFFFAC8)) // I/O Delay Register 2 Read/Write 0x00000000
N#define rPIOE_DELAYR3	(*(volatile U32 *)(0xFFFFFACC)) // I/O Delay Register 3 Read/Write 0x00000000
N#define rPIOE_WPMR		(*(volatile U32 *)(0xFFFFFAE4)) // Write Protect Mode Register  Read-write 0x00000000
N#define rPIOE_WPSR		(*(volatile U32 *)(0xFFFFFAE8)) // Write Protect Status Register 
N
N#define rDDRSDRC_MR		(*(volatile U32 *)(0xFFFFE600)) // DDRSDRC Mode Register Read-write 0x00000000
N#define rDDRSDRC_RTR	(*(volatile U32 *)(0xFFFFE604)) // DDRSDRC Refresh Timer Register  Read-write 0x00000000
N#define rDDRSDRC_CR		(*(volatile U32 *)(0xFFFFE608)) // DDRSDRC Configuration Register  Read-write 0x7024
N#define rDDRSDRC_TPR0	(*(volatile U32 *)(0xFFFFE60C)) // DDRSDRC Timing Parameter 0 Register Read-write 0x20227225
N#define rDDRSDRC_TPR1	(*(volatile U32 *)(0xFFFFE610)) // DDRSDRC Timing Parameter 1 Register Read-write 0x3c80808
N#define rDDRSDRC_TPR2	(*(volatile U32 *)(0xFFFFE614)) // DDRSDRC Timing Parameter 2 Register Read-write 0x2062
N#define rDDRSDRC_LPR	(*(volatile U32 *)(0xFFFFE61C)) // DDRSDRC Low-power Register Read-write 0x10000
N#define rDDRSDRC_MD		(*(volatile U32 *)(0xFFFFE620)) // DDRSDRC Memory Device Register Read-write 0x10
N#define rDDRSDRC_DLL	(*(volatile U32 *)(0xFFFFE624)) // DDRSDRC DLL Information Register Read-only 0x00000001
N#define rDDRSDRC_HS		(*(volatile U32 *)(0xFFFFE62C)) // DDRSDRC High Speed Register Read-write 0x0
N#define rDDRSDRC_DELAY1	(*(volatile U32 *)(0xFFFFE640)) // DDRSDRC Delay I/O Register Read-write 0x00000000
N#define rDDRSDRC_DELAY2	(*(volatile U32 *)(0xFFFFE644)) // DDRSDRC Delay I/O Register Read-write 0x00000000
N#define rDDRSDRC_DELAY3	(*(volatile U32 *)(0xFFFFE648)) // DDRSDRC Delay I/O Register Read-write 0x00000000
N#define rDDRSDRC_DELAY4	(*(volatile U32 *)(0xFFFFE64C)) // DDRSDRC Delay I/O Register Read-write 0x00000000
N#define rDDRSDRC_WPMR	(*(volatile U32 *)(0xFFFFE6E4)) // DDRSDRC Write Protect Mode Register Read-write 0x00000000
N#define rDDRSDRC_WPSR	(*(volatile U32 *)(0xFFFFE6E8)) // DDRSDRC Write Protect Status Register
N#define rDDRSD_BASE0	(*(volatile U32 *)(0x70000000)) // DDRSDRC Write Protect Status Register
N#define rDDRSD_BASE1	(*(volatile U32 *)(0x72000000)) // DDRSDRC Write Protect Status Register
N#define rDDRSD_BASE2	(*(volatile U32 *)(0x74000000)) // DDRSDRC Write Protect Status Register
N#define rDDRSD_BASE3	(*(volatile U32 *)(0x76000000)) // DDRSDRC Write Protect Status Register
N
N#define rDBGU_CR		(*(volatile U32 *)(0xFFFFEE00)) // Control Register Write-only
N#define rDBGU_MR		(*(volatile U32 *)(0xFFFFEE04)) // Mode Register Read-write 0x0
N#define rDBGU_IER		(*(volatile U32 *)(0xFFFFEE08)) // Interrupt Enable Register Write-only
N#define rDBGU_IDR		(*(volatile U32 *)(0xFFFFEE0C)) // Interrupt Disable Register Write-only
N#define rDBGU_IMR		(*(volatile U32 *)(0xFFFFEE10)) // Interrupt Mask Register Read-only 0x0
N#define rDBGU_SR		(*(volatile U32 *)(0xFFFFEE14)) // Status Register Read-only
N#define rDBGU_RHR		(*(volatile U32 *)(0xFFFFEE18)) // Receive Holding Register Read-only 0x0
N#define rDBGU_THR		(*(volatile U32 *)(0xFFFFEE1C)) // Transmit Holding Register Write-only
N#define rDBGU_BRGR		(*(volatile U32 *)(0xFFFFEE20)) // Baud Rate Generator Register Read-write 0x0
N#define rDBGU_CIDR		(*(volatile U32 *)(0xFFFFEE40)) // Chip ID Register Read-only
N#define rDBGU_EXID		(*(volatile U32 *)(0xFFFFEE44)) // Chip ID Extension Register  Read-only
N#define rDBGU_FNR		(*(volatile U32 *)(0xFFFFEE48)) // Force NTRST Register Read-write 0x0
N#define rDBGU_RPR		(*(volatile U32 *)(0xFFFFEF00)) // Receive Pointer Register
N#define rDBGU_RCR		(*(volatile U32 *)(0xFFFFEF04)) // Receive Counter Register
N#define rDBGU_TPR		(*(volatile U32 *)(0xFFFFEF08)) // Transmit Pointer Register
N#define rDBGU_TCR		(*(volatile U32 *)(0xFFFFEF0C)) // Transmit Counter Register
N#define rDBGU_RNPR		(*(volatile U32 *)(0xFFFFEF10)) // Receive Next Pointer Register
N#define rDBGU_RNCR		(*(volatile U32 *)(0xFFFFEF14)) // Receive Next Counter Register
N#define rDBGU_TNPR		(*(volatile U32 *)(0xFFFFEF18)) // Transmit Next Pointer Register
N#define rDBGU_TNCR		(*(volatile U32 *)(0xFFFFEF1C)) // Transmit Next Counter Register
N#define rDBGU_PTCR		(*(volatile U32 *)(0xFFFFEF20)) // PDC Transfer Control Register
N#define rDBGU_PTSR		(*(volatile U32 *)(0xFFFFEF24))	// PDC Transfer Status Register
N
N#define rUS_CR(ch)		(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0000))
N#define rUS_MR(ch)		(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0004))
N#define rUS_IER(ch)		(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0008))
N#define rUS_IDR(ch)		(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x000C))
N#define rUS_IMR(ch)		(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0010))
N#define rUS_CSR(ch)		(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0014))
N#define rUS_RHR(ch)		(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0018))
N#define rUS_THR(ch)		(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x001C))
N#define rUS_BRGR(ch)	(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0020))
N#define rUS_RTOR(ch)	(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0024))
N#define rUS_TTGR(ch)	(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0028))
N#define rUS_FIDI(ch)	(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0040))
N#define rUS_NER(ch)		(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0044))
N#define rUS_IF(ch)		(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x004C))
N#define rUS_MAN(ch)		(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0050))
N#define rUS_LINMR(ch)	(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0054))
N#define rUS_LINIR(ch)	(*(volatile U32 *)(0xFFF8C000+ch*0x4000+0x0058))
N
N#define rSPI_CR(ch)		(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x00)) // Control Register  Write-only ---
N#define rSPI_MR(ch)		(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x04)) // Mode Register  Read-write 0x0
N#define rSPI_RDR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x08)) // Receive Data Register  Read-only 0x0
N#define rSPI_TDR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x0C)) // Transmit Data Register  Write-only ---
N#define rSPI_SR(ch)		(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x10)) // Status Register  Read-only 
N#define rSPI_IER(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x14)) // Interrupt Enable Register  Write-only ---
N#define rSPI_IDR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x18)) // Interrupt Disable Register  Write-only ---
N#define rSPI_IMR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x1C)) // Interrupt Mask Register  Read-only 0x0
N#define rSPI_CSR0(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x30)) // Chip Select Register 0  Read-write 0x0
N#define rSPI_RPR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x100)) // Receive Pointer Register
N#define rSPI_RCR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x104)) // Receive Counter Register
N#define rSPI_TPR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x108)) // Transmit Pointer Register
N#define rSPI_TCR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x10C)) // Transmit Counter Register
N#define rSPI_RNPR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x110)) // Receive Next Pointer Register
N#define rSPI_RNCR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x114)) // Receive Next Counter Register
N#define rSPI_TNPR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x118)) // Transmit Next Pointer Register
N#define rSPI_TNCR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x11C)) // Transmit Next Counter Register
N#define rSPI_PTCR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x120)) // PDC Transfer Control Register
N#define rSPI_PTSR(ch)	(*(volatile U32 *)(0xFFFA4000+ch*0x4000+0x124))	// PDC Transfer Status Register
N
N#define rHSMCI_CR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x00)) // Control Register 
N#define rHSMCI_MR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x04)) // Mode Register Read-write 0x0
N#define rHSMCI_DTOR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x08)) // Data Timeout Register Read-write 0x0
N#define rHSMCI_SDCR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x0C)) // SD/SDIO Card Register Read-write 0x0
N#define rHSMCI_ARGR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x10)) // Argument Register  Read-write 0x0
N#define rHSMCI_CMDR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x14)) // Command Register  Write
N#define rHSMCI_BLKR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x18)) // Block Register  Read-write 0x0
N#define rHSMCI_CSTOR(ch)	(*(volatile U32 *)(0xFFF80000+ch*50000+0x1C)) // Completion Signal Timeout Register  Read-write 0x0
N#define rHSMCI_RSPR0(ch)	(*(volatile U32 *)(0xFFF80000+ch*50000+0x20)) // Response Register Read 0x0
N#define rHSMCI_RSPR1(ch)	(*(volatile U32 *)(0xFFF80000+ch*50000+0x24)) // Response Register Read 0x0
N#define rHSMCI_RSPR2(ch)	(*(volatile U32 *)(0xFFF80000+ch*50000+0x28)) // Response Register Read 0x0
N#define rHSMCI_RSPR3(ch)	(*(volatile U32 *)(0xFFF80000+ch*50000+0x2C)) // Response Register Read 0x0
N#define rHSMCI_RDR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x30)) // Receive Data Register Read 0x0
N#define rHSMCI_TDR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x34)) // Transmit Data Register Write
N#define rHSMCI_SR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x40)) // Status Register Read 0xC0E5
N#define rHSMCI_IER(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x44)) // Interrupt Enable Register Write
N#define rHSMCI_IDR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x48)) // Interrupt Disable Register Write
N#define rHSMCI_IMR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x4C)) // Interrupt Mask Register Read 0x0
N#define rHSMCI_DMA(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x50)) // DMA Configuration Register Read-write 0x00
N#define rHSMCI_CFG(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0x54)) // Configuration Register Read-write 0x00
N#define rHSMCI_WPMR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0xE4)) // Write Protection Mode Register Read-write
N#define rHSMCI_WPSR(ch)		(*(volatile U32 *)(0xFFF80000+ch*50000+0xE8)) // Write Protection Status Register Read-only
N#define HSMCI_FIFO(ch)		(0xFFF80000+ch*50000+0x200) // FIFO Memory Aperture 0x200-0x3FFC
N
N#define rPWM_MR 		(*(volatile U32 *)(0xFFFB8000))
N#define rPWM_ENA		(*(volatile U32 *)(0xFFFB8000+0x04))
N#define rPWM_DIS		(*(volatile U32 *)(0xFFFB8000+0x08))
N#define rPWM_SR			(*(volatile U32 *)(0xFFFB8000+0x0C))
N#define rPWM_IER		(*(volatile U32 *)(0xFFFB8000+0x10))
N#define rPWM_IDR		(*(volatile U32 *)(0xFFFB8000+0x14))
N#define rPWM_IMR		(*(volatile U32 *)(0xFFFB8000+0x18))
N#define rPWM_ISR		(*(volatile U32 *)(0xFFFB8000+0x1C))
N#define rPWM_CMR(ch)	(*(volatile U32 *)(0xFFFB8000+0x200+ch*0x20+0x00))
N#define rPWM_CDTY(ch)	(*(volatile U32 *)(0xFFFB8000+0x200+ch*0x20+0x04))
N#define rPWM_CPRD(ch)	(*(volatile U32 *)(0xFFFB8000+0x200+ch*0x20+0x08))
N#define rPWM_CCNT(ch)	(*(volatile U32 *)(0xFFFB8000+0x200+ch*0x20+0x0C))
N#define rPWM_CUPD(ch)	(*(volatile U32 *)(0xFFFB8000+0x200+ch*0x20+0x10))
N
N#endif /*__SOC_H__*/
N
L 36 "atmel\Media.c" 2
N#include "init_hw.h"
L 1 ".\init_hw.h" 1
N#ifndef __INIT_HW_H__
N#define __INIT_HW_H__
N
N#define PERIF_ID_FIQ    ( 0) // Advanced Interrupt Controller (FIQ)
N#define PERIF_ID_SYS    ( 1) // System Controller
N#define PERIF_ID_PIOA   ( 2) // Parallel IO Controller A
N#define PERIF_ID_PIOB   ( 3) // Parallel IO Controller B
N#define PERIF_ID_PIOC   ( 4) // Parallel IO Controller C
N#define PERIF_ID_PIOD_E ( 5) // Parallel IO Controller D and E
N#define PERIF_ID_TRNG   ( 6) // True Random Number Generator
N#define PERIF_ID_US0    ( 7) // USART 0
N#define PERIF_ID_US1    ( 8) // USART 1
N#define PERIF_ID_US2    ( 9) // USART 2
N#define PERIF_ID_US3    (10) // USART 2
N#define PERIF_ID_MCI0   (11) // Multimedia Card Interface 0
N#define PERIF_ID_TWI0   (12) // TWI 0
N#define PERIF_ID_TWI1   (13) // TWI 1
N#define PERIF_ID_SPI0   (14) // Serial Peripheral Interface
N#define PERIF_ID_SPI1   (15) // Serial Peripheral Interface
N#define PERIF_ID_SSC0   (16) // Serial Synchronous Controller 0
N#define PERIF_ID_SSC1   (17) // Serial Synchronous Controller 1
N#define PERIF_ID_TC     (18) // Timer Counter 0, 1, 2, 3, 4, 5
N#define PERIF_ID_PWMC   (19) // Pulse Width Modulation Controller
N#define PERIF_ID_TSADC  (20) // Touch Screen Controller
N#define PERIF_ID_HDMA   (21) // HDMA
N#define PERIF_ID_UHPHS  (22) // USB Host High Speed
N#define PERIF_ID_LCDC   (23) // LCD Controller
N#define PERIF_ID_AC97C  (24) // AC97 Controller
N#define PERIF_ID_EMAC   (25) // Ethernet MAC
N#define PERIF_ID_ISI    (26) // Image Sensor Interface
N#define PERIF_ID_UDPHS  (27) // USB Device HS
N
N#define PERIF_ID_MCI1   (29) // Multimedia Card Interface 1
N#define PERIF_ID_VDEC   (30) // Video Decoder
N#define PERIF_ID_IRQ0   (31) // Advanced Interrupt Controller (IRQ0)
N
Nvoid InitHW(void);
N
N#endif /* __INIT_HW_H__ */
L 37 "atmel\Media.c" 2
N#include "trace.h"
L 1 ".\trace.h" 1
N/*
N *------------------------------------------------------------------------------
N *
N *------------------------------------------------------------------------------
N */
N
N#ifndef __TRACE_H__
N#define __TRACE_H__
N
N#include "shell.h"
L 1 ".\shell.h" 1
N/*
N *------------------------------------------------------------------------------
N *
N *------------------------------------------------------------------------------
N */
N
N#ifndef __SHELL_H__
N#define __SHELL_H__
N
N#include "def.h"
N
N#define SHELL_INF(...)		{ShellPrintf(__VA_ARGS__); ShellPrintf("\n\r");}
N#define SHELL_DATA(...)		{ShellPrintf(__VA_ARGS__);}
N#define SHELL_EMPTY()		{ShellPrintf("\n\r");}
N#define SHELL_BNNER()		{ShellPrintf("==========================================\n\r");}
N
Nvoid ShellAllClear(void);
N
NU32 ShellPrintf(const char* format,...);
Nvoid ShellSendString(S8 *pt);
Nvoid ShellGetString(S8 *string);
NS32 ShellGetIntNum(void);
N
Nvoid ShellPutByte(S8 c);
NS8 ShellGetByte(void);
NS8 ShellGetKey(void);
N
N#endif /* __SHELL_H__ */
L 11 ".\trace.h" 2
N
N#define DEBUG_ENABLE		0
N
N#if (DEBUG_ENABLE == 1)
X#if (0 == 1)
S#define TRACE_DEBUG(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;34mD: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__); ShellPrintf("\n\r");}
S#define TRACE_DEBUG_WP(...)		{ShellPrintf(__VA_ARGS__);}
S#define DEBUG_MSG(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;34mD: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__); ShellPrintf("\n\r");}
S#define DEBUG_MSG_WP(...)	{ShellPutByte(0x1B); ShellPrintf("[1;1;34mD: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__);}
S
S#define ASSERT(condition, ...)  { \
S    if (!(condition)) { \
S        ShellPrintf("ASSERT: "); \
S        ShellPrintf(__VA_ARGS__); \
S        while (1); \
S    } \
S}
X#define ASSERT(condition, ...)  {     if (!(condition)) {         ShellPrintf("ASSERT: ");         ShellPrintf(__VA_ARGS__);         while (1);     } }
S#define SANITY_ERROR            "Sanity check failed at %s:%d\n\r"
S
S/// Performs the same duty as the ASSERT() macro, except a default error
S/// message is output if the condition is false.
S/// \param condition  Condition to verify.
S#define SANITY_CHECK(condition) ASSERT(condition, SANITY_ERROR, __FILE__, __LINE__)
S		
S
N#else
N#define TRACE_DEBUG(...)		{ }
N#define TRACE_DEBUG_WP(...)		{ShellPrintf(__VA_ARGS__);}
N#define DEBUG_MSG(...)		{ }
N#define DEBUG_MSG_WP(...)	{ }
N#define ASSERT(...)
N#define SANITY_CHECK(...)
N#endif
N
N
N#define PRINT_F(...)		{ShellPrintf(__VA_ARGS__);}
N#define TRACE_MSG(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;34mI: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__); ShellPrintf("\n\r");}
N#define TRACE_FIN(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;32mF: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__); ShellPrintf("\n\r");}
N#define TRACE_WRN(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;33m!: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__); ShellPrintf("\n\r");}
N#define TRACE_ERR(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;31mE: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__); ShellPrintf("\n\r");}
N
N
N
N#define TRACE_ERROR(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;31mE: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__); ShellPrintf("\n\r");}
N#define TRACE_INFO(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;34mI: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__); ShellPrintf("\n\r");}
N#define TRACE_WARNING(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;33m!: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__); ShellPrintf("\n\r");}
N#define TRACE_ERROR_WP(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;31mE: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__);}
N#define TRACE_INFO_WP(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;34mI: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__);}
N#define TRACE_WARNING_WP(...)		{ShellPutByte(0x1B); ShellPrintf("[1;1;33m!: "); ShellPutByte(0x1B); ShellPrintf("[m"); ShellPrintf(__VA_ARGS__);}
N
N#endif /* __TRACE_H__ */
L 38 "atmel\Media.c" 2
N#include "Media.h"
L 1 "atmel\Media.h" 1
N/* ----------------------------------------------------------------------------
N *         ATMEL Microcontroller Software Support 
N * ----------------------------------------------------------------------------
N * Copyright (c) 2008, Atmel Corporation
N *
N * All rights reserved.
N *
N * Redistribution and use in source and binary forms, with or without
N * modification, are permitted provided that the following conditions are met:
N *
N * - Redistributions of source code must retain the above copyright notice,
N * this list of conditions and the disclaimer below.
N *
N * Atmel's name may not be used to endorse or promote products derived from
N * this software without specific prior written permission.
N *
N * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
N * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
N * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
N * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
N * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
N * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
N * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
N * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
N * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N * ----------------------------------------------------------------------------
N */
N
N//------------------------------------------------------------------------------
N/// \unit
N/// !Purpose
N/// 
N/// Generic Media type, which provides transparent access to all types of
N/// memories.
N///
N/// \note The physical or HW related media operations (physical device
N///       connection & protection detecting, PIO configurations and interface
N///       driver initialization) are excluded.
N/// 
N/// !Usage
N/// -# Do PIO initialization for peripheral interfaces.
N/// -# Initialize peripheral interface driver & device driver.
N/// -# Initialize specific media interface and link to this initialized driver.
N///
N//------------------------------------------------------------------------------
N
N#ifndef MEDIA_H
N#define MEDIA_H
N
N//------------------------------------------------------------------------------
N//      Definitions
N//------------------------------------------------------------------------------
N
N//! \brief  Operation result code returned by media methods
N#define MED_STATUS_SUCCESS      0x00
N#define MED_STATUS_ERROR        0x01
N#define MED_STATUS_BUSY         0x02
N#define MED_STATUS_PROTECTED    0x04
N
N//! \brief Media statuses
N#define MED_STATE_READY         0x00    /// Media is ready for access
N#define MED_STATE_BUSY          0x01    /// Media is busy
N
N//------------------------------------------------------------------------------
N//      Types
N//------------------------------------------------------------------------------
Ntypedef struct _Media Media;
N
Ntypedef void (*MediaCallback)(void *argument,
N                              unsigned char status,
N                              unsigned int  transferred,
N                              unsigned int  remaining);
N
Ntypedef unsigned char (*Media_write)(Media *media,
N                                     unsigned int address,
N                                     void *data,
N                                     unsigned int length,
N                                     MediaCallback callback,
N                                     void *argument);
N
Ntypedef unsigned char (*Media_read)(Media *media,
N                                    unsigned int address,
N                                    void *data,
N                                    unsigned int length,
N                                    MediaCallback callback,
N                                    void *argument);
N
Ntypedef unsigned char (*Media_cancelIo)(Media *media);
N
Ntypedef unsigned char (*Media_lock)(Media        *media,
N                                    unsigned int start,
N                                    unsigned int end,
N                                    unsigned int *pActualStart,
N                                    unsigned int *pActualEnd);
N
Ntypedef unsigned char (*Media_unlock)(Media        *media,
N                                      unsigned int start,
N                                      unsigned int end,
N                                      unsigned int *pActualStart,
N                                      unsigned int *pActualEnd);
N
Ntypedef unsigned char (*Media_ioctl)(Media *media,
N                                     unsigned char ctrl,
N                                     void *buff);
N
Ntypedef unsigned char (*Media_flush)(Media *media);
N
Ntypedef void (*Media_handler)(Media *media);
N
N//! \brief  Media transfer
N//! \see    TransferCallback
Ntypedef struct {
N
N    void            *data;      //!< Pointer to the data buffer
N    unsigned int    address;    //!< Address where to read/write the data
N    unsigned int    length;     //!< Size of the data to read/write
N    MediaCallback   callback;   //!< Callback to invoke when the transfer done
N    void            *argument;  //!< Callback argument
N
N} MEDTransfer;
N
N//! \brief  Media object
N//! \see    MEDTransfer
Nstruct _Media {
N
N  Media_write    write;       //!< Write method
N  Media_read     read;        //!< Read method
N  Media_cancelIo cancelIo;    //!< Cancel pending IO method
N  Media_lock     lock;        //!< lock method if possible
N  Media_unlock   unlock;      //!< unlock method if possible
N  Media_flush    flush;       //!< Flush method
N  Media_handler  handler;     //!< Interrupt handler
N  unsigned int   blockSize;   //!< Block size in bytes (1, 512, 1K, 2K ...)
N  unsigned int   baseAddress; //!< Base address of media in number of blocks
N  unsigned int   size;        //!< Size of media in number of blocks
N  MEDTransfer    transfer;    //!< Current transfer operation
N  void           *interface;  //!< Pointer to the physical interface used
N  unsigned char  bReserved:4,
N                 mappedRD:1,  //!< Mapped to memory space to read
N                 mappedWR:1,  //!< Mapped to memory space to write
N                 protected:1, //!< Protected media?
N                 removable:1; //!< Removable/Fixed media?
N  unsigned char  state;       //!< Status of media
N  unsigned short reserved;
N};
N
N/// Available medias.
Nextern Media medias[];
N
N/// Number of medias which are effectively used.
N/// Defined by Media, shared usage by USB MSD & FS ...
Nextern unsigned int numMedias;
N
N//------------------------------------------------------------------------------
N//      Inline Functions
N//------------------------------------------------------------------------------
N//------------------------------------------------------------------------------
N//! \brief  Writes data on a media
N//! \param  media    Pointer to a Media instance
N//! \param  address  Address at which to write
N//! \param  data     Pointer to the data to write
N//! \param  length   Size of the data buffer
N//! \param  callback Optional pointer to a callback function to invoke when
N//!                   the write operation terminates
N//! \param  argument Optional argument for the callback function
N//! \return Operation result code
N//! \see    TransferCallback
N//------------------------------------------------------------------------------
Nstatic inline unsigned char MED_Write(Media         *media,
N                                      unsigned int  address,
N                                      void          *data,                                      
N                                      unsigned int  length,
N                                      MediaCallback callback,
N                                      void          *argument)
N{
N    return media->write(media, address, data, length, callback, argument);
N}
N
N//------------------------------------------------------------------------------
N//! \brief  Reads a specified amount of data from a media
N//! \param  media    Pointer to a Media instance
N//! \param  address  Address of the data to read
N//! \param  data     Pointer to the buffer in which to store the retrieved
N//!                   data
N//! \param  length   Length of the buffer
N//! \param  callback Optional pointer to a callback function to invoke when
N//!                   the operation is finished
N//! \param  argument Optional pointer to an argument for the callback
N//! \return Operation result code
N//! \see    TransferCallback
N//------------------------------------------------------------------------------
Nstatic inline unsigned char MED_Read(Media          *media,
N                                     unsigned int   address,
N                                     void           *data,                                     
N                                     unsigned int   length,
N                                     MediaCallback  callback,
N                                     void           *argument)
N{
N    return media->read(media, address, data, length, callback, argument);
N}
N
N//------------------------------------------------------------------------------
N//! \brief  Locks all the regions in the given address range.
N//! \param  media    Pointer to a Media instance
N/// \param  start  Start address of lock range.
N/// \param  end  End address of lock range.
N/// \param  pActualStart  Start address of the actual lock range (optional).
N/// \param  pActualEnd  End address of the actual lock range (optional).
N/// \return 0 if successful; otherwise returns an error code.
N//------------------------------------------------------------------------------
Nstatic inline unsigned char MED_Lock(Media        *media,
N                                     unsigned int start,
N                                     unsigned int end,
N                                     unsigned int *pActualStart,
N                                     unsigned int *pActualEnd)
N{
N    if( media->lock ) {
N        return media->lock(media, start, end, pActualStart, pActualEnd);
N    }
N    else {
N        return MED_STATUS_SUCCESS;
X        return 0x00;
N    }
N}
N
N//------------------------------------------------------------------------------
N//! \brief  Unlocks all the regions in the given address range
N//! \param  media    Pointer to a Media instance
N/// \param start  Start address of unlock range.
N/// \param end  End address of unlock range.
N/// \param pActualStart  Start address of the actual unlock range (optional).
N/// \param pActualEnd  End address of the actual unlock range (optional).
N/// \return 0 if successful; otherwise returns an error code.
N//------------------------------------------------------------------------------
Nstatic inline unsigned char MED_Unlock(Media        *media,
N                                       unsigned int start,
N                                       unsigned int end,
N                                       unsigned int *pActualStart,
N                                       unsigned int *pActualEnd)
N{
N    if( media->unlock ) {
N        return media->unlock(media, start, end, pActualStart, pActualEnd);
N    }
N    else {
N        return MED_STATUS_SUCCESS;
X        return 0x00;
N    }
N}
N
N//------------------------------------------------------------------------------
N//! \brief  
N//! \param  media Pointer to the Media instance to use
N//------------------------------------------------------------------------------
Nstatic inline unsigned char MED_Flush(Media *media)
N{
N    if (media->flush) {
N    
N        return media->flush(media);
N    }
N    else {
N
N        return MED_STATUS_SUCCESS;
X        return 0x00;
N    }
N}
N
N//------------------------------------------------------------------------------
N//! \brief  Invokes the interrupt handler of the specified media
N//! \param  media Pointer to the Media instance to use
N//------------------------------------------------------------------------------
Nstatic inline void MED_Handler(Media *media)
N{
N    if (media->handler) {
N    
N        media->handler(media);
N    }
N}
N
N//------------------------------------------------------------------------------
N//      Exported functions
N//------------------------------------------------------------------------------
N
Nextern void MED_HandleAll(Media *medias, unsigned char numMedias);
N
N#endif // _MEDIA_H
N
L 39 "atmel\Media.c" 2
N
N//------------------------------------------------------------------------------
N//         Exported functions
N//------------------------------------------------------------------------------
N
N/// Number of medias which are effectively used.
Nunsigned int numMedias = 0;
N
N//------------------------------------------------------------------------------
N//! \brief  Handle interrupts on specified media
N//! \param  pMedia    List of media
N//! \param  bNumMedia Number of media in list
N//! \see    S_media
N//------------------------------------------------------------------------------
Nvoid MED_HandleAll(Media *pMedia, unsigned char bNumMedia)
N{
N    // Check each media for interrupts to handle
N    unsigned int i;
N    for (i = 0; i < bNumMedia; i++) {
N
N        MED_Handler(&(pMedia[i]));
N    }
N}
