{"sha": "69bb37f9e0143fbca3124069c0e9b6937ccf1fc7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjliYjM3ZjllMDE0M2ZiY2EzMTI0MDY5YzBlOWI2OTM3Y2NmMWZjNw==", "commit": {"author": {"name": "Pat Haugen", "email": "pthaugen@linux.ibm.com", "date": "2021-06-08T16:41:55Z"}, "committer": {"name": "Pat Haugen", "email": "pthaugen@linux.ibm.com", "date": "2021-06-08T16:41:55Z"}, "message": "Update Power10 scheduling description for new fused instruction types.\n\ngcc/ChangeLog:\n\n\t* config/rs6000/power10.md (power10-fused-load, power10-fused-store,\n\tpower10-fused_alu, power10-fused-vec, power10-fused-branch): New.", "tree": {"sha": "9a8369f63f325dc7969e7eb5a581986c3cd08681", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9a8369f63f325dc7969e7eb5a581986c3cd08681"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/69bb37f9e0143fbca3124069c0e9b6937ccf1fc7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/69bb37f9e0143fbca3124069c0e9b6937ccf1fc7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/69bb37f9e0143fbca3124069c0e9b6937ccf1fc7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/69bb37f9e0143fbca3124069c0e9b6937ccf1fc7/comments", "author": null, "committer": null, "parents": [{"sha": "941aa24ca9553b422dba6e267448ddd952bc52d1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/941aa24ca9553b422dba6e267448ddd952bc52d1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/941aa24ca9553b422dba6e267448ddd952bc52d1"}], "stats": {"total": 25, "additions": 25, "deletions": 0}, "files": [{"sha": "0186ae958965790ed24d68da7a9b5e460294ec80", "filename": "gcc/config/rs6000/power10.md", "status": "modified", "additions": 25, "deletions": 0, "changes": 25, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/69bb37f9e0143fbca3124069c0e9b6937ccf1fc7/gcc%2Fconfig%2Frs6000%2Fpower10.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/69bb37f9e0143fbca3124069c0e9b6937ccf1fc7/gcc%2Fconfig%2Frs6000%2Fpower10.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fpower10.md?ref=69bb37f9e0143fbca3124069c0e9b6937ccf1fc7", "patch": "@@ -100,6 +100,11 @@\n        (eq_attr \"cpu\" \"power10\"))\n   \"DU_any_power10,LU_power10\")\n \n+(define_insn_reservation \"power10-fused-load\" 4\n+  (and (eq_attr \"type\" \"fused_load_cmpi,fused_addis_load,fused_load_load\")\n+       (eq_attr \"cpu\" \"power10\"))\n+  \"DU_even_power10,LU_power10\")\n+\n (define_insn_reservation \"power10-prefixed-load\" 4\n   (and (eq_attr \"type\" \"load\")\n        (eq_attr \"update\" \"no\")\n@@ -176,6 +181,11 @@\n        (eq_attr \"cpu\" \"power10\"))\n   \"DU_any_power10,STU_power10\")\n \n+(define_insn_reservation \"power10-fused-store\" 0\n+  (and (eq_attr \"type\" \"fused_store_store\")\n+       (eq_attr \"cpu\" \"power10\"))\n+  \"DU_even_power10,STU_power10\")\n+\n (define_insn_reservation \"power10-prefixed-store\" 0\n   (and (eq_attr \"type\" \"store,fpstore,vecstore\")\n        (eq_attr \"prefixed\" \"yes\")\n@@ -244,6 +254,11 @@\n (define_bypass 4 \"power10-alu\"\n \t\t \"power10-crlogical,power10-mfcr,power10-mfcrf\")\n \n+(define_insn_reservation \"power10-fused_alu\" 2\n+  (and (eq_attr \"type\" \"fused_arith_logical,fused_cmp_isel,fused_carry\")\n+       (eq_attr \"cpu\" \"power10\"))\n+  \"DU_even_power10,EXU_power10\")\n+\n ; paddi\n (define_insn_reservation \"power10-paddi\" 2\n   (and (eq_attr \"type\" \"add\")\n@@ -403,6 +418,11 @@\n        (eq_attr \"cpu\" \"power10\"))\n   \"DU_any_power10,EXU_power10\")\n \n+(define_insn_reservation \"power10-fused-vec\" 2\n+  (and (eq_attr \"type\" \"fused_vector\")\n+       (eq_attr \"cpu\" \"power10\"))\n+  \"DU_even_power10,EXU_power10\")\n+\n (define_insn_reservation \"power10-veccmp\" 3\n   (and (eq_attr \"type\" \"veccmp\")\n        (eq_attr \"cpu\" \"power10\"))\n@@ -490,6 +510,11 @@\n        (eq_attr \"cpu\" \"power10\"))\n   \"DU_any_power10,STU_power10\")\n \n+(define_insn_reservation \"power10-fused-branch\" 3\n+  (and (eq_attr \"type\" \"fused_mtbc\")\n+       (eq_attr \"cpu\" \"power10\"))\n+  \"DU_even_power10,STU_power10\")\n+\n \n ; Crypto\n (define_insn_reservation \"power10-crypto\" 4"}]}