#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Nov 20 17:49:05 2025
# Process ID         : 1772
# Current directory  : C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/zynq_design_1_matrix_multiplier_0_7_synth_1
# Command line       : vivado.exe -log zynq_design_1_matrix_multiplier_0_7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_design_1_matrix_multiplier_0_7.tcl
# Log file           : C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/zynq_design_1_matrix_multiplier_0_7_synth_1/zynq_design_1_matrix_multiplier_0_7.vds
# Journal file       : C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/zynq_design_1_matrix_multiplier_0_7_synth_1\vivado.jou
# Running On         : Danials-Laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 5900HX with Radeon Graphics        
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33720 MB
# Swap memory        : 7516 MB
# Total Virtual      : 41236 MB
# Available Virtual  : 22130 MB
#-----------------------------------------------------------
source zynq_design_1_matrix_multiplier_0_7.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/ip_repo/matrix_multiplier_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top zynq_design_1_matrix_multiplier_0_7 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1289.852 ; gain = 494.062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_design_1_matrix_multiplier_0_7' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_matrix_multiplier_0_7/synth/zynq_design_1_matrix_multiplier_0_7.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'matrix_multiplier' declared at 'c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/hdl/matrix_multiplier.vhd:5' bound to instance 'U0' of component 'matrix_multiplier' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_matrix_multiplier_0_7/synth/zynq_design_1_matrix_multiplier_0_7.vhd:152]
INFO: [Synth 8-638] synthesizing module 'matrix_multiplier' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/hdl/matrix_multiplier.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'matrix_multiplier_slave_lite_v1_0_S00_AXI' declared at 'c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/hdl/matrix_multiplier_slave_lite_v1_0_S00_AXI.vhd:5' bound to instance 'matrix_multiplier_slave_lite_v1_0_S00_AXI_inst' of component 'matrix_multiplier_slave_lite_v1_0_S00_AXI' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/hdl/matrix_multiplier.vhd:85]
INFO: [Synth 8-638] synthesizing module 'matrix_multiplier_slave_lite_v1_0_S00_AXI' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/hdl/matrix_multiplier_slave_lite_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-638] synthesizing module 'matrix_mult' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/src/matrix_mult.vhd:58]
INFO: [Synth 8-638] synthesizing module 'multiplier' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/src/multiplier.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (0#1) [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/src/multiplier.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/src/ripple_carry_adder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (0#1) [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/src/ripple_carry_adder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'matrix_mult' (0#1) [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/src/matrix_mult.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'matrix_multiplier_slave_lite_v1_0_S00_AXI' (0#1) [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/hdl/matrix_multiplier_slave_lite_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'matrix_multiplier' (0#1) [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ipshared/62c9/hdl/matrix_multiplier.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'zynq_design_1_matrix_multiplier_0_7' (0#1) [c:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.gen/sources_1/bd/zynq_design_1/ip/zynq_design_1_matrix_multiplier_0_7/synth/zynq_design_1_matrix_multiplier_0_7.vhd:82]
WARNING: [Synth 8-7129] Port A_r1[31] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[30] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[29] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[28] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[27] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[26] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[25] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[24] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[23] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[22] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[15] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[14] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[7] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[6] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[31] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[30] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[29] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[28] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[27] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[26] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[25] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[24] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[23] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[22] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[15] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[14] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[7] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r2[6] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[31] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[30] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[29] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[28] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[27] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[26] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[25] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[24] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[23] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[22] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[15] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[14] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[7] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r3[6] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[31] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[30] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[29] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[28] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[27] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[26] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[25] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[24] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[23] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[22] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[15] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[14] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[7] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r1[6] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[31] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[30] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[29] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[28] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[27] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[26] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[25] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[24] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[23] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[22] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[15] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[14] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[7] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r2[6] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[31] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[30] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[29] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[28] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[27] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[26] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[25] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[24] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[23] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[22] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[15] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[14] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[7] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_r3[6] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module matrix_multiplier_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module matrix_multiplier_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module matrix_multiplier_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module matrix_multiplier_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module matrix_multiplier_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module matrix_multiplier_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1408.469 ; gain = 612.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1408.469 ; gain = 612.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1408.469 ; gain = 612.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1408.469 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1444.332 ; gain = 1.773
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1444.332 ; gain = 648.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1444.332 ; gain = 648.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1444.332 ; gain = 648.543
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'matrix_multiplier_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'matrix_multiplier_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'matrix_multiplier_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'matrix_multiplier_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1444.332 ; gain = 648.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 252   
+---Registers : 
	               32 Bit    Registers := 15    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   7 Input   32 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port A_r1[31] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[30] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[29] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[28] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[27] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[26] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[25] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[24] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[23] in module matrix_mult is either unconnected or has no load
WARNING: [Synth 8-7129] Port A_r1[22] in module matrix_mult is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1530.891 ; gain = 735.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1619.660 ; gain = 823.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1623.324 ; gain = 827.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1675.309 ; gain = 879.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1860.230 ; gain = 1064.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1860.230 ; gain = 1064.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1860.230 ; gain = 1064.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1860.230 ; gain = 1064.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1860.230 ; gain = 1064.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1860.230 ; gain = 1064.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   162|
|2     |LUT1   |     1|
|3     |LUT2   |   136|
|4     |LUT3   |   157|
|5     |LUT4   |   307|
|6     |LUT5   |   529|
|7     |LUT6   |   499|
|8     |MUXF7  |    28|
|9     |MUXF8  |    14|
|10    |FDRE   |   335|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1860.230 ; gain = 1064.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 91 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1860.230 ; gain = 1028.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1860.230 ; gain = 1064.441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1869.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1873.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ce7b7167
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1873.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/zynq_design_1_matrix_multiplier_0_7_synth_1/zynq_design_1_matrix_multiplier_0_7.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zynq_design_1_matrix_multiplier_0_7, cache-ID = f058c68391309cb4
INFO: [Coretcl 2-1174] Renamed 30 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1873.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/ENGG 3050/Custom_Matrix_Multiplier/Block_Design/Block_Design.runs/zynq_design_1_matrix_multiplier_0_7_synth_1/zynq_design_1_matrix_multiplier_0_7.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file zynq_design_1_matrix_multiplier_0_7_utilization_synth.rpt -pb zynq_design_1_matrix_multiplier_0_7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 20 17:50:12 2025...
