0.6
2019.2
Nov  6 2019
21:57:16
D:/lab_example/lab_example/lab_example.sim/sim_1/synth/func/xsim/top_tb_func_synth.v,1616428929,verilog,,D:/lab_example/tb/top_tb.v,,glbl;top,,,,,,,,
D:/lab_example/tb/top_tb.v,1616423035,verilog,,,,top_tb,,,,,,,,
