{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 18:35:06 2021 " "Info: Processing started: Wed Sep 29 18:35:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L2_2 -c L2_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L2_2 -c L2_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 144 24 192 160 "CLK" "" } } } } { "d:/programms/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programms/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst8 inst8 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"inst8\" and destination register \"inst8\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst8 1 REG LCFF_X34_Y8_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst8~0 2 COMB LCCOMB_X34_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 1; COMB Node = 'inst8~0'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst8 inst8~0 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns inst8 3 REG LCFF_X34_Y8_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst8~0 inst8 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst8 inst8~0 inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst8 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.099 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns CLK 1 CLK PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 144 24 192 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.618 ns) 3.099 ns inst8 2 REG LCFF_X34_Y8_N1 2 " "Info: 2: + IC(1.701 ns) + CELL(0.618 ns) = 3.099 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK inst8 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 45.11 % ) " "Info: Total cell delay = 1.398 ns ( 45.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.701 ns ( 54.89 % ) " "Info: Total interconnect delay = 1.701 ns ( 54.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { CLK inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { CLK {} CLK~combout {} inst8 {} } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.099 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns CLK 1 CLK PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 144 24 192 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.618 ns) 3.099 ns inst8 2 REG LCFF_X34_Y8_N1 2 " "Info: 2: + IC(1.701 ns) + CELL(0.618 ns) = 3.099 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK inst8 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 45.11 % ) " "Info: Total cell delay = 1.398 ns ( 45.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.701 ns ( 54.89 % ) " "Info: Total interconnect delay = 1.701 ns ( 54.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { CLK inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { CLK {} CLK~combout {} inst8 {} } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { CLK inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { CLK {} CLK~combout {} inst8 {} } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst8 inst8~0 inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst8 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { CLK inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { CLK {} CLK~combout {} inst8 {} } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { inst8 {} } {  } {  } "" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst8 M\[4\] CLK 3.421 ns register " "Info: tsu for register \"inst8\" (data pin = \"M\[4\]\", clock pin = \"CLK\") is 3.421 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.430 ns + Longest pin register " "Info: + Longest pin to register delay is 6.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns M\[4\] 1 PIN PIN_AA10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 1; PIN Node = 'M\[4\]'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[4] } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 88 -80 88 104 "M\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.484 ns) + CELL(0.378 ns) 5.634 ns BL1:inst\|inst27~0 2 COMB LCCOMB_X34_Y8_N6 2 " "Info: 2: + IC(4.484 ns) + CELL(0.378 ns) = 5.634 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 2; COMB Node = 'BL1:inst\|inst27~0'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { M[4] BL1:inst|inst27~0 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BL1.bdf" { { 280 1360 1424 424 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.378 ns) 6.275 ns inst8~0 3 COMB LCCOMB_X34_Y8_N0 1 " "Info: 3: + IC(0.263 ns) + CELL(0.378 ns) = 6.275 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 1; COMB Node = 'inst8~0'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { BL1:inst|inst27~0 inst8~0 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.430 ns inst8 4 REG LCFF_X34_Y8_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.430 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst8~0 inst8 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 26.17 % ) " "Info: Total cell delay = 1.683 ns ( 26.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.747 ns ( 73.83 % ) " "Info: Total interconnect delay = 4.747 ns ( 73.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { M[4] BL1:inst|inst27~0 inst8~0 inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { M[4] {} M[4]~combout {} BL1:inst|inst27~0 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 4.484ns 0.263ns 0.000ns } { 0.000ns 0.772ns 0.378ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.099 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns CLK 1 CLK PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 144 24 192 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.618 ns) 3.099 ns inst8 2 REG LCFF_X34_Y8_N1 2 " "Info: 2: + IC(1.701 ns) + CELL(0.618 ns) = 3.099 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK inst8 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 45.11 % ) " "Info: Total cell delay = 1.398 ns ( 45.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.701 ns ( 54.89 % ) " "Info: Total interconnect delay = 1.701 ns ( 54.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { CLK inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { CLK {} CLK~combout {} inst8 {} } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { M[4] BL1:inst|inst27~0 inst8~0 inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { M[4] {} M[4]~combout {} BL1:inst|inst27~0 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 4.484ns 0.263ns 0.000ns } { 0.000ns 0.772ns 0.378ns 0.378ns 0.155ns } "" } } { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { CLK inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { CLK {} CLK~combout {} inst8 {} } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Bl1_OUT inst8 8.185 ns register " "Info: tco from clock \"CLK\" to destination pin \"Bl1_OUT\" through register \"inst8\" is 8.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.099 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns CLK 1 CLK PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 144 24 192 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.618 ns) 3.099 ns inst8 2 REG LCFF_X34_Y8_N1 2 " "Info: 2: + IC(1.701 ns) + CELL(0.618 ns) = 3.099 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK inst8 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 45.11 % ) " "Info: Total cell delay = 1.398 ns ( 45.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.701 ns ( 54.89 % ) " "Info: Total interconnect delay = 1.701 ns ( 54.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { CLK inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { CLK {} CLK~combout {} inst8 {} } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.992 ns + Longest register pin " "Info: + Longest register to pin delay is 4.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst8 1 REG LCFF_X34_Y8_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.272 ns) 0.522 ns lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X34_Y8_N16 1 " "Info: 2: + IC(0.250 ns) + CELL(0.272 ns) = 0.522 ns; Loc. = LCCOMB_X34_Y8_N16; Fanout = 1; COMB Node = 'lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { inst8 lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_nnc.tdf" "" { Text "C:/Users/Vlad/Desktop/L2_2/db/mux_nnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(2.164 ns) 4.992 ns Bl1_OUT 3 PIN PIN_W21 0 " "Info: 3: + IC(2.306 ns) + CELL(2.164 ns) = 4.992 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'Bl1_OUT'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 Bl1_OUT } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 264 936 1112 280 "Bl1_OUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.436 ns ( 48.80 % ) " "Info: Total cell delay = 2.436 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.556 ns ( 51.20 % ) " "Info: Total interconnect delay = 2.556 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { inst8 lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 Bl1_OUT } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { inst8 {} lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Bl1_OUT {} } { 0.000ns 0.250ns 2.306ns } { 0.000ns 0.272ns 2.164ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { CLK inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { CLK {} CLK~combout {} inst8 {} } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.780ns 0.618ns } "" } } { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { inst8 lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 Bl1_OUT } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "4.992 ns" { inst8 {} lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Bl1_OUT {} } { 0.000ns 0.250ns 2.306ns } { 0.000ns 0.272ns 2.164ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "M\[4\] Bl1_OUT 10.751 ns Longest " "Info: Longest tpd from source pin \"M\[4\]\" to destination pin \"Bl1_OUT\" is 10.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns M\[4\] 1 PIN PIN_AA10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 1; PIN Node = 'M\[4\]'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[4] } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 88 -80 88 104 "M\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.484 ns) + CELL(0.378 ns) 5.634 ns BL1:inst\|inst27~0 2 COMB LCCOMB_X34_Y8_N6 2 " "Info: 2: + IC(4.484 ns) + CELL(0.378 ns) = 5.634 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 2; COMB Node = 'BL1:inst\|inst27~0'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { M[4] BL1:inst|inst27~0 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BL1.bdf" { { 280 1360 1424 424 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.378 ns) 6.281 ns lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~0 3 COMB LCCOMB_X34_Y8_N16 1 " "Info: 3: + IC(0.269 ns) + CELL(0.378 ns) = 6.281 ns; Loc. = LCCOMB_X34_Y8_N16; Fanout = 1; COMB Node = 'lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { BL1:inst|inst27~0 lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_nnc.tdf" "" { Text "C:/Users/Vlad/Desktop/L2_2/db/mux_nnc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.306 ns) + CELL(2.164 ns) 10.751 ns Bl1_OUT 4 PIN PIN_W21 0 " "Info: 4: + IC(2.306 ns) + CELL(2.164 ns) = 10.751 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'Bl1_OUT'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 Bl1_OUT } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 264 936 1112 280 "Bl1_OUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.692 ns ( 34.34 % ) " "Info: Total cell delay = 3.692 ns ( 34.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.059 ns ( 65.66 % ) " "Info: Total interconnect delay = 7.059 ns ( 65.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "10.751 ns" { M[4] BL1:inst|inst27~0 lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 Bl1_OUT } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "10.751 ns" { M[4] {} M[4]~combout {} BL1:inst|inst27~0 {} lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0 {} Bl1_OUT {} } { 0.000ns 0.000ns 4.484ns 0.269ns 2.306ns } { 0.000ns 0.772ns 0.378ns 0.378ns 2.164ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst8 M\[0\] CLK -2.028 ns register " "Info: th for register \"inst8\" (data pin = \"M\[0\]\", clock pin = \"CLK\") is -2.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.099 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns CLK 1 CLK PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 144 24 192 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.618 ns) 3.099 ns inst8 2 REG LCFF_X34_Y8_N1 2 " "Info: 2: + IC(1.701 ns) + CELL(0.618 ns) = 3.099 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { CLK inst8 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.398 ns ( 45.11 % ) " "Info: Total cell delay = 1.398 ns ( 45.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.701 ns ( 54.89 % ) " "Info: Total interconnect delay = 1.701 ns ( 54.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { CLK inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { CLK {} CLK~combout {} inst8 {} } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.780ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.276 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns M\[0\] 1 PIN PIN_U8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 1; PIN Node = 'M\[0\]'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[0] } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 88 -80 88 104 "M\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.978 ns) + CELL(0.053 ns) 4.848 ns BL1:inst\|inst27~1 2 COMB LCCOMB_X34_Y8_N26 2 " "Info: 2: + IC(3.978 ns) + CELL(0.053 ns) = 4.848 ns; Loc. = LCCOMB_X34_Y8_N26; Fanout = 2; COMB Node = 'BL1:inst\|inst27~1'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "4.031 ns" { M[0] BL1:inst|inst27~1 } "NODE_NAME" } } { "BL1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BL1.bdf" { { 280 1360 1424 424 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 5.121 ns inst8~0 3 COMB LCCOMB_X34_Y8_N0 1 " "Info: 3: + IC(0.220 ns) + CELL(0.053 ns) = 5.121 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 1; COMB Node = 'inst8~0'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { BL1:inst|inst27~1 inst8~0 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.276 ns inst8 4 REG LCFF_X34_Y8_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.276 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst8~0 inst8 } "NODE_NAME" } } { "BLOCK_1.bdf" "" { Schematic "C:/Users/Vlad/Desktop/L2_2/BLOCK_1.bdf" { { 496 496 560 576 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.078 ns ( 20.43 % ) " "Info: Total cell delay = 1.078 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.198 ns ( 79.57 % ) " "Info: Total interconnect delay = 4.198 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "5.276 ns" { M[0] BL1:inst|inst27~1 inst8~0 inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "5.276 ns" { M[0] {} M[0]~combout {} BL1:inst|inst27~1 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 3.978ns 0.220ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.099 ns" { CLK inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.099 ns" { CLK {} CLK~combout {} inst8 {} } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.780ns 0.618ns } "" } } { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "5.276 ns" { M[0] BL1:inst|inst27~1 inst8~0 inst8 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "5.276 ns" { M[0] {} M[0]~combout {} BL1:inst|inst27~1 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 3.978ns 0.220ns 0.000ns } { 0.000ns 0.817ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 18:35:07 2021 " "Info: Processing ended: Wed Sep 29 18:35:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
