<profile>

<ReportVersion>
<Version>2023.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu9eg-ffvb1156-2-e</Part>
<TopModelName>conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_25_14_5_3_0_16u_config6_s</TopModelName>
<TargetClockPeriod>5.00</TargetClockPeriod>
<ClockUncertainty>1.35</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>3.638</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>867</Best-caseLatency>
<Average-caseLatency>867</Average-caseLatency>
<Worst-caseLatency>867</Worst-caseLatency>
<Best-caseRealTimeLatency>4.335 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>4.335 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>4.335 us</Worst-caseRealTimeLatency>
<Interval-min>867</Interval-min>
<Interval-max>867</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<ReadInputHeight_ReadInputWidth>
<Slack>3.65</Slack>
<TripCount>144</TripCount>
<Latency>865</Latency>
<AbsoluteTimeLatency>4325</AbsoluteTimeLatency>
<PipelineII>6</PipelineII>
<PipelineDepth>8</PipelineDepth>
<InstanceList>
</InstanceList>
</ReadInputHeight_ReadInputWidth>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>firmware/nnet_utils/nnet_conv2d_stream.h:24~firmware/nnet_utils/nnet_conv2d_stream.h:75</SourceLocation>
<SummaryOfLoopViolations>
<ReadInputHeight_ReadInputWidth>
<Name>ReadInputHeight_ReadInputWidth</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>firmware/nnet_utils/nnet_conv2d_stream.h:24~firmware/nnet_utils/nnet_conv2d_stream.h:75</SourceLocation>
</ReadInputHeight_ReadInputWidth>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>9581</FF>
<LUT>40623</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>1824</BRAM_18K>
<DSP>2520</DSP>
<FF>548160</FF>
<LUT>274080</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>conv_2d_cl&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_fixed&lt;25,14,5,3,0&gt;,16u&gt;,config6&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>conv_2d_cl&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_fixed&lt;25,14,5,3,0&gt;,16u&gt;,config6&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>conv_2d_cl&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_fixed&lt;25,14,5,3,0&gt;,16u&gt;,config6&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>conv_2d_cl&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_fixed&lt;25,14,5,3,0&gt;,16u&gt;,config6&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>conv_2d_cl&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_fixed&lt;25,14,5,3,0&gt;,16u&gt;,config6&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>conv_2d_cl&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_fixed&lt;25,14,5,3,0&gt;,16u&gt;,config6&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>conv_2d_cl&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_fixed&lt;25,14,5,3,0&gt;,16u&gt;,config6&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>conv_2d_cl&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_fixed&lt;25,14,5,3,0&gt;,16u&gt;,config6&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>conv_2d_cl&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_fixed&lt;25,14,5,3,0&gt;,16u&gt;,config6&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>conv_2d_cl&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_fixed&lt;25,14,5,3,0&gt;,16u&gt;,config6&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer5_out_dout</name>
<Object>layer5_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>48</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer5_out_num_data_valid</name>
<Object>layer5_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>9</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer5_out_fifo_cap</name>
<Object>layer5_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>9</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer5_out_empty_n</name>
<Object>layer5_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer5_out_read</name>
<Object>layer5_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer6_out_din</name>
<Object>layer6_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>400</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer6_out_num_data_valid</name>
<Object>layer6_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer6_out_fifo_cap</name>
<Object>layer6_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer6_out_full_n</name>
<Object>layer6_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>layer6_out_write</name>
<Object>layer6_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
