
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.504523                       # Number of seconds simulated
sim_ticks                                504522672500                       # Number of ticks simulated
final_tick                               3741057889500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102158                       # Simulator instruction rate (inst/s)
host_op_rate                                   122066                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17356297                       # Simulator tick rate (ticks/s)
host_mem_usage                                2645892                       # Number of bytes of host memory used
host_seconds                                 29068.57                       # Real time elapsed on the host
sim_insts                                  2969598428                       # Number of instructions simulated
sim_ops                                    3548295994                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    463113472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      5121600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        15808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst      8213056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    248184704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       241216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker        87744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     14224896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      5290304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       480064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     27798080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     50828928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       171648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        50816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     35657536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      4989888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          864502656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      8213056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     14224896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     27798080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     35657536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      85893568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    552854336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       552854336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7236148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        80025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       128329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3877886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         3769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       222264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        82661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         7501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       434345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       794202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       557149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        77967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13507854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8638349                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8638349                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     917924005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker     10151377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        31333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     16278864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    491919823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       478107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       173915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     28194761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     10485761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       951521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        65202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     55097782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    100746569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       340219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker       100721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     70675785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      9890315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1713506059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     16278864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     28194761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     55097782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     70675785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        170247191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1095796812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1095796812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1095796812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    917924005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker     10151377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        31333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     16278864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    491919823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       478107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       173915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     28194761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     10485761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       951521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        65202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     55097782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    100746569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       340219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker       100721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     70675785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      9890315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2809302870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13507854                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8638349                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13507854                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8638349                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              864122432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  380224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               552852928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               864502656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            552854336                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5941                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            785750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            939677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            835129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            821715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            791456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            820841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            867475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            847342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            995812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            750166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           795812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1025749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           746838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           796749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           809996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           871406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            525942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            567537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            539067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            556863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            537481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            538028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            565082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            531407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            536657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            513057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           546531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           549415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           533603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           518615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           531021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           548021                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1263                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  504522647000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13507854                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8638349                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2822377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3381929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1704896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1245989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1005994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  796253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  652779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  594323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  519315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  388582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 230340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  98831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  37203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  77076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 133682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 183346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 241050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 391638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 452023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 505410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 555523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 607585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 658182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 717835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 800143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 824023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 810794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 720768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 150221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  95404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  63747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  45525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  33338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  25691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  19893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3960                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11009894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.700153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.222457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.155436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8282020     75.22%     75.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1547818     14.06%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       405389      3.68%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       175499      1.59%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       189700      1.72%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        87410      0.79%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54173      0.49%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        62495      0.57%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       205390      1.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11009894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       535682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.243036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.469860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       535674    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        535682                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       535682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.125849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.106998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        530120     98.96%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          4501      0.84%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           642      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           162      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            81      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            42      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            23      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            24      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            12      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        535682                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1118126991050                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1371287859800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                67509565000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     82812.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               101562.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1712.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1095.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1713.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1095.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8071240                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3059103                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22781.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              41854488480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              22837270500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             52412513400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            28261891440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32997407040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         338397357465                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6282195750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           523043124075                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1035.312158                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   8219300123                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16846960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  479451276877                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              41433373800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              22607495625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             53060030400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27714363840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32997407040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         340175916495                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4722056250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           522710643450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1034.654046                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5668378979                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16846960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  482002490021                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2404                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   505210694000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     485                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         12137401                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.710849                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          144089702                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12138281                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.870684                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3237880261000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1021.710849                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.997765                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997765                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          880                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          880                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        354927272                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       354927272                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     97394734                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       97394734                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     46184854                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46184854                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        35103                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        35103                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       228185                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       228185                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       226957                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       226957                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    143579588                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       143579588                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    143614691                       # number of overall hits
system.cpu0.dcache.overall_hits::total      143614691                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     26064520                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26064520                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1200182                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1200182                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        46801                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        46801                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4035                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4035                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4369                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4369                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     27264702                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27264702                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     27311503                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27311503                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1348725054000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1348725054000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  28632818252                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  28632818252                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    135067500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    135067500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     27964500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     27964500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        52500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        52500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1377357872252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1377357872252                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1377357872252                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1377357872252                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    123459254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    123459254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     47385036                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47385036                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        81904                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        81904                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       232220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       232220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       231326                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       231326                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    170844290                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    170844290                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    170926194                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    170926194                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.211118                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.211118                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.025328                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025328                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.571413                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.571413                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.017376                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.017376                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018887                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018887                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.159588                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.159588                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.159785                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.159785                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51745.631763                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51745.631763                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23857.063555                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23857.063555                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 33473.977695                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33473.977695                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6400.663767                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6400.663767                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50517.987406                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50517.987406                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50431.419767                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50431.419767                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1103710                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     34654974                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            22421                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         342406                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.226618                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   101.210183                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     12137401                       # number of writebacks
system.cpu0.dcache.writebacks::total         12137401                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     14241515                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14241515                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       899638                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       899638                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3017                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3017                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     15141153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15141153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     15141153                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15141153                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11823005                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11823005                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       300544                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       300544                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        30265                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        30265                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1018                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1018                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4369                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4369                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     12123549                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12123549                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     12153814                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12153814                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3299                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3299                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4139                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4139                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7438                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7438                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 510008920500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 510008920500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   7930932249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7930932249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   2812574000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   2812574000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     39970500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     39970500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     23597500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     23597500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        50500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        50500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 517939852749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 517939852749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 520752426749                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 520752426749                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    464863000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    464863000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    464863000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    464863000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.095764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.095764                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.006343                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006343                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.369518                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.369518                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.004384                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004384                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.018887                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018887                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070963                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070963                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.071106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071106                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43136.996094                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43136.996094                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 26388.589521                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26388.589521                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 92931.571122                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 92931.571122                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 39263.752456                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39263.752456                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5401.121538                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5401.121538                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 42721.801409                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42721.801409                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 42846.832011                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42846.832011                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 140910.275841                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 140910.275841                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 62498.386663                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 62498.386663                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1509299                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.982788                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     21193883                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1509306                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    14.042138                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.982788                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.998924                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.998924                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023            7                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023     0.437500                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    183152567                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    183152567                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     21193810                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     21193810                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     21193810                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     21193810                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     21193810                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     21193810                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1511343                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1511343                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1511343                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1511343                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1511343                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1511343                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  26172113500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  26172113500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  26172113500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  26172113500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  26172113500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  26172113500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     22705153                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     22705153                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     22705153                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     22705153                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     22705153                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     22705153                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.066564                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.066564                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.066564                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.066564                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.066564                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.066564                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 17317.123578                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 17317.123578                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 17317.123578                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 17317.123578                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 17317.123578                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 17317.123578                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1509299                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1509299                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1511343                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1511343                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1511343                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1511343                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1511343                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1511343                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  23149427500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  23149427500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  23149427500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  23149427500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  23149427500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  23149427500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.066564                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.066564                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.066564                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.066564                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.066564                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.066564                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15317.123578                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15317.123578                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15317.123578                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 15317.123578                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15317.123578                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 15317.123578                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           624144                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.992943                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          237333935                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           624656                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           379.943417                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236539865000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.992943                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        476559263                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       476559263                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    237312423                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      237312423                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    237312423                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       237312423                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    237312423                       # number of overall hits
system.cpu0.icache.overall_hits::total      237312423                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       655124                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       655124                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       655124                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        655124                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       655124                       # number of overall misses
system.cpu0.icache.overall_misses::total       655124                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  20257895209                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  20257895209                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  20257895209                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  20257895209                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  20257895209                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  20257895209                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    237967547                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    237967547                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    237967547                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    237967547                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    237967547                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    237967547                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002753                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002753                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002753                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002753                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002753                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002753                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 30922.230309                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 30922.230309                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 30922.230309                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 30922.230309                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 30922.230309                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 30922.230309                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      2297731                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          321                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            38731                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.325372                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    80.250000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       624144                       # number of writebacks
system.cpu0.icache.writebacks::total           624144                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        30956                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        30956                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        30956                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        30956                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        30956                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        30956                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       624168                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       624168                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       624168                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       624168                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       624168                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       624168                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  18258288516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  18258288516                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  18258288516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  18258288516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  18258288516                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  18258288516                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.002623                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002623                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.002623                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.002623                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 29252.202157                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 29252.202157                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 29252.202157                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 29252.202157                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 29252.202157                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 29252.202157                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          282                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.460058                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs       250963                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          287                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs   874.435540                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3236991799000                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker    10.460058                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.653754                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.653754                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023            5                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023     0.312500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses      2016854                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses      2016854                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker       250993                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total       250993                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker       250993                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total       250993                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker       250993                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total       250993                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker          990                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          990                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker          990                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          990                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker          990                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          990                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     33797000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     33797000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     33797000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     33797000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     33797000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     33797000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker       251983                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total       251983                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker       251983                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total       251983                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker       251983                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total       251983                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.003929                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.003929                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.003929                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.003929                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.003929                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.003929                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 34138.383838                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 34138.383838                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 34138.383838                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 34138.383838                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 34138.383838                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 34138.383838                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          282                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          282                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker          990                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          990                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker          990                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          990                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker          990                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          990                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     31817000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     31817000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     31817000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     31817000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     31817000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     31817000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.003929                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.003929                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.003929                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.003929                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.003929                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.003929                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 32138.383838                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 32138.383838                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 32138.383838                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 32138.383838                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 32138.383838                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 32138.383838                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   505210694000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     394                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           294594                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1011.178407                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          192470579                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           295591                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           651.138157                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3263794983000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1011.178407                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.987479                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987479                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          997                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          596                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.973633                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        386701929                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       386701929                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     99604430                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       99604430                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     92384217                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      92384217                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        40125                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        40125                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       201425                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       201425                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       200119                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       200119                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    191988647                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       191988647                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    192028772                       # number of overall hits
system.cpu1.dcache.overall_hits::total      192028772                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       298032                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       298032                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       439600                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       439600                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        24057                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        24057                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3736                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3736                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2884                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2884                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       737632                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        737632                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       761689                       # number of overall misses
system.cpu1.dcache.overall_misses::total       761689                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15198116500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15198116500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  10771146413                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10771146413                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    184957000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    184957000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     18437000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18437000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        53000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        53000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25969262913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25969262913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25969262913                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25969262913                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     99902462                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     99902462                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     92823817                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     92823817                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        64182                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        64182                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       205161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       205161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       203003                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       203003                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    192726279                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    192726279                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    192790461                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    192790461                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.002983                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002983                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004736                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004736                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.374825                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.374825                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.018210                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018210                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.014207                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014207                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003827                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003827                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003951                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003951                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50994.914976                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50994.914976                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 24502.152896                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 24502.152896                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 49506.691649                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49506.691649                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6392.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6392.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35206.258558                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35206.258558                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34094.312656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34094.312656                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3877                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2595437                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          48775                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.122449                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    53.212445                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       294594                       # number of writebacks
system.cpu1.dcache.writebacks::total           294594                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128381                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128381                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       321280                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       321280                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         2791                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2791                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       449661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       449661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       449661                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       449661                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       169651                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169651                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       118320                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       118320                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        21115                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        21115                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          945                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          945                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         2884                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2884                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       287971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       287971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       309086                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       309086                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          528                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          528                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          585                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          585                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1113                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1113                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7593414500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7593414500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   2883043927                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2883043927                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   2136343000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   2136343000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     54268000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     54268000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     15555000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     15555000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        51000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        51000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10476458427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10476458427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12612801427                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12612801427                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     54443000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     54443000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     54443000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     54443000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001698                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001698                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001275                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001275                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.328986                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.328986                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.004606                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004606                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.014207                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014207                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001494                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001494                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001603                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001603                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 44759.031777                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44759.031777                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24366.497017                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24366.497017                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 101176.556950                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 101176.556950                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 57426.455026                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57426.455026                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5393.550624                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5393.550624                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36380.255050                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36380.255050                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40806.770371                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40806.770371                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 103111.742424                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 103111.742424                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 48915.543576                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 48915.543576                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements         8236                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.959720                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       117879                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         8252                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    14.284901                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.959720                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.997482                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.997482                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            3                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1            5                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1037411                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1037411                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       117559                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       117559                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       117559                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       117559                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       117559                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       117559                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        10771                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        10771                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        10771                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        10771                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        10771                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        10771                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    567664500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    567664500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    567664500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    567664500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    567664500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    567664500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       128330                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       128330                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       128330                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       128330                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       128330                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       128330                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.083932                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.083932                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.083932                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.083932                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.083932                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.083932                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 52703.045214                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 52703.045214                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 52703.045214                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 52703.045214                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 52703.045214                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 52703.045214                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks         8236                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total         8236                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        10771                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        10771                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        10771                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        10771                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        10771                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        10771                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    546122500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    546122500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    546122500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    546122500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    546122500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    546122500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.083932                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.083932                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.083932                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.083932                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.083932                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.083932                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 50703.045214                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 50703.045214                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 50703.045214                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 50703.045214                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 50703.045214                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 50703.045214                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          1160711                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998742                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          513148363                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1161223                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           441.903375                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998742                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1030008961                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1030008961                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    513132734                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      513132734                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    513132734                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       513132734                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    513132734                       # number of overall hits
system.cpu1.icache.overall_hits::total      513132734                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1291384                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1291384                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1291384                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1291384                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1291384                       # number of overall misses
system.cpu1.icache.overall_misses::total      1291384                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  38294319844                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  38294319844                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  38294319844                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  38294319844                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  38294319844                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  38294319844                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    514424118                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    514424118                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    514424118                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    514424118                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    514424118                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    514424118                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002510                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002510                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002510                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002510                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002510                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002510                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 29653.704742                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29653.704742                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 29653.704742                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29653.704742                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 29653.704742                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29653.704742                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      6048548                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets         6610                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            99643                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets             34                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    60.702187                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   194.411765                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      1160711                       # number of writebacks
system.cpu1.icache.writebacks::total          1160711                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       130658                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       130658                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       130658                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       130658                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       130658                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       130658                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1160726                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1160726                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1160726                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1160726                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1160726                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1160726                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  33049158564                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  33049158564                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  33049158564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  33049158564                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  33049158564                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  33049158564                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.002256                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002256                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.002256                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002256                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.002256                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002256                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 28472.833868                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28472.833868                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 28472.833868                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28472.833868                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 28472.833868                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28472.833868                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         2216                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.542636                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        27492                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         2228                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    12.339318                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.542636                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.971415                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.971415                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       255323                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       255323                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        27322                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        27322                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        27322                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        27322                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        27322                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        27322                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         4083                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         4083                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         4083                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         4083                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         4083                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         4083                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    190450000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    190450000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    190450000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    190450000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    190450000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    190450000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        31405                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        31405                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        31405                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        31405                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        31405                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        31405                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.130011                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.130011                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.130011                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.130011                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.130011                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.130011                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 46644.624051                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 46644.624051                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 46644.624051                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 46644.624051                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 46644.624051                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 46644.624051                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         2216                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         2216                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         4083                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         4083                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         4083                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         4083                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         4083                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         4083                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    182284000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    182284000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    182284000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    182284000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    182284000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    182284000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.130011                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.130011                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.130011                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.130011                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.130011                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.130011                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 44644.624051                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 44644.624051                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 44644.624051                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 44644.624051                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 44644.624051                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 44644.624051                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   505210694000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     563                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7768122                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1021.889604                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          220809975                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7769146                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.421396                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238422647500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1021.889604                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997939                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997939                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          966                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        560806209                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       560806209                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     57633699                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57633699                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    154073352                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     154073352                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       824346                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       824346                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      4055778                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4055778                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4071108                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4071108                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    211707051                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       211707051                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    212531397                       # number of overall hits
system.cpu2.dcache.overall_hits::total      212531397                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1131577                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1131577                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54575804                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54575804                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       107878                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       107878                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        35221                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        35221                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6494                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6494                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55707381                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55707381                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55815259                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55815259                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  64022882500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  64022882500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1150913894604                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1150913894604                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1601280500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1601280500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     76802000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     76802000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1214936777104                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1214936777104                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1214936777104                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1214936777104                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     58765276                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     58765276                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    208649156                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    208649156                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       932224                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       932224                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4090999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4090999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4077602                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4077602                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    267414432                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    267414432                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    268346656                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    268346656                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019256                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019256                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.261567                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.261567                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.115721                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.115721                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008609                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008609                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001593                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001593                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.208319                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.208319                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.207997                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.207997                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 56578.458647                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56578.458647                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 21088.354367                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 21088.354367                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 45463.800006                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 45463.800006                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 11826.609178                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11826.609178                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 21809.260376                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21809.260376                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 21767.108115                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21767.108115                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1249                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    235479488                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6780304                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    96.076923                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    34.729931                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7768122                       # number of writebacks
system.cpu2.dcache.writebacks::total          7768122                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       328819                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       328819                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47568723                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47568723                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        34022                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        34022                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47897542                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47897542                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47897542                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47897542                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       802758                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       802758                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      7007081                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      7007081                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        79287                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        79287                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1199                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1199                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6494                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6494                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7809839                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7809839                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7889126                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7889126                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          365                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          370                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          370                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          735                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          735                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  51319902000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51319902000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 151164355608                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 151164355608                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5561935500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5561935500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     58717000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     58717000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     70309000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     70309000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 202484257608                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 202484257608                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 208046193108                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 208046193108                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     30774000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     30774000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     30774000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     30774000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.013660                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013660                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033583                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033583                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.085051                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.085051                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000293                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000293                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001593                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001593                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.029205                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029205                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029399                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029399                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 63929.480616                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 63929.480616                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21573.085227                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21573.085227                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 70149.400280                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 70149.400280                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 48971.643036                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48971.643036                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 10826.763166                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10826.763166                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25926.815855                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25926.815855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26371.260024                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26371.260024                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 84312.328767                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 84312.328767                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 41869.387755                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 41869.387755                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        16101                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.918391                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       866778                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        16116                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    53.783693                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.918391                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.994899                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.994899                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8161452                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8161452                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       866565                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       866565                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       866565                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       866565                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       866565                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       866565                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       136548                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       136548                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       136548                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       136548                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       136548                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       136548                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1596073000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1596073000                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1596073000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1596073000                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1596073000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1596073000                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker      1003113                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total      1003113                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker      1003113                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total      1003113                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker      1003113                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total      1003113                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.136124                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.136124                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.136124                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.136124                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.136124                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.136124                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11688.732167                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11688.732167                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11688.732167                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11688.732167                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11688.732167                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11688.732167                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        16101                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        16101                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       136548                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       136548                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       136548                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       136548                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       136548                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       136548                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1322977000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1322977000                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1322977000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1322977000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1322977000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1322977000                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.136124                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.136124                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.136124                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.136124                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.136124                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.136124                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9688.732167                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9688.732167                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9688.732167                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9688.732167                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9688.732167                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9688.732167                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1848558                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.989024                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          190908244                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1849070                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           103.245547                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236971595500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.989024                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        387772561                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       387772561                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    190894869                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      190894869                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    190894869                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       190894869                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    190894869                       # number of overall hits
system.cpu2.icache.overall_hits::total      190894869                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2067120                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2067120                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2067120                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2067120                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2067120                       # number of overall misses
system.cpu2.icache.overall_misses::total      2067120                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  69886289939                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  69886289939                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  69886289939                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  69886289939                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  69886289939                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  69886289939                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    192961989                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    192961989                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    192961989                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    192961989                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    192961989                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    192961989                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.010713                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010713                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.010713                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010713                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.010713                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010713                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 33808.530680                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33808.530680                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 33808.530680                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33808.530680                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 33808.530680                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33808.530680                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      3749347                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          835                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            55500                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    67.555802                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets   139.166667                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1848558                       # number of writebacks
system.cpu2.icache.writebacks::total          1848558                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       218537                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       218537                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       218537                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       218537                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       218537                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       218537                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1848583                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1848583                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1848583                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1848583                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1848583                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1848583                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  55136385840                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  55136385840                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  55136385840                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  55136385840                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  55136385840                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  55136385840                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009580                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009580                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009580                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009580                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009580                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009580                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 29826.297137                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 29826.297137                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 29826.297137                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 29826.297137                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 29826.297137                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 29826.297137                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          725                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    15.308968                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         8655                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          738                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    11.727642                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3236985953000                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    15.308968                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.956811                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.956811                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::4           11                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        87796                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        87796                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         8549                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         8549                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         8549                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         8549                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         8549                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         8549                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         2156                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         2156                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         2156                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         2156                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         2156                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         2156                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     66391000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     66391000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     66391000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     66391000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     66391000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     66391000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker        10705                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10705                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker        10705                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10705                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker        10705                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10705                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.201401                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.201401                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.201401                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.201401                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.201401                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.201401                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 30793.599258                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 30793.599258                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 30793.599258                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 30793.599258                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 30793.599258                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 30793.599258                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          725                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          725                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         2156                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         2156                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         2156                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         2156                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         2156                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         2156                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     62079000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     62079000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     62079000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     62079000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     62079000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     62079000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.201401                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.201401                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.201401                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.201401                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.201401                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.201401                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 28793.599258                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 28793.599258                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 28793.599258                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 28793.599258                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 28793.599258                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 28793.599258                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   505210694000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1099                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           174753                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          977.321593                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          412515470                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           175750                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          2347.171949                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   977.321593                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.954416                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.954416                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          997                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          426                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.973633                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        826545483                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       826545483                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    210933744                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      210933744                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    197454784                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     197454784                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        37547                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        37547                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      2021088                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      2021088                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      2021527                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      2021527                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    408388528                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       408388528                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    408426075                       # number of overall hits
system.cpu3.dcache.overall_hits::total      408426075                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       223194                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       223194                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       430272                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       430272                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        51536                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        51536                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4414                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4414                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2526                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2526                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       653466                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        653466                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       705002                       # number of overall misses
system.cpu3.dcache.overall_misses::total       705002                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14655365500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14655365500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   8782709448                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8782709448                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    224603500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    224603500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     17467000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     17467000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23438074948                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23438074948                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23438074948                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23438074948                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    211156938                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    211156938                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    197885056                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    197885056                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        89083                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        89083                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      2025502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      2025502                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      2024053                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      2024053                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    409041994                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    409041994                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    409131077                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    409131077                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.001057                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001057                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.002174                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002174                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.578517                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.578517                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.002179                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.002179                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.001248                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001248                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.001598                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001598                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.001723                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001723                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 65662.004803                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 65662.004803                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 20411.993920                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 20411.993920                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 50884.345265                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 50884.345265                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6914.885194                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6914.885194                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35867.321250                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35867.321250                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33245.402067                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33245.402067                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3350                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3180489                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          60695                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   186.111111                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    52.401170                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       174753                       # number of writebacks
system.cpu3.dcache.writebacks::total           174753                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       140675                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       140675                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       362569                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       362569                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         3248                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         3248                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       503244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       503244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       503244                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       503244                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        82519                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        82519                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        67703                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        67703                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        38040                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        38040                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1166                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1166                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2526                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2526                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       150222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       150222                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       188262                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       188262                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          293                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          293                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          291                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          291                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          584                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          584                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5109830500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5109830500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1719200959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1719200959                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   3476853000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3476853000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     72539000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     72539000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     14941000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14941000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6829031459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6829031459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  10305884459                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10305884459                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     18566000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     18566000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     18566000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     18566000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.427018                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.427018                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000576                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.001248                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001248                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.000367                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000367                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.000460                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000460                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 61923.078321                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 61923.078321                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25393.275911                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25393.275911                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 91399.921136                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 91399.921136                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 62211.835334                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62211.835334                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5914.885194                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5914.885194                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 45459.596191                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 45459.596191                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 54742.244632                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 54742.244632                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 63365.187713                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 63365.187713                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 31791.095890                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 31791.095890                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         4954                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.957417                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       924065                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         4970                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   185.928571                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.957417                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.997339                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.997339                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1           11                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      7449737                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      7449737                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker       922855                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       922855                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker       922855                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       922855                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker       922855                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       922855                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker         7433                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         7433                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker         7433                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         7433                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker         7433                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         7433                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    352586500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    352586500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    352586500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    352586500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    352586500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    352586500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker       930288                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       930288                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker       930288                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       930288                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker       930288                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       930288                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.007990                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.007990                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.007990                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.007990                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.007990                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.007990                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 47435.288578                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 47435.288578                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 47435.288578                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 47435.288578                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 47435.288578                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 47435.288578                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         4954                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         4954                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker         7433                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         7433                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker         7433                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         7433                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker         7433                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         7433                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    337720500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    337720500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    337720500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    337720500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    337720500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    337720500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.007990                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.007990                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.007990                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.007990                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.007990                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.007990                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 45435.288578                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 45435.288578                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 45435.288578                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 45435.288578                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 45435.288578                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 45435.288578                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          7019640                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999239                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          451422442                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          7020152                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            64.303799                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999239                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        924342045                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       924342045                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    451394026                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      451394026                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    451394026                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       451394026                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    451394026                       # number of overall hits
system.cpu3.icache.overall_hits::total      451394026                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      7267169                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      7267169                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      7267169                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       7267169                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      7267169                       # number of overall misses
system.cpu3.icache.overall_misses::total      7267169                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 135774411250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 135774411250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 135774411250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 135774411250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 135774411250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 135774411250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    458661195                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    458661195                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    458661195                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    458661195                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    458661195                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    458661195                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.015844                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.015844                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.015844                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.015844                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.015844                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.015844                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 18683.260462                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18683.260462                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 18683.260462                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18683.260462                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 18683.260462                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18683.260462                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs      7042851                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          825                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           328456                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    21.442297                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets   103.125000                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      7019640                       # number of writebacks
system.cpu3.icache.writebacks::total          7019640                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       247514                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       247514                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       247514                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       247514                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       247514                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       247514                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      7019655                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      7019655                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      7019655                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      7019655                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      7019655                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      7019655                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 116767444282                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 116767444282                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 116767444282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 116767444282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 116767444282                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 116767444282                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.015305                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.015305                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.015305                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.015305                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.015305                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.015305                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 16634.356572                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16634.356572                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 16634.356572                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16634.356572                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 16634.356572                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16634.356572                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements         1060                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.466711                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs        16076                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs         1070                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    15.024299                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    15.466711                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.966669                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.966669                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           10                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023     0.625000                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       151643                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       151643                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker        15847                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total        15847                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker        15847                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total        15847                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker        15847                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total        15847                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         2763                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         2763                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         2763                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         2763                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         2763                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         2763                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker    110479000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total    110479000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker    110479000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total    110479000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker    110479000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total    110479000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker        18610                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total        18610                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker        18610                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total        18610                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker        18610                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total        18610                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.148469                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.148469                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.148469                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.148469                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.148469                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.148469                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 39985.161057                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 39985.161057                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 39985.161057                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 39985.161057                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 39985.161057                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 39985.161057                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks         1060                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total         1060                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         2763                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         2763                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         2763                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         2763                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         2763                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         2763                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker    104953000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total    104953000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker    104953000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total    104953000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker    104953000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total    104953000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.148469                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.148469                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.148469                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.148469                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.148469                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.148469                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 37985.161057                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 37985.161057                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 37985.161057                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 37985.161057                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 37985.161057                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 37985.161057                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4251                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4251                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155071                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155071                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3486                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303406                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303406                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318644                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6554                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9645880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9645880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9655920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3909539                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9837120                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           786060373                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10743000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           152830000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151682                       # number of replacements
system.iocache.tags.tagsinuse               15.993227                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151698                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236717822000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.993227                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999577                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999577                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1365327                       # Number of tag accesses
system.iocache.tags.data_accesses             1365327                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         1127                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1127                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151703                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151703                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151703                       # number of overall misses
system.iocache.overall_misses::total           151703                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    128808523                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    128808523                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18018547850                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18018547850                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18147356373                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18147356373                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18147356373                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18147356373                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide         1127                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1127                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151703                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151703                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151703                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151703                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114293.276841                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114293.276841                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 119664.142028                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 119664.142028                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 119624.241927                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119624.241927                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 119624.241927                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119624.241927                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           927                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   61                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    15.196721                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide         1127                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1127                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151703                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151703                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151703                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151703                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     72458523                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     72458523                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10481043121                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10481043121                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10553501644                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10553501644                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10553501644                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10553501644                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64293.276841                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64293.276841                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 69606.332490                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 69606.332490                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 69566.861855                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69566.861855                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 69566.861855                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69566.861855                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         53429773                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            54811168                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1205295                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                747                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4995664                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  12225368                       # number of replacements
system.l2.tags.tagsinuse                 31506.124725                       # Cycle average of tags in use
system.l2.tags.total_refs                    25834560                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12256676                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.107795                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31360.754421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   145.370304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.957054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961491                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           559                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            69                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16066                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.017059                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002106                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.936279                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 550463123                       # Number of tag accesses
system.l2.tags.data_accesses                550463123                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11911022                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11911022                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     19390329                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         19390329                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   43                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       252715                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        95484                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6309760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        50391                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6708350                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1428527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       495348                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         3535                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker          987                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       937732                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         7813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1413680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         1970                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker          601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      6461860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           10752715                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7954554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       113754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       227116                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data        45860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8341284                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1428527                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          204                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       495348                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      8207269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         3535                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker          987                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       937732                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       209238                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         7813                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          458                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1413680                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6536876                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         1970                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          601                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      6461860                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        96251                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25802349                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1428527                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          204                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       495348                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      8207269                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         3535                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker          987                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       937732                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       209238                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         7813                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          458                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1413680                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6536876                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         1970                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          601                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      6461860                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        96251                       # number of overall hits
system.l2.overall_hits::total                25802349                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         2815                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3209                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       111461                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3446                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             120931                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          492                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          322                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2430                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          349                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3593                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        39902                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        16582                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       581291                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        11436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              649211                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        80033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       128781                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         3782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         1385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       222989                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         7511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       434902                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2689                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       557791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1441423                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3887329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        70074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       646155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        69344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4672902                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        80033                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          251                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       128781                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3927231                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         3782                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       222989                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        86656                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         7511                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          514                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       434902                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1227446                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2689                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          795                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       557791                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        80780                       # number of demand (read+write) misses
system.l2.demand_misses::total                6763536                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        80033                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          251                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       128781                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3927231                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         3782                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1385                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       222989                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        86656                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         7511                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          514                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       434902                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1227446                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2689                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          795                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       557791                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        80780                       # number of overall misses
system.l2.overall_misses::total               6763536                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      3513000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      5078000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      6272000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      5701000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     20564000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3232500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      2487500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     29009000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      2527500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     37256500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5681511980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   1990583994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  96580160618                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   1195966997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  105448223589                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   9707514999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     26915000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  14347363494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    487996500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    162230500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  25661743988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    736595500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     51471500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  43888744491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    300231000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker     91526500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  66957086976                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 162419420448                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 441875026738                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   8708888447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  54014955000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   8141211958                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 512740082143                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   9707514999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     26915000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  14347363494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 447556538718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    487996500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    162230500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  25661743988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  10699472441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    736595500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     51471500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  43888744491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 150595115618                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    300231000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     91526500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  66957086976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   9337178955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     780607726180                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   9707514999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     26915000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  14347363494                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 447556538718                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    487996500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    162230500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  25661743988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  10699472441                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    736595500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     51471500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  43888744491                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 150595115618                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    300231000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     91526500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  66957086976                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   9337178955                       # number of overall miss cycles
system.l2.overall_miss_latency::total    780607726180                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11911022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11911022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     19390329                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     19390329                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2817                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3223                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       111479                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3455                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           120974                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          492                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          322                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2430                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          349                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3593                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       292617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       112066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6891051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        61827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7357561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1508560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       624129                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker         7317                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         2372                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1160721                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        15324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1848582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         4659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      7019651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12194138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11841883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       183828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       873271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       115204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13014186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1508560                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          455                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       624129                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     12134500                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         7317                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2372                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1160721                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       295894                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        15324                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          972                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1848582                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7764322                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         4659                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1396                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      7019651                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       177031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32565885                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1508560                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          455                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       624129                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     12134500                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         7317                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2372                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1160721                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       295894                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        15324                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          972                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1848582                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7764322                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         4659                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1396                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      7019651                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       177031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32565885                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.999290                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.995656                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999839                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.997395                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999645                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.136363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.147966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.084354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.184968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.088237                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.053053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.551648                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.206337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.516879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.583895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.192112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.490146                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.528807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.235262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.577162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.569484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.079461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.118206                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.328269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.381193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.739925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.601924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.359062                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.053053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.551648                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.206337                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.323642                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.516879                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.583895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.192112                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.292862                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.490146                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.528807                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.235262                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.158088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.577162                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.569484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.079461                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.456304                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.207688                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.053053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.551648                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.206337                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.323642                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.516879                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.583895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.192112                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.292862                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.490146                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.528807                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.235262                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.158088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.577162                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.569484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.079461                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.456304                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.207688                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1247.957371                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1582.424431                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    56.270803                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1654.381892                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   170.047382                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  6570.121951                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  7725.155280                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 11937.860082                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  7242.120344                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10369.190092                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 142386.646785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 120044.867567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 166147.696452                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 104579.135799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 162425.195490                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 121293.903752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 107231.075697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 111409.008270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 129031.332628                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 117133.935018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 115080.761777                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 98068.898948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 100139.105058                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 100916.400686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 111651.543325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 115127.672956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 120039.740648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112679.914534                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 113670.601778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 124281.309002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83594.423939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 117403.264277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109726.264780                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 121293.903752                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 107231.075697                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 111409.008270                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 113962.366542                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 129031.332628                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 117133.935018                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 115080.761777                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 123470.647630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 98068.898948                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 100139.105058                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 100916.400686                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 122689.809261                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 111651.543325                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 115127.672956                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 120039.740648                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 115587.756313                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115414.145231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 121293.903752                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 107231.075697                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 111409.008270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 113962.366542                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 129031.332628                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 117133.935018                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 115080.761777                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 123470.647630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 98068.898948                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 100139.105058                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 100916.400686                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 122689.809261                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 111651.543325                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 115127.672956                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 120039.740648                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 115587.756313                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115414.145231                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             199878                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2228                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      89.711849                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     53898                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8487794                       # number of writebacks
system.l2.writebacks::total                   8487794                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8032                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         1850                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       427668                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data         1352                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           438902                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.itb.walker            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst          452                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          724                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          557                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.itb.walker            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst          634                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2424                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        41307                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1048                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          869                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          629                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43853                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          452                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        49339                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          724                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         2898                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          557                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       428537                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          634                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1981                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              485179                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          452                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        49339                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          724                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         2898                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          557                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       428537                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          634                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1981                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             485179                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7336671                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7336671                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         2815                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3208                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       111461                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3446                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        120930                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          492                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          322                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         2429                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          349                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3592                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        31870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        14732                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       153623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        10084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         210309                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        80025                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          247                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       128329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         3769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         1371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       222265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         7501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       434345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2682                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       557157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1438999                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3846022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        69026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       645286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        68715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4629049                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        80025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       128329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3877892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         3769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       222265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        83758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         7501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       434345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       798909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       557157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        78799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6278357                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7336671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        80025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       128329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3877892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         3769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       222265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        83758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         7501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       434345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       798909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       557157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        78799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13615028                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3299                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          528                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          365                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          293                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4485                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4139                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          585                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          370                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          291                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5385                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7438                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1113                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          735                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          584                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9870                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1180870605933                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1180870605933                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     47332000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     53846499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1884779999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     57477500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2043435998                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      7844500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      5188500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     39332500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      5558000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     57923500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4147970563                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   1632852022                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  16871039012                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    973419270                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23625280867                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   9226746137                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     25367001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  13543304414                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    464573506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    153300001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  24267075607                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    691203504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     48387500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  41239149248                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    283702507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker     86669500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  63562702440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 153592181365                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 415299196598                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   8191011109                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  50069956603                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   7671666613                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 481231830923                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   9226746137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     25367001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  13543304414                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 419447167161                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    464573506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    153300001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  24267075607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   9823863131                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    691203504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     48387500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  41239149248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  66940995615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    283702507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     86669500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  63562702440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   8645085883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 658449293155                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1180870605933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   9226746137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     25367001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  13543304414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 419447167161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    464573506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    153300001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  24267075607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   9823863131                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    691203504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     48387500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  41239149248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  66940995615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    283702507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     86669500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  63562702440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   8645085883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1839319899088                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    436345505                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     49877503                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     27630001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     16035500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    529888509                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    436345505                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     49877503                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     27630001                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     16035500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    529888509                       # number of overall MSHR uncacheable cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.999290                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.995346                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999839                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.997395                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999636                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999588                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999722                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.108914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.131458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.163100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028584                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.053047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.542857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.205613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.515102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.577993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.191489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.489494                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.528807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.234961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.575660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.568768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.079371                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.118007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.324781                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.375492                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.738930                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.596464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.355693                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.053047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.542857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.205613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.319576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.515102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.577993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.191489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.283068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.489494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.528807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.234961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.102895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.575660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.568768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.079371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.445114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192789                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.053047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.542857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.205613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.319576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.515102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.577993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.191489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.283068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.489494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.528807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.234961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.102895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.575660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.568768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.079371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.445114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.418076                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 160954.553630                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 160954.553630                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16814.209591                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16785.068267                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16909.771122                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16679.483459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16897.676325                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 15944.105691                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16113.354037                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16192.877727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 15925.501433                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16125.695991                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 130152.825949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 110837.090823                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 109821.049010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 96531.066045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112336.042999                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 115298.295995                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 102700.408907                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 105535.805734                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 123261.742107                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 111816.193290                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 109180.822923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92148.180776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 94139.105058                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 94945.606023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 105780.203952                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 109155.541562                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 114084.005837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106735.433009                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 107981.492721                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 118665.591357                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77593.433924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 111644.715317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103959.113616                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 115298.295995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 102700.408907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 105535.805734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108163.705219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 123261.742107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 111816.193290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 109180.822923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 117288.654588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92148.180776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 94139.105058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94945.606023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 83790.513832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 105780.203952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 109155.541562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 114084.005837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 109710.603980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104876.051673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 160954.553630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 115298.295995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 102700.408907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 105535.805734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108163.705219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 123261.742107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 111816.193290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 109180.822923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 117288.654588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 92148.180776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 94139.105058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94945.606023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 83790.513832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 105780.203952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 109155.541562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 114084.005837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 109710.603980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 135094.830439                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 132265.991209                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 94464.967803                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 75698.632877                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 54728.668942                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 118146.824749                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58664.359371                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 44813.569632                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 37591.838095                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 27458.047945                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 53686.779027                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      26194245                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13798415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1574                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4485                       # Transaction distribution
system.membus.trans_dist::ReadResp           13310570                       # Transaction distribution
system.membus.trans_dist::WriteReq               5385                       # Transaction distribution
system.membus.trans_dist::WriteResp              5385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8638349                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3738700                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           139235                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          16268                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            203770                       # Transaction distribution
system.membus.trans_dist::ReadExResp           203348                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13306084                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39397452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     39417192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39720577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         9004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1407721536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1407740580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1417376100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25979                       # Total snoops (count)
system.membus.snoopTraffic                     100992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13825803                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000597                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024422                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13817552     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    8251      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            13825803                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13873341                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3859384                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         66657780834                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6162454                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        71477576504                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      150003926                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    119236284                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      7494365                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    103683300                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       75257026                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    72.583556                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        7095165                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       334085                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3211743                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3163972                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        47771                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        13018                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         20854948                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     20854948                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        14057                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     11345548                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore      9495343                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     11359605                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4597.424602                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 13038.080311                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-65535     11287218     99.36%     99.36% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-131071        53967      0.48%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-196607         8126      0.07%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-262143         4725      0.04%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-327679         2894      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::327680-393215         1554      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-458751          604      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::458752-524287          241      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-589823          133      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::589824-655359           86      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-720895           28      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::720896-786431           24      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-851967            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::851968-917503            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     11359605                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     20011135                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 11038.798399                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  7918.950014                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 19086.007774                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-65535     19737964     98.63%     98.63% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::65536-131071       189454      0.95%     99.58% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-196607        40010      0.20%     99.78% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::196608-262143        19684      0.10%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-327679        11898      0.06%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::327680-393215         6391      0.03%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-458751         2715      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::458752-524287         1222      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-589823          869      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::589824-655359          435      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-720895          213      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::720896-786431          156      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-851967           52      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::851968-917503           56      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::983040-1.04858e+06           16      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     20011135                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 504342659500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.803610                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.067714                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 459186043000     91.05%     91.05% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  27031191500      5.36%     96.41% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  14698470500      2.91%     99.32% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   2863941000      0.57%     99.89% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    259961500      0.05%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    123371500      0.02%     99.96% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     65296500      0.01%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15     91442500      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17     20579500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19       152000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21      1017500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23      1192500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 504342659500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     11213090     99.88%     99.88% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        13818      0.12%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     11226908                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     20854948                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     20854948                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     11226908                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     11226908                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     32081856                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           129536246                       # DTB read hits
system.switch_cpus0.dtb.read_misses          20676634                       # DTB read misses
system.switch_cpus0.dtb.write_hits           49757095                       # DTB write hits
system.switch_cpus0.dtb.write_misses           178314                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2376                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        14618                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            9397                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              129                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          7097                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              817                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       150212880                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       49935409                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                179293341                       # DTB hits
system.switch_cpus0.dtb.misses               20854948                       # DTB misses
system.switch_cpus0.dtb.accesses            200148289                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks           126773                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort       126773                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          601                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2       125691                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          481                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples       126292                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean    31.530105                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev  2376.023772                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-32767       126268     99.98%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-65535            1      0.00%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-98303            9      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-163839            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-196607            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-229375            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::229376-262143            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::294912-327679            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total       126292                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         3010                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 10557.475083                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  6124.095884                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 25605.463603                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-32767         2898     96.28%     96.28% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::32768-65535            2      0.07%     96.35% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-98303           49      1.63%     97.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::98304-131071           31      1.03%     99.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-163839            4      0.13%     99.14% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::163840-196607           14      0.47%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-229375            4      0.13%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::229376-262143            3      0.10%     99.83% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::294912-327679            2      0.07%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-360447            3      0.10%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         3010                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  27551178144                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.941883                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.234136                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   1602291000      5.82%      5.82% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  25947777144     94.18%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2      1110000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  27551178144                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         2051     81.10%     81.10% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          478     18.90%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         2529                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst       126773                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total       126773                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         2529                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         2529                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total       129302                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           237981476                       # ITB inst hits
system.switch_cpus0.itb.inst_misses            126773                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2376                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        14618                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            2290                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            12964                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       238108249                       # ITB inst accesses
system.switch_cpus0.itb.hits                237981476                       # DTB hits
system.switch_cpus0.itb.misses                 126773                       # DTB misses
system.switch_cpus0.itb.accesses            238108249                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          969                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          485                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 1039903.624742                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 10623626.743935                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          258     53.20%     53.20% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          227     46.80%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    179534000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          485                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 504179848741                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    504353258                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1008037421                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     18999603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             712952026                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          150003926                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     85516163                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            956627746                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       15571916                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles           1158680                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        72655                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      2542735                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       155373                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        48844                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        237967841                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       118725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           1048                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    987391594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.774352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.160180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       621776945     62.97%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       145925605     14.78%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        40404169      4.09%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       179284875     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    987391594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148808                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.707267                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        44465355                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    650760764                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        260027242                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     24766601                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7371632                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     19341435                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       415154                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     644188351                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     24391622                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7371632                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        75176081                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      586397895                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     20624017                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        251163083                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     46658886                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     614605529                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     11898188                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     20586459                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5884710                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3686668                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      13077037                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    681174650                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2727009517                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    659262830                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2799                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    524546144                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       156628517                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       610059                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       573929                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         54346209                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    142693660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     56218814                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2424077                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1850064                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         602213315                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       822222                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        575230503                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      6217382                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    122015312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    278337008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        21495                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    987391594                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582576                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.962911                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    669371484     67.79%     67.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    134993407     13.67%     81.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    115144851     11.66%     93.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     61580056      6.24%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6301754      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           42      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    987391594                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       53495018     43.23%     43.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         90419      0.07%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     43.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      47175455     38.12%     81.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     22979973     18.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           42      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    364341470     63.34%     63.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1112993      0.19%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          323      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    155489366     27.03%     90.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     54286308      9.44%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     575230503                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.570644                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          123740865                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.215115                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2267800525                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    725060072                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    534687439                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        10322                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         3854                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         2816                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     698964720                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           6606                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3272903                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     30791648                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        35375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        13306                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      5745513                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       735532                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1283620                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7371632                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      241059592                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      5290476                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    603056373                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    142693660                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     56218814                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       335854                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1352529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      3025096                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        13306                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      5571575                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2187174                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      7758749                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    543061907                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    129695371                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     11314371                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                20836                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           182461380                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       103810682                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          52766009                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.538732                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             535504919                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            534690255                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        319301133                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        520736499                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.530427                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.613172                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    109315609                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       800727                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      7080039                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    969634010                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.496091                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.337567                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    767570625     79.16%     79.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    103968864     10.72%     89.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     37911538      3.91%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     16077150      1.66%     95.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     16837873      1.74%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5667901      0.58%     97.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5949195      0.61%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3589791      0.37%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     12061073      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    969634010                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    448094099                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     481026678                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             162375317                       # Number of memory references committed
system.switch_cpus0.commit.loads            111902014                       # Number of loads committed
system.switch_cpus0.commit.membars             456616                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          94535411                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              2816                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        396629300                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4165902                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    317538839     66.01%     66.01% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1112199      0.23%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          323      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    111902014     23.26%     89.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     50473303     10.49%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    481026678                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     12061073                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1544531220                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1198437968                       # The number of ROB writes
system.switch_cpus0.timesIdled                 135016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20645827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              649412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          448087659                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            481020238                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.249643                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.249643                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444515                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444515                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       585504707                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      297698760                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2266                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1056                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2055609678                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       285893895                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1862106797                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        582743                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      237310865                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    174856480                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     16598215                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    146705612                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      105643611                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    72.010613                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       31832300                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      3928318                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2144963                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1910061                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       234902                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       231310                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           104966                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       104966                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1         7256                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        60537                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        37173                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        67793                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   756.272772                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev 10854.046374                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-65535        67555     99.65%     99.65% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-131071          164      0.24%     99.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-196607           31      0.05%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-262143           22      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-327679            6      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-393215            7      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-458751            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::458752-524287            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::786432-851967            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        67793                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        34138                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 30465.727342                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 10155.292950                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 63683.790475                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        28246     82.74%     82.74% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         4153     12.17%     94.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          679      1.99%     96.89% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          409      1.20%     98.09% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          305      0.89%     98.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215          163      0.48%     99.46% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751           96      0.28%     99.75% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           43      0.13%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823           34      0.10%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::589824-655359            2      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-720895            4      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::720896-786431            2      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::786432-851967            2      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        34138                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 375949697120                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.672940                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.480412                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 375814682620     99.96%     99.96% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3     81675500      0.02%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     27007500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7      5870000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9      7069000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      1159000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      1592000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15     10197500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17       439500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::18-19         4500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 375949697120                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        14919     78.82%     78.82% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         4008     21.18%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        18927                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       104966                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       104966                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        18927                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        18927                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       123893                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           106483838                       # DTB read hits
system.switch_cpus1.dtb.read_misses             81329                       # DTB read misses
system.switch_cpus1.dtb.write_hits           94531405                       # DTB write hits
system.switch_cpus1.dtb.write_misses            23637                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2376                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        14618                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            6985                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults             5993                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1354                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             3242                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       106565167                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       94555042                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                201015243                       # DTB hits
system.switch_cpus1.dtb.misses                 104966                       # DTB misses
system.switch_cpus1.dtb.accesses            201120209                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            17788                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        17788                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1          881                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        15262                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         1645                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        16143                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean   879.235582                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 11770.149343                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-32767        16032     99.31%     99.31% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::32768-65535           18      0.11%     99.42% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-98303           56      0.35%     99.77% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::98304-131071            5      0.03%     99.80% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-163839            7      0.04%     99.85% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::163840-196607           12      0.07%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-229375            5      0.03%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::229376-262143            2      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-294911            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::294912-327679            2      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::360448-393215            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::393216-425983            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::491520-524287            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        16143                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples         9475                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 23198.416887                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  9250.797119                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 53842.626152                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-131071         9139     96.45%     96.45% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-262143          244      2.58%     99.03% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-393215           70      0.74%     99.77% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-524287           10      0.11%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-655359            5      0.05%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::655360-786431            3      0.03%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::786432-917503            2      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::917504-1.04858e+06            1      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::1.04858e+06-1.17965e+06            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total         9475                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples  88194504788                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.890292                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.312859                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0   9684069408     10.98%     10.98% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  78502692380     89.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2      7091500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3       597000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4        54500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  88194504788                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         7234     92.39%     92.39% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M          596      7.61%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total         7830                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        17788                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        17788                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst         7830                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total         7830                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        25618                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           514431580                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             17788                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2376                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        14618                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            5111                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             3160                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       514449368                       # ITB inst accesses
system.switch_cpus1.itb.hits                514431580                       # DTB hits
system.switch_cpus1.itb.misses                  17788                       # DTB misses
system.switch_cpus1.itb.accesses            514449368                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          789                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          395                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 14235705.663291                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 60955710.248618                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          234     59.24%     59.24% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          161     40.76%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    473807500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          395                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 499178519763                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   5623103737                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               998358168                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     35318381                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1610860391                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          237310865                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    139385972                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            910086628                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       33836482                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            256809                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       164381                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       182210                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       562752                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       180874                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        514425724                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       393328                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           7237                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    963670276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.908201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.082313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        89771157      9.32%      9.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       343401001     35.63%     44.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        96018574      9.96%     54.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       434479544     45.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    963670276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.237701                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.613510                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        81262651                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    115149660                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        706952367                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     43823889                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      16481709                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     35860024                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       452664                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1664006614                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     71607756                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      16481709                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       151217611                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       33004036                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     27517777                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        680567922                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     54881221                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1596767211                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     31417311                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      4603028                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      32084305                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        132926                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3814519                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2355437990                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7656794928                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2368575114                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         7019                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1844485808                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       510952179                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1515226                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       610453                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         83025711                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    130633296                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    106482750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3410263                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     31397386                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1563499778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       990860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1372181502                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     25110525                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    304578488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined   1032286683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        39423                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    963670276                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.423912                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.991136                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    221438339     22.98%     22.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    237995659     24.70%     47.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    387030413     40.16%     87.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    108701149     11.28%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8502010      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2706      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    963670276                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      242054077     76.74%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          8784      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      45033862     14.28%     91.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     28328531      8.98%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          146      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1137228152     82.88%     82.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     16163250      1.18%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1047701      0.08%     84.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    120652101      8.79%     92.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     97090152      7.08%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1372181502                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.374438                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          315425254                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.229871                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   4048543572                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1869081761                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1345672737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        25487                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         9136                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         7761                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1687590371                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          16239                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1248568                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28261460                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4723                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        21901                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     12518439                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      4977929                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       102772                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      16481709                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       26082606                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       156833                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1564551198                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    130633296                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    106482750                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       548665                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7780                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       139563                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        21901                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect     12962532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      3770622                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     16733154                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1355420790                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    115539353                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     16658590                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                60560                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           211012565                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       170379156                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          95473212                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.357650                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1346732183                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1345680498                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        926106705                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2400954717                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.347894                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.385724                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    271253791                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       951437                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     16161683                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    922039965                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.366489                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.518952                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    285137016     30.92%     30.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    304638304     33.04%     63.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    211308913     22.92%     86.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     54109746      5.87%     92.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     25670278      2.78%     95.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     12213778      1.32%     96.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      9332648      1.01%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      6407858      0.69%     98.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     13221424      1.43%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    922039965                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1109597318                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1259957656                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             196336147                       # Number of memory references committed
system.switch_cpus1.commit.loads            102371836                       # Number of loads committed
system.switch_cpus1.commit.membars             405710                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         164162689                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              7760                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1151557925                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     29518163                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1047400516     83.13%     83.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     15173326      1.20%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1047667      0.08%     84.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    102371836      8.13%     92.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     93964311      7.46%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1259957656                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     13221424                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2438701992                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3103867554                       # The number of ROB writes
system.switch_cpus1.timesIdled                 220680                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               34687892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            11246049                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1109551809                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1259912147                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.899785                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.899785                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.111377                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.111377                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1849039077                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1061356486                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             5401                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            2736                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4435446854                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       896076992                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1893074460                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        761501                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      108403237                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     70553672                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4077820                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     87682413                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       45547809                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    51.946345                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       12446857                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3152882                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      8890419                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5430013                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      3460406                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       128606                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3667813                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3667813                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         8729                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       497192                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3161892                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       505921                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3755.069467                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  9233.062103                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-65535       504047     99.63%     99.63% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-131071         1555      0.31%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-196607          154      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-262143           66      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-327679           63      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-393215           18      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-458751            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::458752-524287            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::524288-589823            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       505921                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1969538                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7888.716288                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7140.773442                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev 10043.905388                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1955361     99.28%     99.28% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        12155      0.62%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607         1082      0.05%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          497      0.03%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          226      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215          127      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           53      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287           13      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823            8      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::655360-720895           16      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1969538                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 465991624336                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.353788                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.030085                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 462486203336     99.25%     99.25% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    384669500      0.08%     99.33% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    347199500      0.07%     99.40% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    358117500      0.08%     99.48% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    342194500      0.07%     99.56% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432417500      0.09%     99.65% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    293465500      0.06%     99.71% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1347030500      0.29%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17       326500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 465991624336                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       166516     96.65%     96.65% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         5775      3.35%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       172291                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3667813                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3667813                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       172291                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       172291                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3840104                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            67219513                       # DTB read hits
system.switch_cpus2.dtb.read_misses             80656                       # DTB read misses
system.switch_cpus2.dtb.write_hits          213818739                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3587157                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2376                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        14618                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           22134                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              178                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          2115                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              916                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        67300169                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      217405896                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                281038252                       # DTB hits
system.switch_cpus2.dtb.misses                3667813                       # DTB misses
system.switch_cpus2.dtb.accesses            284706065                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             6747                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         6747                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1          831                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         4937                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          979                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         5768                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1350.121359                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 13758.230854                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767         5706     98.93%     98.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535           22      0.38%     99.31% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303           13      0.23%     99.53% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071            3      0.05%     99.58% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            9      0.16%     99.74% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607            4      0.07%     99.81% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-229375            9      0.16%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::229376-262143            1      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::262144-294911            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         5768                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         4495                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 16800.222469                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  7947.442036                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 36925.263710                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767         4114     91.52%     91.52% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535           17      0.38%     91.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303          164      3.65%     95.55% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071           88      1.96%     97.51% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839           29      0.65%     98.15% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607           49      1.09%     99.24% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-229375           13      0.29%     99.53% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::229376-262143            9      0.20%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-294911            3      0.07%     99.80% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            2      0.04%     99.84% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::327680-360447            4      0.09%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::360448-393215            2      0.04%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::491520-524287            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         4495                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  20265507236                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.708282                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.455228                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   5916191040     29.19%     29.19% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  14346358696     70.79%     99.99% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      1952500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       586000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4       419000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  20265507236                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2825     80.35%     80.35% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          691     19.65%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3516                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         6747                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         6747                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3516                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3516                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total        10263                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           192975500                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              6747                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2376                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        14618                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            3218                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            11581                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       192982247                       # ITB inst accesses
system.switch_cpus2.itb.hits                192975500                       # DTB hits
system.switch_cpus2.itb.misses                   6747                       # DTB misses
system.switch_cpus2.itb.accesses            192982247                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions         1127                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          564                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 7795140.680851                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 49554294.503532                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          344     60.99%     60.99% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          220     39.01%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    613299500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          564                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 500329558656                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   4396459344                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1000659572                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     48032201                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             586046653                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          108403237                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     63424679                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            888086461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10672572                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             81601                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        74941                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       359918                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       388622                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles       101009                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        192962722                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       349132                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1845                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    942461039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.815293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.191433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       587967993     62.39%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       124670407     13.23%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        45756350      4.85%     80.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       184066289     19.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    942461039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.108332                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.585660                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        77047678                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    609374321                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        191012407                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     59916345                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5110288                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     12380064                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       229194                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     613832375                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     14585099                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5110288                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       119259093                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       88185243                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    185790350                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        208535276                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    335580789                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     600123906                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1223929                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4433976                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         61585                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         28536                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     306098771                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    458478503                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3044920632                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    867107964                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         8635                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    421955015                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36523445                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7388459                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6569096                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123482013                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     73893400                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    219034342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     13080883                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4247414                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         576040910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     14486800                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        581929696                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2441814                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24208750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     76474967                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       301375                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    942461039                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.617458                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.875491                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    561180246     59.54%     59.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    226821592     24.07%     83.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    111314645     11.81%     95.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     40099916      4.25%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3044134      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          506      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    942461039                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       35676751     16.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            18      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     16.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20850391      9.35%     25.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    166430383     74.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          365      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    293855479     50.50%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        23387      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          981      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     68541913     11.78%     62.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    219507571     37.72%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     581929696                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.581546                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          222957543                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.383135                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2331689561                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    614842790                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    572309088                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        30225                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        10730                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         9056                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     804867333                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          19541                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      3016242                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7357753                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        83204                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       117194                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      4782714                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       303275                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6857020                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5110288                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1864867                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       109309                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    590710758                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     73893400                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    219034342                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6493389                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        84179                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       117194                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3593486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       277341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3870827                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    573834971                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     67979239                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4427097                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               183048                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           283534832                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        76063155                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         215555593                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.573457                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             573129741                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            572318144                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        206870944                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        377418635                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.571941                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.548121                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     14065178                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     14185425                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3851822                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    936347922                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.604992                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.192251                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    603183453     64.42%     64.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    231491168     24.72%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     50171422      5.36%     94.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     20533013      2.19%     96.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     14018994      1.50%     98.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3606382      0.39%     98.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2681665      0.29%     98.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2442136      0.26%     99.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8219689      0.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    936347922                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    415427672                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     566483391                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             280787272                       # Number of memory references committed
system.switch_cpus2.commit.loads             66535645                       # Number of loads committed
system.switch_cpus2.commit.membars            7571561                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          75332216                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              9056                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        504462897                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      7052308                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    285672271     50.43%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        22867      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          981      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     66535645     11.75%     62.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    214251627     37.82%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    566483391                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8219689                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1500869319                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1166993420                       # The number of ROB writes
system.switch_cpus2.timesIdled                 441013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               58198533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             8792698                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          415263215                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            566318934                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.409700                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.409700                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.414989                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.414989                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       798708839                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      253301389                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             7265                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            2400                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1944409069                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       164388828                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1845058659                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11359189                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      289925297                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    198854274                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     12925977                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    226361988                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      129830244                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    57.355144                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       33163652                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      5165338                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     18789711                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     14995615                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      3794096                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       635780                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           757907                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       757907                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1       118794                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       405747                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       233366                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       524541                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   122.260224                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  4246.722227                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-32767       524153     99.93%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::32768-65535           59      0.01%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-98303          110      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::98304-131071           90      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-163839           36      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::163840-196607           30      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-229375           17      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::229376-262143           13      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-294911           11      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::294912-327679            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-360447            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::360448-393215            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-425983            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::425984-458751            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-491519            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::491520-524287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       524541                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        27523                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 32836.137049                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean 10712.583464                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 64034.633363                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        22128     80.40%     80.40% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         3783     13.74%     94.14% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607          743      2.70%     96.84% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          443      1.61%     98.45% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          225      0.82%     99.27% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215           95      0.35%     99.61% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751           36      0.13%     99.75% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           38      0.14%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823           14      0.05%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::589824-655359            2      0.01%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::720896-786431           15      0.05%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::786432-851967            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        27523                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 504506552500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.684865                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.474615                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 504239396000     99.95%     99.95% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3    205627500      0.04%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     22395500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     15030000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9      8978500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      2444000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13      1602500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15     10714000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17       364500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 504506552500                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K         9156     69.75%     69.75% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         3971     30.25%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        13127                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       757907                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       757907                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        13127                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        13127                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       771034                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           224803581                       # DTB read hits
system.switch_cpus3.dtb.read_misses            658328                       # DTB read misses
system.switch_cpus3.dtb.write_hits          205499930                       # DTB write hits
system.switch_cpus3.dtb.write_misses            99579                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2376                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        14618                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            8638                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              120                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1957                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults             1015                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       225461909                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      205599509                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                430303511                       # DTB hits
system.switch_cpus3.dtb.misses                 757907                       # DTB misses
system.switch_cpus3.dtb.accesses            431061418                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            10867                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        10867                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1          720                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2         8945                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         1202                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples         9665                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  2559.906880                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 21880.630340                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-32767         9492     98.21%     98.21% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::32768-65535           32      0.33%     98.54% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-98303           50      0.52%     99.06% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::98304-131071           22      0.23%     99.29% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-163839           14      0.14%     99.43% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::163840-196607           25      0.26%     99.69% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-229375            5      0.05%     99.74% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::229376-262143            4      0.04%     99.78% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-294911            6      0.06%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::294912-327679            5      0.05%     99.90% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-360447            5      0.05%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::360448-393215            2      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::425984-458751            3      0.03%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total         9665                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples         8163                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 14940.646821                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  6974.187434                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 40908.015032                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535         7673     94.00%     94.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071          309      3.79%     97.78% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607           77      0.94%     98.73% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143           56      0.69%     99.41% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679           22      0.27%     99.68% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215            8      0.10%     99.78% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            8      0.10%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::458752-524287            5      0.06%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::524288-589823            3      0.04%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::589824-655359            1      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::655360-720895            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total         8163                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  61848145012                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.915713                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.278364                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   5221637500      8.44%      8.44% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  56618431012     91.54%     99.99% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      7632500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3       295500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4       148500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  61848145012                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         6307     90.60%     90.60% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M          654      9.40%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         6961                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        10867                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        10867                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         6961                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         6961                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        17828                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           458684219                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             10867                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 154                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2376                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        14618                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            6402                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            20208                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       458695086                       # ITB inst accesses
system.switch_cpus3.itb.hits                458684219                       # DTB hits
system.switch_cpus3.itb.misses                  10867                       # DTB misses
system.switch_cpus3.itb.accesses            458695086                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         2198                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1099                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 4177623.417652                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 31301981.947979                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          636     57.87%     57.87% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          463     42.13%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    411220500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1099                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 499964993363                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   4591208136                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               999863819                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    122422990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1275834118                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          289925297                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    177989511                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            771140733                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       26023960                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            139109                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       137995                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       254302                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       387335                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       326161                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        458661953                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1406535                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           2780                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    907820605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.742358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.182868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       177430168     19.54%     19.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       249886276     27.53%     47.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       109650022     12.08%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       370854139     40.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    907820605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.289965                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.276008                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       137198620                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    103243452                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        632470314                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     23418315                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      11489904                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     41819179                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1528629                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1438702360                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     50907831                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      11489904                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       182795577                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       14688101                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     66648113                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        609711383                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     22487527                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1397058753                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     20456306                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3142698                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        559668                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        194695                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       5912936                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1617142673                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   6513268163                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1667658270                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         5409                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1439652182                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       177490493                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2221497                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2179929                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         40442149                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    250096236                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    236673390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     10934226                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6016422                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1366255634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      6255340                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1315681047                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued     10796470                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    132588839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    371478702                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        54883                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    907820605                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.449274                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.141025                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    260710526     28.72%     28.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    175498372     19.33%     48.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    295636254     32.57%     80.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    154991663     17.07%     97.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     20983772      2.31%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           18      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    907820605                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      155180117     40.68%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            37      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      94249935     24.71%     65.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    132059735     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          188      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    843563507     64.12%     64.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1869502      0.14%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            2      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            5      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            4      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          935      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            2      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    243328647     18.49%     82.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    226918255     17.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1315681047                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.315860                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          381489824                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.289956                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3931447851                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1505116222                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1284340984                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        21142                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         7749                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         5870                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1697157036                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          13647                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      7876507                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     29867263                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        85902                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        24281                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     19477271                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      3482214                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       138956                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      11489904                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        9505786                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50766                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1372586801                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    250096236                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    236673390                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2164155                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        39396                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        24281                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      8697201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      3466198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     12163399                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1292907960                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    234791275                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     22055518                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                75827                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           457579861                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       231249509                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         222788586                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.293084                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1285772596                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1284346854                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        692168191                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1329365042                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.284522                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.520676                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts    106856306                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      6200457                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     11403901                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    887447805                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.397206                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.914716                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    377687389     42.56%     42.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    238467401     26.87%     69.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    101980506     11.49%     80.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     64605732      7.28%     88.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     34937335      3.94%     92.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     20228116      2.28%     94.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     12782114      1.44%     95.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      7954707      0.90%     96.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     28804505      3.25%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    887447805                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    995828566                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1239947202                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             437425094                       # Number of memory references committed
system.switch_cpus3.commit.loads            220228975                       # Number of loads committed
system.switch_cpus3.commit.membars            4048765                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         221995156                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              5869                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1070129066                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     21518680                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    800797570     64.58%     64.58% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1723594      0.14%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            2      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            5      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            4      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          931      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            2      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.72% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    220228975     17.76%     82.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    217196119     17.52%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1239947202                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     28804505                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2204908433                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2713973307                       # The number of ROB writes
system.switch_cpus3.timesIdled                 721603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               92043214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             9181952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          995803501                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1239922137                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.004077                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.004077                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.995939                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.995939                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1454253264                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      749145740                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             4214                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2206                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       4543922150                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       717525961                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2295297612                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       4185694                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     65464050                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     32479440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1697547                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         105355                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        99700                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5655                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3741057889500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4485                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          25385567                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5385                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20398816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20659774                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3737574                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10022361                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          132277                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         16268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         148545                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7361612                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7361612                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12329218                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13051893                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6672                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1872442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     36449923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         1727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4529202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3482157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       909447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         8671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        26324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5545723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23544827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         3853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       167973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     21058946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       548753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         5219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        17046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98172233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     79889536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1553455079                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        47168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    193142976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    148571648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     37810988                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       293632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side       995392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    236616960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    994088280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side       108608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      2011200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    898514624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     22518457                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       157184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       615232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4168836964                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22456318                       # Total snoops (count)
system.tol2bus.snoopTraffic                 554534784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         55157262                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037223                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227076                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53448951     96.90%     96.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1434590      2.60%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 214011      0.39%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  53053      0.10%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3429      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2060      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    861      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    307      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55157262                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65311936263                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1747045                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         938055874                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18286699150                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1489990                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2268888714                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1745296537                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         463959056                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6152943                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          16227358                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2779459774                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11750044183                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          3240487                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        204952239                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      10541715324                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            2.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        282130053                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4159470                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         11193910                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
