{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555452131665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555452131671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:02:11 2019 " "Processing started: Tue Apr 16 18:02:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555452131671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452131671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452131671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555452132366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555452132366 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project.v(174) " "Verilog HDL information at Project.v(174): always construct contains both blocking and non-blocking assignments" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 174 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555452140919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key Project.v(4) " "Verilog HDL Declaration information at Project.v(4): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555452140919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr Project.v(13) " "Verilog HDL Declaration information at Project.v(13): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555452140920 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project.v(782) " "Verilog HDL information at Project.v(782): always construct contains both blocking and non-blocking assignments" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 782 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1555452140920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 7 7 " "Found 7 design units, including 7 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452140924 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452140924 ""} { "Info" "ISGN_ENTITY_NAME" "3 Key " "Found entity 3: Key" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 647 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452140924 ""} { "Info" "ISGN_ENTITY_NAME" "4 Switch " "Found entity 4: Switch" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452140924 ""} { "Info" "ISGN_ENTITY_NAME" "5 Timer " "Found entity 5: Timer" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452140924 ""} { "Info" "ISGN_ENTITY_NAME" "6 Ledr " "Found entity 6: Ledr" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452140924 ""} { "Info" "ISGN_ENTITY_NAME" "7 Hex " "Found entity 7: Hex" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452140924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452140924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452140929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452140929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452140932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452140932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452140937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452140937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_test.v 1 1 " "Found 1 design units, including 1 entities, in source file project_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project_test " "Found entity 1: Project_test" {  } { { "Project_test.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452140941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452140941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_reti_EX_w Project.v(408) " "Verilog HDL Implicit Net warning at Project.v(408): created implicit net for \"is_reti_EX_w\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 408 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452140941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555452141059 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem Project.v(143) " "Verilog HDL warning at Project.v(143): object imem used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 143 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1555452141069 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_reg_EX_w Project.v(204) " "Verilog HDL or VHDL warning at Project.v(204): object \"wr_reg_EX_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555452141069 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_reg_MEM_w Project.v(205) " "Verilog HDL or VHDL warning at Project.v(205): object \"wr_reg_MEM_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555452141069 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_br_EX_w Project.v(347) " "Verilog HDL or VHDL warning at Project.v(347): object \"is_br_EX_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 347 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555452141069 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_reti_MEM_w Project.v(446) " "Verilog HDL or VHDL warning at Project.v(446): object \"is_reti_MEM_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555452141069 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_MEM Project.v(451) " "Verilog HDL or VHDL warning at Project.v(451): object \"inst_MEM\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555452141069 "|Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Project.v(261) " "Verilog HDL assignment warning at Project.v(261): truncated value with size 8 to match size of target (5)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555452141069 "|Project"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Project.v(386) " "Verilog HDL warning at Project.v(386): converting signed shift amount to unsigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 386 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1555452141069 "|Project"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Project.v(387) " "Verilog HDL warning at Project.v(387): converting signed shift amount to unsigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 387 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1555452141069 "|Project"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_ID Project.v(391) " "Verilog HDL Always Construct warning at Project.v(391): variable \"PC_ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 391 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1555452141069 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:myPll " "Elaborating entity \"Pll\" for hierarchy \"Pll:myPll\"" {  } { { "Project.v" "myPll" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452141071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_0002 Pll:myPll\|Pll_0002:pll_inst " "Elaborating entity \"Pll_0002\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\"" {  } { { "Pll.v" "pll_inst" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452141073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "altera_pll_i" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452141110 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1555452141113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452141113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.0 MHz " "Parameter \"output_clock_frequency0\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452141113 ""}  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555452141113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SXT SXT:mysxt " "Elaborating entity \"SXT\" for hierarchy \"SXT:mysxt\"" {  } { { "Project.v" "mysxt" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452141117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer\"" {  } { { "Project.v" "timer" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452141120 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TCTL Project.v(782) " "Verilog HDL Always Construct warning at Project.v(782): inferring latch(es) for variable \"TCTL\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 782 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[2\] Project.v(788) " "Inferred latch for \"TCTL\[2\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[3\] Project.v(788) " "Inferred latch for \"TCTL\[3\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[4\] Project.v(788) " "Inferred latch for \"TCTL\[4\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[5\] Project.v(788) " "Inferred latch for \"TCTL\[5\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[6\] Project.v(788) " "Inferred latch for \"TCTL\[6\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[7\] Project.v(788) " "Inferred latch for \"TCTL\[7\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[8\] Project.v(788) " "Inferred latch for \"TCTL\[8\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[9\] Project.v(788) " "Inferred latch for \"TCTL\[9\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[10\] Project.v(788) " "Inferred latch for \"TCTL\[10\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[11\] Project.v(788) " "Inferred latch for \"TCTL\[11\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[12\] Project.v(788) " "Inferred latch for \"TCTL\[12\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[13\] Project.v(788) " "Inferred latch for \"TCTL\[13\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[14\] Project.v(788) " "Inferred latch for \"TCTL\[14\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[15\] Project.v(788) " "Inferred latch for \"TCTL\[15\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[16\] Project.v(788) " "Inferred latch for \"TCTL\[16\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[17\] Project.v(788) " "Inferred latch for \"TCTL\[17\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141122 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[18\] Project.v(788) " "Inferred latch for \"TCTL\[18\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[19\] Project.v(788) " "Inferred latch for \"TCTL\[19\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[20\] Project.v(788) " "Inferred latch for \"TCTL\[20\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[21\] Project.v(788) " "Inferred latch for \"TCTL\[21\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[22\] Project.v(788) " "Inferred latch for \"TCTL\[22\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[23\] Project.v(788) " "Inferred latch for \"TCTL\[23\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[24\] Project.v(788) " "Inferred latch for \"TCTL\[24\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[25\] Project.v(788) " "Inferred latch for \"TCTL\[25\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[26\] Project.v(788) " "Inferred latch for \"TCTL\[26\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[27\] Project.v(788) " "Inferred latch for \"TCTL\[27\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[28\] Project.v(788) " "Inferred latch for \"TCTL\[28\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[29\] Project.v(788) " "Inferred latch for \"TCTL\[29\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[30\] Project.v(788) " "Inferred latch for \"TCTL\[30\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TCTL\[31\] Project.v(788) " "Inferred latch for \"TCTL\[31\]\" at Project.v(788)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 788 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141123 "|Project|Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key Key:key " "Elaborating entity \"Key\" for hierarchy \"Key:key\"" {  } { { "Project.v" "key" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452141124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Project.v(688) " "Verilog HDL assignment warning at Project.v(688): truncated value with size 32 to match size of target (4)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KEYCTRL Project.v(664) " "Verilog HDL Always Construct warning at Project.v(664): inferring latch(es) for variable \"KEYCTRL\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[2\] Project.v(664) " "Inferred latch for \"KEYCTRL\[2\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[3\] Project.v(664) " "Inferred latch for \"KEYCTRL\[3\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[5\] Project.v(664) " "Inferred latch for \"KEYCTRL\[5\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[6\] Project.v(664) " "Inferred latch for \"KEYCTRL\[6\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[7\] Project.v(664) " "Inferred latch for \"KEYCTRL\[7\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[8\] Project.v(664) " "Inferred latch for \"KEYCTRL\[8\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[9\] Project.v(664) " "Inferred latch for \"KEYCTRL\[9\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[10\] Project.v(664) " "Inferred latch for \"KEYCTRL\[10\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[11\] Project.v(664) " "Inferred latch for \"KEYCTRL\[11\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[12\] Project.v(664) " "Inferred latch for \"KEYCTRL\[12\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[13\] Project.v(664) " "Inferred latch for \"KEYCTRL\[13\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[14\] Project.v(664) " "Inferred latch for \"KEYCTRL\[14\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141125 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[15\] Project.v(664) " "Inferred latch for \"KEYCTRL\[15\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[16\] Project.v(664) " "Inferred latch for \"KEYCTRL\[16\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[17\] Project.v(664) " "Inferred latch for \"KEYCTRL\[17\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[18\] Project.v(664) " "Inferred latch for \"KEYCTRL\[18\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[19\] Project.v(664) " "Inferred latch for \"KEYCTRL\[19\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[20\] Project.v(664) " "Inferred latch for \"KEYCTRL\[20\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[21\] Project.v(664) " "Inferred latch for \"KEYCTRL\[21\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[22\] Project.v(664) " "Inferred latch for \"KEYCTRL\[22\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[23\] Project.v(664) " "Inferred latch for \"KEYCTRL\[23\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[24\] Project.v(664) " "Inferred latch for \"KEYCTRL\[24\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[25\] Project.v(664) " "Inferred latch for \"KEYCTRL\[25\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[26\] Project.v(664) " "Inferred latch for \"KEYCTRL\[26\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[27\] Project.v(664) " "Inferred latch for \"KEYCTRL\[27\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[28\] Project.v(664) " "Inferred latch for \"KEYCTRL\[28\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[29\] Project.v(664) " "Inferred latch for \"KEYCTRL\[29\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[30\] Project.v(664) " "Inferred latch for \"KEYCTRL\[30\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KEYCTRL\[31\] Project.v(664) " "Inferred latch for \"KEYCTRL\[31\]\" at Project.v(664)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 664 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141126 "|Project|Key:key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Switch Switch:switch " "Elaborating entity \"Switch\" for hierarchy \"Switch:switch\"" {  } { { "Project.v" "switch" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452141127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Project.v(743) " "Verilog HDL assignment warning at Project.v(743): truncated value with size 32 to match size of target (4)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555452141128 "|Project|Switch:switch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SCTRL Project.v(723) " "Verilog HDL Always Construct warning at Project.v(723): inferring latch(es) for variable \"SCTRL\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555452141128 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[2\] Project.v(723) " "Inferred latch for \"SCTRL\[2\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141128 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[3\] Project.v(723) " "Inferred latch for \"SCTRL\[3\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[5\] Project.v(723) " "Inferred latch for \"SCTRL\[5\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[6\] Project.v(723) " "Inferred latch for \"SCTRL\[6\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[7\] Project.v(723) " "Inferred latch for \"SCTRL\[7\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[8\] Project.v(723) " "Inferred latch for \"SCTRL\[8\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[9\] Project.v(723) " "Inferred latch for \"SCTRL\[9\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[10\] Project.v(723) " "Inferred latch for \"SCTRL\[10\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[11\] Project.v(723) " "Inferred latch for \"SCTRL\[11\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[12\] Project.v(723) " "Inferred latch for \"SCTRL\[12\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[13\] Project.v(723) " "Inferred latch for \"SCTRL\[13\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[14\] Project.v(723) " "Inferred latch for \"SCTRL\[14\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[15\] Project.v(723) " "Inferred latch for \"SCTRL\[15\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[16\] Project.v(723) " "Inferred latch for \"SCTRL\[16\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[17\] Project.v(723) " "Inferred latch for \"SCTRL\[17\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[18\] Project.v(723) " "Inferred latch for \"SCTRL\[18\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[19\] Project.v(723) " "Inferred latch for \"SCTRL\[19\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[20\] Project.v(723) " "Inferred latch for \"SCTRL\[20\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[21\] Project.v(723) " "Inferred latch for \"SCTRL\[21\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[22\] Project.v(723) " "Inferred latch for \"SCTRL\[22\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[23\] Project.v(723) " "Inferred latch for \"SCTRL\[23\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[24\] Project.v(723) " "Inferred latch for \"SCTRL\[24\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[25\] Project.v(723) " "Inferred latch for \"SCTRL\[25\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[26\] Project.v(723) " "Inferred latch for \"SCTRL\[26\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[27\] Project.v(723) " "Inferred latch for \"SCTRL\[27\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[28\] Project.v(723) " "Inferred latch for \"SCTRL\[28\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[29\] Project.v(723) " "Inferred latch for \"SCTRL\[29\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[30\] Project.v(723) " "Inferred latch for \"SCTRL\[30\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SCTRL\[31\] Project.v(723) " "Inferred latch for \"SCTRL\[31\]\" at Project.v(723)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 723 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452141129 "|Project|Switch:switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ledr Ledr:ledr " "Elaborating entity \"Ledr\" for hierarchy \"Ledr:ledr\"" {  } { { "Project.v" "ledr" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452141130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex Hex:hex " "Elaborating entity \"Hex\" for hierarchy \"Hex:hex\"" {  } { { "Project.v" "hex" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452141132 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init " "Net \"init\" is missing source, defaulting to GND" {  } { { "Project.v" "init" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 566 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555452141219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lock " "Net \"lock\" is missing source, defaulting to GND" {  } { { "Project.v" "lock" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 567 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555452141219 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1555452141219 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init " "Net \"init\" is missing source, defaulting to GND" {  } { { "Project.v" "init" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 566 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555452141219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lock " "Net \"lock\" is missing source, defaulting to GND" {  } { { "Project.v" "lock" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 567 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555452141219 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1555452141219 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "init " "Net \"init\" is missing source, defaulting to GND" {  } { { "Project.v" "init" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 566 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555452141220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "lock " "Net \"lock\" is missing source, defaulting to GND" {  } { { "Project.v" "lock" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 567 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1555452141220 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1555452141220 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "192 16384 192 10 " "192 out of 16384 addresses are reinitialized. The latest initialized data will replace the existing data. There are 192 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "64 " "Memory Initialization File address 64 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555452141635 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "65 " "Memory Initialization File address 65 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 9 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555452141635 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "66 " "Memory Initialization File address 66 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555452141635 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "67 " "Memory Initialization File address 67 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555452141635 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "68 " "Memory Initialization File address 68 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555452141635 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "69 " "Memory Initialization File address 69 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555452141635 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "70 " "Memory Initialization File address 70 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555452141635 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "71 " "Memory Initialization File address 71 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555452141635 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "72 " "Memory Initialization File address 72 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555452141635 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "73 " "Memory Initialization File address 73 is reinitialized" {  } { { "" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1555452141635 ""}  } { { "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/test_led.mif" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/test_led.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1555452141635 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dmem_rtl_0 " "Inferred RAM node \"dmem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1555452141750 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "imem " "RAM logic \"imem\" is uninferred due to asynchronous read logic" {  } { { "Project.v" "imem" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 143 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555452141867 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1555452141867 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[31\]\" " "Converted tri-state node \"dbus\[31\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[30\]\" " "Converted tri-state node \"dbus\[30\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[29\]\" " "Converted tri-state node \"dbus\[29\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[28\]\" " "Converted tri-state node \"dbus\[28\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[27\]\" " "Converted tri-state node \"dbus\[27\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[26\]\" " "Converted tri-state node \"dbus\[26\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[25\]\" " "Converted tri-state node \"dbus\[25\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[24\]\" " "Converted tri-state node \"dbus\[24\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 799 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[23\]\" " "Converted tri-state node \"dbus\[23\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[22\]\" " "Converted tri-state node \"dbus\[22\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[21\]\" " "Converted tri-state node \"dbus\[21\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[20\]\" " "Converted tri-state node \"dbus\[20\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[19\]\" " "Converted tri-state node \"dbus\[19\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[18\]\" " "Converted tri-state node \"dbus\[18\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[17\]\" " "Converted tri-state node \"dbus\[17\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[16\]\" " "Converted tri-state node \"dbus\[16\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[15\]\" " "Converted tri-state node \"dbus\[15\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[14\]\" " "Converted tri-state node \"dbus\[14\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[13\]\" " "Converted tri-state node \"dbus\[13\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[12\]\" " "Converted tri-state node \"dbus\[12\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[11\]\" " "Converted tri-state node \"dbus\[11\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[10\]\" " "Converted tri-state node \"dbus\[10\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[9\]\" " "Converted tri-state node \"dbus\[9\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[8\]\" " "Converted tri-state node \"dbus\[8\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[7\]\" " "Converted tri-state node \"dbus\[7\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[6\]\" " "Converted tri-state node \"dbus\[6\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[5\]\" " "Converted tri-state node \"dbus\[5\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[4\]\" " "Converted tri-state node \"dbus\[4\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[3\]\" " "Converted tri-state node \"dbus\[3\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[2\]\" " "Converted tri-state node \"dbus\[2\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[1\]\" " "Converted tri-state node \"dbus\[1\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dbus\[0\]\" " "Converted tri-state node \"dbus\[0\]\" into a selector" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 889 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1555452142036 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1555452142036 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE test_led.mif " "Parameter INIT_FILE set to test_led.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555452143639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1555452143639 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555452143639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:dmem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:dmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452143712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:dmem_rtl_0 " "Instantiated megafunction \"altsyncram:dmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE test_led.mif " "Parameter \"INIT_FILE\" = \"test_led.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555452143712 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555452143712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8l1 " "Found entity 1: altsyncram_q8l1" {  } { { "db/altsyncram_q8l1.tdf" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/altsyncram_q8l1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452143769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452143769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452144025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452144025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452144074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452144074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555452144122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452144122 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555452144311 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555452145234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "105 " "105 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555452147523 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.map.smsg " "Generated suppressed messages file C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452147623 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555452147872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555452147872 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555452148096 "|Project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555452148096 "|Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555452148096 "|Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555452148096 "|Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555452148096 "|Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555452148096 "|Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555452148096 "|Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555452148096 "|Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555452148096 "|Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555452148096 "|Project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555452148096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2018 " "Implemented 2018 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555452148101 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555452148101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1885 " "Implemented 1885 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555452148101 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555452148101 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1555452148101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555452148101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555452148142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:02:28 2019 " "Processing ended: Tue Apr 16 18:02:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555452148142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555452148142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555452148142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555452148142 ""}
