<feed xmlns="http://www.w3.org/2005/Atom"> <id>https://dmitriibundin.github.io</id><title>Dmitrii Bundin</title><subtitle>Low Level Performance Engineering on x86 microarchitectures</subtitle> <updated>2020-05-18T15:56:59+03:00</updated> <author> <name>Dmitrii Bundin</name> <uri>https://dmitriibundin.github.io</uri> </author><link href="/feed.xml" rel="self" type="application/atom+xml" /><link href="https://dmitriibundin.github.io" rel="alternate" type="text/html" /> <generator uri="https://jekyllrb.com/" version="4.0.0">Jekyll</generator> <rights> Â© 2020 Dmitrii Bundin </rights> <icon>/assets/img/favicons/favicon.ico</icon> <logo>/assets/img/favicons/favicon-96x96.png</logo> <entry><title>An undocumented aspect of the uops cache miss granularity on Skylake microarchitecture.</title><link href="https://dmitriibundin.github.io/posts/uop-cache-miss-granularity/" rel="alternate" type="text/html" title="An undocumented aspect of the uops cache miss granularity on Skylake microarchitecture." /><published>2020-05-16T04:30:46+03:00</published> <updated>2020-05-18T15:56:59+03:00</updated> <id>https://dmitriibundin.github.io/posts/uop-cache-miss-granularity/</id> <content src="https://dmitriibundin.github.io/posts/uop-cache-miss-granularity/" /> <author> <name>Dmitrii Bundin</name> </author> <category term="CPU" /> <category term="Front-end" /> <summary> Introduction Starting Sandy Brindge microarchitecture the uops cache (a.k.a. Decoded ICache, DSB, Decode Stream Buffer) is a part of the CPU Front-end and is responsible for caching microoperation...</summary> </entry> </feed>
