Running: D:\Shuluo\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/tegusi/lab3/main_isim_beh.exe -prj C:/Users/tegusi/lab3/main_beh.prj main work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/tegusi/lab3/led_mux.v" into library work
Analyzing Verilog file "C:/Users/tegusi/lab3/led_decoder.v" into library work
Analyzing Verilog file "C:/Users/tegusi/lab3/counter163.vf" into library work
Analyzing Verilog file "C:/Users/tegusi/lab3/button.v" into library work
Analyzing Verilog file "C:/Users/tegusi/lab3/an_gen.v" into library work
Analyzing Verilog file "C:/Users/tegusi/lab3/main.vf" into library work
Analyzing Verilog file "D:/Shuluo/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FD
Compiling module XOR2
Compiling module AND3
Compiling module AND3B1
Compiling module OR2
Compiling module M2_1E_MXILINX_main
Compiling module MUXF5
Compiling module M4_1E_MXILINX_main
Compiling module AND2B1
Compiling module AND2
Compiling module M2_1_MXILINX_main
Compiling module AND4
Compiling module counter163_MUSER_main
Compiling module an_gen
Compiling module led_mux
Compiling module led_decoder
Compiling module button
Compiling module INV
Compiling module main
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable C:/Users/tegusi/lab3/main_isim_beh.exe
Fuse Memory Usage: 29092 KB
Fuse CPU Usage: 405 ms
