# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Gambling_Tec_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Condition_Check.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:16 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Condition_Check.sv 
# -- Compiling module Condition_Check
# 
# Top level modules:
# 	Condition_Check
# End time: 13:42:16 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Register_File.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:16 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Register_File.sv 
# -- Compiling module Register_File
# 
# Top level modules:
# 	Register_File
# End time: 13:42:16 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:16 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Register.sv 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 13:42:16 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:16 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Mux.sv 
# -- Compiling module Mux
# 
# Top level modules:
# 	Mux
# End time: 13:42:16 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Extender.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:16 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Extender.sv 
# -- Compiling module Extender
# 
# Top level modules:
# 	Extender
# End time: 13:42:16 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Data_Memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:16 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Data_Memory.sv 
# -- Compiling module Data_Memory
# 
# Top level modules:
# 	Data_Memory
# End time: 13:42:16 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:16 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 13:42:16 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:16 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:42:16 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:16 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 13:42:16 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:16 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec.sv 
# -- Compiling module Gambling_Tec
# 
# Top level modules:
# 	Gambling_Tec
# End time: 13:42:17 on Jun 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:17 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 13:42:17 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:17 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module PC_Logic
# -- Compiling module Main_Decoder
# -- Compiling module ALU_Decoder
# 
# Top level modules:
# 	Decoder
# End time: 13:42:17 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/ROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:17 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/ROM.sv 
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# End time: 13:42:17 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/tb_Gambling_Tec_ROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:17 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/tb_Gambling_Tec_ROM.sv 
# -- Compiling module tb_Gambling_Tec_ROM
# 
# Top level modules:
# 	tb_Gambling_Tec_ROM
# End time: 13:42:17 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_Gambling_Tec_ROM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_Gambling_Tec_ROM 
# Start time: 13:42:17 on Jun 16,2025
# Loading sv_std.std
# Loading work.tb_Gambling_Tec_ROM
# Loading work.Gambling_Tec
# Loading work.ROM
# Loading work.CPU
# Loading work.Mux
# Loading work.Register
# Loading work.Adder
# Loading work.Register_File
# Loading work.Extender
# Loading work.ALU
# Loading work.Control_Unit
# Loading work.Decoder
# Loading work.PC_Logic
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Condition_Check
# Loading work.Data_Memory
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ==== TEST LDR + ADD EXTENDIDO DESDE ROM ====
# === Estado inicial ===
# RAM[0] = 10
# RAM[1] = 20
# RAM[2] = 30
# RAM[3] = 40
# RAM[4] = 50
# ======================
# Ciclo 0:
#   PC                 = 0
#   Instr              = 0xe5921000
#   ALUResult (addr)   = 0
#   ReadData           = 10
#   RegWrite           = 1
#   Result             = 10
#   R1 = x
#   R2 = 0
#   R3 = 0
#   R4 = 0
#   R5 = 0
#   R6 = 0
#   R7 = 0
#   R8 = 0
#   R9 = 0
#   R10 = 0
#   R11 = 0
#   R12 = 0
# -----------------------------
# Ciclo 1:
#   PC                 = 4
#   Instr              = 0xe0813001
#   ALUResult (addr)   = 20
#   ReadData           = x
#   RegWrite           = 1
#   Result             = 20
#   R1 = 10
#   R2 = 0
#   R3 = 0
#   R4 = 0
#   R5 = 0
#   R6 = 0
#   R7 = 0
#   R8 = 0
#   R9 = 0
#   R10 = 0
#   R11 = 0
#   R12 = 0
# -----------------------------
# Ciclo 2:
#   PC                 = 8
#   Instr              = 0xe5924004
#   ALUResult (addr)   = 4
#   ReadData           = 20
#   RegWrite           = 1
#   Result             = 20
#   R1 = 10
#   R2 = 0
#   R3 = 20
#   R4 = 0
#   R5 = 0
#   R6 = 0
#   R7 = 0
#   R8 = 0
#   R9 = 0
#   R10 = 0
#   R11 = 0
#   R12 = 0
# -----------------------------
# Ciclo 3:
#   PC                 = 12
#   Instr              = 0xe0835004
#   ALUResult (addr)   = 40
#   ReadData           = x
#   RegWrite           = 1
#   Result             = 40
#   R1 = 10
#   R2 = 0
#   R3 = 20
#   R4 = 20
#   R5 = 0
#   R6 = 0
#   R7 = 0
#   R8 = 0
#   R9 = 0
#   R10 = 0
#   R11 = 0
#   R12 = 0
# -----------------------------
# Ciclo 4:
#   PC                 = 16
#   Instr              = 0xe0856005
#   ALUResult (addr)   = 80
#   ReadData           = x
#   RegWrite           = 1
#   Result             = 80
#   R1 = 10
#   R2 = 0
#   R3 = 20
#   R4 = 20
#   R5 = 40
#   R6 = 0
#   R7 = 0
#   R8 = 0
#   R9 = 0
#   R10 = 0
#   R11 = 0
#   R12 = 0
# -----------------------------
# Ciclo 5:
#   PC                 = 20
#   Instr              = 0xe5927008
#   ALUResult (addr)   = 8
#   ReadData           = 30
#   RegWrite           = 1
#   Result             = 30
#   R1 = 10
#   R2 = 0
#   R3 = 20
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 0
#   R8 = 0
#   R9 = 0
#   R10 = 0
#   R11 = 0
#   R12 = 0
# -----------------------------
# Ciclo 6:
#   PC                 = 24
#   Instr              = 0xe0868007
#   ALUResult (addr)   = 110
#   ReadData           = x
#   RegWrite           = 1
#   Result             = 110
#   R1 = 10
#   R2 = 0
#   R3 = 20
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 0
#   R9 = 0
#   R10 = 0
#   R11 = 0
#   R12 = 0
# -----------------------------
# Ciclo 7:
#   PC                 = 28
#   Instr              = 0xe592900c
#   ALUResult (addr)   = 12
#   ReadData           = 40
#   RegWrite           = 1
#   Result             = 40
#   R1 = 10
#   R2 = 0
#   R3 = 20
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 0
#   R10 = 0
#   R11 = 0
#   R12 = 0
# -----------------------------
# Ciclo 8:
#   PC                 = 32
#   Instr              = 0xe088a009
#   ALUResult (addr)   = 150
#   ReadData           = x
#   RegWrite           = 1
#   Result             = 150
#   R1 = 10
#   R2 = 0
#   R3 = 20
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 0
#   R11 = 0
#   R12 = 0
# -----------------------------
# Ciclo 9:
#   PC                 = 36
#   Instr              = 0xe592b010
#   ALUResult (addr)   = 16
#   ReadData           = 50
#   RegWrite           = 1
#   Result             = 50
#   R1 = 10
#   R2 = 0
#   R3 = 20
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 0
#   R12 = 0
# -----------------------------
# Ciclo 10:
#   PC                 = 40
#   Instr              = 0xe08ac00b
#   ALUResult (addr)   = 200
#   ReadData           = x
#   RegWrite           = 1
#   Result             = 200
#   R1 = 10
#   R2 = 0
#   R3 = 20
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 0
# -----------------------------
# Ciclo 11:
#   PC                 = 44
#   Instr              = 0xe08c100c
#   ALUResult (addr)   = 400
#   ReadData           = x
#   RegWrite           = 1
#   Result             = 400
#   R1 = 10
#   R2 = 0
#   R3 = 20
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 12:
#   PC                 = 48
#   Instr              = 0xe0813001
#   ALUResult (addr)   = 800
#   ReadData           = x
#   RegWrite           = 1
#   Result             = 800
#   R1 = 400
#   R2 = 0
#   R3 = 20
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 13:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 14:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 15:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 16:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 17:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 18:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 19:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 20:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 21:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 22:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 23:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 24:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 25:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 26:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 27:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 28:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# Ciclo 29:
#   PC                 = 52
#   Instr              = 0xeafffffe
#   ALUResult (addr)   = 52
#   ReadData           = x
#   RegWrite           = 0
#   Result             = 52
#   R1 = 400
#   R2 = 0
#   R3 = 800
#   R4 = 20
#   R5 = 40
#   R6 = 80
#   R7 = 30
#   R8 = 110
#   R9 = 40
#   R10 = 150
#   R11 = 50
#   R12 = 200
# -----------------------------
# === RESULTADO FINAL ===
#   R6 = 80 (esperado: 80)
#   R12 = 200 (verifica ADD final)
# TEST PASO CORRECTAMENTE
# ** Note: $finish    : C:/Users/jimmy/GitHub/CE3201_PF/tb_Gambling_Tec_ROM.sv(75)
#    Time: 325 ns  Iteration: 1  Instance: /tb_Gambling_Tec_ROM
# End time: 13:42:26 on Jun 16,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
