m255
K3
13
cModel Technology
Z0 dZ:\workspace\mestrado\sistemasVLSI\timer_ctl\simulation\modelsim
Eclk_converter_60hz
Z1 w1359288131
Z2 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z3 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z4 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z5 dZ:\workspace\mestrado\sistemasVLSI\timer_ctl\simulation\modelsim
Z6 8Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd
Z7 FZ:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd
l0
L10
VO_U;6CNeUD:4XM;]j7:Jb0
Z8 OV;C;10.1b;51
31
Z9 !s108 1359312710.428000
Z10 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd|
Z11 !s107 Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd|
Z12 o-93 -work work -O0
Z13 tExplicit 1
!s100 LVf<N08L1M7eb5=<M@mhf2
!i10b 1
Abehaviour_clk_converter
R2
R3
R4
DEx4 work 18 clk_converter_60hz 0 22 O_U;6CNeUD:4XM;]j7:Jb0
l21
L19
V;G8W=5UFG]A=9A7RF0JcM0
R8
31
R9
R10
R11
R12
R13
!s100 `^QAdlRWlSODhYTi;V[V`1
!i10b 1
Etimer_ctl
Z14 w1359311614
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z16 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R3
R4
R5
Z17 8Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd
Z18 FZ:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd
l0
L13
Vo>O=n?Bi=>U@4dInD4H160
R8
31
Z19 !s108 1359312709.897000
Z20 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd|
Z21 !s107 Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd|
R12
R13
!s100 8Cf@c1[[o4?11n<hZg6Vc3
!i10b 1
Atimer_behaviour
R15
R16
R3
R4
DEx4 work 9 timer_ctl 0 22 o>O=n?Bi=>U@4dInD4H160
l44
L23
Vc>AJPoKhGHGF7^<6Xn[l@2
R8
31
R19
R20
R21
R12
R13
!s100 @?U8?nAid8Z_jlF@h0ePe1
!i10b 1
Etimer_ctl_tb
Z22 w1359312704
R3
R4
R5
Z23 8Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd
Z24 FZ:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd
l0
L8
VhOSk^h>[Ial?hmT48fDRY1
!s100 oRz>gHM4gg[ez:I33_OZh2
R8
31
!i10b 1
Z25 !s108 1359312710.834000
Z26 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd|
Z27 !s107 Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd|
R12
R13
Atimer_ctl_tb_arch
R3
R4
DEx4 work 12 timer_ctl_tb 0 22 hOSk^h>[Ial?hmT48fDRY1
l30
L11
Vg]1OVYh6F6W2CWIcH[zz^3
!s100 @iU<@Xl1g>X_4C4Q>ZiB@0
R8
31
!i10b 1
R25
R26
R27
R12
R13
