==============================================================
Guild: wafer.space Community
Channel: ğŸ—ï¸ - Designing / cob
Topic: Channel for discussing chip-on-board packaging options for wafer.space bare die.
After: 11/22/2025 13:51
==============================================================

[11/22/2025 13:54] mole99
If you mean checking whether there are actual VDD/VSS cells at these locations. This would require checking the cells themselves, which would be impratical. Someone could do a custom design which uses a different kind of power/ground cells.


[11/22/2025 14:07] _luke_w_
Ok, I'll do a "manual DRC" for this run ğŸ˜„

{Reactions}
ğŸ‘Œ

==============================================================
Exported 2 message(s)
==============================================================
