
---------- Begin Simulation Statistics ----------
final_tick                               2541822456500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201561                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   201560                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.83                       # Real time elapsed on the host
host_tick_rate                              567142544                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198137                       # Number of instructions simulated
sim_ops                                       4198137                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011813                       # Number of seconds simulated
sim_ticks                                 11812611500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.630645                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377673                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846219                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2415                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74324                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802165                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53252                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278789                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225537                       # Number of indirect misses.
system.cpu.branchPred.lookups                  973669                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63851                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26577                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198137                       # Number of instructions committed
system.cpu.committedOps                       4198137                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.624303                       # CPI: cycles per instruction
system.cpu.discardedOps                        187657                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607850                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452242                       # DTB hits
system.cpu.dtb.data_misses                       7696                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405927                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849136                       # DTB read hits
system.cpu.dtb.read_misses                       6905                       # DTB read misses
system.cpu.dtb.write_accesses                  201923                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603106                       # DTB write hits
system.cpu.dtb.write_misses                       791                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18030                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3371475                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026094                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658353                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16720921                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177800                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954189                       # ITB accesses
system.cpu.itb.fetch_acv                          806                       # ITB acv
system.cpu.itb.fetch_hits                      947728                       # ITB hits
system.cpu.itb.fetch_misses                      6461                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4213     69.34%     79.20% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6076                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14419                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2678     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5126                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10909435000     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9413000      0.08%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17805500      0.15%     92.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               879915500      7.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11816569000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7978605000     67.52%     67.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3837964000     32.48%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23611596                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85453      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542641     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839880     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593008     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104827      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198137                       # Class of committed instruction
system.cpu.quiesceCycles                        13627                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6890675                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312617                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22760454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22760454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22760454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22760454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116720.276923                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116720.276923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116720.276923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116720.276923                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12998487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12998487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12998487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12998487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66658.907692                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66658.907692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66658.907692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66658.907692                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22410957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22410957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116723.734375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116723.734375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12798990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12798990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66661.406250                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66661.406250                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267751                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539408837000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267751                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204234                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204234                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128028                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34841                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86486                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34158                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29003                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29003                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87076                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40845                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11104000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11104000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6688576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6689009                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17804273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157339                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002790                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052748                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156900     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157339                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820167036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375740000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461672000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5568896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10038912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5568896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5568896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471436481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378410481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849846962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471436481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471436481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188766388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188766388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188766388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471436481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378410481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038613350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168010750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7313                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406277                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111647                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121110                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156858                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121110                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10403                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2233                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2002673500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4748704750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13674.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32424.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103729                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80193                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156858                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121110                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.621048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.140986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.652848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34528     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24213     29.75%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9848     12.10%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4695      5.77%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2333      2.87%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1439      1.77%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          903      1.11%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          583      0.72%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2843      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81385                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.026528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.414611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.590726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1311     17.93%     17.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5512     75.37%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           303      4.14%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            82      1.12%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            46      0.63%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           14      0.19%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7313                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6498     88.86%     88.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.38%     90.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              467      6.39%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              176      2.41%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.93%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7313                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9373120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7606912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10038912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7751040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11812606500                       # Total gap between requests
system.mem_ctrls.avgGap                      42496.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4936896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7606912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417934340.767915725708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375549809.625077366829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643965307.756036877632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121110                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2504058000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244646750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290246464000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28777.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32138.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2396552.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314388480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167093850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558912060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308695140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5168410590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183697440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7633606440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.225133                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    425972250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10992219250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266743260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141762225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486776640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311743620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5105177640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236946240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7481558505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.353472                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    563777500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10854414000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1007454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11805411500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1627282                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1627282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1627282                       # number of overall hits
system.cpu.icache.overall_hits::total         1627282                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87077                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87077                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87077                       # number of overall misses
system.cpu.icache.overall_misses::total         87077                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5352953000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5352953000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5352953000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5352953000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1714359                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1714359                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1714359                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1714359                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050793                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050793                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050793                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050793                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61473.787567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61473.787567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61473.787567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61473.787567                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86486                       # number of writebacks
system.cpu.icache.writebacks::total             86486                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87077                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87077                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87077                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87077                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5265877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5265877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5265877000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5265877000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050793                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050793                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050793                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050793                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60473.799051                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60473.799051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60473.799051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60473.799051                       # average overall mshr miss latency
system.cpu.icache.replacements                  86486                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1627282                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1627282                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87077                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87077                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5352953000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5352953000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1714359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1714359                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050793                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050793                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61473.787567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61473.787567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87077                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87077                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5265877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5265877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050793                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050793                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60473.799051                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60473.799051                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.801121                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1650530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86564                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.067164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.801121                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3515794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3515794                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313115                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313115                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313115                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313115                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105646                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105646                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105646                       # number of overall misses
system.cpu.dcache.overall_misses::total        105646                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6772855500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6772855500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6772855500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6772855500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418761                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418761                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418761                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418761                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074464                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074464                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64108.962952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64108.962952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64108.962952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64108.962952                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34665                       # number of writebacks
system.cpu.dcache.writebacks::total             34665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36686                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36686                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68960                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68960                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68960                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68960                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4390911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4390911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4390911500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4390911500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63673.310615                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63673.310615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63673.310615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63673.310615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68820                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297472500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297472500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67079.061394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67079.061394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2670800500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2670800500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66865.295546                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66865.295546                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531292                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531292                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475383000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475383000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61524.270642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61524.270642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29017                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29017                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720111000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720111000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59279.422408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59279.422408                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10281                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10281                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64167500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64167500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71218.091010                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71218.091010                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63266500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63266500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70218.091010                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70218.091010                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541822456500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.430373                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374678                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68820                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.974978                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.430373                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951962                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951962                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552339422500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 578425                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748160                       # Number of bytes of host memory used
host_op_rate                                   578418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.79                       # Real time elapsed on the host
host_tick_rate                              645967090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7399655                       # Number of instructions simulated
sim_ops                                       7399655                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008264                       # Number of seconds simulated
sim_ticks                                  8263818000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.700900                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  194315                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               544286                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1594                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             43789                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            501112                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              37196                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          234927                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197731                       # Number of indirect misses.
system.cpu.branchPred.lookups                  627016                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50370                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19344                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2460187                       # Number of instructions committed
system.cpu.committedOps                       2460187                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.672010                       # CPI: cycles per instruction
system.cpu.discardedOps                        114101                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165572                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       824789                       # DTB hits
system.cpu.dtb.data_misses                       3155                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108225                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       483231                       # DTB read hits
system.cpu.dtb.read_misses                       2694                       # DTB read misses
system.cpu.dtb.write_accesses                   57347                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341558                       # DTB write hits
system.cpu.dtb.write_misses                       461                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4640                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1951968                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            568586                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370652                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12349454                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149880                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  351680                       # ITB accesses
system.cpu.itb.fetch_acv                          243                       # ITB acv
system.cpu.itb.fetch_hits                      348928                       # ITB hits
system.cpu.itb.fetch_misses                      2752                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.80%      4.80% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.04% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5081     80.03%     85.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.46%     87.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.26%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.19% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.54%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6349                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9930                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2305     41.24%     41.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3237     57.92%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5589                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2302     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2302     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4651                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5918831000     71.62%     71.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                66534500      0.81%     72.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9707500      0.12%     72.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2268988000     27.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8264061000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998698                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711152                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832170                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 419                      
system.cpu.kern.mode_good::user                   419                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 419                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.546997                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.707173                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6919188000     83.73%     83.73% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1344873000     16.27%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16414393                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43218      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1522002     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3561      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485351     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339093     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58796      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2460187                       # Class of committed instruction
system.cpu.quiesceCycles                       113243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4064939                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          226                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        257014                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2663315800                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2663315800                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2663315800                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2663315800                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118274.971134                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118274.971134                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118274.971134                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118274.971134                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           194                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.714286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1536184782                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1536184782                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1536184782                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1536184782                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68220.302958                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68220.302958                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68220.302958                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68220.302958                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6221475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6221475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115212.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115212.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3521475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3521475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65212.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65212.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2657094325                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2657094325                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118282.332844                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118282.332844                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1532663307                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1532663307                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68227.533253                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68227.533253                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91724                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41813                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72205                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14430                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15417                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15417                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72216                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18363                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 366739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9242496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9242496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3396736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3399655                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14079847                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130415                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001718                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041408                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130191     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     224      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130415                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3117500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           726063503                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184926500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          383643000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4621376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2158400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6779776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4621376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4621376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2676032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2676032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41813                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41813                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         559230128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         261186778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             820416907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    559230128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        559230128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      323825137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323825137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      323825137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        559230128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        261186778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1144242044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246139750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6941                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              287240                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106484                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105935                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113922                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105935                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113922                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5081                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   982                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5155                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1527993250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  504270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3419005750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15150.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33900.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        92                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71845                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78929                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105935                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113922                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    330                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.135820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.267708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.702041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25935     41.16%     41.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18881     29.97%     71.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7862     12.48%     83.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3584      5.69%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1895      3.01%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          995      1.58%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          630      1.00%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          431      0.68%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2797      4.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.528454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.776162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.285153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1464     21.09%     21.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            904     13.02%     34.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4181     60.24%     94.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           214      3.08%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            86      1.24%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            42      0.61%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      0.23%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            13      0.19%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.01%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.269846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.249911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.865574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6061     87.32%     87.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              306      4.41%     91.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              359      5.17%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              130      1.87%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.63%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.14%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.14%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.14%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6941                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6454656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  325184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7227456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6779840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7291008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       874.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    820.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    882.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8263821000                       # Total gap between requests
system.mem_ctrls.avgGap                      37587.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4303808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2150848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7227456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 520801401.966984331608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260272915.013375192881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 874590413.293226003647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113922                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2259285750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1159720000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 207094223750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31287.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34387.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1817859.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            257175660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136673130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           401989140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          312370020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     652133040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3519093360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        211210080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5490644430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        664.419815                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    514931250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    275860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7476545000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192944220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102537105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           318436860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          277369920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     652133040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3472059240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250788480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5266268865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.268254                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    618437500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    275860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7372963000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               177000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117261800                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1167500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1632000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              109500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10456966000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       900696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           900696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       900696                       # number of overall hits
system.cpu.icache.overall_hits::total          900696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72215                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72215                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72215                       # number of overall misses
system.cpu.icache.overall_misses::total         72215                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4670950500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4670950500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4670950500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4670950500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       972911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       972911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       972911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       972911                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.074226                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074226                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.074226                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074226                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64681.167348                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64681.167348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64681.167348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64681.167348                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72205                       # number of writebacks
system.cpu.icache.writebacks::total             72205                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72215                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72215                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72215                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72215                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4598735500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4598735500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4598735500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4598735500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.074226                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074226                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.074226                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074226                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63681.167348                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63681.167348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63681.167348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63681.167348                       # average overall mshr miss latency
system.cpu.icache.replacements                  72205                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       900696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          900696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72215                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72215                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4670950500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4670950500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       972911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       972911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.074226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074226                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64681.167348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64681.167348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72215                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4598735500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4598735500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.074226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074226                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63681.167348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63681.167348                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985400                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1001380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72726                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.769216                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985400                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2018037                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2018037                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       748679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           748679                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       748679                       # number of overall hits
system.cpu.dcache.overall_hits::total          748679                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51421                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51421                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51421                       # number of overall misses
system.cpu.dcache.overall_misses::total         51421                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3383697000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3383697000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3383697000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3383697000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800100                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800100                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800100                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800100                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064268                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064268                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064268                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064268                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65803.796114                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65803.796114                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65803.796114                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65803.796114                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19349                       # number of writebacks
system.cpu.dcache.writebacks::total             19349                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2187497500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2187497500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2187497500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2187497500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233753500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233753500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041461                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041461                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041461                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041461                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65942.106532                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65942.106532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65942.106532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65942.106532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120429.417826                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120429.417826                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33725                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       448496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          448496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1517795500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1517795500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045804                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70500.046449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70500.046449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1254954500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1254954500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233753500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233753500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70729.555318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70729.555318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203795.553618                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203795.553618                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1865901500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1865901500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090561                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090561                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62421.433828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62421.433828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    932543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    932543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046747                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60437.005833                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60437.005833                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8543                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8543                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          567                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          567                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     44217500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     44217500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062239                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062239                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77985.008818                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77985.008818                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          567                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          567                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     43650500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     43650500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062239                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062239                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76985.008818                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76985.008818                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8795                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8795                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8795                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8795                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10516966000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              828729                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34749                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.849003                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          839                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1669735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1669735                       # Number of data accesses

---------- End Simulation Statistics   ----------
