vhdl xpm "/var/local/xilinx-local/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" 
vhdl xbip_utils_v3_0_6 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" 
vhdl c_reg_fd_v12_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/c_reg_fd_v12_0_2/hdl/c_reg_fd_v12_0_vh_rfs.vhd" 
vhdl c_reg_fd_v12_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/c_reg_fd_v12_0_2/hdl/c_reg_fd_v12_0.vhd" 
vhdl xbip_dsp48_wrapper_v3_0_4 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" 
vhdl xbip_pipe_v3_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" 
vhdl xbip_pipe_v3_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0.vhd" 
vhdl xbip_dsp48_addsub_v3_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" 
vhdl xbip_dsp48_addsub_v3_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/xbip_dsp48_addsub_v3_0_2/hdl/xbip_dsp48_addsub_v3_0.vhd" 
vhdl xbip_addsub_v3_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/xbip_addsub_v3_0_2/hdl/xbip_addsub_v3_0_vh_rfs.vhd" 
vhdl xbip_addsub_v3_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/xbip_addsub_v3_0_2/hdl/xbip_addsub_v3_0.vhd" 
vhdl c_addsub_v12_0_9 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/c_addsub_v12_0_9/hdl/c_addsub_v12_0_vh_rfs.vhd" 
vhdl c_addsub_v12_0_9 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_c_addsub_0_0/c_addsub_v12_0_9/hdl/c_addsub_v12_0.vhd" 
vhdl xil_defaultlib "../../../bd/fft_mag/ip/fft_mag_c_addsub_0_0/sim/fft_mag_c_addsub_0_0.vhd" 
vhdl xbip_bram18k_v3_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_cordic_0_0/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" 
vhdl xbip_bram18k_v3_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_cordic_0_0/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0.vhd" 
vhdl mult_gen_v12_0_11 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_cordic_0_0/mult_gen_v12_0_11/hdl/mult_gen_v12_0_vh_rfs.vhd" 
vhdl mult_gen_v12_0_11 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_cordic_0_0/mult_gen_v12_0_11/hdl/mult_gen_v12_0.vhd" 
vhdl axi_utils_v2_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_cordic_0_0/axi_utils_v2_0_2/hdl/axi_utils_v2_0_vh_rfs.vhd" 
vhdl cordic_v6_0_10 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_cordic_0_0/cordic_v6_0_10/hdl/cordic_v6_0_vh_rfs.vhd" 
vhdl cordic_v6_0_10 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_cordic_0_0/cordic_v6_0_10/hdl/cordic_v6_0.vhd" 
vhdl xil_defaultlib "../../../bd/fft_mag/ip/fft_mag_cordic_0_0/sim/fft_mag_cordic_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/fft_mag/ip/fft_mag_mult_gen_0_0/sim/fft_mag_mult_gen_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/fft_mag/ip/fft_mag_mult_gen_1_0/sim/fft_mag_mult_gen_1_0.vhd" 
vhdl c_mux_bit_v12_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/c_mux_bit_v12_0_2/hdl/c_mux_bit_v12_0_vh_rfs.vhd" 
vhdl c_mux_bit_v12_0_2 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/c_mux_bit_v12_0_2/hdl/c_mux_bit_v12_0.vhd" 
vhdl c_shift_ram_v12_0_9 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/c_shift_ram_v12_0_9/hdl/c_shift_ram_v12_0_vh_rfs.vhd" 
vhdl c_shift_ram_v12_0_9 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/c_shift_ram_v12_0_9/hdl/c_shift_ram_v12_0.vhd" 
vhdl cmpy_v6_0_11 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/cmpy_v6_0_11/hdl/cmpy_v6_0_vh_rfs.vhd" 
vhdl cmpy_v6_0_11 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/cmpy_v6_0_11/hdl/cmpy_v6_0.vhd" 
vhdl floating_point_v7_0_12 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/floating_point_v7_0_12/hdl/floating_point_v7_0_vh_rfs.vhd" 
vhdl xfft_v9_0_10 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/xfft_v9_0_10/hdl/xfft_v9_0_vh_rfs.vhd" 
vhdl xfft_v9_0_10 "../../../../../Nexys4FFTDemo-master/src/bd/fft_mag/ip/fft_mag_xfft_0_0/xfft_v9_0_10/hdl/xfft_v9_0.vhd" 
vhdl xil_defaultlib "../../../bd/fft_mag/ip/fft_mag_xfft_0_0/sim/fft_mag_xfft_0_0.vhd" 

nosort
