Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: dinolight.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dinolight.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dinolight"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : dinolight
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/tmds_decode.vhd" into library work
Parsing entity <tmds_decode>.
Parsing architecture <Behavioral> of entity <tmds_decode>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/serialiser_in.vhd" into library work
Parsing entity <input_serialiser>.
Parsing architecture <Behavioral> of entity <input_serialiser>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_gearbox.vhd" into library work
Parsing entity <gearbox>.
Parsing architecture <Behavioral> of entity <gearbox>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/remove_bad_things.vhd" into library work
Parsing entity <remove_bad_things>.
Parsing architecture <Behavioral> of entity <remove_bad_things>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_input_channel.vhd" into library work
Parsing entity <input_channel>.
Parsing architecture <Behavioral> of entity <input_channel>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_tx_serial.vhd" into library work
Parsing entity <uart_tx_serial>.
Parsing entity <UART_TX>.
Parsing architecture <RTL> of entity <uart_tx>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_tx_controller.vhd" into library work
Parsing entity <uart_tx_controller>.
Parsing architecture <Behavioral> of entity <uart_tx_controller>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_rx_serial.vhd" into library work
Parsing entity <UART_RX>.
Parsing architecture <rtl> of entity <uart_rx>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_rx_controller.vhd" into library work
Parsing entity <uart_rx_controller>.
Parsing architecture <Behavioral> of entity <uart_rx_controller>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/remove_bad_things_byte.vhd" into library work
Parsing entity <remove_bad_things_byte>.
Parsing architecture <Behavioral> of entity <remove_bad_things_byte>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/neopixel_driver.vhd" into library work
Parsing entity <NeoPixelDriver>.
Parsing architecture <Behavioral> of entity <neopixeldriver>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_in.vhd" into library work
Parsing entity <dvid_in>.
Parsing architecture <Behavioral> of entity <dvid_in>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/blockToPixel.vhd" into library work
Parsing entity <blockToPixel>.
Parsing architecture <Behavioral> of entity <blocktopixel>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/averager.vhd" into library work
Parsing entity <averager>.
Parsing architecture <Behavioral> of entity <averager>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_top.vhd" into library work
Parsing entity <uart_top>.
Parsing architecture <rtl> of entity <uart_top>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/neppielight.vhd" into library work
Parsing entity <video_averager>.
Parsing architecture <Behavioral> of entity <video_averager>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/neopixel_top.vhd" into library work
Parsing entity <neopixel_top>.
Parsing architecture <Behavioral> of entity <neopixel_top>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/cross_clock_register.vhd" into library work
Parsing entity <cross_clock_register>.
Parsing architecture <Behavioral> of entity <cross_clock_register>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/cross_clock_pulse.vhd" into library work
Parsing entity <cross_clock_pulse>.
Parsing architecture <Behavioral> of entity <cross_clock_pulse>.
Parsing VHDL file "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dinolight.vhd" into library work
Parsing entity <dinolight>.
Parsing architecture <Behavioral> of entity <dinolight>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <dinolight> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <cross_clock_pulse> (architecture <Behavioral>) from library <work>.

Elaborating entity <cross_clock_register> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <cross_clock_register> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <neopixel_top> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <blockToPixel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NeoPixelDriver> (architecture <Behavioral>) from library <work>.

Elaborating entity <video_averager> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <dvid_in> (architecture <Behavioral>) from library <work>.

Elaborating entity <input_channel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <input_serialiser> (architecture <Behavioral>) from library <work>.

Elaborating entity <gearbox> (architecture <Behavioral>) from library <work>.

Elaborating entity <tmds_decode> (architecture <Behavioral>) from library <work>.

Elaborating entity <input_channel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <remove_bad_things> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <remove_bad_things_byte> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <averager> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/averager.vhd" Line 69: Assignment to a_hsync ignored, since the identifier is never used

Elaborating entity <uart_top> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_top.vhd" Line 113: Assignment to reset ignored, since the identifier is never used

Elaborating entity <UART_RX> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_rx_serial.vhd" Line 132. Case statement is complete. others clause is never selected

Elaborating entity <UART_TX> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_tx_serial.vhd" Line 159. Case statement is complete. others clause is never selected

Elaborating entity <uart_rx_controller> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_rx_controller.vhd" Line 118. Case statement is complete. others clause is never selected

Elaborating entity <uart_tx_controller> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dinolight>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dinolight.vhd".
        num_blocks = 32
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dinolight.vhd" line 173: Output port <debug_leds> of the instance <uart> is unconnected or connected to loadless signal.
    Found 768-bit register for signal <neopixel_select>.
    Found 1-bit register for signal <run_neopixel>.
    Summary:
	inferred 769 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dinolight> synthesized.

Synthesizing Unit <cross_clock_pulse>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/cross_clock_pulse.vhd".
    Found 3-bit register for signal <out_reg>.
    Found 1-bit register for signal <in_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <cross_clock_pulse> synthesized.

Synthesizing Unit <cross_clock_register_1>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/cross_clock_register.vhd".
        register_size = 768
    Found 768-bit register for signal <register1>.
    Found 768-bit register for signal <signal_out>.
    Found 768-bit register for signal <register0>.
    Summary:
	inferred 2304 D-type flip-flop(s).
Unit <cross_clock_register_1> synthesized.

Synthesizing Unit <cross_clock_register_2>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/cross_clock_register.vhd".
        register_size = 48
    Found 48-bit register for signal <register1>.
    Found 48-bit register for signal <signal_out>.
    Found 48-bit register for signal <register0>.
    Summary:
	inferred 144 D-type flip-flop(s).
Unit <cross_clock_register_2> synthesized.

Synthesizing Unit <neopixel_top>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/neopixel_top.vhd".
        num_blocks = 32
    Summary:
	no macro.
Unit <neopixel_top> synthesized.

Synthesizing Unit <blockToPixel>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/blockToPixel.vhd".
        num_blocks = 32
    Found 8-bit register for signal <pixelWriteCounter>.
    Found 6-bit register for signal <blockCounter>.
    Found 768-bit register for signal <pixelBlockRegister>.
    Found 256-bit register for signal <blockCountRegister>.
    Found 8-bit register for signal <currentBlockCount>.
    Found 24-bit register for signal <current_pixel>.
    Found 1-bit register for signal <valid_pixel>.
    Found 1-bit register for signal <last_pixel>.
    Found 4-bit register for signal <state>.
INFO:Xst:1799 - State shiftinpixel is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 17                                             |
    | Inputs             | 4                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <pixelWriteCounter[7]_GND_9_o_add_10_OUT> created at line 135.
    Found 6-bit adder for signal <blockCounter[5]_GND_9_o_add_17_OUT> created at line 148.
    Found 8-bit comparator equal for signal <currentBlockCount[7]_pixelWriteCounter[7]_equal_5_o> created at line 97
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 1072 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 1240 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <blockToPixel> synthesized.

Synthesizing Unit <NeoPixelDriver>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/neopixel_driver.vhd".
    Found 1-bit register for signal <data_out>.
    Found 24-bit register for signal <data_reg>.
    Found 12-bit register for signal <counter>.
    Found 5-bit register for signal <curPos>.
    Found 1-bit register for signal <ack_pixel>.
    Found 4-bit register for signal <state>.
INFO:Xst:1799 - State res is never reached in FSM <state>.
INFO:Xst:1799 - State reset1 is never reached in FSM <state>.
INFO:Xst:1799 - State reset0 is never reached in FSM <state>.
INFO:Xst:1799 - State loadreg is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 18                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <counter[11]_GND_12_o_add_29_OUT> created at line 180.
    Found 5-bit adder for signal <curPos[4]_GND_12_o_add_33_OUT> created at line 192.
    Found 256x8-bit Read Only RAM for signal <data_in[0]_PWR_12_o_wide_mux_4_OUT>
    Found 256x8-bit Read Only RAM for signal <data_in[8]_PWR_12_o_wide_mux_5_OUT>
    Found 256x8-bit Read Only RAM for signal <data_in[16]_PWR_12_o_wide_mux_6_OUT>
    Found 12-bit comparator greater for signal <n0037> created at line 131
    Found 12-bit comparator greater for signal <n0040> created at line 138
    Found 12-bit comparator greater for signal <n0043> created at line 145
    Found 12-bit comparator greater for signal <n0046> created at line 155
    Found 5-bit comparator greater for signal <n0049> created at line 162
    Summary:
	inferred   3 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <NeoPixelDriver> synthesized.

Synthesizing Unit <video_averager>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/neppielight.vhd".
        num_blocks = 32
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/neppielight.vhd" line 103: Output port <leds> of the instance <Inst_dvid_in> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/neppielight.vhd" line 103: Output port <synced> of the instance <Inst_dvid_in> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/neppielight.vhd" line 103: Output port <pll_locked_o> of the instance <Inst_dvid_in> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <last_vsync_value>.
    Found 1-bit tristate buffer for signal <hdmi_in_sclk> created at line 100
    Found 1-bit tristate buffer for signal <hdmi_in_sdat> created at line 101
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <video_averager> synthesized.

Synthesizing Unit <dvid_in>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_in.vhd".
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_in.vhd" line 201: Output port <active_data> of the instance <input_channel_c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_in.vhd" line 201: Output port <sync_seen> of the instance <input_channel_c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_in.vhd" line 201: Output port <calibrate_busy> of the instance <input_channel_c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_in.vhd" line 227: Output port <control> of the instance <input_channel_c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_in.vhd" line 227: Output port <active_data> of the instance <input_channel_c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_in.vhd" line 227: Output port <sync_seen> of the instance <input_channel_c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_in.vhd" line 227: Output port <calibrate_busy> of the instance <input_channel_c1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_in.vhd" line 252: Output port <calibrate_busy> of the instance <input_channel_c2> is unconnected or connected to loadless signal.
    Found 15-bit register for signal <since_sync>.
    Found 1-bit register for signal <synced>.
    Found 4-bit register for signal <framing>.
    Found 4-bit adder for signal <framing[3]_GND_17_o_add_12_OUT> created at line 1241.
    Found 15-bit adder for signal <since_sync[14]_GND_17_o_add_15_OUT> created at line 1241.
    WARNING:Xst:2404 -  FFs/Latches <reset_delay<0:0>> (without init value) have a constant value of 0 in block <dvid_in>.
    WARNING:Xst:2404 -  FFs/Latches <start_calibrate<0:0>> (without init value) have a constant value of 0 in block <dvid_in>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <dvid_in> synthesized.

Synthesizing Unit <input_channel_1>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_input_channel.vhd".
        fixed_delay = 30
WARNING:Xst:647 - Input <adjust_delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <increase_delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_calibrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <calibrate_busy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <sync_seen>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <input_channel_1> synthesized.

Synthesizing Unit <input_serialiser>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/serialiser_in.vhd".
    Summary:
	no macro.
Unit <input_serialiser> synthesized.

Synthesizing Unit <gearbox>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_gearbox.vhd".
    Found 15-bit register for signal <joined>.
    Found 1-bit register for signal <every_other>.
    Found 10-bit register for signal <data_out>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <gearbox> synthesized.

Synthesizing Unit <tmds_decode>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/tmds_decode.vhd".
    Found 1-bit register for signal <active_data>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <sometimes_inverted_active>.
    Found 2-bit register for signal <sometimes_inverted_c>.
    Found 9-bit register for signal <sometimes_inverted>.
    Found 2-bit register for signal <data_delayed_c>.
    Found 1-bit register for signal <data_delayed_active>.
    Found 10-bit register for signal <data_delayed>.
    Found 2-bit register for signal <c>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <tmds_decode> synthesized.

Synthesizing Unit <input_channel_2>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/dvid_in/dvid_input_channel.vhd".
        fixed_delay = 40
WARNING:Xst:647 - Input <adjust_delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <increase_delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_delay> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_calibrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <calibrate_busy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <sync_seen>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <input_channel_2> synthesized.

Synthesizing Unit <remove_bad_things>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/remove_bad_things.vhd".
        clean_width = 64
    Found 1-bit register for signal <signal_out>.
    Found 64-bit register for signal <removeBuffer>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred  62 Multiplexer(s).
Unit <remove_bad_things> synthesized.

Synthesizing Unit <remove_bad_things_byte>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/remove_bad_things_byte.vhd".
        clean_width = 64
    Summary:
	no macro.
Unit <remove_bad_things_byte> synthesized.

Synthesizing Unit <averager>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/averager.vhd".
        num_cols = 96
        num_rows = 64
WARNING:Xst:647 - Input <i_hsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <leftAverage> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rightAverage> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 22-bit register for signal <accumulator<0><1>>.
    Found 22-bit register for signal <accumulator<0><2>>.
    Found 22-bit register for signal <accumulator<1><0>>.
    Found 22-bit register for signal <accumulator<1><1>>.
    Found 22-bit register for signal <accumulator<1><2>>.
    Found 22-bit register for signal <accumulator<2><0>>.
    Found 22-bit register for signal <accumulator<2><1>>.
    Found 22-bit register for signal <accumulator<2><2>>.
    Found 22-bit register for signal <accumulator<3><0>>.
    Found 22-bit register for signal <accumulator<3><1>>.
    Found 22-bit register for signal <accumulator<3><2>>.
    Found 22-bit register for signal <accumulator<4><0>>.
    Found 22-bit register for signal <accumulator<4><1>>.
    Found 22-bit register for signal <accumulator<4><2>>.
    Found 22-bit register for signal <accumulator<5><0>>.
    Found 22-bit register for signal <accumulator<5><1>>.
    Found 22-bit register for signal <accumulator<5><2>>.
    Found 22-bit register for signal <accumulator<6><0>>.
    Found 22-bit register for signal <accumulator<6><1>>.
    Found 22-bit register for signal <accumulator<6><2>>.
    Found 22-bit register for signal <accumulator<7><0>>.
    Found 22-bit register for signal <accumulator<7><1>>.
    Found 22-bit register for signal <accumulator<7><2>>.
    Found 22-bit register for signal <accumulator<8><0>>.
    Found 22-bit register for signal <accumulator<8><1>>.
    Found 22-bit register for signal <accumulator<8><2>>.
    Found 22-bit register for signal <accumulator<9><0>>.
    Found 22-bit register for signal <accumulator<9><1>>.
    Found 22-bit register for signal <accumulator<9><2>>.
    Found 22-bit register for signal <accumulator<10><0>>.
    Found 22-bit register for signal <accumulator<10><1>>.
    Found 22-bit register for signal <accumulator<10><2>>.
    Found 22-bit register for signal <accumulator<11><0>>.
    Found 22-bit register for signal <accumulator<11><1>>.
    Found 22-bit register for signal <accumulator<11><2>>.
    Found 22-bit register for signal <accumulator<12><0>>.
    Found 22-bit register for signal <accumulator<12><1>>.
    Found 22-bit register for signal <accumulator<12><2>>.
    Found 22-bit register for signal <accumulator<13><0>>.
    Found 22-bit register for signal <accumulator<13><1>>.
    Found 22-bit register for signal <accumulator<13><2>>.
    Found 22-bit register for signal <accumulator<14><0>>.
    Found 22-bit register for signal <accumulator<14><1>>.
    Found 22-bit register for signal <accumulator<14><2>>.
    Found 22-bit register for signal <accumulator<15><0>>.
    Found 22-bit register for signal <accumulator<15><1>>.
    Found 22-bit register for signal <accumulator<15><2>>.
    Found 22-bit register for signal <accumulator<16><0>>.
    Found 22-bit register for signal <accumulator<16><1>>.
    Found 22-bit register for signal <accumulator<16><2>>.
    Found 22-bit register for signal <accumulator<17><0>>.
    Found 22-bit register for signal <accumulator<17><1>>.
    Found 22-bit register for signal <accumulator<17><2>>.
    Found 22-bit register for signal <accumulator<18><0>>.
    Found 22-bit register for signal <accumulator<18><1>>.
    Found 22-bit register for signal <accumulator<18><2>>.
    Found 22-bit register for signal <accumulator<19><0>>.
    Found 22-bit register for signal <accumulator<19><1>>.
    Found 22-bit register for signal <accumulator<19><2>>.
    Found 22-bit register for signal <accumulator<20><0>>.
    Found 22-bit register for signal <accumulator<20><1>>.
    Found 22-bit register for signal <accumulator<20><2>>.
    Found 22-bit register for signal <accumulator<21><0>>.
    Found 22-bit register for signal <accumulator<21><1>>.
    Found 22-bit register for signal <accumulator<21><2>>.
    Found 22-bit register for signal <accumulator<22><0>>.
    Found 22-bit register for signal <accumulator<22><1>>.
    Found 22-bit register for signal <accumulator<22><2>>.
    Found 22-bit register for signal <accumulator<23><0>>.
    Found 22-bit register for signal <accumulator<23><1>>.
    Found 22-bit register for signal <accumulator<23><2>>.
    Found 22-bit register for signal <accumulator<24><0>>.
    Found 22-bit register for signal <accumulator<24><1>>.
    Found 22-bit register for signal <accumulator<24><2>>.
    Found 22-bit register for signal <accumulator<25><0>>.
    Found 22-bit register for signal <accumulator<25><1>>.
    Found 22-bit register for signal <accumulator<25><2>>.
    Found 22-bit register for signal <accumulator<26><0>>.
    Found 22-bit register for signal <accumulator<26><1>>.
    Found 22-bit register for signal <accumulator<26><2>>.
    Found 22-bit register for signal <accumulator<27><0>>.
    Found 22-bit register for signal <accumulator<27><1>>.
    Found 22-bit register for signal <accumulator<27><2>>.
    Found 22-bit register for signal <accumulator<28><0>>.
    Found 22-bit register for signal <accumulator<28><1>>.
    Found 22-bit register for signal <accumulator<28><2>>.
    Found 22-bit register for signal <accumulator<29><0>>.
    Found 22-bit register for signal <accumulator<29><1>>.
    Found 22-bit register for signal <accumulator<29><2>>.
    Found 22-bit register for signal <accumulator<30><0>>.
    Found 22-bit register for signal <accumulator<30><1>>.
    Found 22-bit register for signal <accumulator<30><2>>.
    Found 22-bit register for signal <accumulator<31><0>>.
    Found 22-bit register for signal <accumulator<31><1>>.
    Found 22-bit register for signal <accumulator<31><2>>.
    Found 8-bit register for signal <a_red>.
    Found 8-bit register for signal <a_green>.
    Found 8-bit register for signal <a_blue>.
    Found 1-bit register for signal <a_blank>.
    Found 1-bit register for signal <a_vsync>.
    Found 11-bit register for signal <y>.
    Found 768-bit register for signal <framebuffer>.
    Found 11-bit register for signal <x>.
    Found 22-bit register for signal <accumulator<0><0>>.
    Found 22-bit adder for signal <accumulator[0][0][21]_GND_41_o_add_2_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[0][1][21]_GND_41_o_add_3_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[0][2][21]_GND_41_o_add_4_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[1][0][21]_GND_41_o_add_11_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[1][1][21]_GND_41_o_add_12_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[1][2][21]_GND_41_o_add_13_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[2][0][21]_GND_41_o_add_20_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[2][1][21]_GND_41_o_add_21_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[2][2][21]_GND_41_o_add_22_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[3][0][21]_GND_41_o_add_29_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[3][1][21]_GND_41_o_add_30_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[3][2][21]_GND_41_o_add_31_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[4][0][21]_GND_41_o_add_38_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[4][1][21]_GND_41_o_add_39_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[4][2][21]_GND_41_o_add_40_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[5][0][21]_GND_41_o_add_47_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[5][1][21]_GND_41_o_add_48_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[5][2][21]_GND_41_o_add_49_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[6][0][21]_GND_41_o_add_56_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[6][1][21]_GND_41_o_add_57_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[6][2][21]_GND_41_o_add_58_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[7][0][21]_GND_41_o_add_65_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[7][1][21]_GND_41_o_add_66_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[7][2][21]_GND_41_o_add_67_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[8][0][21]_GND_41_o_add_74_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[8][1][21]_GND_41_o_add_75_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[8][2][21]_GND_41_o_add_76_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[9][0][21]_GND_41_o_add_83_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[9][1][21]_GND_41_o_add_84_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[9][2][21]_GND_41_o_add_85_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[10][0][21]_GND_41_o_add_92_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[10][1][21]_GND_41_o_add_93_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[10][2][21]_GND_41_o_add_94_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[11][0][21]_GND_41_o_add_102_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[11][1][21]_GND_41_o_add_103_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[11][2][21]_GND_41_o_add_104_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[12][0][21]_GND_41_o_add_112_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[12][1][21]_GND_41_o_add_113_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[12][2][21]_GND_41_o_add_114_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[13][0][21]_GND_41_o_add_122_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[13][1][21]_GND_41_o_add_123_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[13][2][21]_GND_41_o_add_124_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[14][0][21]_GND_41_o_add_132_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[14][1][21]_GND_41_o_add_133_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[14][2][21]_GND_41_o_add_134_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[15][0][21]_GND_41_o_add_142_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[15][1][21]_GND_41_o_add_143_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[15][2][21]_GND_41_o_add_144_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[16][0][21]_GND_41_o_add_152_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[16][1][21]_GND_41_o_add_153_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[16][2][21]_GND_41_o_add_154_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[17][0][21]_GND_41_o_add_162_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[17][1][21]_GND_41_o_add_163_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[17][2][21]_GND_41_o_add_164_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[18][0][21]_GND_41_o_add_172_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[18][1][21]_GND_41_o_add_173_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[18][2][21]_GND_41_o_add_174_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[19][0][21]_GND_41_o_add_182_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[19][1][21]_GND_41_o_add_183_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[19][2][21]_GND_41_o_add_184_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[20][0][21]_GND_41_o_add_192_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[20][1][21]_GND_41_o_add_193_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[20][2][21]_GND_41_o_add_194_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[21][0][21]_GND_41_o_add_202_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[21][1][21]_GND_41_o_add_203_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[21][2][21]_GND_41_o_add_204_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[22][0][21]_GND_41_o_add_212_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[22][1][21]_GND_41_o_add_213_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[22][2][21]_GND_41_o_add_214_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[23][0][21]_GND_41_o_add_222_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[23][1][21]_GND_41_o_add_223_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[23][2][21]_GND_41_o_add_224_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[24][0][21]_GND_41_o_add_232_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[24][1][21]_GND_41_o_add_233_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[24][2][21]_GND_41_o_add_234_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[25][0][21]_GND_41_o_add_241_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[25][1][21]_GND_41_o_add_242_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[25][2][21]_GND_41_o_add_243_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[26][0][21]_GND_41_o_add_250_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[26][1][21]_GND_41_o_add_251_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[26][2][21]_GND_41_o_add_252_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[27][0][21]_GND_41_o_add_259_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[27][1][21]_GND_41_o_add_260_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[27][2][21]_GND_41_o_add_261_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[28][0][21]_GND_41_o_add_268_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[28][1][21]_GND_41_o_add_269_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[28][2][21]_GND_41_o_add_270_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[29][0][21]_GND_41_o_add_277_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[29][1][21]_GND_41_o_add_278_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[29][2][21]_GND_41_o_add_279_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[30][0][21]_GND_41_o_add_286_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[30][1][21]_GND_41_o_add_287_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[30][2][21]_GND_41_o_add_288_OUT> created at line 79.
    Found 22-bit adder for signal <accumulator[31][0][21]_GND_41_o_add_294_OUT> created at line 77.
    Found 22-bit adder for signal <accumulator[31][1][21]_GND_41_o_add_295_OUT> created at line 78.
    Found 22-bit adder for signal <accumulator[31][2][21]_GND_41_o_add_296_OUT> created at line 79.
    Found 11-bit adder for signal <x[10]_GND_41_o_add_495_OUT> created at line 1241.
    Found 11-bit adder for signal <y[10]_GND_41_o_add_497_OUT> created at line 1241.
    Found 11-bit comparator greater for signal <x[10]_GND_41_o_LessThan_1_o> created at line 74
    Found 11-bit comparator greater for signal <y[10]_GND_41_o_LessThan_2_o> created at line 75
    Found 11-bit comparator lessequal for signal <n0009> created at line 74
    Found 11-bit comparator greater for signal <x[10]_GND_41_o_LessThan_10_o> created at line 74
    Found 11-bit comparator lessequal for signal <n0020> created at line 74
    Found 11-bit comparator greater for signal <x[10]_GND_41_o_LessThan_19_o> created at line 74
    Found 11-bit comparator lessequal for signal <n0031> created at line 74
    Found 11-bit comparator greater for signal <x[10]_GND_41_o_LessThan_28_o> created at line 74
    Found 11-bit comparator lessequal for signal <n0042> created at line 74
    Found 11-bit comparator greater for signal <x[10]_GND_41_o_LessThan_37_o> created at line 74
    Found 11-bit comparator lessequal for signal <n0053> created at line 74
    Found 11-bit comparator greater for signal <x[10]_GND_41_o_LessThan_46_o> created at line 74
    Found 11-bit comparator lessequal for signal <n0064> created at line 74
    Found 11-bit comparator greater for signal <x[10]_GND_41_o_LessThan_55_o> created at line 74
    Found 11-bit comparator lessequal for signal <n0075> created at line 74
    Found 11-bit comparator greater for signal <x[10]_GND_41_o_LessThan_64_o> created at line 74
    Found 11-bit comparator lessequal for signal <n0086> created at line 74
    Found 11-bit comparator greater for signal <x[10]_PWR_26_o_LessThan_73_o> created at line 74
    Found 11-bit comparator lessequal for signal <n0097> created at line 74
    Found 11-bit comparator greater for signal <x[10]_PWR_26_o_LessThan_82_o> created at line 74
    Found 11-bit comparator lessequal for signal <n0114> created at line 75
    Found 11-bit comparator greater for signal <y[10]_GND_41_o_LessThan_102_o> created at line 75
    Found 11-bit comparator lessequal for signal <n0125> created at line 75
    Found 11-bit comparator greater for signal <y[10]_GND_41_o_LessThan_112_o> created at line 75
    Found 11-bit comparator lessequal for signal <n0136> created at line 75
    Found 11-bit comparator greater for signal <y[10]_GND_41_o_LessThan_122_o> created at line 75
    Found 11-bit comparator lessequal for signal <n0147> created at line 75
    Found 11-bit comparator greater for signal <y[10]_GND_41_o_LessThan_132_o> created at line 75
    Found 11-bit comparator lessequal for signal <n0158> created at line 75
    Found 11-bit comparator greater for signal <y[10]_GND_41_o_LessThan_142_o> created at line 75
    Found 11-bit comparator lessequal for signal <n0175> created at line 74
    Found 11-bit comparator greater for signal <x[10]_PWR_26_o_LessThan_160_o> created at line 74
    Found 11-bit comparator lessequal for signal <n0257> created at line 75
    Found 11-bit comparator greater for signal <y[10]_GND_41_o_LessThan_259_o> created at line 75
    Summary:
	inferred  98 Adder/Subtractor(s).
	inferred 2928 D-type flip-flop(s).
	inferred  34 Comparator(s).
Unit <averager> synthesized.

Synthesizing Unit <uart_top>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_top.vhd".
        clocks_per_bit = 435
        clock_frequency = 50000000
        num_blocks = 32
WARNING:Xst:647 - Input <user_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_top.vhd" line 136: Output port <o_TX_Active> of the instance <uart_serial_tx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_top.vhd" line 149: Output port <mode_value_change> of the instance <rx_controller> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rx>.
    Found 1-bit register for signal <usb_rs232_txd>.
    Found 1-bit register for signal <rx_sync>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <uart_top> synthesized.

Synthesizing Unit <UART_RX>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_rx_serial.vhd".
        g_CLKS_PER_BIT = 435
    Found 1-bit register for signal <r_RX_Data>.
    Found 1-bit register for signal <r_RX_DV>.
    Found 9-bit register for signal <r_Clk_Count>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 8-bit register for signal <r_RX_Byte>.
    Found 1-bit register for signal <r_RX_Data_R>.
    Found finite state machine <FSM_2> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_44_o_add_11_OUT> created at line 104.
    Found 9-bit adder for signal <r_Clk_Count[8]_GND_44_o_add_19_OUT> created at line 117.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_29_o_LessThan_11_o> created at line 103
    Found 9-bit comparator greater for signal <r_Clk_Count[8]_PWR_29_o_LessThan_19_o> created at line 116
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX> synthesized.

Synthesizing Unit <UART_TX>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_tx_serial.vhd".
        g_CLKS_PER_BIT = 435
    Found 1-bit register for signal <o_TX_Serial>.
    Found 1-bit register for signal <r_TX_Done>.
    Found 9-bit register for signal <r_Clk_Count>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 8-bit register for signal <r_TX_Data>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 1-bit register for signal <o_TX_Active>.
    Found finite state machine <FSM_3> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_45_o_add_10_OUT> created at line 128.
    Found 9-bit adder for signal <r_Clk_Count[8]_GND_45_o_add_17_OUT> created at line 143.
    Found 1-bit 8-to-1 multiplexer for signal <r_Bit_Index[2]_r_TX_Data[7]_Mux_6_o> created at line 118.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_31_o_LessThan_10_o> created at line 127
    Found 9-bit comparator greater for signal <r_Clk_Count[8]_PWR_31_o_LessThan_17_o> created at line 142
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX> synthesized.

Synthesizing Unit <uart_rx_controller>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_rx_controller.vhd".
        num_commands = 3
        num_blocks = 32
    Found 768-bit register for signal <write_value_shift_in>.
    Found 1-bit register for signal <custom_block_change>.
    Found 1-bit register for signal <mode_value_change>.
    Found 768-bit register for signal <custom_block_values>.
    Found 2-bit register for signal <mode>.
    Found 256-bit register for signal <block_counts>.
    Found 2-bit register for signal <currentCommand>.
    Found 7-bit register for signal <currentIndex>.
    Found 3-bit register for signal <state>.
INFO:Xst:1799 - State timeout is never reached in FSM <state>.
INFO:Xst:1799 - State reset is never reached in FSM <state>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <currentIndex[6]_GND_46_o_add_37_OUT> created at line 187.
    Found 4x8-bit Read Only RAM for signal <_n0126>
    Found 7-bit comparator equal for signal <currentIndex[6]_currentCommand[1]_equal_26_o> created at line 150
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 1805 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx_controller> synthesized.

Synthesizing Unit <uart_tx_controller>.
    Related source file is "/media/will/007CBA2A7CBA1A7C/Users/Willi/OneDrive/workspace/DinoLight/HDL/uart_tx_controller.vhd".
        clock_cycles_send_period = 10000000
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <uart_data_stb>.
    Found 8-bit register for signal <data_to_uart>.
    Found 4-bit register for signal <current_send_index>.
    Found 48-bit register for signal <periodic_send_data_reg>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | count_up                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <counter[23]_GND_48_o_add_2_OUT> created at line 57.
    Found 4-bit adder for signal <current_send_index[3]_GND_48_o_add_15_OUT> created at line 110.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x8-bit single-port Read Only RAM                   : 3
 4x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 111
 11-bit adder                                          : 2
 12-bit adder                                          : 1
 15-bit adder                                          : 1
 22-bit adder                                          : 96
 24-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 2
# Registers                                            : 253
 1-bit register                                        : 65
 10-bit register                                       : 6
 11-bit register                                       : 2
 12-bit register                                       : 1
 15-bit register                                       : 4
 2-bit register                                        : 11
 22-bit register                                       : 96
 24-bit register                                       : 3
 256-bit register                                      : 2
 3-bit register                                        : 3
 4-bit register                                        : 2
 48-bit register                                       : 4
 5-bit register                                        : 1
 6-bit register                                        : 1
 64-bit register                                       : 27
 7-bit register                                        : 1
 768-bit register                                      : 8
 8-bit register                                        : 11
 9-bit register                                        : 5
# Comparators                                          : 45
 11-bit comparator greater                             : 18
 11-bit comparator lessequal                           : 16
 12-bit comparator greater                             : 4
 3-bit comparator greater                              : 2
 5-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 1
 9-bit comparator greater                              : 2
# Multiplexers                                         : 3029
 1-bit 2-to-1 multiplexer                              : 2985
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 27
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 48-bit 2-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 10
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 6
# Xors                                                 : 1752
 1-bit xor2                                            : 1746
 5-bit xor2                                            : 3
 9-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <clean_hsync> is unconnected in block <hdmi_averager>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <register0_23> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_22> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_21> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_20> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_19> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_18> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_17> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_16> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_15> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_14> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_13> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_12> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_11> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_10> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_9> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_8> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_7> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_6> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_5> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_4> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_3> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_2> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_1> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_0> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_47> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_46> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_45> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_44> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_43> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_42> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_41> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_40> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_39> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_38> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_37> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_36> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_24> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_25> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_26> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_27> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_28> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_29> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_30> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_31> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_32> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_33> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_34> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <register0_35> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_12> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_13> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_14> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_15> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_16> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_17> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_18> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_19> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_20> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_21> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_22> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_23> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_11> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_10> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_9> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_8> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_7> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_6> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_5> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_4> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_3> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_2> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_1> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_0> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_47> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_46> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_45> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_44> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_43> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_42> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_41> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_40> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_39> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_38> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_37> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_36> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_24> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_25> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_26> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_27> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_28> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_29> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_30> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_31> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_32> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_33> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_34> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <register1_35> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_12> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_13> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_14> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_15> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_16> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_17> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_18> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_19> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_20> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_21> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_22> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_23> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_11> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_10> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_9> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_8> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_7> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_6> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_5> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_4> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_3> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_2> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_1> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_0> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_47> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_46> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_45> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_44> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_43> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_42> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_41> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_40> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_39> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_38> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_37> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_36> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_35> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_34> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_33> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_32> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_31> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_30> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_29> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_28> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_27> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_26> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_25> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <signal_out_24> (without init value) has a constant value of 0 in block <corss_clock_screenAverage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_delayed_c_0> of sequential type is unconnected in block <i_tmds_decode>.
WARNING:Xst:2677 - Node <sometimes_inverted_c_0> of sequential type is unconnected in block <i_tmds_decode>.
WARNING:Xst:2677 - Node <c_0> of sequential type is unconnected in block <i_tmds_decode>.

Synthesizing (advanced) Unit <NeoPixelDriver>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <curPos>: 1 register on signal <curPos>.
Unit <NeoPixelDriver> synthesized (advanced).

Synthesizing (advanced) Unit <averager>.
The following registers are absorbed into accumulator <accumulator<0>_1>: 1 register on signal <accumulator<0>_1>.
The following registers are absorbed into accumulator <accumulator<0>_2>: 1 register on signal <accumulator<0>_2>.
The following registers are absorbed into accumulator <accumulator<1>_0>: 1 register on signal <accumulator<1>_0>.
The following registers are absorbed into accumulator <accumulator<1>_1>: 1 register on signal <accumulator<1>_1>.
The following registers are absorbed into accumulator <accumulator<1>_2>: 1 register on signal <accumulator<1>_2>.
The following registers are absorbed into accumulator <accumulator<2>_1>: 1 register on signal <accumulator<2>_1>.
The following registers are absorbed into accumulator <accumulator<2>_0>: 1 register on signal <accumulator<2>_0>.
The following registers are absorbed into accumulator <accumulator<2>_2>: 1 register on signal <accumulator<2>_2>.
The following registers are absorbed into accumulator <accumulator<3>_0>: 1 register on signal <accumulator<3>_0>.
The following registers are absorbed into accumulator <accumulator<3>_1>: 1 register on signal <accumulator<3>_1>.
The following registers are absorbed into accumulator <accumulator<3>_2>: 1 register on signal <accumulator<3>_2>.
The following registers are absorbed into accumulator <accumulator<4>_0>: 1 register on signal <accumulator<4>_0>.
The following registers are absorbed into accumulator <accumulator<4>_2>: 1 register on signal <accumulator<4>_2>.
The following registers are absorbed into accumulator <accumulator<4>_1>: 1 register on signal <accumulator<4>_1>.
The following registers are absorbed into accumulator <accumulator<5>_0>: 1 register on signal <accumulator<5>_0>.
The following registers are absorbed into accumulator <accumulator<5>_1>: 1 register on signal <accumulator<5>_1>.
The following registers are absorbed into accumulator <accumulator<5>_2>: 1 register on signal <accumulator<5>_2>.
The following registers are absorbed into accumulator <accumulator<6>_0>: 1 register on signal <accumulator<6>_0>.
The following registers are absorbed into accumulator <accumulator<6>_1>: 1 register on signal <accumulator<6>_1>.
The following registers are absorbed into accumulator <accumulator<6>_2>: 1 register on signal <accumulator<6>_2>.
The following registers are absorbed into accumulator <accumulator<7>_0>: 1 register on signal <accumulator<7>_0>.
The following registers are absorbed into accumulator <accumulator<7>_1>: 1 register on signal <accumulator<7>_1>.
The following registers are absorbed into accumulator <accumulator<7>_2>: 1 register on signal <accumulator<7>_2>.
The following registers are absorbed into accumulator <accumulator<8>_0>: 1 register on signal <accumulator<8>_0>.
The following registers are absorbed into accumulator <accumulator<8>_1>: 1 register on signal <accumulator<8>_1>.
The following registers are absorbed into accumulator <accumulator<8>_2>: 1 register on signal <accumulator<8>_2>.
The following registers are absorbed into accumulator <accumulator<9>_0>: 1 register on signal <accumulator<9>_0>.
The following registers are absorbed into accumulator <accumulator<9>_2>: 1 register on signal <accumulator<9>_2>.
The following registers are absorbed into accumulator <accumulator<9>_1>: 1 register on signal <accumulator<9>_1>.
The following registers are absorbed into accumulator <accumulator<10>_0>: 1 register on signal <accumulator<10>_0>.
The following registers are absorbed into accumulator <accumulator<10>_1>: 1 register on signal <accumulator<10>_1>.
The following registers are absorbed into accumulator <accumulator<10>_2>: 1 register on signal <accumulator<10>_2>.
The following registers are absorbed into accumulator <accumulator<11>_0>: 1 register on signal <accumulator<11>_0>.
The following registers are absorbed into accumulator <accumulator<11>_1>: 1 register on signal <accumulator<11>_1>.
The following registers are absorbed into accumulator <accumulator<11>_2>: 1 register on signal <accumulator<11>_2>.
The following registers are absorbed into accumulator <accumulator<12>_0>: 1 register on signal <accumulator<12>_0>.
The following registers are absorbed into accumulator <accumulator<12>_1>: 1 register on signal <accumulator<12>_1>.
The following registers are absorbed into accumulator <accumulator<12>_2>: 1 register on signal <accumulator<12>_2>.
The following registers are absorbed into accumulator <accumulator<13>_0>: 1 register on signal <accumulator<13>_0>.
The following registers are absorbed into accumulator <accumulator<13>_1>: 1 register on signal <accumulator<13>_1>.
The following registers are absorbed into accumulator <accumulator<13>_2>: 1 register on signal <accumulator<13>_2>.
The following registers are absorbed into accumulator <accumulator<14>_0>: 1 register on signal <accumulator<14>_0>.
The following registers are absorbed into accumulator <accumulator<14>_2>: 1 register on signal <accumulator<14>_2>.
The following registers are absorbed into accumulator <accumulator<14>_1>: 1 register on signal <accumulator<14>_1>.
The following registers are absorbed into accumulator <accumulator<15>_0>: 1 register on signal <accumulator<15>_0>.
The following registers are absorbed into accumulator <accumulator<15>_1>: 1 register on signal <accumulator<15>_1>.
The following registers are absorbed into accumulator <accumulator<15>_2>: 1 register on signal <accumulator<15>_2>.
The following registers are absorbed into accumulator <accumulator<16>_0>: 1 register on signal <accumulator<16>_0>.
The following registers are absorbed into accumulator <accumulator<16>_1>: 1 register on signal <accumulator<16>_1>.
The following registers are absorbed into accumulator <accumulator<16>_2>: 1 register on signal <accumulator<16>_2>.
The following registers are absorbed into accumulator <accumulator<17>_0>: 1 register on signal <accumulator<17>_0>.
The following registers are absorbed into accumulator <accumulator<17>_1>: 1 register on signal <accumulator<17>_1>.
The following registers are absorbed into accumulator <accumulator<17>_2>: 1 register on signal <accumulator<17>_2>.
The following registers are absorbed into accumulator <accumulator<18>_0>: 1 register on signal <accumulator<18>_0>.
The following registers are absorbed into accumulator <accumulator<18>_1>: 1 register on signal <accumulator<18>_1>.
The following registers are absorbed into accumulator <accumulator<18>_2>: 1 register on signal <accumulator<18>_2>.
The following registers are absorbed into accumulator <accumulator<19>_0>: 1 register on signal <accumulator<19>_0>.
The following registers are absorbed into accumulator <accumulator<19>_2>: 1 register on signal <accumulator<19>_2>.
The following registers are absorbed into accumulator <accumulator<19>_1>: 1 register on signal <accumulator<19>_1>.
The following registers are absorbed into accumulator <accumulator<20>_0>: 1 register on signal <accumulator<20>_0>.
The following registers are absorbed into accumulator <accumulator<20>_1>: 1 register on signal <accumulator<20>_1>.
The following registers are absorbed into accumulator <accumulator<20>_2>: 1 register on signal <accumulator<20>_2>.
The following registers are absorbed into accumulator <accumulator<21>_0>: 1 register on signal <accumulator<21>_0>.
The following registers are absorbed into accumulator <accumulator<21>_1>: 1 register on signal <accumulator<21>_1>.
The following registers are absorbed into accumulator <accumulator<22>_0>: 1 register on signal <accumulator<22>_0>.
The following registers are absorbed into accumulator <accumulator<21>_2>: 1 register on signal <accumulator<21>_2>.
The following registers are absorbed into accumulator <accumulator<22>_1>: 1 register on signal <accumulator<22>_1>.
The following registers are absorbed into accumulator <accumulator<22>_2>: 1 register on signal <accumulator<22>_2>.
The following registers are absorbed into accumulator <accumulator<23>_0>: 1 register on signal <accumulator<23>_0>.
The following registers are absorbed into accumulator <accumulator<23>_1>: 1 register on signal <accumulator<23>_1>.
The following registers are absorbed into accumulator <accumulator<23>_2>: 1 register on signal <accumulator<23>_2>.
The following registers are absorbed into accumulator <accumulator<24>_1>: 1 register on signal <accumulator<24>_1>.
The following registers are absorbed into accumulator <accumulator<24>_0>: 1 register on signal <accumulator<24>_0>.
The following registers are absorbed into accumulator <accumulator<24>_2>: 1 register on signal <accumulator<24>_2>.
The following registers are absorbed into accumulator <accumulator<25>_0>: 1 register on signal <accumulator<25>_0>.
The following registers are absorbed into accumulator <accumulator<25>_1>: 1 register on signal <accumulator<25>_1>.
The following registers are absorbed into accumulator <accumulator<25>_2>: 1 register on signal <accumulator<25>_2>.
The following registers are absorbed into accumulator <accumulator<26>_0>: 1 register on signal <accumulator<26>_0>.
The following registers are absorbed into accumulator <accumulator<26>_1>: 1 register on signal <accumulator<26>_1>.
The following registers are absorbed into accumulator <accumulator<26>_2>: 1 register on signal <accumulator<26>_2>.
The following registers are absorbed into accumulator <accumulator<27>_0>: 1 register on signal <accumulator<27>_0>.
The following registers are absorbed into accumulator <accumulator<27>_1>: 1 register on signal <accumulator<27>_1>.
The following registers are absorbed into accumulator <accumulator<27>_2>: 1 register on signal <accumulator<27>_2>.
The following registers are absorbed into accumulator <accumulator<28>_0>: 1 register on signal <accumulator<28>_0>.
The following registers are absorbed into accumulator <accumulator<28>_1>: 1 register on signal <accumulator<28>_1>.
The following registers are absorbed into accumulator <accumulator<28>_2>: 1 register on signal <accumulator<28>_2>.
The following registers are absorbed into accumulator <accumulator<29>_1>: 1 register on signal <accumulator<29>_1>.
The following registers are absorbed into accumulator <accumulator<29>_0>: 1 register on signal <accumulator<29>_0>.
The following registers are absorbed into accumulator <accumulator<29>_2>: 1 register on signal <accumulator<29>_2>.
The following registers are absorbed into accumulator <accumulator<30>_0>: 1 register on signal <accumulator<30>_0>.
The following registers are absorbed into accumulator <accumulator<30>_1>: 1 register on signal <accumulator<30>_1>.
The following registers are absorbed into accumulator <accumulator<30>_2>: 1 register on signal <accumulator<30>_2>.
The following registers are absorbed into accumulator <accumulator<31>_0>: 1 register on signal <accumulator<31>_0>.
The following registers are absorbed into accumulator <accumulator<31>_1>: 1 register on signal <accumulator<31>_1>.
The following registers are absorbed into accumulator <accumulator<31>_2>: 1 register on signal <accumulator<31>_2>.
The following registers are absorbed into accumulator <accumulator<0>_0>: 1 register on signal <accumulator<0>_0>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
Unit <averager> synthesized (advanced).

Synthesizing (advanced) Unit <blockToPixel>.
The following registers are absorbed into counter <pixelWriteCounter>: 1 register on signal <pixelWriteCounter>.
The following registers are absorbed into counter <blockCounter>: 1 register on signal <blockCounter>.
Unit <blockToPixel> synthesized (advanced).

Synthesizing (advanced) Unit <dvid_in>.
The following registers are absorbed into counter <since_sync>: 1 register on signal <since_sync>.
The following registers are absorbed into counter <framing>: 1 register on signal <framing>.
Unit <dvid_in> synthesized (advanced).

Synthesizing (advanced) Unit <neopixel_top>.
INFO:Xst:3226 - The RAM <neopixel_drive/Mram_data_in[16]_PWR_12_o_wide_mux_6_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <pixelGenerator/current_pixel>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pixelGenerator/pixelBlockRegister<16:23>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <neopixel_drive/Mram_data_in[8]_PWR_12_o_wide_mux_5_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <pixelGenerator/current_pixel>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pixelGenerator/pixelBlockRegister<8:15>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <pixelGenerator/current_pixel>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pixelGenerator/pixelBlockRegister<0:7>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <neopixel_top> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx_controller>.
The following registers are absorbed into counter <currentIndex>: 1 register on signal <currentIndex>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <currentCommand> prevents it from being combined with the RAM <Mram__n0126> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <currentCommand> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <uart_rx_controller> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx_controller>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <current_send_index>: 1 register on signal <current_send_index>.
Unit <uart_tx_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x8-bit single-port block Read Only RAM             : 3
 4x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 9-bit adder                                           : 2
# Counters                                             : 11
 11-bit up counter                                     : 2
 12-bit up counter                                     : 1
 15-bit up counter                                     : 1
 24-bit up counter                                     : 1
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 96
 22-bit up accumulator                                 : 96
# Registers                                            : 8926
 Flip-Flops                                            : 8926
# Comparators                                          : 45
 11-bit comparator greater                             : 18
 11-bit comparator lessequal                           : 16
 12-bit comparator greater                             : 4
 3-bit comparator greater                              : 2
 5-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator equal                                : 1
 9-bit comparator greater                              : 2
# Multiplexers                                         : 3150
 1-bit 2-to-1 multiplexer                              : 3114
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 24
 3-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 6
# Xors                                                 : 1752
 1-bit xor2                                            : 1746
 5-bit xor2                                            : 3
 9-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<0>_2> <accumulator<31>_2> are equivalent, XST will keep only <accumulator<0>_2>.
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<0>_1> <accumulator<31>_1> are equivalent, XST will keep only <accumulator<0>_1>.
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<9>_0> <accumulator<10>_0> are equivalent, XST will keep only <accumulator<9>_0>.
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<9>_2> <accumulator<10>_2> are equivalent, XST will keep only <accumulator<9>_2>.
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<9>_1> <accumulator<10>_1> are equivalent, XST will keep only <accumulator<9>_1>.
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<15>_0> <accumulator<16>_0> are equivalent, XST will keep only <accumulator<15>_0>.
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<15>_1> <accumulator<16>_1> are equivalent, XST will keep only <accumulator<15>_1>.
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<15>_2> <accumulator<16>_2> are equivalent, XST will keep only <accumulator<15>_2>.
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<25>_0> <accumulator<26>_0> are equivalent, XST will keep only <accumulator<25>_0>.
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<25>_1> <accumulator<26>_1> are equivalent, XST will keep only <accumulator<25>_1>.
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<25>_2> <accumulator<26>_2> are equivalent, XST will keep only <accumulator<25>_2>.
INFO:Xst:2146 - In block <averager>, Accumulator <accumulator<31>_0> <accumulator<0>_0> are equivalent, XST will keep only <accumulator<31>_0>.
INFO:Xst:2697 - Unit <MTP_> : the RAMs <neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT>, <neopixel_drive/Mram_data_in[16]_PWR_12_o_wide_mux_6_OUT> are packed into the single block RAM <neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <neoPixel/FSM_0> on signal <state[1:12]> with one-hot encoding.
------------------------------------
 State              | Encoding
------------------------------------
 idle               | 000000000001
 writeoutpixel      | 000100000000
 waitforack         | 000000000100
 waitforlastack     | 000000010000
 start              | 000000000010
 getcurrentinfo     | 000000100000
 blockcountdecide   | 100000000000
 ledcountdecide     | 000001000000
 shiftinpixel       | unreached
 incledcount        | 000000001000
 incblockcount      | 001000000000
 shiftblockregister | 010000000000
 finish             | 000010000000
------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <neoPixel/FSM_1> on signal <state[1:9]> with one-hot encoding.
---------------------------
 State        | Encoding
---------------------------
 ack          | 000010000
 waitforvalid | 000001000
 t0h          | 000100000
 t1h          | 010000000
 finishcycle  | 001000000
 res          | unreached
 reset1       | unreached
 reset0       | unreached
 inccount     | 100000000
 display      | 000000100
 writestate   | 000000010
 idle         | 000000001
 loadreg      | unreached
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart/tx_controller/FSM_5> on signal <state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 count_up  | 00
 send      | 01
 send_wait | 10
 send_next | 11
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart/uart_serial_rx/FSM_2> on signal <r_SM_Main[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_rx_start_bit | 001
 s_rx_data_bits | 010
 s_rx_stop_bit  | 011
 s_cleanup      | 100
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart/uart_serial_tx/FSM_3> on signal <r_SM_Main[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_tx_start_bit | 001
 s_tx_data_bits | 010
 s_tx_stop_bit  | 011
 s_cleanup      | 100
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <uart/rx_controller/FSM_4> on signal <state[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 command      | 001
 payloadwrite | 110
 payloadwait  | 011
 finish       | 010
 timeout      | unreached
 reset        | unreached
--------------------------
INFO:Xst:1901 - Instance PLL_BASE_inst in unit PLL_BASE_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <framebuffer_253> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_229> 
INFO:Xst:2261 - The FF/Latch <framebuffer_248> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_224> 
INFO:Xst:2261 - The FF/Latch <framebuffer_406> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_382> 
INFO:Xst:2261 - The FF/Latch <framebuffer_401> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_377> 
INFO:Xst:2261 - The FF/Latch <framebuffer_252> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_228> 
INFO:Xst:2261 - The FF/Latch <framebuffer_405> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_381> 
INFO:Xst:2261 - The FF/Latch <framebuffer_400> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_376> 
INFO:Xst:2261 - The FF/Latch <framebuffer_251> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_227> 
INFO:Xst:2261 - The FF/Latch <framebuffer_404> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_380> 
INFO:Xst:2261 - The FF/Latch <framebuffer_250> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_226> 
INFO:Xst:2261 - The FF/Latch <framebuffer_403> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_379> 
INFO:Xst:2261 - The FF/Latch <framebuffer_402> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_378> 
INFO:Xst:2261 - The FF/Latch <framebuffer_263> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_239> 
INFO:Xst:2261 - The FF/Latch <framebuffer_262> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_238> 
INFO:Xst:2261 - The FF/Latch <framebuffer_257> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_233> 
INFO:Xst:2261 - The FF/Latch <framebuffer_261> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_237> 
INFO:Xst:2261 - The FF/Latch <framebuffer_256> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_232> 
INFO:Xst:2261 - The FF/Latch <framebuffer_260> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_236> 
INFO:Xst:2261 - The FF/Latch <framebuffer_259> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_235> 
INFO:Xst:2261 - The FF/Latch <framebuffer_258> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_234> 
INFO:Xst:2261 - The FF/Latch <framebuffer_759> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_15> 
INFO:Xst:2261 - The FF/Latch <framebuffer_758> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_14> 
INFO:Xst:2261 - The FF/Latch <framebuffer_753> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_9> 
INFO:Xst:2261 - The FF/Latch <framebuffer_757> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_13> 
INFO:Xst:2261 - The FF/Latch <framebuffer_752> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_8> 
INFO:Xst:2261 - The FF/Latch <framebuffer_756> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_12> 
INFO:Xst:2261 - The FF/Latch <framebuffer_755> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_11> 
INFO:Xst:2261 - The FF/Latch <framebuffer_751> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_7> 
INFO:Xst:2261 - The FF/Latch <framebuffer_754> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_10> 
INFO:Xst:2261 - The FF/Latch <framebuffer_750> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_6> 
INFO:Xst:2261 - The FF/Latch <framebuffer_745> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_1> 
INFO:Xst:2261 - The FF/Latch <framebuffer_631> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_607> 
INFO:Xst:2261 - The FF/Latch <framebuffer_749> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_5> 
INFO:Xst:2261 - The FF/Latch <framebuffer_744> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_0> 
INFO:Xst:2261 - The FF/Latch <framebuffer_630> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_606> 
INFO:Xst:2261 - The FF/Latch <framebuffer_625> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_601> 
INFO:Xst:2261 - The FF/Latch <framebuffer_748> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_4> 
INFO:Xst:2261 - The FF/Latch <framebuffer_767> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_23> 
INFO:Xst:2261 - The FF/Latch <framebuffer_629> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_605> 
INFO:Xst:2261 - The FF/Latch <framebuffer_624> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_600> 
INFO:Xst:2261 - The FF/Latch <framebuffer_747> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_3> 
INFO:Xst:2261 - The FF/Latch <framebuffer_766> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_22> 
INFO:Xst:2261 - The FF/Latch <framebuffer_761> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_17> 
INFO:Xst:2261 - The FF/Latch <framebuffer_628> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_604> 
INFO:Xst:2261 - The FF/Latch <framebuffer_746> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_2> 
INFO:Xst:2261 - The FF/Latch <framebuffer_765> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_21> 
INFO:Xst:2261 - The FF/Latch <framebuffer_760> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_16> 
INFO:Xst:2261 - The FF/Latch <framebuffer_627> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_603> 
INFO:Xst:2261 - The FF/Latch <framebuffer_764> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_20> 
INFO:Xst:2261 - The FF/Latch <framebuffer_626> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_602> 
INFO:Xst:2261 - The FF/Latch <framebuffer_763> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_19> 
INFO:Xst:2261 - The FF/Latch <framebuffer_762> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_18> 
INFO:Xst:2261 - The FF/Latch <framebuffer_391> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_367> 
INFO:Xst:2261 - The FF/Latch <framebuffer_639> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_615> 
INFO:Xst:2261 - The FF/Latch <framebuffer_390> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_366> 
INFO:Xst:2261 - The FF/Latch <framebuffer_385> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_361> 
INFO:Xst:2261 - The FF/Latch <framebuffer_638> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_614> 
INFO:Xst:2261 - The FF/Latch <framebuffer_633> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_609> 
INFO:Xst:2261 - The FF/Latch <framebuffer_389> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_365> 
INFO:Xst:2261 - The FF/Latch <framebuffer_384> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_360> 
INFO:Xst:2261 - The FF/Latch <framebuffer_637> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_613> 
INFO:Xst:2261 - The FF/Latch <framebuffer_632> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_608> 
INFO:Xst:2261 - The FF/Latch <framebuffer_388> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_364> 
INFO:Xst:2261 - The FF/Latch <framebuffer_636> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_612> 
INFO:Xst:2261 - The FF/Latch <framebuffer_387> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_363> 
INFO:Xst:2261 - The FF/Latch <framebuffer_635> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_611> 
INFO:Xst:2261 - The FF/Latch <framebuffer_386> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_362> 
INFO:Xst:2261 - The FF/Latch <framebuffer_634> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_610> 
INFO:Xst:2261 - The FF/Latch <framebuffer_247> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_223> 
INFO:Xst:2261 - The FF/Latch <framebuffer_246> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_222> 
INFO:Xst:2261 - The FF/Latch <framebuffer_241> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_217> 
INFO:Xst:2261 - The FF/Latch <framebuffer_399> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_375> 
INFO:Xst:2261 - The FF/Latch <framebuffer_647> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_623> 
INFO:Xst:2261 - The FF/Latch <framebuffer_245> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_221> 
INFO:Xst:2261 - The FF/Latch <framebuffer_240> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_216> 
INFO:Xst:2261 - The FF/Latch <framebuffer_398> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_374> 
INFO:Xst:2261 - The FF/Latch <framebuffer_393> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_369> 
INFO:Xst:2261 - The FF/Latch <framebuffer_646> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_622> 
INFO:Xst:2261 - The FF/Latch <framebuffer_641> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_617> 
INFO:Xst:2261 - The FF/Latch <framebuffer_244> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_220> 
INFO:Xst:2261 - The FF/Latch <framebuffer_397> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_373> 
INFO:Xst:2261 - The FF/Latch <framebuffer_392> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_368> 
INFO:Xst:2261 - The FF/Latch <framebuffer_645> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_621> 
INFO:Xst:2261 - The FF/Latch <framebuffer_640> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_616> 
INFO:Xst:2261 - The FF/Latch <framebuffer_243> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_219> 
INFO:Xst:2261 - The FF/Latch <framebuffer_396> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_372> 
INFO:Xst:2261 - The FF/Latch <framebuffer_644> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_620> 
INFO:Xst:2261 - The FF/Latch <framebuffer_242> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_218> 
INFO:Xst:2261 - The FF/Latch <framebuffer_395> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_371> 
INFO:Xst:2261 - The FF/Latch <framebuffer_643> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_619> 
INFO:Xst:2261 - The FF/Latch <framebuffer_394> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_370> 
INFO:Xst:2261 - The FF/Latch <framebuffer_642> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_618> 
INFO:Xst:2261 - The FF/Latch <framebuffer_255> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_231> 
INFO:Xst:2261 - The FF/Latch <framebuffer_254> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_230> 
INFO:Xst:2261 - The FF/Latch <framebuffer_249> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_225> 
INFO:Xst:2261 - The FF/Latch <framebuffer_407> in Unit <averager> is equivalent to the following FF/Latch, which will be removed : <framebuffer_383> 
INFO:Xst:2261 - The FF/Latch <neopixel_drive/state_FSM_FFd5> in Unit <neopixel_top> is equivalent to the following FF/Latch, which will be removed : <neopixel_drive/ack_pixel> 

Optimizing unit <remove_bad_things_byte> ...

Optimizing unit <cross_clock_register_1> ...

Optimizing unit <cross_clock_register_2> ...

Optimizing unit <dinolight> ...

Optimizing unit <dvid_in> ...

Optimizing unit <input_channel_1> ...

Optimizing unit <input_channel_2> ...

Optimizing unit <remove_bad_things> ...

Optimizing unit <averager> ...

Optimizing unit <neopixel_top> ...

Optimizing unit <uart_tx_controller> ...

Optimizing unit <UART_RX> ...

Optimizing unit <UART_TX> ...

Optimizing unit <uart_rx_controller> ...
WARNING:Xst:1710 - FF/Latch <corss_clock_screenAverage/register0_23> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_22> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_21> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_20> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_19> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_18> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_17> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_16> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_15> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_14> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_13> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_12> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_11> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_10> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_9> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_8> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_7> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_6> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_5> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_4> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_3> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_2> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_1> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_0> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_47> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_46> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_45> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_44> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_43> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_42> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_41> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_40> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_39> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_38> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_37> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_36> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_24> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_25> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_26> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_27> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_28> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_29> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_30> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_31> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_32> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_33> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_34> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register0_35> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_35> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_34> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_33> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_32> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_31> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_30> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_29> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_28> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_27> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_26> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_25> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_24> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_36> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_37> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_38> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_39> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_40> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_41> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_42> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_43> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_44> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_45> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_46> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_47> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_0> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_1> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_2> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_3> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_4> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_5> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_6> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_7> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_8> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_9> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_10> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_11> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_23> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_22> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_21> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_20> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_19> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_18> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_17> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_16> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_15> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_14> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_13> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/register1_12> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_12> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_13> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_14> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_15> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_16> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_17> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_18> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_19> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_20> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_21> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_22> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_23> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_11> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_10> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_9> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_8> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_7> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_6> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_5> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_4> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_3> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_2> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_1> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_0> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_47> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_46> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_45> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_44> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_43> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_42> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_41> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_40> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_39> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_38> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_37> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_36> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_35> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_34> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_33> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_32> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_31> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_30> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_29> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_28> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_27> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_26> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_25> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <corss_clock_screenAverage/signal_out_24> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/synced> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_c_0> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_c_1> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/sometimes_inverted_c_0> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/sometimes_inverted_c_1> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/c_0> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/c_1> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_c_0> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/sometimes_inverted_c_0> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/active_data> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/c_0> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c0/sync_seen> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c1/i_tmds_decode/data_delayed_c_0> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c1/i_tmds_decode/data_delayed_c_1> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c1/i_tmds_decode/sometimes_inverted_c_0> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c1/i_tmds_decode/sometimes_inverted_c_1> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c1/i_tmds_decode/active_data> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c1/i_tmds_decode/c_0> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c1/i_tmds_decode/c_1> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/Inst_dvid_in/input_channel_c1/sync_seen> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/signal_out> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_0> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_1> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_2> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_3> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_4> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_5> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_6> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_7> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_8> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_9> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_10> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_11> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_12> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_13> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_14> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_15> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_16> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_17> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_18> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_19> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_20> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_21> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_22> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_23> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_24> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_25> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_26> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_27> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_28> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_29> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_30> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_31> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_32> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_33> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_34> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_35> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_36> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_37> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_38> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_39> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_40> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_41> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_42> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_43> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_44> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_45> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_46> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_47> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_48> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_49> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_50> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_51> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_52> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_53> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_54> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_55> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_56> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_57> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_58> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_59> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_60> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_61> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_62> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <hdmi_averager/clean_hsync/removeBuffer_63> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <uart/uart_serial_tx/o_TX_Active> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:2677 - Node <uart/rx_controller/mode_value_change> of sequential type is unconnected in block <dinolight>.
WARNING:Xst:1710 - FF/Latch <uart/tx_controller/periodic_send_data_reg_31> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_30> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_29> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_28> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_27> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_26> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_25> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_24> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_23> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_22> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_21> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_20> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_19> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_18> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_17> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_16> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_15> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_14> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_13> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_12> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_11> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_10> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_9> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_8> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_0> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_1> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_2> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_3> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_4> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_5> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_6> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_7> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_47> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_46> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_45> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_44> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_43> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_42> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_41> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_40> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_39> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_38> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_37> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_36> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_35> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_34> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_33> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/periodic_send_data_reg_32> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/data_to_uart_0> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/data_to_uart_1> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/data_to_uart_2> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/data_to_uart_3> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/data_to_uart_4> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/data_to_uart_5> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/data_to_uart_6> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart/tx_controller/data_to_uart_7> (without init value) has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart/uart_serial_tx/r_TX_Data_7> has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart/uart_serial_tx/r_TX_Data_6> has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart/uart_serial_tx/r_TX_Data_5> has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart/uart_serial_tx/r_TX_Data_4> has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart/uart_serial_tx/r_TX_Data_3> has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart/uart_serial_tx/r_TX_Data_2> has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart/uart_serial_tx/r_TX_Data_1> has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart/uart_serial_tx/r_TX_Data_0> has a constant value of 0 in block <dinolight>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_601> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_625> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_220> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_244> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_216> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_240> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_221> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_245> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_602> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_626> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_603> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_627> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_222> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_246> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_217> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_241> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_604> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_628> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_223> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_247> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_218> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_242> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_610> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_634> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_224> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_248> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_219> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_243> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_605> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_629> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_611> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_635> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_230> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_254> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_225> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_249> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_606> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_630> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_612> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_636> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_231> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_255> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_226> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_250> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_607> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_631> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_613> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_637> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_232> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_256> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_227> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_251> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_608> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_632> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_614> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_638> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_233> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_257> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_228> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_252> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_609> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_633> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_620> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_644> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_234> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_258> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_229> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_253> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_615> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_639> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_621> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_645> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_235> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_259> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_616> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_640> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_622> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_646> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_236> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_260> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_617> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_641> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_623> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_647> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_237> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_261> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_618> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_642> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_619> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_643> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_238> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_262> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_239> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_263> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_10> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_754> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_11> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_755> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_12> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_756> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_360> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_384> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_13> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_757> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_361> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_385> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_14> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_758> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_362> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_386> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_15> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_759> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_363> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_387> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_20> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_764> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_16> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_760> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_364> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_388> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_21> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_765> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_22> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_766> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_370> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_394> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_365> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_389> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_17> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_761> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_23> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_767> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_371> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_395> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_366> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_390> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_18> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_762> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_19> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_763> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_372> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_396> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_367> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_391> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_368> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_392> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_373> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_397> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_369> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_393> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_374> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_398> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_375> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_399> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_380> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_404> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_376> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_400> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_381> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_405> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_377> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_401> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_382> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_406> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_378> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_402> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_383> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_407> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_379> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_403> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_600> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_624> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_601> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_625> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_602> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_626> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_603> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_627> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_604> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_628> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_605> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_629> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_610> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_634> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_606> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_630> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_611> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_635> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_607> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_631> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_612> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_636> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_608> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_632> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_613> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_637> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_609> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_633> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_614> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_638> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_615> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_639> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_620> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_644> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_616> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_640> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_621> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_645> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_617> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_641> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_622> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_646> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_618> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_642> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_623> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_647> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_619> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_643> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_10> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_754> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_11> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_755> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_12> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_756> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_13> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_757> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_14> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_758> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_15> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_759> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_20> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_764> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_16> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_760> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_21> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_765> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_17> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_761> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_22> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_766> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_18> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_762> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_23> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_767> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_19> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_763> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_0> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_744> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_1> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_745> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_220> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_244> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_2> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_746> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_221> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_245> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_216> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_240> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_3> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_747> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_222> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_246> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_217> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_241> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_4> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_748> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_5> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_749> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_223> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_247> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_218> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_242> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_6> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_750> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_224> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_248> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_219> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_243> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_7> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_751> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_230> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_254> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_225> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_249> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_8> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_752> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_231> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_255> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_226> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_250> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_9> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_753> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_232> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_256> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_227> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_251> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_233> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_257> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_228> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_252> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_234> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_258> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_229> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_253> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_235> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_259> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_236> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_260> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_237> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_261> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_238> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_262> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_239> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_263> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_0> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_744> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_1> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_745> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_2> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_746> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_10> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_754> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_3> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_747> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_11> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_755> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_4> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_748> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_12> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_756> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_5> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_749> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_13> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_757> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_6> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_750> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_14> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_758> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_7> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_751> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_20> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_764> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_8> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_752> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_15> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_759> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_21> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_765> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register0_9> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register0_753> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_16> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_760> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_22> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_766> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_17> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_761> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_23> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_767> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_18> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_762> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_19> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_763> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_360> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_384> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_361> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_385> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_362> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_386> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_363> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_387> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_364> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_388> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_0> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_744> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_370> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_394> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_365> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_389> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_1> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_745> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_371> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_395> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_366> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_390> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_2> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_746> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_372> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_396> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_367> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_391> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_3> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_747> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_373> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_397> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_368> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_392> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_4> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_748> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_374> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_398> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_369> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_393> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_5> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_749> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_380> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_404> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_375> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_399> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_6> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_750> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_381> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_405> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_376> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_400> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_7> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_751> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_382> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_406> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_377> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_401> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_8> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_752> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_383> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_407> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_378> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_402> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_9> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_753> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_379> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_403> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_220> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_244> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_221> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_245> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_216> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_240> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_222> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_246> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_217> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_241> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_223> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_247> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_218> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_242> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_224> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_248> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_219> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_243> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_230> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_254> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_225> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_249> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_231> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_255> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_226> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_250> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_232> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_256> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_227> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_251> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_233> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_257> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_228> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_252> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_234> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_258> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_229> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_253> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_235> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_259> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_236> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_260> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_237> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_261> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_238> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_262> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_239> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_263> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_600> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_624> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_601> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_625> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_602> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_626> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_603> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_627> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_604> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_628> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_610> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_634> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_605> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_629> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_611> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_635> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_606> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_630> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_612> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_636> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_607> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_631> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_613> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_637> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_608> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_632> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_614> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_638> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_609> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_633> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_620> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_644> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_615> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_639> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_621> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_645> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_616> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_640> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_622> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_646> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_617> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_641> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_623> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_647> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_618> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_642> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/register1_619> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/register1_643> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_360> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_384> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_361> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_385> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_362> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_386> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_363> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_387> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_364> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_388> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_370> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_394> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_365> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_389> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_371> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_395> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_366> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_390> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_372> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_396> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_367> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_391> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_373> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_397> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_368> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_392> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_374> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_398> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_369> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_393> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_380> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_404> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_375> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_399> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_381> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_405> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_376> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_400> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_382> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_406> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_377> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_401> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_383> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_407> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_378> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_402> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_379> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_403> 
INFO:Xst:2261 - The FF/Latch <cross_clock_framebuffer/signal_out_600> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <cross_clock_framebuffer/signal_out_624> 
INFO:Xst:2261 - The FF/Latch <hdmi_averager/last_vsync_value> in Unit <dinolight> is equivalent to the following FF/Latch, which will be removed : <hdmi_averager/Inst_averager/a_vsync> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dinolight, actual ratio is 95.
FlipFlop hdmi_averager/Inst_averager/x_10 has been replicated 1 time(s)
FlipFlop hdmi_averager/Inst_averager/x_6 has been replicated 1 time(s)
FlipFlop hdmi_averager/Inst_averager/x_7 has been replicated 2 time(s)
FlipFlop hdmi_averager/Inst_averager/x_8 has been replicated 2 time(s)
FlipFlop hdmi_averager/Inst_averager/x_9 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <dinolight> :
	Found 2-bit shift register for signal <cross_clock_vsync/out_reg_1>.
	Found 2-bit shift register for signal <hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/sometimes_inverted_8>.
	Found 2-bit shift register for signal <hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/joined_9>.
	Found 2-bit shift register for signal <hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/sometimes_inverted_8>.
	Found 2-bit shift register for signal <hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/joined_9>.
	Found 2-bit shift register for signal <hdmi_averager/Inst_dvid_in/input_channel_c1/i_tmds_decode/sometimes_inverted_8>.
	Found 2-bit shift register for signal <hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/joined_9>.
	Found 3-bit shift register for signal <hdmi_averager/clean_vsync/removeBuffer_0>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_0>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_1>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_2>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_3>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_4>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_5>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_6>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_7>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_8>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_9>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_10>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_11>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_12>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_13>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_14>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_15>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_16>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_17>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_18>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_19>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_20>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_21>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_22>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_23>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_24>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_25>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_26>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_27>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_28>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_29>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_30>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_31>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_32>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_33>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_34>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_35>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_36>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_37>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_38>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_39>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_40>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_41>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_42>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_43>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_44>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_45>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_46>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_47>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_48>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_49>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_50>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_51>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_52>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_53>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_54>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_55>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_56>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_57>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_58>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_59>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_60>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_61>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_62>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_63>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_64>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_65>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_66>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_67>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_68>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_69>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_70>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_71>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_72>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_73>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_74>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_75>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_76>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_77>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_78>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_79>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_80>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_81>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_82>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_83>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_84>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_85>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_86>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_87>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_88>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_89>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_90>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_91>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_92>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_93>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_94>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_95>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_96>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_97>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_98>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_99>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_100>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_101>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_102>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_103>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_104>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_105>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_106>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_107>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_108>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_109>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_110>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_111>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_112>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_113>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_114>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_115>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_116>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_117>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_118>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_119>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_120>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_121>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_122>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_123>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_124>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_125>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_126>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_127>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_128>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_129>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_130>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_131>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_132>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_133>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_134>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_135>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_136>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_137>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_138>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_139>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_140>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_141>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_142>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_143>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_144>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_145>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_146>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_147>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_148>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_149>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_150>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_151>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_152>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_153>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_154>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_155>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_156>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_157>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_158>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_159>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_160>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_161>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_162>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_163>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_164>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_165>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_166>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_167>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_168>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_169>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_170>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_171>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_172>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_173>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_174>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_175>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_176>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_177>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_178>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_179>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_180>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_181>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_182>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_183>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_184>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_185>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_186>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_187>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_188>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_189>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_190>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_191>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_192>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_193>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_194>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_195>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_196>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_197>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_198>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_199>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_200>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_201>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_202>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_203>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_204>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_205>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_206>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_207>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_208>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_209>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_210>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_211>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_212>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_213>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_214>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_215>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_216>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_217>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_218>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_219>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_220>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_221>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_222>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_223>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_224>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_225>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_226>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_227>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_228>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_229>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_230>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_231>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_232>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_233>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_234>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_235>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_236>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_237>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_238>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_239>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_264>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_265>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_266>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_267>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_268>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_269>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_270>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_271>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_272>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_273>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_274>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_275>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_276>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_277>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_278>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_279>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_280>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_281>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_282>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_283>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_284>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_285>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_286>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_287>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_288>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_289>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_290>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_291>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_292>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_293>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_294>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_295>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_296>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_297>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_298>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_299>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_300>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_301>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_302>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_303>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_304>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_305>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_306>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_307>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_308>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_309>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_310>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_311>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_312>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_313>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_314>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_315>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_316>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_317>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_318>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_319>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_320>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_321>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_322>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_323>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_324>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_325>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_326>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_327>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_328>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_329>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_330>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_331>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_332>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_333>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_334>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_335>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_336>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_337>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_338>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_339>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_340>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_341>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_342>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_343>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_344>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_345>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_346>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_347>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_348>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_349>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_350>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_351>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_352>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_353>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_354>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_355>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_356>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_357>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_358>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_359>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_360>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_361>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_362>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_363>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_364>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_365>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_366>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_367>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_368>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_369>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_370>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_371>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_372>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_373>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_374>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_375>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_376>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_377>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_378>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_379>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_380>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_381>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_382>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_383>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_408>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_409>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_410>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_411>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_412>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_413>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_414>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_415>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_416>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_417>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_418>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_419>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_420>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_421>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_422>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_423>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_424>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_425>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_426>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_427>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_428>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_429>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_430>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_431>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_432>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_433>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_434>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_435>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_436>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_437>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_438>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_439>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_440>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_441>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_442>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_443>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_444>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_445>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_446>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_447>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_448>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_449>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_450>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_451>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_452>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_453>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_454>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_455>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_456>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_457>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_458>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_459>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_460>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_461>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_462>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_463>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_464>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_465>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_466>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_467>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_468>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_469>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_470>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_471>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_472>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_473>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_474>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_475>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_476>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_477>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_478>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_479>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_480>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_481>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_482>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_483>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_484>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_485>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_486>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_487>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_488>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_489>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_490>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_491>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_492>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_493>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_494>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_495>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_496>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_497>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_498>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_499>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_500>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_501>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_502>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_503>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_504>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_505>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_506>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_507>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_508>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_509>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_510>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_511>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_512>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_513>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_514>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_515>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_516>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_517>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_518>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_519>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_520>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_521>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_522>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_523>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_524>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_525>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_526>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_527>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_528>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_529>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_530>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_531>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_532>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_533>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_534>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_535>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_536>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_537>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_538>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_539>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_540>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_541>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_542>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_543>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_544>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_545>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_546>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_547>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_548>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_549>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_550>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_551>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_552>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_553>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_554>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_555>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_556>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_557>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_558>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_559>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_560>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_561>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_562>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_563>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_564>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_565>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_566>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_567>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_568>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_569>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_570>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_571>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_572>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_573>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_574>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_575>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_576>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_577>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_578>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_579>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_580>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_581>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_582>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_583>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_584>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_585>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_586>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_587>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_588>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_589>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_590>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_591>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_592>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_593>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_594>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_595>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_596>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_597>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_598>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_599>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_600>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_601>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_602>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_603>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_604>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_605>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_606>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_607>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_608>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_609>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_610>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_611>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_612>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_613>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_614>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_615>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_616>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_617>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_618>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_619>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_620>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_621>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_622>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_623>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_648>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_649>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_650>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_651>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_652>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_653>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_654>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_655>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_656>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_657>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_658>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_659>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_660>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_661>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_662>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_663>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_664>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_665>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_666>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_667>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_668>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_669>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_670>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_671>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_672>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_673>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_674>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_675>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_676>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_677>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_678>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_679>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_680>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_681>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_682>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_683>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_684>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_685>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_686>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_687>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_688>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_689>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_690>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_691>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_692>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_693>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_694>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_695>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_696>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_697>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_698>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_699>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_700>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_701>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_702>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_703>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_704>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_705>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_706>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_707>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_708>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_709>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_710>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_711>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_712>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_713>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_714>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_715>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_716>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_717>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_718>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_719>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_720>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_721>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_722>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_723>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_724>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_725>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_726>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_727>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_728>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_729>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_730>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_731>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_732>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_733>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_734>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_735>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_736>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_737>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_738>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_739>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_740>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_741>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_742>.
	Found 3-bit shift register for signal <cross_clock_framebuffer/signal_out_743>.
	Found 4-bit shift register for signal <uart/uart_serial_rx/r_RX_Data>.
Unit <dinolight> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8203
 Flip-Flops                                            : 8203
# Shift Registers                                      : 681
 2-bit shift register                                  : 7
 3-bit shift register                                  : 673
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dinolight.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9080
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 1251
#      LUT2                        : 757
#      LUT3                        : 1165
#      LUT4                        : 184
#      LUT5                        : 117
#      LUT6                        : 1797
#      MUXCY                       : 1839
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 1929
# FlipFlops/Latches                : 8884
#      FD                          : 2945
#      FDE                         : 2442
#      FDR                         : 51
#      FDRE                        : 3446
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Shift Registers                  : 681
#      SRLC16E                     : 681
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      IBUFDS                      : 4
#      OBUF                        : 10
#      OBUFT                       : 2
# Others                           : 8
#      BUFPLL                      : 1
#      ISERDES2                    : 6
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:            8884  out of  30064    29%  
 Number of Slice LUTs:                 5985  out of  15032    39%  
    Number used as Logic:              5304  out of  15032    35%  
    Number used as Memory:              681  out of   3664    18%  
       Number used as SRL:              681

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9942
   Number with an unused Flip Flop:    1058  out of   9942    10%  
   Number with an unused LUT:          3957  out of   9942    39%  
   Number of fully used LUT-FF pairs:  4927  out of   9942    49%  
   Number of unique control sets:        83

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    186    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     52     1%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
clk_50                                          | BUFGP                  | 5111  |
hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT2| BUFG                   | 4378  |
hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT1| BUFG                   | 78    |
------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.700ns (Maximum Frequency: 175.431MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: 5.170ns
   Maximum combinational path delay: 1.801ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 5.295ns (frequency: 188.847MHz)
  Total number of paths / destination ports: 33362 / 7123
-------------------------------------------------------------------------
Delay:               5.295ns (Levels of Logic = 3)
  Source:            uart/rx_controller/currentIndex_3 (FF)
  Destination:       uart/rx_controller/custom_block_values_736 (FF)
  Source Clock:      clk_50 rising
  Destination Clock: clk_50 rising

  Data Path: uart/rx_controller/currentIndex_3 to uart/rx_controller/custom_block_values_736
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.447   0.973  uart/rx_controller/currentIndex_3 (uart/rx_controller/currentIndex_3)
     LUT3:I0->O            3   0.205   0.651  uart/rx_controller/_n0113_inv1_SW0 (N52)
     LUT6:I5->O           15   0.205   0.982  uart/rx_controller/_n0113_inv1_2 (uart/rx_controller/_n0113_inv1_1)
     LUT5:I4->O           33   0.205   1.305  uart/rx_controller/_n0119_inv1 (uart/rx_controller/custom_block_change_rstpot)
     FDRE:CE                   0.322          uart/rx_controller/custom_block_values_767
    ----------------------------------------
    Total                      5.295ns (1.384ns logic, 3.911ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT2'
  Clock period: 5.700ns (frequency: 175.431MHz)
  Total number of paths / destination ports: 99826 / 8818
-------------------------------------------------------------------------
Delay:               5.700ns (Levels of Logic = 3)
  Source:            hdmi_averager/Inst_averager/y_7 (FF)
  Destination:       hdmi_averager/Inst_averager/accumulator<22>_1_21 (FF)
  Source Clock:      hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT2 rising
  Destination Clock: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT2 rising

  Data Path: hdmi_averager/Inst_averager/y_7 to hdmi_averager/Inst_averager/accumulator<22>_1_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.447   0.982  hdmi_averager/Inst_averager/y_7 (hdmi_averager/Inst_averager/y_7)
     LUT2:I1->O            1   0.205   0.580  hdmi_averager/Inst_averager/y[10]_GND_41_o_LessThan_142_o1_SW0 (N22)
     LUT6:I5->O           10   0.205   1.104  hdmi_averager/Inst_averager/y[10]_GND_41_o_LessThan_142_o1 (hdmi_averager/Inst_averager/y[10]_GND_41_o_LessThan_142_o)
     LUT5:I1->O           66   0.203   1.653  hdmi_averager/Inst_averager/GND_41_o_y[10]_AND_88_o1 (hdmi_averager/Inst_averager/GND_41_o_y[10]_AND_88_o)
     FDRE:CE                   0.322          hdmi_averager/Inst_averager/accumulator<22>_0_0
    ----------------------------------------
    Total                      5.700ns (1.382ns logic, 4.318ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT1'
  Clock period: 3.961ns (frequency: 252.433MHz)
  Total number of paths / destination ports: 363 / 93
-------------------------------------------------------------------------
Delay:               3.961ns (Levels of Logic = 3)
  Source:            hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/every_other (FF)
  Destination:       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0 (FF)
  Source Clock:      hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT1 rising
  Destination Clock: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT1 rising

  Data Path: hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/every_other to hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/every_other (hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/every_other)
     LUT5:I1->O           10   0.203   1.201  hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1031 (hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103)
     LUT6:I1->O            1   0.203   0.580  hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT82 (hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT81)
     LUT6:I5->O            1   0.205   0.000  hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT83 (hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/framing[3]_framing[3]_mux_2_OUT<6>)
     FDE:D                     0.102          hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_6
    ----------------------------------------
    Total                      3.961ns (1.160ns logic, 2.801ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT1'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              1.466ns (Levels of Logic = 1)
  Source:            hdmi_averager/Inst_dvid_in/input_channel_c2/i_input_serialiser/ISERDES2_slave:Q4 (PAD)
  Destination:       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/joined_10 (FF)
  Destination Clock: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT1 rising

  Data Path: hdmi_averager/Inst_dvid_in/input_channel_c2/i_input_serialiser/ISERDES2_slave:Q4 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/joined_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:Q4            1   0.000   0.579  hdmi_averager/Inst_dvid_in/input_channel_c2/i_input_serialiser/ISERDES2_slave (hdmi_averager/Inst_dvid_in/input_channel_c2/half_words<0>)
     INV:I->O              1   0.206   0.579  hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_data_in[4]_data_in[0]_MUX_2649_o11_INV_0 (hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_in[4]_data_in[0]_MUX_2649_o)
     FD:D                      0.102          hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/joined_10
    ----------------------------------------
    Total                      1.466ns (0.308ns logic, 1.158ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            portC10 (PAD)
  Destination:       uart/uart_serial_rx/Mshreg_r_RX_Data (FF)
  Destination Clock: clk_50 rising

  Data Path: portC10 to uart/uart_serial_rx/Mshreg_r_RX_Data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  portC10_IBUF (portC10_IBUF)
     SRLC16E:D                -0.060          uart/uart_serial_rx/Mshreg_r_RX_Data
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.170ns (Levels of Logic = 1)
  Source:            uart/rx_controller/mode_1 (FF)
  Destination:       leds<1> (PAD)
  Source Clock:      clk_50 rising

  Data Path: uart/rx_controller/mode_1 to leds<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            772   0.447   2.152  uart/rx_controller/mode_1 (uart/rx_controller/mode_1)
     OBUF:I->O                 2.571          leds_1_OBUF (leds<1>)
    ----------------------------------------
    Total                      5.170ns (3.018ns logic, 2.152ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 15
-------------------------------------------------------------------------
Delay:               1.801ns (Levels of Logic = 1)
  Source:            hdmi_in_p<2> (PAD)
  Destination:       hdmi_averager/Inst_dvid_in/input_channel_c2/i_input_serialiser/ISERDES2_master:D (PAD)

  Data Path: hdmi_in_p<2> to hdmi_averager/Inst_dvid_in/input_channel_c2/i_input_serialiser/ISERDES2_master:D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   1.222   0.579  hdmi_averager/Inst_dvid_in/input_channel_c2/diff_input (hdmi_averager/Inst_dvid_in/input_channel_c2/serial_data)
    ISERDES2:D                 0.000          hdmi_averager/Inst_dvid_in/input_channel_c2/i_input_serialiser/ISERDES2_master
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_50
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk_50                                          |    5.295|         |         |         |
hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT2|    1.063|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT1
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT1|    3.961|         |         |         |
hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT2|    4.985|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT2
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT1|    3.887|         |         |         |
hdmi_averager/Inst_dvid_in/PLL_BASE_inst/CLKOUT2|    5.700|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.77 secs
 
--> 


Total memory usage is 507864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  461 (   0 filtered)
Number of infos    :  425 (   0 filtered)

