<?xml version="1.0"?>

<block>
	<name>WiFi Sync Short</name>
	<key>ieee802_11_sync_short</key>
	<category>[IEEE802.11]</category>
	<import>import ieee802_11</import>
	<make>ieee802_11.sync_short($threshold, $min_plateau, $samp_fact, $start_buffer, $end_buffer, $log, $debug)</make>

	<param>
		<name>Log</name>
		<key>log</key>
		<value>False</value>
		<type>bool</type>

		<option>
			<name>Enable</name>
			<key>True</key>
		</option>
		<option>
			<name>Disable</name>
			<key>False</key>
		</option>
	</param>

	<param>
		<name>Debug</name>
		<key>debug</key>
		<value>False</value>
		<type>bool</type>

		<option>
			<name>Enable</name>
			<key>True</key>
		</option>
		<option>
			<name>Disable</name>
			<key>False</key>
		</option>
	</param>

	<param>
		<name>Threshold</name>
		<key>threshold</key>
		<value>0.6</value>
		<type>real</type>
	</param>

	<param>
		<name>Min Plateau</name>
		<key>min_plateau</key>
		<value>2</value>
		<type>int</type>
	</param>
	
	<param>
		<name>Sampling Factor</name>
		<key>samp_fact</key>
		<value>0</value>
		<type>int</type>
	</param>

	<param>
		<name>Start Buffer</name>
		<key>start_buffer</key>
		<value>1</value>
		<type>real</type>
	</param>

	<param>
		<name>End Buffer</name>
		<key>end_buffer</key>
		<value>0</value>
		<type>real</type>
	</param>

	<check>$threshold > 0</check>
	<check>$min_plateau > 0</check>
	<check>$start_buffer >= 0</check>
	<check>$end_buffer >= 0</check>
	<check>$samp_fact > 0</check>

	<sink>
		<name>in</name>
		<type>complex</type>
		<nports>1</nports>
	</sink>

	<sink>
		<name>abs</name>
		<type>complex</type>
		<nports>1</nports>
	</sink>

	<sink>
		<name>cor</name>
		<type>float</type>
		<nports>1</nports>
	</sink>

	<sink>
		<name>in_delayed</name>
		<type>complex</type>
		<nports>1</nports>
	</sink>

	<sink>
		<name>in_delayed_ant2</name>
		<type>complex</type>
		<nports>1</nports>
	</sink>

	<source>
		<name>out</name>
		<type>complex</type>
		<nports>1</nports>
	</source>

	<source>
		<name>out_nij</name>
		<type>complex</type>
		<nports>1</nports>
	</source>

	<source>
		<name>out_ant2</name>
		<type>complex</type>
		<nports>1</nports>
	</source>

</block>
