/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [11:0] _07_;
  wire [12:0] _08_;
  wire [10:0] _09_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z ? celloutsig_0_0z[1] : celloutsig_0_0z[0];
  assign celloutsig_1_0z = in_data[154] ? in_data[185] : in_data[120];
  assign celloutsig_1_1z = in_data[131] ? in_data[159] : in_data[131];
  assign celloutsig_1_7z = celloutsig_1_4z ? in_data[133] : celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_0z ? celloutsig_1_7z : 1'h1;
  assign celloutsig_1_13z = celloutsig_1_8z ? celloutsig_1_0z : celloutsig_1_1z;
  assign celloutsig_1_17z = celloutsig_1_15z ? celloutsig_1_9z : celloutsig_1_4z;
  assign celloutsig_0_11z = celloutsig_0_10z ? celloutsig_0_5z : _00_;
  assign celloutsig_0_24z = celloutsig_0_10z ? celloutsig_0_11z : celloutsig_0_21z;
  assign celloutsig_0_16z = ~(celloutsig_0_4z & celloutsig_0_10z);
  assign celloutsig_0_55z = ~celloutsig_0_12z[2];
  assign celloutsig_0_14z = ~celloutsig_0_4z;
  assign celloutsig_0_5z = ~((_02_ | celloutsig_0_1z) & _03_);
  assign celloutsig_1_19z = ~((celloutsig_1_1z | celloutsig_1_7z) & celloutsig_1_18z);
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_7z) & celloutsig_0_6z[2]);
  assign celloutsig_0_20z = ~((celloutsig_0_8z | in_data[68]) & celloutsig_0_18z);
  assign celloutsig_0_59z = ~((celloutsig_0_46z[3] | _06_) & (celloutsig_0_28z | celloutsig_0_55z));
  assign celloutsig_1_10z = ~((celloutsig_1_7z | 1'h1) & (celloutsig_1_9z | celloutsig_1_8z));
  assign celloutsig_0_8z = ~((celloutsig_0_6z[0] | celloutsig_0_3z[2]) & (celloutsig_0_1z | in_data[11]));
  assign celloutsig_0_21z = ~((celloutsig_0_10z | celloutsig_0_4z) & (celloutsig_0_5z | celloutsig_0_15z));
  assign celloutsig_1_4z = celloutsig_1_2z[3] | celloutsig_1_3z;
  assign celloutsig_1_18z = celloutsig_1_13z | celloutsig_1_17z;
  reg [11:0] _32_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _32_ <= 12'h000;
    else _32_ <= { in_data[19:9], celloutsig_0_1z };
  assign { _07_[11], _00_, _07_[9:7], _03_, _07_[5:3], _02_, _07_[1:0] } = _32_;
  reg [12:0] _33_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _33_ <= 13'h0000;
    else _33_ <= { in_data[12:10], celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_16z };
  assign { _08_[12], _06_, _08_[10], _04_, _08_[8:5], _01_, _08_[3:0] } = _33_;
  reg [10:0] _34_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _34_ <= 11'h000;
    else _34_ <= { _07_[8:7], _03_, _07_[5:3], _02_, celloutsig_0_20z, celloutsig_0_6z };
  assign { _09_[10:1], _05_ } = _34_;
  assign celloutsig_0_0z = in_data[29:25] & in_data[75:71];
  assign celloutsig_0_6z = { celloutsig_0_3z[1:0], celloutsig_0_5z } & _07_[5:3];
  assign celloutsig_0_28z = { _08_[5], _01_, _08_[3:0], celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_15z } === { _00_, _07_[9:7], _09_[10:1], _05_ };
  assign celloutsig_0_15z = ! { celloutsig_0_6z[1], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_7z = { _00_, _07_[9:7], celloutsig_0_1z, celloutsig_0_6z } || { celloutsig_0_3z[2:1], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_18z = { _00_, _07_[9:8], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_14z } || { in_data[40:31], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_33z = { celloutsig_0_12z[6:2], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_20z } < { _06_, _08_[10], _04_, _08_[8:5], _01_, _08_[3] };
  assign celloutsig_0_58z = { _08_[12], _06_, _08_[10] } < { celloutsig_0_6z[2:1], celloutsig_0_28z };
  assign celloutsig_1_15z = { in_data[117:112], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_0z, 7'h7f, celloutsig_1_5z[0], celloutsig_1_10z } < { in_data[118:104], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_1_3z = celloutsig_1_2z[3] & ~(celloutsig_1_0z);
  assign celloutsig_0_27z = celloutsig_0_11z ? { _03_, _07_[5:4], celloutsig_0_17z, celloutsig_0_21z } : in_data[26:20];
  assign { celloutsig_0_12z[6:5], celloutsig_0_12z[3:1], celloutsig_0_12z[4] } = celloutsig_0_1z ? { celloutsig_0_3z[2:1], celloutsig_0_8z, celloutsig_0_3z } : { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_15z ? { 1'h1, celloutsig_0_1z, celloutsig_0_16z } : _07_[9:7];
  assign celloutsig_1_9z = celloutsig_1_5z[0] != celloutsig_1_8z;
  assign celloutsig_1_11z = { 1'h1, celloutsig_1_4z } != { celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_0z[3:2], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z } != { celloutsig_0_3z[2:1], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[51:48] != celloutsig_0_0z[4:1];
  assign celloutsig_0_13z = { in_data[13], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_12z[6:1], celloutsig_0_12z[4], celloutsig_0_1z } != { in_data[54:38], celloutsig_0_5z };
  assign celloutsig_0_3z = in_data[50:48] >> _07_[9:7];
  assign celloutsig_0_46z = { _09_[4:2], celloutsig_0_28z, _09_[10:1], _05_ } >> { in_data[64], _08_[12], _06_, _08_[10], _04_, _08_[8:5], _01_, _08_[3:0], celloutsig_0_33z };
  assign celloutsig_1_2z = { in_data[147:140], celloutsig_1_1z } ~^ { in_data[157:150], celloutsig_1_0z };
  assign celloutsig_1_5z[0] = celloutsig_1_4z ~^ celloutsig_1_2z[0];
  assign { _07_[10], _07_[6], _07_[2] } = { _00_, _03_, _02_ };
  assign { _08_[11], _08_[9], _08_[4] } = { _06_, _04_, _01_ };
  assign _09_[0] = _05_;
  assign celloutsig_0_12z[0] = celloutsig_0_12z[4];
  assign celloutsig_1_5z[7:1] = 7'h7f;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
