{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559736429483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559736429484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 20:07:09 2019 " "Processing started: Wed Jun 05 20:07:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559736429484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559736429484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov7725_rgb565_640x480_lcd -c ov7725_rgb565_640x480_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov7725_rgb565_640x480_lcd -c ov7725_rgb565_640x480_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559736429484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559736431181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ipcore/pll_clk.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/ipcore/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431489 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ov7725_rgb565_640x480_lcd.v(216) " "Verilog HDL Module Instantiation warning at ov7725_rgb565_640x480_lcd.v(216): ignored dangling comma in List of Port Connections" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 216 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1559736431502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7725_rgb565_640x480_lcd " "Found entity 1: ov7725_rgb565_640x480_lcd" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/lcd_rgb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/lcd_rgb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_rgb_top " "Found entity 1: lcd_rgb_top" {  } { { "../rtl/lcd_rgb_top.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_rgb_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../rtl/lcd_driver.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_driver.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/i2c_ov7725_rgb565_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/i2c_ov7725_rgb565_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ov7725_rgb565_cfg " "Found entity 1: i2c_ov7725_rgb565_cfg" {  } { { "../rtl/i2c_ov7725_rgb565_cfg.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/i2c_ov7725_rgb565_cfg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/i2c_dri.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/i2c_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/cmos_capture_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/cmos_capture_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_capture_data " "Found entity 1: cmos_capture_data" {  } { { "../rtl/cmos_capture_data.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/cmos_capture_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/rgb2black.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/rgb2black.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2black " "Found entity 1: rgb2black" {  } { { "../rtl/rgb2black.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/rgb2black.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431598 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rd_wr_manager.v(22) " "Verilog HDL information at rd_wr_manager.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/rd_wr_manager.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/rd_wr_manager.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1559736431615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/rd_wr_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/rd_wr_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd_wr_manager " "Found entity 1: rd_wr_manager" {  } { { "../rtl/rd_wr_manager.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/rd_wr_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph_treatment.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph_treatment.v" { { "Info" "ISGN_ENTITY_NAME" "1 morph_treatment " "Found entity 1: morph_treatment" {  } { { "../rtl/morph_treatment.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph_treatment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/comparators.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/comparators.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparators " "Found entity 1: comparators" {  } { { "../rtl/comparators.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/comparators.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "../rtl/freq_div.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph_row.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 morph_row " "Found entity 1: morph_row" {  } { { "../rtl/morph_row.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph_row.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph_line.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 morph_line " "Found entity 1: morph_line" {  } { { "../rtl/morph_line.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph_line.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/morph.v" { { "Info" "ISGN_ENTITY_NAME" "1 morph " "Found entity 1: morph" {  } { { "../rtl/morph.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/face_pst.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/face_pst.v" { { "Info" "ISGN_ENTITY_NAME" "1 face_pst " "Found entity 1: face_pst" {  } { { "../rtl/face_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/face_pst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/eye_pst.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/eye_pst.v" { { "Info" "ISGN_ENTITY_NAME" "1 eye_pst " "Found entity 1: eye_pst" {  } { { "../rtl/eye_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_pst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/perclos.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/perclos.v" { { "Info" "ISGN_ENTITY_NAME" "1 perclose " "Found entity 1: perclose" {  } { { "../rtl/perclos.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/perclos_calibrate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/perclos_calibrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 perclos_calibrate " "Found entity 1: perclos_calibrate" {  } { { "../rtl/perclos_Calibrate.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_Calibrate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/perclos_calculate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/perclos_calculate.v" { { "Info" "ISGN_ENTITY_NAME" "1 perclos_calculate " "Found entity 1: perclos_calculate" {  } { { "../rtl/perclos_calculate.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_calculate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431777 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 eye_track.v(112) " "Verilog HDL Expression warning at eye_track.v(112): truncated literal to match 1 bits" {  } { { "../rtl/eye_track.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_track.v" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1559736431791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/eye_track.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/24964/onedrive - stumail.ysu.edu.cn/program/fpga/driver fatigue monitoring - eyetrack/rtl/eye_track.v" { { "Info" "ISGN_ENTITY_NAME" "1 eye_track " "Found entity 1: eye_track" {  } { { "../rtl/eye_track.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_track.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736431794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736431794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov7725_rgb565_640x480_lcd " "Elaborating entity \"ov7725_rgb565_640x480_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559736440516 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "beep ov7725_rgb565_640x480_lcd.v(53) " "Output port \"beep\" at ov7725_rgb565_640x480_lcd.v(53) has no driver" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1559736440527 "|ov7725_rgb565_640x480_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_pll_clk" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "altpll_component" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736440903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736440904 ""}  } { { "ipcore/pll_clk.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559736440904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736441081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736441081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ov7725_rgb565_cfg i2c_ov7725_rgb565_cfg:u_i2c_cfg " "Elaborating entity \"i2c_ov7725_rgb565_cfg\" for hierarchy \"i2c_ov7725_rgb565_cfg:u_i2c_cfg\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_i2c_cfg" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:u_i2c_dri " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:u_i2c_dri\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_i2c_dri" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 9 i2c_dri.v(81) " "Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9)" {  } { { "../rtl/i2c_dri.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/i2c_dri.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736441130 "|ov7725_rgb565_640x480_lcd|i2c_dri:u_i2c_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_capture_data cmos_capture_data:u_cmos_capture_data " "Elaborating entity \"cmos_capture_data\" for hierarchy \"cmos_capture_data:u_cmos_capture_data\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_cmos_capture_data" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:u_sdram_top " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:u_sdram_top\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_sdram_top" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_wrfifo" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "dcfifo_component" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736441514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441515 ""}  } { { "../rtl/sdram/wrfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559736441515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nnl1 " "Found entity 1: dcfifo_nnl1" {  } { { "db/dcfifo_nnl1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736441684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736441684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nnl1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated " "Elaborating entity \"dcfifo_nnl1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736441775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736441775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736441960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736441960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g1p" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736441967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736442143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736442143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "wrptr_g1p" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736442150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736442349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736442349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_nnl1.tdf" "fifo_ram" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736442356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736442437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736442437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_brp" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736442444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736442619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736442619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_dgwp" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736442631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736442751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736442751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_qe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe11" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736442761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nnl1.tdf" "ws_dgrp" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736442780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736443150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736443150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736443390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736443390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736443669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736443669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nnl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_rdfifo" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "dcfifo_component" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736443897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736443898 ""}  } { { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559736443898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736444178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736444178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736444188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736444504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736444504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736444517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736444753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736444753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736444769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736445035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736445035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736445050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_controller" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736445466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736445537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_cmd" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736445605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_data" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_controller.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736445655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_rgb_top lcd_rgb_top:u_lcd_rgb_top " "Elaborating entity \"lcd_rgb_top\" for hierarchy \"lcd_rgb_top:u_lcd_rgb_top\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_lcd_rgb_top" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736445706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_rgb_top:u_lcd_rgb_top\|lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_rgb_top:u_lcd_rgb_top\|lcd_driver:u_lcd_driver\"" {  } { { "../rtl/lcd_rgb_top.v" "u_lcd_driver" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_rgb_top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736445957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display " "Elaborating entity \"lcd_display\" for hierarchy \"lcd_rgb_top:u_lcd_rgb_top\|lcd_display:u_lcd_display\"" {  } { { "../rtl/lcd_rgb_top.v" "u_lcd_display" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_rgb_top.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736445986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_display.v(95) " "Verilog HDL assignment warning at lcd_display.v(95): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446000 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_display.v(98) " "Verilog HDL assignment warning at lcd_display.v(98): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446001 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lcd_display.v(101) " "Verilog HDL assignment warning at lcd_display.v(101): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446001 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lcd_display.v(104) " "Verilog HDL assignment warning at lcd_display.v(104): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446001 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_display.v(106) " "Verilog HDL assignment warning at lcd_display.v(106): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446002 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_display.v(107) " "Verilog HDL assignment warning at lcd_display.v(107): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446002 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_display.v(108) " "Verilog HDL assignment warning at lcd_display.v(108): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446003 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_display.v(109) " "Verilog HDL assignment warning at lcd_display.v(109): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446003 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_display.v(111) " "Verilog HDL assignment warning at lcd_display.v(111): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446004 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_display.v(112) " "Verilog HDL assignment warning at lcd_display.v(112): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446005 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_display.v(113) " "Verilog HDL assignment warning at lcd_display.v(113): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446005 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lcd_display.v(114) " "Verilog HDL assignment warning at lcd_display.v(114): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446005 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lcd_display.v(116) " "Verilog HDL assignment warning at lcd_display.v(116): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446009 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lcd_display.v(118) " "Verilog HDL assignment warning at lcd_display.v(118): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/lcd_display.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/lcd_display.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446010 "|ov7725_rgb565_640x480_lcd|lcd_rgb_top:u_lcd_rgb_top|lcd_display:u_lcd_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb2black rgb2black:u_rgb2black " "Elaborating entity \"rgb2black\" for hierarchy \"rgb2black:u_rgb2black\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_rgb2black" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736446042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rgb2black.v(124) " "Verilog HDL assignment warning at rgb2black.v(124): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/rgb2black.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/rgb2black.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446051 "|ov7725_rgb565_640x480_lcd|rgb2black:u_rgb2black"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morph morph:u_morph " "Elaborating entity \"morph\" for hierarchy \"morph:u_morph\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_morph" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736446077 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout_EPS8b morph.v(15) " "Output port \"dout_EPS8b\" at morph.v(15) has no driver" {  } { { "../rtl/morph.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1559736446081 "|ov7725_rgb565_640x480_lcd|morph:u_morph"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout_EPS1b morph.v(17) " "Output port \"dout_EPS1b\" at morph.v(17) has no driver" {  } { { "../rtl/morph.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1559736446081 "|ov7725_rgb565_640x480_lcd|morph:u_morph"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout_CRS1b morph.v(21) " "Output port \"dout_CRS1b\" at morph.v(21) has no driver" {  } { { "../rtl/morph.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1559736446082 "|ov7725_rgb565_640x480_lcd|morph:u_morph"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morph_row morph:u_morph\|morph_row:u1_morph_row " "Elaborating entity \"morph_row\" for hierarchy \"morph:u_morph\|morph_row:u1_morph_row\"" {  } { { "../rtl/morph.v" "u1_morph_row" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736446112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morph_line morph:u_morph\|morph_line:u1_morph_line " "Elaborating entity \"morph_line\" for hierarchy \"morph:u_morph\|morph_line:u1_morph_line\"" {  } { { "../rtl/morph.v" "u1_morph_line" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736446140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "face_pst face_pst:u_face_pst " "Elaborating entity \"face_pst\" for hierarchy \"face_pst:u_face_pst\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_face_pst" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736446368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 face_pst.v(145) " "Verilog HDL assignment warning at face_pst.v(145): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/face_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/face_pst.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446387 "|ov7725_rgb565_640x480_lcd|face_pst:u_face_pst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 face_pst.v(183) " "Verilog HDL assignment warning at face_pst.v(183): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/face_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/face_pst.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446387 "|ov7725_rgb565_640x480_lcd|face_pst:u_face_pst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 face_pst.v(191) " "Verilog HDL assignment warning at face_pst.v(191): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/face_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/face_pst.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446387 "|ov7725_rgb565_640x480_lcd|face_pst:u_face_pst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 face_pst.v(192) " "Verilog HDL assignment warning at face_pst.v(192): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/face_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/face_pst.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446388 "|ov7725_rgb565_640x480_lcd|face_pst:u_face_pst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eye_pst eye_pst:u_eye_pst " "Elaborating entity \"eye_pst\" for hierarchy \"eye_pst:u_eye_pst\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_eye_pst" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736446410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 eye_pst.v(69) " "Verilog HDL assignment warning at eye_pst.v(69): truncated value with size 12 to match size of target (11)" {  } { { "../rtl/eye_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_pst.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446433 "|ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eye_pst.v(71) " "Verilog HDL assignment warning at eye_pst.v(71): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/eye_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_pst.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446433 "|ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eye_pst.v(82) " "Verilog HDL assignment warning at eye_pst.v(82): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/eye_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_pst.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446433 "|ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eye_pst.v(110) " "Verilog HDL assignment warning at eye_pst.v(110): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/eye_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_pst.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446434 "|ov7725_rgb565_640x480_lcd|eye_pst:u_eye_pst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eye_track eye_track:u_eye_track " "Elaborating entity \"eye_track\" for hierarchy \"eye_track:u_eye_track\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_eye_track" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736446469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eye_track.v(93) " "Verilog HDL assignment warning at eye_track.v(93): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/eye_track.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_track.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736446481 "|ov7725_rgb565_640x480_lcd|eye_track:u_eye_track"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perclos_calibrate perclos_calibrate:u_perclos_calibrate " "Elaborating entity \"perclos_calibrate\" for hierarchy \"perclos_calibrate:u_perclos_calibrate\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_perclos_calibrate" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736447077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 perclos_Calibrate.v(17) " "Verilog HDL assignment warning at perclos_Calibrate.v(17): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/perclos_Calibrate.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_Calibrate.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736447080 "|ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "perclos_calculate perclos_calibrate:u_perclos_calibrate\|perclos_calculate:u1_perclos_calculate " "Elaborating entity \"perclos_calculate\" for hierarchy \"perclos_calibrate:u_perclos_calibrate\|perclos_calculate:u1_perclos_calculate\"" {  } { { "../rtl/perclos_Calibrate.v" "u1_perclos_calculate" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_Calibrate.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736447096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eye_close_cnt perclos_calculate.v(13) " "Verilog HDL or VHDL warning at perclos_calculate.v(13): object \"eye_close_cnt\" assigned a value but never read" {  } { { "../rtl/perclos_calculate.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_calculate.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559736447101 "|ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eye_open_cnt perclos_calculate.v(14) " "Verilog HDL or VHDL warning at perclos_calculate.v(14): object \"eye_open_cnt\" assigned a value but never read" {  } { { "../rtl/perclos_calculate.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_calculate.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559736447101 "|ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 perclos_calculate.v(27) " "Verilog HDL assignment warning at perclos_calculate.v(27): truncated value with size 11 to match size of target (5)" {  } { { "../rtl/perclos_calculate.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_calculate.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736447101 "|ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 perclos_calculate.v(37) " "Verilog HDL assignment warning at perclos_calculate.v(37): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/perclos_calculate.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_calculate.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736447102 "|ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 perclos_calculate.v(56) " "Verilog HDL assignment warning at perclos_calculate.v(56): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/perclos_calculate.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_calculate.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736447102 "|ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 perclos_calculate.v(57) " "Verilog HDL assignment warning at perclos_calculate.v(57): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/perclos_calculate.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_calculate.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736447102 "|ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 perclos_calculate.v(60) " "Verilog HDL assignment warning at perclos_calculate.v(60): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/perclos_calculate.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_calculate.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736447102 "|ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 perclos_calculate.v(76) " "Verilog HDL assignment warning at perclos_calculate.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/perclos_calculate.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/perclos_calculate.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1559736447102 "|ov7725_rgb565_640x480_lcd|perclos_calibrate:u_perclos_calibrate|perclos_calculate:u1_perclos_calculate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:u_freq_div " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:u_freq_div\"" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "u_freq_div" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736447146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i324.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i324.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i324 " "Found entity 1: altsyncram_i324" {  } { { "db/altsyncram_i324.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_i324.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736453495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736453495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736454719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736454719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736455477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736455477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nii " "Found entity 1: cntr_nii" {  } { { "db/cntr_nii.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_nii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736456361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736456361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736456607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736456607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736457032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736457032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736457538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736457538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736457803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736457803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736458273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736458273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736458529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736458529 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736458865 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[1\] " "Synthesized away node \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_em31.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_em31.tdf" 73 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } } { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736460970 "|ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_em31.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_em31.tdf" 297 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } } { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736460970 "|ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_em31.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_em31.tdf" 329 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } } { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736460970 "|ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_em31.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_em31.tdf" 361 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } } { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736460970 "|ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_em31.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_em31.tdf" 393 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } } { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736460970 "|ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_em31.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_em31.tdf" 425 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } } { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736460970 "|ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_em31.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_em31.tdf" 457 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } } { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736460970 "|ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_em31.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_em31.tdf" 489 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } } { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736460970 "|ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|altsyncram_em31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_em31.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_em31.tdf" 521 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../rtl/sdram/rdfifo.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/rdfifo.v" 83 0 0 } } { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 259 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736460970 "|ov7725_rgb565_640x480_lcd|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1559736460970 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1559736460970 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "morph:u_morph_face\|morph_line:u1_morph_line\|data_1281_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"morph:u_morph_face\|morph_line:u1_morph_line\|data_1281_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559736467051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 1280 " "Parameter TAP_DISTANCE set to 1280" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559736467051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559736467051 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736467051 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "morph:u_morph\|morph_line:u1_morph_line\|data_1281_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"morph:u_morph\|morph_line:u1_morph_line\|data_1281_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559736467051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 1280 " "Parameter TAP_DISTANCE set to 1280" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559736467051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1559736467051 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736467051 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559736467051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "morph:u_morph_face\|morph_line:u1_morph_line\|altshift_taps:data_1281_rtl_0 " "Elaborated megafunction instantiation \"morph:u_morph_face\|morph_line:u1_morph_line\|altshift_taps:data_1281_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736467310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "morph:u_morph_face\|morph_line:u1_morph_line\|altshift_taps:data_1281_rtl_0 " "Instantiated megafunction \"morph:u_morph_face\|morph_line:u1_morph_line\|altshift_taps:data_1281_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736467310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 1280 " "Parameter \"TAP_DISTANCE\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736467310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559736467310 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559736467310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gnm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gnm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gnm " "Found entity 1: shift_taps_gnm" {  } { { "db/shift_taps_gnm.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/shift_taps_gnm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736467495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736467495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibb1 " "Found entity 1: altsyncram_ibb1" {  } { { "db/altsyncram_ibb1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/altsyncram_ibb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736467700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736467700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_lvf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736467893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736467893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cmpr_8ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736468105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736468105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bfh " "Found entity 1: cntr_bfh" {  } { { "db/cntr_bfh.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/cntr_bfh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559736468319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559736468319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1559736470330 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_dri.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/i2c_dri.v" 40 -1 0 } } { "../rtl/sdram/sdram_cmd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/sdram/sdram_cmd.v" 71 -1 0 } } { "../rtl/eye_track.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_track.v" 257 -1 0 } } { "../rtl/eye_track.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_track.v" 123 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/i2c_dri.v" 45 -1 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 62 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_aol1.tdf" 66 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/a_graycounter_677.tdf" 46 2 0 } } { "../rtl/face_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/face_pst.v" 222 -1 0 } } { "../rtl/eye_pst.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/eye_pst.v" 289 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/i2c_dri.v" 59 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/i2c_dri.v" 58 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/shift_taps_gnm.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/shift_taps_gnm.tdf" 38 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 60 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/dcfifo_nnl1.tdf" 64 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1559736470551 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1559736470553 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam_rst_n VCC " "Pin \"cam_rst_n\" is stuck at VCC" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559736472516 "|ov7725_rgb565_640x480_lcd|cam_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam_sgm_ctrl VCC " "Pin \"cam_sgm_ctrl\" is stuck at VCC" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559736472516 "|ov7725_rgb565_640x480_lcd|cam_sgm_ctrl"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559736472516 "|ov7725_rgb565_640x480_lcd|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559736472516 "|ov7725_rgb565_640x480_lcd|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_hs VCC " "Pin \"lcd_hs\" is stuck at VCC" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559736472516 "|ov7725_rgb565_640x480_lcd|lcd_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_vs VCC " "Pin \"lcd_vs\" is stuck at VCC" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559736472516 "|ov7725_rgb565_640x480_lcd|lcd_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_bl VCC " "Pin \"lcd_bl\" is stuck at VCC" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559736472516 "|ov7725_rgb565_640x480_lcd|lcd_bl"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rst VCC " "Pin \"lcd_rst\" is stuck at VCC" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559736472516 "|ov7725_rgb565_640x480_lcd|lcd_rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "beep GND " "Pin \"beep\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559736472516 "|ov7725_rgb565_640x480_lcd|beep"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559736472516 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736473095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1559736479239 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1559736479390 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1559736479390 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559736479500 "|ov7725_rgb565_640x480_lcd|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559736479500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736479792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/output_files/ov7725_rgb565_640x480_lcd.map.smsg " "Generated suppressed messages file C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/output_files/ov7725_rgb565_640x480_lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1559736481637 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 69 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1559736486938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559736487085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559736487085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4250 " "Implemented 4250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559736489196 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559736489196 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1559736489196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4105 " "Implemented 4105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559736489196 ""} { "Info" "ICUT_CUT_TM_RAMS" "59 " "Implemented 59 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559736489196 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1559736489196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559736489195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559736489486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 20:08:09 2019 " "Processing ended: Wed Jun 05 20:08:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559736489486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559736489486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559736489486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559736489486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559736495098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559736495103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 20:08:12 2019 " "Processing started: Wed Jun 05 20:08:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559736495103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559736495103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ov7725_rgb565_640x480_lcd -c ov7725_rgb565_640x480_lcd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ov7725_rgb565_640x480_lcd -c ov7725_rgb565_640x480_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559736495105 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559736495994 ""}
{ "Info" "0" "" "Project  = ov7725_rgb565_640x480_lcd" {  } {  } 0 0 "Project  = ov7725_rgb565_640x480_lcd" 0 0 "Fitter" 0 0 1559736495994 ""}
{ "Info" "0" "" "Revision = ov7725_rgb565_640x480_lcd" {  } {  } 0 0 "Revision = ov7725_rgb565_640x480_lcd" 0 0 "Fitter" 0 0 1559736495995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1559736496789 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov7725_rgb565_640x480_lcd EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ov7725_rgb565_640x480_lcd\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559736496954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559736497068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559736497068 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 2073 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1559736497203 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 2074 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1559736497203 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 2075 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1559736497203 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 2073 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1559736497203 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559736497719 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559736499398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559736499398 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559736499398 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559736499398 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 9371 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559736499414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 9373 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559736499414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 9375 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559736499414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 9377 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559736499414 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559736499414 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1559736499419 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1559736499429 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1559736501644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1559736501644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1559736501644 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1559736501644 ""}
{ "Info" "ISTA_SDC_FOUND" "ov7725_rgb565_640x480_lcd.sdc " "Reading SDC File: 'ov7725_rgb565_640x480_lcd.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1559736501702 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501715 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501715 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501715 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1559736501715 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1559736501717 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559736501738 "|ov7725_rgb565_640x480_lcd|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_div:u_freq_div\|freq_out " "Node: freq_div:u_freq_div\|freq_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559736501738 "|ov7725_rgb565_640x480_lcd|freq_div:u_freq_div|freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en " "Node: morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559736501738 "|ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_row:u1_morph_row|morph_row_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rgb2black:u_rgb2black\|rgb2black_wr_en " "Node: rgb2black:u_rgb2black\|rgb2black_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559736501739 "|ov7725_rgb565_640x480_lcd|rgb2black:u_rgb2black|rgb2black_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "morph:u_morph\|morph_row:u1_morph_row\|morph_row_wr_en " "Node: morph:u_morph\|morph_row:u1_morph_row\|morph_row_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1559736501739 "|ov7725_rgb565_640x480_lcd|morph:u_morph|morph_row:u1_morph_row|morph_row_wr_en"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1559736501785 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1559736501790 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501791 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501791 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501791 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000     cam_pclk " "  40.000     cam_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501791 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501791 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501791 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501791 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  30.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1559736501791 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1559736501791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559736502131 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/pll_clk_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 2073 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559736502131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559736502131 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/pll_clk_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 2073 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559736502131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559736502131 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/pll_clk_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 2073 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559736502131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559736502132 ""}  } { { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 9342 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559736502132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559736502133 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 6346 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559736502133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_div:u_freq_div\|freq_out  " "Automatically promoted node freq_div:u_freq_div\|freq_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559736502133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_div:u_freq_div\|freq_out~0 " "Destination node freq_div:u_freq_div\|freq_out~0" {  } { { "../rtl/freq_div.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/freq_div.v" 5 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq_div:u_freq_div|freq_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 5685 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559736502133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559736502133 ""}  } { { "../rtl/freq_div.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/freq_div.v" 5 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq_div:u_freq_div|freq_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559736502133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:u_i2c_dri\|dri_clk  " "Automatically promoted node i2c_dri:u_i2c_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559736502135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dri\|dri_clk~0 " "Destination node i2c_dri:u_i2c_dri\|dri_clk~0" {  } { { "../rtl/i2c_dri.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/i2c_dri.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:u_i2c_dri|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 3589 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559736502135 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559736502135 ""}  } { { "../rtl/i2c_dri.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/i2c_dri.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:u_i2c_dri|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 1991 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559736502135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en  " "Automatically promoted node morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559736502136 ""}  } { { "../rtl/morph_row.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph_row.v" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { morph:u_morph_face|morph_row:u1_morph_row|morph_row_wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 2127 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559736502136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "morph:u_morph\|morph_row:u1_morph_row\|morph_row_wr_en  " "Automatically promoted node morph:u_morph\|morph_row:u1_morph_row\|morph_row_wr_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559736502138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "morph:u_morph\|morph_line:u1_morph_line\|morph_line_wr_en " "Destination node morph:u_morph\|morph_line:u1_morph_line\|morph_line_wr_en" {  } { { "../rtl/morph_line.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph_line.v" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { morph:u_morph|morph_line:u1_morph_line|morph_line_wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 1259 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559736502138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559736502138 ""}  } { { "../rtl/morph_row.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph_row.v" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { morph:u_morph|morph_row:u1_morph_row|morph_row_wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 1266 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559736502138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rgb2black:u_rgb2black\|rgb2black_wr_en  " "Automatically promoted node rgb2black:u_rgb2black\|rgb2black_wr_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559736502139 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en0 " "Destination node morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en0" {  } { { "../rtl/morph_row.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/morph_row.v" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { morph:u_morph_face|morph_row:u1_morph_row|morph_row_wr_en0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 2128 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559736502139 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559736502139 ""}  } { { "../rtl/rgb2black.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/rgb2black.v" 44 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb2black:u_rgb2black|rgb2black_wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 0 { 0 ""} 0 1356 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559736502139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559736503898 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559736503914 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559736503915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559736503929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559736503946 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559736503958 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559736503959 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559736503976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559736506428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559736506442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559736506442 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/ipcore/pll_clk.v" 111 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 168 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1559736506581 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[2\] lcd_pclk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"lcd_pclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/ipcore/pll_clk.v" 111 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 168 0 0 } } { "../rtl/ov7725_rgb565_640x480_lcd.v" "" { Text "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/rtl/ov7725_rgb565_640x480_lcd.v" 52 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1559736506592 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559736507038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559736509035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559736510972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559736511035 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559736519337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559736519338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559736521274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559736527042 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559736527042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559736531259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559736531263 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1559736531263 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559736531263 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.28 " "Total time spent on timing analysis during the Fitter is 7.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559736531427 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559736531553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559736532360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559736532484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559736533713 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559736535606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/output_files/ov7725_rgb565_640x480_lcd.fit.smsg " "Generated suppressed messages file C:/Users/24964/OneDrive - stumail.ysu.edu.cn/Program/FPGA/Driver Fatigue Monitoring - eyetrack/par/output_files/ov7725_rgb565_640x480_lcd.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559736537833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5451 " "Peak virtual memory: 5451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559736541561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 20:09:01 2019 " "Processing ended: Wed Jun 05 20:09:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559736541561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559736541561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559736541561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559736541561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559736544709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559736544710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 20:09:04 2019 " "Processing started: Wed Jun 05 20:09:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559736544710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559736544710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ov7725_rgb565_640x480_lcd -c ov7725_rgb565_640x480_lcd " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ov7725_rgb565_640x480_lcd -c ov7725_rgb565_640x480_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559736544711 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559736547853 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559736547927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559736549956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 20:09:09 2019 " "Processing ended: Wed Jun 05 20:09:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559736549956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559736549956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559736549956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559736549956 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559736550749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559736554872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559736554875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 20:09:12 2019 " "Processing started: Wed Jun 05 20:09:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559736554875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559736554875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ov7725_rgb565_640x480_lcd -c ov7725_rgb565_640x480_lcd " "Command: quartus_sta ov7725_rgb565_640x480_lcd -c ov7725_rgb565_640x480_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559736554877 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1559736555630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559736557396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559736557532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559736557532 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559736558927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1559736558927 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559736558927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1559736558927 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559736558927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1559736558927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1559736558927 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1559736558927 ""}
{ "Info" "ISTA_SDC_FOUND" "ov7725_rgb565_640x480_lcd.sdc " "Reading SDC File: 'ov7725_rgb565_640x480_lcd.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1559736558979 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559736558992 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559736558992 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559736558992 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1559736558992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1559736558993 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_div:u_freq_div\|freq_out " "Node: freq_div:u_freq_div\|freq_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736559039 "|ov7725_rgb565_640x480_lcd|freq_div:u_freq_div|freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en " "Node: morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736559039 "|ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_row:u1_morph_row|morph_row_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rgb2black:u_rgb2black\|rgb2black_wr_en " "Node: rgb2black:u_rgb2black\|rgb2black_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736559039 "|ov7725_rgb565_640x480_lcd|rgb2black:u_rgb2black|rgb2black_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736559039 "|ov7725_rgb565_640x480_lcd|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "morph:u_morph\|morph_row:u1_morph_row\|morph_row_wr_en " "Node: morph:u_morph\|morph_row:u1_morph_row\|morph_row_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736559040 "|ov7725_rgb565_640x480_lcd|morph:u_morph|morph_row:u1_morph_row|morph_row_wr_en"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559265 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559736559273 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1559736559321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559736559550 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559736559550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.025 " "Worst-case setup slack is -0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025              -0.048 sys_clk  " "   -0.025              -0.048 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.552               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.552               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.071               0.000 cam_pclk  " "    5.071               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.296               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.296               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.889               0.000 altera_reserved_tck  " "   39.889               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736559573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.854 " "Worst-case hold slack is -2.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.854              -5.702 sys_clk  " "   -2.854              -5.702 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.426               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.452               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 cam_pclk  " "    0.485               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736559638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.519 " "Worst-case recovery slack is 6.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.519               0.000 cam_pclk  " "    6.519               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.600               0.000 altera_reserved_tck  " "   47.600               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736559673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.087 " "Worst-case removal slack is 1.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087               0.000 altera_reserved_tck  " "    1.087               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.319               0.000 cam_pclk  " "    1.319               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736559709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.720 " "Worst-case minimum pulse width slack is 4.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.720               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.720               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.658               0.000 sys_clk  " "    9.658               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.718               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.718               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.622               0.000 cam_pclk  " "   19.622               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.590               0.000 altera_reserved_tck  " "   49.590               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736559739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736559739 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1559736562915 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1559736563041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1559736565067 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_div:u_freq_div\|freq_out " "Node: freq_div:u_freq_div\|freq_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736565661 "|ov7725_rgb565_640x480_lcd|freq_div:u_freq_div|freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en " "Node: morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736565661 "|ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_row:u1_morph_row|morph_row_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rgb2black:u_rgb2black\|rgb2black_wr_en " "Node: rgb2black:u_rgb2black\|rgb2black_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736565661 "|ov7725_rgb565_640x480_lcd|rgb2black:u_rgb2black|rgb2black_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736565661 "|ov7725_rgb565_640x480_lcd|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "morph:u_morph\|morph_row:u1_morph_row\|morph_row_wr_en " "Node: morph:u_morph\|morph_row:u1_morph_row\|morph_row_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736565661 "|ov7725_rgb565_640x480_lcd|morph:u_morph|morph_row:u1_morph_row|morph_row_wr_en"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.437 " "Worst-case setup slack is 0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 sys_clk  " "    0.437               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.045               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.045               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.166               0.000 cam_pclk  " "    5.166               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.491               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.491               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.457               0.000 altera_reserved_tck  " "   40.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736565815 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559736565849 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559736565849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.489 " "Worst-case hold slack is -2.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.489              -4.976 sys_clk  " "   -2.489              -4.976 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.400               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 cam_pclk  " "    0.430               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736565886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.693 " "Worst-case recovery slack is 6.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.693               0.000 cam_pclk  " "    6.693               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.858               0.000 altera_reserved_tck  " "   47.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736565927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.986 " "Worst-case removal slack is 0.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 altera_reserved_tck  " "    0.986               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.244               0.000 cam_pclk  " "    1.244               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736565961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.719 " "Worst-case minimum pulse width slack is 4.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.719               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.719               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.666               0.000 sys_clk  " "    9.666               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.716               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.716               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.498               0.000 cam_pclk  " "   19.498               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.483               0.000 altera_reserved_tck  " "   49.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736565992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736565992 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1559736567330 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "freq_div:u_freq_div\|freq_out " "Node: freq_div:u_freq_div\|freq_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736568737 "|ov7725_rgb565_640x480_lcd|freq_div:u_freq_div|freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en " "Node: morph:u_morph_face\|morph_row:u1_morph_row\|morph_row_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736568737 "|ov7725_rgb565_640x480_lcd|morph:u_morph_face|morph_row:u1_morph_row|morph_row_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rgb2black:u_rgb2black\|rgb2black_wr_en " "Node: rgb2black:u_rgb2black\|rgb2black_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736568738 "|ov7725_rgb565_640x480_lcd|rgb2black:u_rgb2black|rgb2black_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736568738 "|ov7725_rgb565_640x480_lcd|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "morph:u_morph\|morph_row:u1_morph_row\|morph_row_wr_en " "Node: morph:u_morph\|morph_row:u1_morph_row\|morph_row_wr_en was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1559736568738 "|ov7725_rgb565_640x480_lcd|morph:u_morph|morph_row:u1_morph_row|morph_row_wr_en"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1559736568775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.681 " "Worst-case setup slack is 5.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736568884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736568884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.681               0.000 sys_clk  " "    5.681               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736568884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.560               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.560               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736568884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.771               0.000 cam_pclk  " "    7.771               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736568884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.387               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.387               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736568884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.514               0.000 altera_reserved_tck  " "   45.514               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736568884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736568884 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1559736568940 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559736568940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.474 " "Worst-case hold slack is -1.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474              -2.947 sys_clk  " "   -1.474              -2.947 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.146               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 cam_pclk  " "    0.162               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.186               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736569038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.454 " "Worst-case recovery slack is 8.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.454               0.000 cam_pclk  " "    8.454               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.118               0.000 altera_reserved_tck  " "   49.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736569119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.477 " "Worst-case removal slack is 0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 altera_reserved_tck  " "    0.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 cam_pclk  " "    0.495               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736569172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.734 " "Worst-case minimum pulse width slack is 4.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.734               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.369               0.000 sys_clk  " "    9.369               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.736               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.736               0.000 u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.356               0.000 cam_pclk  " "   19.356               0.000 cam_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.483               0.000 altera_reserved_tck  " "   49.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559736569227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559736569227 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559736572713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559736572723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559736573884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 20:09:33 2019 " "Processing ended: Wed Jun 05 20:09:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559736573884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559736573884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559736573884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559736573884 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Quartus II Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559736575452 ""}
