
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.371784                       # Number of seconds simulated
sim_ticks                                371784221500                       # Number of ticks simulated
final_tick                               371784221500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 932151                       # Simulator instruction rate (inst/s)
host_op_rate                                  1172592                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3465589878                       # Simulator tick rate (ticks/s)
host_mem_usage                                 829696                       # Number of bytes of host memory used
host_seconds                                   107.28                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     125794189                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           33728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       142258304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          142292032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        33728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     76722816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76722816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2222786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2223313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1198794                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1198794                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              90719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          382636744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             382727463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         90719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            90719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       206363830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206363830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       206363830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             90719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         382636744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            589091294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2223313                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1198794                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2223313                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1198794                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              142237120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   54912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76720192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               142292032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76722816                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    858                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      1007469                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            138815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            138882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            139083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            139002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            138594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            138936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            139296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            139181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            138728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            138696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           138878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           138438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           138940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           138867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           139302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             74630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             75092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             74667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            74749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            74481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75490                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  371784077500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2223313                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1198794                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2187178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  74284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  74385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  74453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  74764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  74468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  74610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  74384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  74444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  74464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  74636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  74366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  74534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  74361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       426551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    513.318707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   313.524883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.034494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       122069     28.62%     28.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32255      7.56%     36.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19376      4.54%     40.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24826      5.82%     46.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72234     16.93%     63.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11277      2.64%     66.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8456      1.98%     68.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8567      2.01%     70.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       127491     29.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       426551                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        74360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.887749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.815602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.199371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         74322     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           33      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         74360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        74360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.120939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.114072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.488623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            69977     94.11%     94.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      0.06%     94.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4100      5.51%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              229      0.31%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         74360                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  17490046750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             59161078000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                11112275000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7869.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26619.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       382.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       206.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    382.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1942294                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1052354                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     108641.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1619427600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                883616250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8671930800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3888602640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          24282722880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         163011825630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          80074045500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           282432171300                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            759.679369                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 131823575500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   12414480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  227543568500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1605161880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                875832375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8663124600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3879200160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          24282722880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         163399405680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          79734063000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           282439510575                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            759.699110                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 131243625250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   12414480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  228120323750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                        743568443                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     125794189                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             124833178                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    835                       # Number of float alu accesses
system.cpu.num_func_calls                       69322                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3953451                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    124833178                       # number of integer instructions
system.cpu.num_fp_insts                           835                       # number of float instructions
system.cpu.num_int_register_reads           314540074                       # number of times the integer registers were read
system.cpu.num_int_register_writes          102332165                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1311                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             26576153                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            36968381                       # number of times the CC registers were written
system.cpu.num_mem_refs                      65018775                       # number of memory refs
system.cpu.num_load_insts                    47374160                       # Number of load instructions
system.cpu.num_store_insts                   17644615                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  743568443                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5058750                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960293      0.76%      0.76% # Class of executed instruction
system.cpu.op_class::IntAlu                  59683575     47.45%     48.21% # Class of executed instruction
system.cpu.op_class::IntMult                   130946      0.10%     48.31% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.31% # Class of executed instruction
system.cpu.op_class::MemRead                 47374160     37.66%     85.97% # Class of executed instruction
system.cpu.op_class::MemWrite                17644615     14.03%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  125794189                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2461786                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1944.815949                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            62554952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2463834                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.389272                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21732843500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1944.815949                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.949617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         132501406                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        132501406                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     46153642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        46153642                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     16401310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16401310                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      62554952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         62554952                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     62554952                       # number of overall hits
system.cpu.dcache.overall_hits::total        62554952                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1154992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1154992                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1243306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1243306                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2398298                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2398298                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2463834                       # number of overall misses
system.cpu.dcache.overall_misses::total       2463834                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  77411509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  77411509000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  95430450500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  95430450500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 172841959500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 172841959500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 172841959500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 172841959500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     47308634                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47308634                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     17644616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17644616                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     64953250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64953250                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     65018786                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     65018786                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.024414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024414                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.070464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070464                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.036923                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036923                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.037894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037894                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67023.415747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67023.415747                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76755.400923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76755.400923                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 72068.591768                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72068.591768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70151.625272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70151.625272                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1199888                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20344                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.979945                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1451901                       # number of writebacks
system.cpu.dcache.writebacks::total           1451901                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1154992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1154992                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1243306                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1243306                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2398298                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2398298                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2463834                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2463834                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  76256517000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  76256517000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  94187144500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  94187144500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   5617749437                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5617749437                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 170443661500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 170443661500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 176061410937                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 176061410937                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.024414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024414                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.070464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.070464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.036923                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036923                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.037894                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037894                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66023.415747                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66023.415747                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75755.400923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75755.400923                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 85720.053665                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85720.053665                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71068.591768                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71068.591768                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71458.308854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71458.308854                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 6                       # number of replacements
system.cpu.icache.tags.tagsinuse           429.645145                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           135710854                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               528                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          257028.132576                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   429.645145                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.209788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.209788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          522                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          522                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.254883                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         271423292                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        271423292                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    135710854                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       135710854                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     135710854                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        135710854                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    135710854                       # number of overall hits
system.cpu.icache.overall_hits::total       135710854                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          528                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           528                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          528                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            528                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          528                       # number of overall misses
system.cpu.icache.overall_misses::total           528                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     41046500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41046500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     41046500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41046500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     41046500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41046500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    135711382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    135711382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    135711382                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    135711382                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    135711382                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    135711382                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77739.583333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77739.583333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77739.583333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77739.583333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77739.583333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77739.583333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks            6                       # number of writebacks
system.cpu.icache.writebacks::total                 6                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          528                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          528                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     40518500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40518500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     40518500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40518500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     40518500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40518500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76739.583333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76739.583333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76739.583333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76739.583333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76739.583333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76739.583333                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2217569                       # number of replacements
system.l2.tags.tagsinuse                 14566.508849                       # Cycle average of tags in use
system.l2.tags.total_refs                     1389198                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2232679                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.622211                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               45364336500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8256.551719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         19.832123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6290.125006                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.503940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.383919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.889069                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1824                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5157                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.922241                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8402138                       # Number of tag accesses
system.l2.tags.data_accesses                  8402138                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1451901                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1451901                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              77906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77906                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         163142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            163142                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                241048                       # number of demand (read+write) hits
system.l2.demand_hits::total                   241049                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data               241048                       # number of overall hits
system.l2.overall_hits::total                  241049                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          1165400                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1165400                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              527                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1057386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1057386                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 527                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2222786                       # number of demand (read+write) misses
system.l2.demand_misses::total                2223313                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                527                       # number of overall misses
system.l2.overall_misses::cpu.data            2222786                       # number of overall misses
system.l2.overall_misses::total               2223313                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  91504170000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   91504170000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     39715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39715000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  78330151000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  78330151000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      39715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  169834321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     169874036000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     39715000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 169834321000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    169874036000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1451901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1451901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1243306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1243306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1220528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1220528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               528                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2463834                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2464362                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              528                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2463834                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2464362                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.937340                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937340                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998106                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.866335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.866335                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998106                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.902165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.902186                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998106                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.902165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.902186                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78517.393170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78517.393170                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75360.531309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75360.531309                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 74079.050602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74079.050602                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75360.531309                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 76406.060233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76405.812407                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75360.531309                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 76406.060233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76405.812407                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1198794                       # number of writebacks
system.l2.writebacks::total                   1198794                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        58012                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         58012                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      1165400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1165400                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          527                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1057386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1057386                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2222786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2223313                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2222786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2223313                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  79850170000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  79850170000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     34445000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34445000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  67756291000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67756291000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     34445000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 147606461000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 147640906000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     34445000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 147606461000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 147640906000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.937340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.866335                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.866335                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.902165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.902186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.902165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.902186                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68517.393170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68517.393170                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65360.531309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65360.531309                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64079.050602                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64079.050602                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65360.531309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 66406.060233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66405.812407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65360.531309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 66406.060233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66405.812407                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            1057913                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1198794                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1007469                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1165400                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1165400                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1057913                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6652889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6652889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6652889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    219014848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    219014848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               219014848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4429576                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4429576    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4429576                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9255512500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11735591000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4926154                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2461792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          69318                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        69318                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1221056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2650695                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2028659                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1243306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1243306                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           528                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1220528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7389453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7390515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    250607040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              250641216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2217569                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4681931                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014806                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.120774                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4612612     98.52%     98.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  69319      1.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4681931                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3914984000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            792000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3695751000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
