Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 415097e419d14a4c88cd1665e8838955 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiCycle_func_synth xil_defaultlib.multiCycle -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port memdata does not match with type std_logic_vector of component port [D:/MATERIALE AN 3 SEM 1/SSC/lab7/mips_multicycle/mips_multicycle.srcs/sources_1/new/mips.vhd:62]
ERROR: [VRFC 10-619] entity port instr_31_26 does not match with type std_logic_vector of component port [D:/MATERIALE AN 3 SEM 1/SSC/lab7/mips_multicycle/mips_multicycle.srcs/sources_1/new/mips.vhd:64]
ERROR: [VRFC 10-619] entity port instr_25_21 does not match with type std_logic_vector of component port [D:/MATERIALE AN 3 SEM 1/SSC/lab7/mips_multicycle/mips_multicycle.srcs/sources_1/new/mips.vhd:65]
ERROR: [VRFC 10-619] entity port instr_20_16 does not match with type std_logic_vector of component port [D:/MATERIALE AN 3 SEM 1/SSC/lab7/mips_multicycle/mips_multicycle.srcs/sources_1/new/mips.vhd:66]
ERROR: [VRFC 10-619] entity port instr_15_0 does not match with type std_logic_vector of component port [D:/MATERIALE AN 3 SEM 1/SSC/lab7/mips_multicycle/mips_multicycle.srcs/sources_1/new/mips.vhd:67]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multicycle in library work failed.
