From 4716c026a992f3a49a9543ecadc2bd58aad5e90c Mon Sep 17 00:00:00 2001
From: "rimon.xu" <rimon.xu@rock-chips.com>
Date: Fri, 16 Jun 2017 11:15:27 +0800
Subject: [PATCH 1/8] [h265e]: add format config to vpu.

Change-Id: I23dbe5ecc8616b6fc4ed3b2fcc8a5576ecd4f488
Signed-off-by: rimon.xu <rimon.xu@rock-chips.com>
Signed-off-by: tug <tug@skyth-tek.com>
---
 component/video/enc/Rkvpu_OMX_Venc.c        |   21 ++++++++++++++++++++-
 component/video/enc/Rkvpu_OMX_VencControl.c |   22 ++++++++++++++++++++++
 include/rockchip/git_info.h                 |    2 +-
 3 files changed, 43 insertions(+), 2 deletions(-)

diff --git a/component/video/enc/Rkvpu_OMX_Venc.c b/component/video/enc/Rkvpu_OMX_Venc.c
index 3104851..3674d4a 100755
--- a/component/video/enc/Rkvpu_OMX_Venc.c
+++ b/component/video/enc/Rkvpu_OMX_Venc.c
@@ -345,7 +345,6 @@ OMX_ERRORTYPE Rkvpu_Enc_ReConfig(OMX_COMPONENTTYPE *pOMXComponent, OMX_U32 new_w
     }
     EncParam->rc_mode = 1;
     p_vpu_ctx->control(p_vpu_ctx, VPU_API_ENC_SETCFG, EncParam);
-    Rockchip_OSAL_Log(ROCKCHIP_LOG_DEBUG, "set as nv12 format");
     p_vpu_ctx->control(p_vpu_ctx, VPU_API_ENC_SETFORMAT, (void *)&encType);
     pVideoEnc->vpu_ctx = p_vpu_ctx;
     pVideoEnc->bPrependSpsPpsToIdr = OMX_TRUE;
@@ -1390,6 +1389,25 @@ OMX_ERRORTYPE Rkvpu_Enc_GetEncParams(OMX_COMPONENTTYPE *pOMXComponent,EncParamet
                 (*encParams)->rc_mode = Video_RC_Mode_VBR;
             break;
         }
+        switch (pRockchipInputPort->portDefinition.format.video.eColorFormat) {
+            case OMX_COLOR_FormatAndroidOpaque: {
+                (*encParams)->rc_mode = Video_RC_Mode_VBR;
+                (*encParams)->format = VPU_H264ENC_RGB888;
+            }
+            break;
+            case OMX_COLOR_FormatYUV420Planar: {
+                (*encParams)->format = VPU_H264ENC_YUV420_PLANAR;
+            }
+            break;
+            case OMX_COLOR_FormatYUV420SemiPlanar: {
+                (*encParams)->format = VPU_H264ENC_YUV420_SEMIPLANAR;
+            }
+            break;
+            default:
+            Rockchip_OSAL_Log(ROCKCHIP_LOG_ERROR,"inputPort colorformat is not support format = %d",
+                         pRockchipInputPort->portDefinition.format.video.eColorFormat);
+            break;
+        }
     }
 
     Rockchip_OSAL_Log(ROCKCHIP_LOG_INFO, "encode params init settings:\n"
@@ -1411,6 +1429,7 @@ OMX_ERRORTYPE Rkvpu_Enc_GetEncParams(OMX_COMPONENTTYPE *pOMXComponent,EncParamet
                                          (int)(*encParams)->format,
                                          (int)(*encParams)->enableCabac,
                                          (int)(*encParams)->cabacInitIdc,
+                                         (int)(*encParams)->intraPicRate,
                                          (int)(*encParams)->profileIdc,
                                          (int)(*encParams)->levelIdc,
                                          (int)(*encParams)->rc_mode);
diff --git a/component/video/enc/Rkvpu_OMX_VencControl.c b/component/video/enc/Rkvpu_OMX_VencControl.c
index edc6603..dc3d08c 100755
--- a/component/video/enc/Rkvpu_OMX_VencControl.c
+++ b/component/video/enc/Rkvpu_OMX_VencControl.c
@@ -127,6 +127,18 @@ static const CodecProfileLevel kProfileLevels[] = {
     { OMX_VIDEO_AVCProfileHigh, OMX_VIDEO_AVCLevel51},
 };
 
+static const CodecProfileLevel kH265ProfileLevels[] = {
+    { OMX_VIDEO_HEVCProfileMain, OMX_VIDEO_HEVCMainTierLevel1  },
+    { OMX_VIDEO_HEVCProfileMain, OMX_VIDEO_HEVCMainTierLevel2  },
+    { OMX_VIDEO_HEVCProfileMain, OMX_VIDEO_HEVCMainTierLevel21 },
+    { OMX_VIDEO_HEVCProfileMain, OMX_VIDEO_HEVCMainTierLevel3  },
+    { OMX_VIDEO_HEVCProfileMain, OMX_VIDEO_HEVCMainTierLevel31 },
+    { OMX_VIDEO_HEVCProfileMain, OMX_VIDEO_HEVCMainTierLevel4  },
+    { OMX_VIDEO_HEVCProfileMain, OMX_VIDEO_HEVCMainTierLevel41 },
+    { OMX_VIDEO_HEVCProfileMain, OMX_VIDEO_HEVCMainTierLevel5  },
+    { OMX_VIDEO_HEVCProfileMain, OMX_VIDEO_HEVCMainTierLevel51 },
+};
+
 OMX_ERRORTYPE Rkvpu_OMX_UseBuffer(
     OMX_IN OMX_HANDLETYPE            hComponent,
     OMX_INOUT OMX_BUFFERHEADERTYPE **ppBufferHdr,
@@ -1212,6 +1224,15 @@ OMX_ERRORTYPE Rkvpu_OMX_GetParameter(
             }
             profileLevel->eProfile = kProfileLevels[index].mProfile;
             profileLevel->eLevel = kProfileLevels[index].mLevel;
+        } else if (pVideoEnc->codecId == OMX_VIDEO_CodingHEVC) {
+            nProfileLevels =
+                sizeof(kH265ProfileLevels) / sizeof(kH265ProfileLevels[0]);
+            if (index >= nProfileLevels) {
+                ret = OMX_ErrorNoMore;
+                goto EXIT;
+            }
+            profileLevel->eProfile = kH265ProfileLevels[index].mProfile;
+            profileLevel->eLevel = kH265ProfileLevels[index].mLevel;
         } else {
             ret = OMX_ErrorNoMore;
             goto EXIT;
@@ -1304,6 +1325,7 @@ OMX_ERRORTYPE Rkvpu_OMX_SetParameter(
             portDefinition->format.video.eCompressionFormat = portFormat->eCompressionFormat;
             portDefinition->format.video.xFramerate         = portFormat->xFramerate;
         }
+        ret = OMX_ErrorNone;
     }
     break;
     case OMX_IndexParamVideoBitrate: {
diff --git a/include/rockchip/git_info.h b/include/rockchip/git_info.h
index 30612e0..3297a49 100644
--- a/include/rockchip/git_info.h
+++ b/include/rockchip/git_info.h
@@ -1 +1 @@
-#define OMX_COMPILE_INFO      "author:  xlm\n\t\t time: Mon, 13 Mar 2017 15:20:32 +0800\n\t\t git "
+#define OMX_COMPILE_INFO      "author:  xlm\n time: Fri, 16 Jun 2017 11:08:54 +0800 git commit 8ecab79870b26648aa74be12807c132896cd7dc0 "
-- 
1.7.9.5

