# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 02:28:57 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
do do_fetch.txt
# End time: 02:29:18 on Apr 20,2023, Elapsed time: 0:00:21
# Errors: 0, Warnings: 2
# vsim -gui work.fetch 
# Start time: 02:29:18 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 1  Instance: /fetch/inst_cache
quit -sim
# End time: 02:30:20 on Apr 20,2023, Elapsed time: 0:01:02
# Errors: 0, Warnings: 3
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 02:30:28 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
quit -sim
# End time: 02:39:20 on Apr 20,2023, Elapsed time: 0:08:52
# Errors: 0, Warnings: 3
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 02:39:34 on Apr 20,2023
# Loading std.standard
# ** Error: (vsim-13) Recompile work.fetch(fetch_arch) because work.pc_reg has changed.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./do_fetch.txt PAUSED at line 1
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 02:39:34 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
quit -sim
# End time: 02:40:42 on Apr 20,2023, Elapsed time: 0:01:08
# Errors: 1, Warnings: 4
# Compile of pc_reg.vhd was successful.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 02:40:49 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 1  Instance: /fetch/inst_cache
add wave -position end  sim:/fetch/instruction1
run
add wave -position end  sim:/fetch/pc_reg/reset_value
add wave -position end  sim:/fetch/pc_reg/data_out
quit -sim
# End time: 02:42:15 on Apr 20,2023, Elapsed time: 0:01:26
# Errors: 0, Warnings: 4
# Compile of pc_reg.vhd was successful.
add wave -position end  sim:/fetch/pc_reg/data_out
# Unrecognized dataset prefix: sim
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 02:42:35 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 1  Instance: /fetch/inst_cache
add wave -position end  sim:/fetch/instruction1
add wave -position end  sim:/fetch/pc_rst_value
quit -sim
# End time: 02:44:40 on Apr 20,2023, Elapsed time: 0:02:05
# Errors: 0, Warnings: 4
# Compile of pc_reg.vhd failed with 1 errors.
# Compile of pc_reg.vhd was successful.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 02:45:40 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 1  Instance: /fetch/inst_cache
quit -sim
# End time: 02:46:49 on Apr 20,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 5
# Compile of pc_reg.vhd was successful.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 02:46:55 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
add wave -position end  sim:/fetch/New_PC_mux_out
run
run
add wave -position end  sim:/fetch/instruction1
run
quit -sim
# End time: 02:49:21 on Apr 20,2023, Elapsed time: 0:02:26
# Errors: 0, Warnings: 3
# Compile of pc_reg.vhd was successful.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 02:49:30 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
add wave -position end  sim:/fetch/New_PC_mux_out
run
quit -sim
# End time: 02:53:50 on Apr 20,2023, Elapsed time: 0:04:20
# Errors: 0, Warnings: 3
# Compile of pc_reg.vhd was successful.
# Load canceled
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 02:54:10 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 1  Instance: /fetch/inst_cache
quit -sim
# End time: 02:54:42 on Apr 20,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 4
# Compile of pc_reg.vhd was successful.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 02:54:59 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 1  Instance: /fetch/inst_cache
add wave -position end  sim:/fetch/pc_rst_value
add wave -position end  sim:/fetch/pc_reg/reset_value
add wave -position end  sim:/fetch/pc_reg/data_out
add wave -position end  sim:/fetch/pc_reg/clk
run
add wave -position end  sim:/fetch/pc_reg/rst
run
# Break in Process line__19 at C:/Users/donia/Uni/Senior-1/Spring/Architecture/Project/Code/Fetch/src/pc_reg.vhd line 22
step
step
step
quit -sim
# End time: 02:57:26 on Apr 20,2023, Elapsed time: 0:02:27
# Errors: 0, Warnings: 4
do do_generic_reg.txt
# vsim -gui work.generic_reg 
# Start time: 02:57:37 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.generic_reg(reg_arch)
quit -sim
# End time: 03:02:28 on Apr 20,2023, Elapsed time: 0:04:51
# Errors: 0, Warnings: 1
# Compile of pc_reg.vhd was successful.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 03:02:40 on Apr 20,2023
# Loading std.standard
# ** Error: (vsim-13) Recompile work.fetch(fetch_arch) because work.pc_reg has changed.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./do_fetch.txt PAUSED at line 1
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd failed with 2 errors.
# Compile of mux4x1.vhd was successful with warnings.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd failed with 2 errors.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.pc_reg
# vsim -gui work.pc_reg 
# Start time: 03:02:40 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pc_reg(behavioral)
add wave -position end  sim:/pc_reg/clk
add wave -position end  sim:/pc_reg/rst
add wave -position end  sim:/pc_reg/we
add wave -position end  sim:/pc_reg/reset_value
add wave -position end  sim:/pc_reg/data_in
add wave -position end  sim:/pc_reg/data_out
force -freeze sim:/pc_reg/clk 1 0, 0 {5 ps} -r 10ps
force -freeze sim:/pc_reg/rst 1 0
force -freeze sim:/pc_reg/reset_value FFFF 0
# Invalid decimal digit: F.
# ** UI-Msg: (vsim-4011) Invalid force value: FFFF 0.
# 
force -freeze sim:/pc_reg/reset_value FFFF 0
run
QUIT -sim
# invalid command name "QUIT"
quit -sim
# End time: 03:06:05 on Apr 20,2023, Elapsed time: 0:03:25
# Errors: 1, Warnings: 5
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 03:06:18 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 1  Instance: /fetch/inst_cache
add wave -position end  sim:/fetch/pc_reg/we
add wave -position end  sim:/fetch/pc_reg/data_out
quit -sim
# End time: 03:10:20 on Apr 20,2023, Elapsed time: 0:04:02
# Errors: 0, Warnings: 3
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd failed with 2 errors.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 1 failed with 2 errors.
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 03:11:35 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 1  Instance: /fetch/inst_cache
quit -sim
# End time: 03:34:28 on Apr 20,2023, Elapsed time: 0:22:53
# Errors: 0, Warnings: 5
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 03:34:48 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 1  Instance: /fetch/inst_cache
add wave -position end  sim:/fetch/pc_reg/reset_value
run
# Break in Process line__19 at C:/Users/donia/Uni/Senior-1/Spring/Architecture/Project/Code/Fetch/src/pc_reg.vhd line 23
step
step
step
step
run
# Break in Process line__19 at C:/Users/donia/Uni/Senior-1/Spring/Architecture/Project/Code/Fetch/src/pc_reg.vhd line 23
quit -sim
# End time: 03:38:43 on Apr 20,2023, Elapsed time: 0:03:55
# Errors: 0, Warnings: 4
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful with warnings.
# 6 compiles, 0 failed with no errors.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 03:40:00 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
quit -sim
# End time: 03:41:15 on Apr 20,2023, Elapsed time: 0:01:15
# Errors: 0, Warnings: 3
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 03:42:17 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 2  Instance: /fetch/inst_cache
add wave -position end sim:/fetch/pc_reg/*
run
noforce sim:/fetch/pc_reg/data_out
run
run
run
quit -sim
# End time: 03:47:24 on Apr 20,2023, Elapsed time: 0:05:07
# Errors: 0, Warnings: 4
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 03:48:30 on Apr 20,2023
# Loading std.standard
# ** Error: (vsim-13) Recompile work.fetch(fetch_arch) because work.pc_reg has changed.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./do_fetch.txt PAUSED at line 1
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 03:48:30 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ps  Iteration: 2  Instance: /fetch/inst_cache
quit -sim
# End time: 03:59:13 on Apr 20,2023, Elapsed time: 0:10:43
# Errors: 1, Warnings: 8
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 03:59:39 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
quit -sim
# End time: 04:14:32 on Apr 20,2023, Elapsed time: 0:14:53
# Errors: 0, Warnings: 3
# Compile of mux4x1.vhd was successful.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 04:24:46 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
add wave -position end  sim:/fetch/New_PC_mux_out
run
add wave -position end  sim:/fetch/New_PC
force -freeze sim:/fetch/New_PC 7777 0
run
add wave -position end  sim:/fetch/Branching_sig
add wave -position end  sim:/fetch/Call_sig
force -freeze sim:/fetch/Branching_sig 0 0
force -freeze sim:/fetch/Call_sig 0 0
run
quit -sim
# End time: 04:26:33 on Apr 20,2023, Elapsed time: 0:01:47
# Errors: 0, Warnings: 3
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_fetch.txt
# vsim -gui work.fetch 
# Start time: 04:26:40 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.mux4x1(mux4x1_arch)
# Loading work.pc_reg(pc_reg_arch)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
add wave -position end  sim:/fetch/New_PC_mux_out
add wave -position end  sim:/fetch/branching_call_sig
add wave -position end  sim:/fetch/Branching_sig
add wave -position end  sim:/fetch/Call_sig
add wave -position end  sim:/fetch/New_PC_mux_out
add wave -position end  sim:/fetch/New_PC
force -freeze sim:/fetch/New_PC 7777 0
force -freeze sim:/fetch/Call_sig 1 0
force -freeze sim:/fetch/Call_sig 0 0
force -freeze sim:/fetch/Branching_sig 0 0
run
run
run
step
step
step
step
step
# Next activity is in 5 ps.
step
step
step -over
step -over
step -over
# Next activity is in 5 ps.
step -over
step -out
# Next activity is in 5 ps.
step -over
step -over
step -over
step -out
# Next activity is in 5 ps.
step -over
step -over
step -over
step -over
step -over
# Next activity is in 5 ps.
step -over
step -over
step -over
step -over
step -over
# Next activity is in 5 ps.
step -over
step -over
step -over -current
step -over -current
step -over -current
step -out -current
# Requested step location(s) not found!
quit -sim
# End time: 04:30:17 on Apr 20,2023, Elapsed time: 0:03:37
# Errors: 0, Warnings: 3
do do_mux4x1.txt
# vsim -gui work.mux4x1 
# Start time: 04:30:21 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux4x1(mux4x1_arch)
add wave -position end  sim:/mux4x1/selector0
do do_mux4x1.txt
# End time: 04:31:27 on Apr 20,2023, Elapsed time: 0:01:06
# Errors: 0, Warnings: 1
# vsim -gui work.mux4x1 
# Start time: 04:31:27 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux4x1(mux4x1_arch)
quit -sim
# End time: 04:32:09 on Apr 20,2023, Elapsed time: 0:00:42
# Errors: 0, Warnings: 1
do do_mux4x1.txt
# vsim -gui work.mux4x1 
# Start time: 04:32:13 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux4x1(mux4x1_arch)
quit -sim
# End time: 04:33:01 on Apr 20,2023, Elapsed time: 0:00:48
# Errors: 0, Warnings: 2
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 04:34:42 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.mux4x1(mux4x1_arch)
# Loading work.pc_reg(pc_reg_arch)
add wave -position end  sim:/fetch/Branching_sig
add wave -position end  sim:/fetch/Call_sig
add wave -position end  sim:/fetch/New_PC
add wave -position end  sim:/fetch/branching_call_sig
add wave -position end  sim:/fetch/New_PC_mux_out
force -freeze sim:/fetch/Branching_sig 0 0
force -freeze sim:/fetch/Call_sig 0 0
force -freeze sim:/fetch/New_PC 6666 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
add wave -position end  sim:/fetch/propagated_ret_rti
force -freeze sim:/fetch/propagated_ret_rti 0 0
run
quit -sim
# End time: 04:38:28 on Apr 20,2023, Elapsed time: 0:03:46
# Errors: 0, Warnings: 3
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd failed with 4 errors.
# Compile of pc_reg.vhd was successful.
# 6 compiles, 1 failed with 4 errors.
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd failed with 4 errors.
# Compile of pc_reg.vhd was successful.
# Compile of mux2x1.vhd was successful.
# 7 compiles, 1 failed with 4 errors.
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd failed with 1 errors.
# Compile of pc_reg.vhd was successful.
# Compile of mux2x1.vhd was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# Compile of mux2x1.vhd was successful.
# 7 compiles, 0 failed with no errors.
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# Compile of mux2x1.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 04:57:49 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.mux4x1(mux4x1_arch)
# Loading work.pc_reg(pc_reg_arch)
# Loading work.mux2x1(mux2x1_arch)
# Loading work.adder(behavioral)
add wave -position end  sim:/fetch/Instruction
add wave -position end  sim:/fetch/addition_value
add wave -position end  sim:/fetch/old_pc
add wave -position end  sim:/fetch/New_PC
force -freeze sim:/fetch/Instruction 0 0
force -freeze sim:/fetch/old_pc 0001 0
run
force -freeze sim:/fetch/Instruction 00000010000000000000000000000000 0
run
add wave -position end  sim:/fetch/Branching_sig
add wave -position end  sim:/fetch/Call_sig
add wave -position end  sim:/fetch/current_ret_rti
add wave -position end  sim:/fetch/propagated_ret_rti
force -freeze sim:/fetch/Branching_sig 0 0
force -freeze sim:/fetch/Call_sig 0 0
force -freeze sim:/fetch/current_ret_rti 0 0
force -freeze sim:/fetch/propagated_ret_rti 0 0
add wave -position end  sim:/fetch/Freeze_sig
run
quit -sim
# End time: 05:03:21 on Apr 20,2023, Elapsed time: 0:05:32
# Errors: 0, Warnings: 7
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 05:15:33 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.mux4x1(mux4x1_arch)
# Loading work.pc_reg(pc_reg_arch)
# Loading work.mux2x1(mux2x1_arch)
# Loading work.adder(behavioral)
mem save -o C:/Users/donia/Uni/Senior-1/Spring/Architecture/Project/Code/Fetch/src/cache.mem -f mti -data binary -addr decimal -wordsperline 1 /fetch/inst_cache/ram
quit -sim
# End time: 06:43:49 on Apr 20,2023, Elapsed time: 1:28:16
# Errors: 0, Warnings: 1
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 06:44:37 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.mux4x1(mux4x1_arch)
# Loading work.pc_reg(pc_reg_arch)
# Loading work.mux2x1(mux2x1_arch)
# Loading work.adder(behavioral)
add wave -position end  sim:/fetch/clk
add wave -position end  sim:/fetch/rst
add wave -position end  sim:/fetch/propagated_ret_rti
add wave -position end  sim:/fetch/current_ret_rti
add wave -position end  sim:/fetch/Branching_sig
add wave -position end  sim:/fetch/Call_sig
add wave -position end  sim:/fetch/Hazard_sig
add wave -position end  sim:/fetch/Instruction
add wave -position end  sim:/fetch/New_PC
add wave -position end  sim:/fetch/Flush_sig
add wave -position end  sim:/fetch/Freeze_sig
add wave -position end  sim:/fetch/pc_rst_value
add wave -position end  sim:/fetch/old_pc
add wave -position end  sim:/fetch/New_PC_mux_out
add wave -position end  sim:/fetch/branching_call_sig
add wave -position end  sim:/fetch/addition_value
force -freeze sim:/fetch/clk 1 0, 0 {5 ps} -r 10ps
force -freeze sim:/fetch/rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/fetch/clk 1 0, 0 {5 ps} -r 10ps
force -freeze sim:/fetch/rst 1 0
force -freeze sim:/fetch/propagated_ret_rti 0 0
force -freeze sim:/fetch/current_ret_rti 0 0
force -freeze sim:/fetch/Branching_sig 0 0
force -freeze sim:/fetch/Call_sig 0 0
force -freeze sim:/fetch/Hazard_sig 0 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
mem load -i C:/Users/donia/Uni/Senior-1/Spring/Architecture/Project/Code/Fetch/src/cache.mem /fetch/inst_cache/ram
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position end  sim:/fetch/clk
add wave -position end  sim:/fetch/rst
add wave -position end  sim:/fetch/propagated_ret_rti
add wave -position end  sim:/fetch/current_ret_rti
add wave -position end  sim:/fetch/Branching_sig
add wave -position end  sim:/fetch/Call_sig
add wave -position end  sim:/fetch/Hazard_sig
add wave -position end  sim:/fetch/Instruction
add wave -position end  sim:/fetch/New_PC
add wave -position end  sim:/fetch/Flush_sig
add wave -position end  sim:/fetch/Freeze_sig
add wave -position end  sim:/fetch/pc_rst_value
add wave -position end  sim:/fetch/old_pc
add wave -position end  sim:/fetch/New_PC_mux_out
add wave -position end  sim:/fetch/branching_call_sig
add wave -position end  sim:/fetch/addition_value
mem load -i C:/Users/donia/Uni/Senior-1/Spring/Architecture/Project/Code/Fetch/src/cache.mem /fetch/inst_cache/ram
force -freeze sim:/fetch/clk 1 0, 0 {5 ps} -r 10ps
force -freeze sim:/fetch/rst 1 0
force -freeze sim:/fetch/propagated_ret_rti 0 0
force -freeze sim:/fetch/current_ret_rti 0 0
force -freeze sim:/fetch/Branching_sig 0 0
force -freeze sim:/fetch/Call_sig 0 0
force -freeze sim:/fetch/Hazard_sig 0 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
run
force -freeze sim:/fetch/rst 0 0
run
run
force -freeze sim:/fetch/rst 0 0
run
add wave -position 11  sim:/fetch/pc_en
run
run
quit -sim
# End time: 06:56:24 on Apr 20,2023, Elapsed time: 0:11:47
# Errors: 0, Warnings: 3
# Compile of mux4x1.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of generic_reg.vhd was successful.
# Compile of instCache.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of pc_reg.vhd was successful.
# Compile of mux2x1.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.fetch
# vsim -gui work.fetch 
# Start time: 06:56:37 on Apr 20,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fetch(fetch_arch)
# Loading work.instcache(cache_arc)
# Loading work.mux4x1(mux4x1_arch)
# Loading work.pc_reg(pc_reg_arch)
# Loading work.mux2x1(mux2x1_arch)
# Loading work.adder(behavioral)
do fetch2.txt
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position end  sim:/fetch/clk
add wave -position end  sim:/fetch/rst
add wave -position end  sim:/fetch/propagated_ret_rti
add wave -position end  sim:/fetch/current_ret_rti
add wave -position end  sim:/fetch/Branching_sig
add wave -position end  sim:/fetch/Call_sig
add wave -position end  sim:/fetch/Hazard_sig
add wave -position end  sim:/fetch/Instruction
add wave -position end  sim:/fetch/New_PC
add wave -position end  sim:/fetch/Flush_sig
add wave -position end  sim:/fetch/Freeze_sig
add wave -position end  sim:/fetch/pc_rst_value
add wave -position end  sim:/fetch/old_pc
add wave -position end  sim:/fetch/New_PC_mux_out
add wave -position end  sim:/fetch/branching_call_sig
add wave -position end  sim:/fetch/addition_value
add wave -position end  sim:/fetch/pc_en
mem load -i C:/Users/donia/Uni/Senior-1/Spring/Architecture/Project/Code/Fetch/src/cache.mem /fetch/inst_cache/ram
force -freeze sim:/fetch/clk 1 0, 0 {5 ps} -r 10ps
force -freeze sim:/fetch/rst 1 0
force -freeze sim:/fetch/propagated_ret_rti 0 0
force -freeze sim:/fetch/current_ret_rti 0 0
force -freeze sim:/fetch/Branching_sig 0 0
force -freeze sim:/fetch/Call_sig 0 0
force -freeze sim:/fetch/Hazard_sig 0 0
run 10ps
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch/inst_cache
force -freeze sim:/fetch/rst 0 0
run 360ps
