# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project3.2_VHDL.srcs/sources_1/new/temp_VHDL.vhd" \
"../../../../Project3.2_VHDL.srcs/sim_1/new/temp_vhdl_testbench.vhd" \

# Do not sort compile order
nosort
