;redcode
;assert 1
	SPL 0, <402
	CMP -217, <-138
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SUB #416, 0
	JMZ 37, 9
	CMP 6, @10
	CMP 6, @10
	SUB #416, 0
	JMN @-107, 100
	CMP 6, @10
	JMN @-107, 100
	CMP @127, 106
	CMP @0, @2
	CMP @0, @2
	SUB #416, 0
	SUB 6, @10
	MOV -1, <-20
	ADD 210, 30
	ADD 210, 60
	SPL -700, -600
	SPL @416
	DJN -1, @-20
	SPL 0, <402
	JMP -7, @-20
	JMN -127, #100
	SPL @300, 90
	SUB <0, @2
	SUB @0, @2
	SUB @121, 106
	ADD -1, <-20
	SUB @721, 186
	ADD -1, <-20
	ADD 210, 31
	SUB 270, 60
	SUB 100, -100
	SLT <0, @2
	SUB <0, 900
	SPL 0, <402
	CMP -217, <-138
	SUB @0, @2
	CMP -217, <-138
	SUB @121, 103
	SUB @121, 103
	ADD 210, 30
	CMP -217, <-138
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
