Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Wed Nov  7 19:17:25 2018
| Host              : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command           : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design            : aes
| Device            : xcku035-fbva900
| Speed File        : -3  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 384 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.632        0.000                      0                  768       -0.044      -25.784                    662                  768        1.392        0.000                       0                  1158  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 1.667}        3.333           300.000         
  w_clkfbout_clk_wiz_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.632        0.000                      0                  768       -0.044      -25.784                    662                  768        1.392        0.000                       0                  1154  
  w_clkfbout_clk_wiz_gen                                                                                                                                                    8.824        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :          662  Failing Endpoints,  Worst Slack       -0.044ns,  Total Violation      -25.784ns
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.626ns (24.415%)  route 1.938ns (75.585%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[82]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[82]/Q
                         net (fo=74, unplaced)        0.300     0.451    m2/r_i2[82]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.566 r  m2/E_inferred_i_1541/O
                         net (fo=79, unplaced)        0.304     0.870    m2/E_inferred_i_1541_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.955 r  m2/E_inferred_i_6104/O
                         net (fo=1, unplaced)         0.216     1.171    m2/E_inferred_i_6104_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     1.324 r  m2/E_inferred_i_3948/O
                         net (fo=1, unplaced)         0.224     1.548    m2/E_inferred_i_3948_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.582 r  m2/E_inferred_i_2264/O
                         net (fo=1, unplaced)         0.224     1.806    m2/E_inferred_i_2264_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.840 r  m2/E_inferred_i_1035/O
                         net (fo=1, unplaced)         0.200     2.040    m2/E_inferred_i_1035_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.074 r  m2/E_inferred_i_214/O
                         net (fo=1, unplaced)         0.224     2.298    m2/E_inferred_i_214_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.332 r  m2/E_inferred_i_15/O
                         net (fo=1, unplaced)         0.224     2.556    m3/out[113]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.590 r  m3/r_i1[14]_i_1/O
                         net (fo=1, unplaced)         0.022     2.612    m3/r_i10[113]
                         FDRE                                         r  m3/r_i1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[14]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[14]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.588ns (22.978%)  route 1.971ns (77.022%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[79]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[79]/Q
                         net (fo=78, unplaced)        0.301     0.452    m2/r_i2[79]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.567 r  m2/E_inferred_i_1511/O
                         net (fo=74, unplaced)        0.303     0.870    m2/E_inferred_i_1511_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.955 r  m2/E_inferred_i_6005/O
                         net (fo=1, unplaced)         0.225     1.180    m2/E_inferred_i_6005_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.115     1.295 r  m2/E_inferred_i_3865/O
                         net (fo=1, unplaced)         0.224     1.519    m2/E_inferred_i_3865_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.553 r  m2/E_inferred_i_2216/O
                         net (fo=1, unplaced)         0.224     1.777    m2/E_inferred_i_2216_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.811 r  m2/E_inferred_i_975/O
                         net (fo=1, unplaced)         0.224     2.035    m2/E_inferred_i_975_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.069 r  m2/E_inferred_i_186/O
                         net (fo=1, unplaced)         0.224     2.293    m2/E_inferred_i_186_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.327 r  m2/E_inferred_i_10/O
                         net (fo=1, unplaced)         0.224     2.551    m3/out[118]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.585 r  m3/r_i1[9]_i_1/O
                         net (fo=1, unplaced)         0.022     2.607    m3/r_i10[118]
                         FDRE                                         r  m3/r_i1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[9]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[9]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.607    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.589ns (23.107%)  route 1.960ns (76.893%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[115]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[115]/Q
                         net (fo=46, unplaced)        0.289     0.440    m2/r_i2[115]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.555 r  m2/E_inferred_i_1856/O
                         net (fo=113, unplaced)       0.312     0.867    m2/E_inferred_i_1856_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.901 r  m2/E_inferred_i_6042/O
                         net (fo=1, unplaced)         0.217     1.118    m2/E_inferred_i_6042_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.167     1.285 r  m2/E_inferred_i_3902/O
                         net (fo=1, unplaced)         0.224     1.509    m2/E_inferred_i_3902_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.543 r  m2/E_inferred_i_2235/O
                         net (fo=1, unplaced)         0.224     1.767    m2/E_inferred_i_2235_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.801 r  m2/E_inferred_i_998/O
                         net (fo=1, unplaced)         0.224     2.025    m2/Z298_in[116]
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.059 r  m2/E_inferred_i_198/O
                         net (fo=1, unplaced)         0.224     2.283    m2/E_inferred_i_198_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.317 r  m2/E_inferred_i_12/O
                         net (fo=1, unplaced)         0.224     2.541    m3/out[116]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.575 r  m3/r_i1[11]_i_1/O
                         net (fo=1, unplaced)         0.022     2.597    m3/r_i10[116]
                         FDRE                                         r  m3/r_i1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[11]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[11]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.575ns (22.682%)  route 1.960ns (77.318%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[88]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[88]/Q
                         net (fo=63, unplaced)        0.296     0.447    m2/r_i2[88]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.562 r  m2/E_inferred_i_1600/O
                         net (fo=86, unplaced)        0.306     0.868    m2/E_inferred_i_1600_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.902 r  m2/E_inferred_i_6367/O
                         net (fo=1, unplaced)         0.224     1.126    m2/E_inferred_i_6367_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.160 r  m2/E_inferred_i_4254/O
                         net (fo=1, unplaced)         0.216     1.376    m2/E_inferred_i_4254_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     1.529 r  m2/E_inferred_i_2516/O
                         net (fo=1, unplaced)         0.224     1.753    m2/E_inferred_i_2516_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.787 r  m2/E_inferred_i_1238/O
                         net (fo=1, unplaced)         0.224     2.011    m2/E_inferred_i_1238_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.045 r  m2/E_inferred_i_321/O
                         net (fo=1, unplaced)         0.224     2.269    m2/E_inferred_i_321_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.303 r  m2/E_inferred_i_33/O
                         net (fo=1, unplaced)         0.224     2.527    m3/out[95]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.561 r  m3/r_i1[32]_i_1/O
                         net (fo=1, unplaced)         0.022     2.583    m3/r_i10[95]
                         FDRE                                         r  m3/r_i1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[32]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[32]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.589ns (23.308%)  route 1.938ns (76.692%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[97]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[97]/Q
                         net (fo=56, unplaced)        0.294     0.445    m2/r_i2[97]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.560 r  m2/E_inferred_i_1692/O
                         net (fo=94, unplaced)        0.309     0.869    m2/E_inferred_i_1692_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     0.903 r  m2/E_inferred_i_5973/O
                         net (fo=1, unplaced)         0.217     1.120    m2/E_inferred_i_5973_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.167     1.287 r  m2/E_inferred_i_3847/O
                         net (fo=1, unplaced)         0.224     1.511    m2/E_inferred_i_3847_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.545 r  m2/E_inferred_i_2211/O
                         net (fo=1, unplaced)         0.200     1.745    m2/E_inferred_i_2211_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.779 r  m2/E_inferred_i_965/O
                         net (fo=1, unplaced)         0.224     2.003    m2/E_inferred_i_965_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.037 r  m2/E_inferred_i_179/O
                         net (fo=1, unplaced)         0.224     2.261    m2/E_inferred_i_179_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.295 r  m2/E_inferred_i_9/O
                         net (fo=1, unplaced)         0.224     2.519    m3/out[119]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.553 r  m3/r_i1[8]_i_1/O
                         net (fo=1, unplaced)         0.022     2.575    m3/r_i10[119]
                         FDRE                                         r  m3/r_i1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[8]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[8]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.575    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.537ns (21.411%)  route 1.971ns (78.589%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[81]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[81]/Q
                         net (fo=75, unplaced)        0.300     0.451    m2/r_i2[81]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.566 r  m2/E_inferred_i_1469/O
                         net (fo=78, unplaced)        0.304     0.870    m2/E_inferred_i_1469_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     0.904 r  m2/E_inferred_i_6349/O
                         net (fo=1, unplaced)         0.224     1.128    m2/E_inferred_i_6349_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.162 r  m2/E_inferred_i_4234/O
                         net (fo=1, unplaced)         0.224     1.386    m2/E_inferred_i_4234_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.420 r  m2/E_inferred_i_2503/O
                         net (fo=1, unplaced)         0.225     1.645    m2/E_inferred_i_2503_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.115     1.760 r  m2/E_inferred_i_1227/O
                         net (fo=1, unplaced)         0.224     1.984    m2/E_inferred_i_1227_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.018 r  m2/E_inferred_i_316/O
                         net (fo=1, unplaced)         0.224     2.242    m2/E_inferred_i_316_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.276 r  m2/E_inferred_i_32/O
                         net (fo=1, unplaced)         0.224     2.500    m3/out[96]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.534 r  m3/r_i1[31]_i_1/O
                         net (fo=1, unplaced)         0.022     2.556    m3/r_i10[96]
                         FDRE                                         r  m3/r_i1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[31]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[31]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.556    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.636ns (25.379%)  route 1.870ns (74.621%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[2]/Q
                         net (fo=128, unplaced)       0.312     0.463    m2/r_i1[2]
                         LUT4 (Prop_LUT4_I0_O)        0.176     0.639 r  m2/E_inferred_i_7953/O
                         net (fo=1, unplaced)         0.224     0.863    m2/E_inferred_i_7953_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.897 r  m2/E_inferred_i_6147/O
                         net (fo=1, unplaced)         0.224     1.121    m2/E_inferred_i_6147_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.155 r  m2/E_inferred_i_4002/O
                         net (fo=1, unplaced)         0.216     1.371    m2/E_inferred_i_4002_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.153     1.524 r  m2/E_inferred_i_2298/O
                         net (fo=1, unplaced)         0.200     1.724    m2/E_inferred_i_2298_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.758 r  m2/E_inferred_i_1069/O
                         net (fo=1, unplaced)         0.224     1.982    m2/E_inferred_i_1069_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.016 r  m2/E_inferred_i_232/O
                         net (fo=1, unplaced)         0.224     2.240    m2/E_inferred_i_232_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.274 r  m2/E_inferred_i_18/O
                         net (fo=1, unplaced)         0.224     2.498    m3/out[110]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.532 r  m3/r_i1[17]_i_1/O
                         net (fo=1, unplaced)         0.022     2.554    m3/r_i10[110]
                         FDRE                                         r  m3/r_i1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[17]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[17]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.626ns (24.990%)  route 1.879ns (75.010%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[35]/Q
                         net (fo=128, unplaced)       0.312     0.463    m2/r_i1[35]
                         LUT4 (Prop_LUT4_I0_O)        0.176     0.639 r  m2/E_inferred_i_8555/O
                         net (fo=1, unplaced)         0.225     0.864    m2/E_inferred_i_8555_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.115     0.979 r  m2/E_inferred_i_7828/O
                         net (fo=1, unplaced)         0.200     1.179    m2/E_inferred_i_7828_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.062     1.241 r  m2/E_inferred_i_5780/O
                         net (fo=1, unplaced)         0.224     1.465    m2/E_inferred_i_5780_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.499 r  m2/E_inferred_i_3627/O
                         net (fo=1, unplaced)         0.224     1.723    m2/E_inferred_i_3627_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.757 r  m2/E_inferred_i_2085/O
                         net (fo=1, unplaced)         0.224     1.981    m2/E_inferred_i_2085_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.015 r  m2/E_inferred_i_837/O
                         net (fo=1, unplaced)         0.224     2.239    m2/E_inferred_i_837_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.273 r  m2/E_inferred_i_127/O
                         net (fo=1, unplaced)         0.224     2.497    m3/out[1]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.531 r  m3/r_i1[126]_i_1/O
                         net (fo=1, unplaced)         0.022     2.553    m3/r_i10[1]
                         FDRE                                         r  m3/r_i1_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[126]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[126]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.553    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.568ns (22.684%)  route 1.936ns (77.316%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[32]/Q
                         net (fo=124, unplaced)       0.312     0.463    m2/r_i2[32]
                         LUT4 (Prop_LUT4_I0_O)        0.176     0.639 r  m2/E_inferred_i_1005/O
                         net (fo=29, unplaced)        0.282     0.921    m2/E_inferred_i_1005_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     1.006 r  m2/E_inferred_i_6267/O
                         net (fo=1, unplaced)         0.224     1.230    m2/E_inferred_i_6267_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.264 r  m2/E_inferred_i_4129/O
                         net (fo=1, unplaced)         0.224     1.488    m2/E_inferred_i_4129_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.522 r  m2/E_inferred_i_2411/O
                         net (fo=1, unplaced)         0.224     1.746    m2/E_inferred_i_2411_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.780 r  m2/E_inferred_i_1156/O
                         net (fo=1, unplaced)         0.224     2.004    m2/E_inferred_i_1156_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.038 r  m2/E_inferred_i_278/O
                         net (fo=1, unplaced)         0.200     2.238    m2/E_inferred_i_278_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.272 r  m2/E_inferred_i_26/O
                         net (fo=1, unplaced)         0.224     2.496    m3/out[102]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.530 r  m3/r_i1[25]_i_1/O
                         net (fo=1, unplaced)         0.022     2.552    m3/r_i10[102]
                         FDRE                                         r  m3/r_i1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[25]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[25]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.598ns (23.901%)  route 1.904ns (76.099%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[2]/Q
                         net (fo=128, unplaced)       0.312     0.463    m2/r_i1[2]
                         LUT4 (Prop_LUT4_I0_O)        0.176     0.639 r  m2/E_inferred_i_8136/O
                         net (fo=1, unplaced)         0.225     0.864    m2/E_inferred_i_8136_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.115     0.979 r  m2/E_inferred_i_6752/O
                         net (fo=1, unplaced)         0.225     1.204    m2/E_inferred_i_6752_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.238 r  m2/E_inferred_i_4723/O
                         net (fo=1, unplaced)         0.224     1.462    m2/E_inferred_i_4723_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.496 r  m2/E_inferred_i_2896/O
                         net (fo=1, unplaced)         0.224     1.720    m2/E_inferred_i_2896_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.754 r  m2/E_inferred_i_1533/O
                         net (fo=1, unplaced)         0.224     1.978    m2/E_inferred_i_1533_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.012 r  m2/E_inferred_i_486/O
                         net (fo=1, unplaced)         0.224     2.236    m2/E_inferred_i_486_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.270 r  m2/E_inferred_i_61/O
                         net (fo=1, unplaced)         0.224     2.494    m3/out[67]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.528 r  m3/r_i1[60]_i_1/O
                         net (fo=1, unplaced)         0.022     2.550    m3/r_i10[67]
                         FDRE                                         r  m3/r_i1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[60]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[60]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.507ns (20.452%)  route 1.972ns (79.548%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[71]/Q
                         net (fo=92, unplaced)        0.305     0.456    m2/r_i2[71]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.571 r  m2/E_inferred_i_1396/O
                         net (fo=69, unplaced)        0.301     0.872    m2/E_inferred_i_1396_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.957 r  m2/E_inferred_i_6173/O
                         net (fo=1, unplaced)         0.224     1.181    m2/E_inferred_i_6173_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.215 r  m2/E_inferred_i_4022/O
                         net (fo=1, unplaced)         0.224     1.439    m2/E_inferred_i_4022_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.473 r  m2/E_inferred_i_2316/O
                         net (fo=1, unplaced)         0.224     1.697    m2/E_inferred_i_2316_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.731 r  m2/E_inferred_i_1082/O
                         net (fo=1, unplaced)         0.224     1.955    m2/E_inferred_i_1082_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.989 r  m2/E_inferred_i_238/O
                         net (fo=1, unplaced)         0.224     2.213    m2/E_inferred_i_238_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.247 r  m2/E_inferred_i_19/O
                         net (fo=1, unplaced)         0.224     2.471    m3/out[109]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.505 r  m3/r_i1[18]_i_1/O
                         net (fo=1, unplaced)         0.022     2.527    m3/r_i10[109]
                         FDRE                                         r  m3/r_i1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[18]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[18]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.507ns (20.468%)  route 1.970ns (79.532%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[82]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[82]/Q
                         net (fo=74, unplaced)        0.300     0.451    m2/r_i2[82]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.566 r  m2/E_inferred_i_1541/O
                         net (fo=79, unplaced)        0.304     0.870    m2/E_inferred_i_1541_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.955 r  m2/E_inferred_i_6494/O
                         net (fo=1, unplaced)         0.224     1.179    m2/E_inferred_i_6494_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.213 r  m2/E_inferred_i_4419/O
                         net (fo=1, unplaced)         0.224     1.437    m2/E_inferred_i_4419_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.471 r  m2/E_inferred_i_2661/O
                         net (fo=1, unplaced)         0.224     1.695    m2/E_inferred_i_2661_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.729 r  m2/E_inferred_i_1347/O
                         net (fo=1, unplaced)         0.224     1.953    m2/E_inferred_i_1347_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.987 r  m2/E_inferred_i_380/O
                         net (fo=1, unplaced)         0.224     2.211    m2/E_inferred_i_380_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.245 r  m2/E_inferred_i_43/O
                         net (fo=1, unplaced)         0.224     2.469    m3/out[85]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.503 r  m3/r_i1[42]_i_1/O
                         net (fo=1, unplaced)         0.022     2.525    m3/r_i10[85]
                         FDRE                                         r  m3/r_i1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[42]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[42]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.525    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.507ns (20.501%)  route 1.966ns (79.499%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[102]/Q
                         net (fo=51, unplaced)        0.291     0.442    m2/r_i2[102]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.557 r  m2/E_inferred_i_1740/O
                         net (fo=99, unplaced)        0.309     0.866    m2/E_inferred_i_1740_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.951 r  m2/E_inferred_i_6915/O
                         net (fo=1, unplaced)         0.224     1.175    m2/E_inferred_i_6915_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.209 r  m2/E_inferred_i_4867/O
                         net (fo=1, unplaced)         0.224     1.433    m2/E_inferred_i_4867_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.467 r  m2/E_inferred_i_3006/O
                         net (fo=1, unplaced)         0.224     1.691    m2/E_inferred_i_3006_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.725 r  m2/E_inferred_i_1634/O
                         net (fo=1, unplaced)         0.224     1.949    m2/E_inferred_i_1634_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.983 r  m2/E_inferred_i_545/O
                         net (fo=1, unplaced)         0.224     2.207    m2/E_inferred_i_545_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.241 r  m2/E_inferred_i_71/O
                         net (fo=1, unplaced)         0.224     2.465    m3/out[57]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.499 r  m3/r_i1[70]_i_1/O
                         net (fo=1, unplaced)         0.022     2.521    m3/r_i10[57]
                         FDRE                                         r  m3/r_i1_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[70]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[70]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.521    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.589ns (23.827%)  route 1.883ns (76.173%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[95]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[95]/Q
                         net (fo=62, unplaced)        0.296     0.447    m2/r_i2[95]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.562 r  m2/E_inferred_i_1644/O
                         net (fo=92, unplaced)        0.309     0.871    m2/E_inferred_i_1644_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     0.905 r  m2/E_inferred_i_5943/O
                         net (fo=1, unplaced)         0.217     1.122    m2/E_inferred_i_5943_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.167     1.289 r  m2/E_inferred_i_3831/O
                         net (fo=1, unplaced)         0.143     1.432    m2/E_inferred_i_3831_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.466 r  m2/E_inferred_i_2198/O
                         net (fo=1, unplaced)         0.224     1.690    m2/E_inferred_i_2198_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.724 r  m2/E_inferred_i_941/O
                         net (fo=1, unplaced)         0.224     1.948    m2/E_inferred_i_941_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.982 r  m2/E_inferred_i_172/O
                         net (fo=1, unplaced)         0.224     2.206    m2/E_inferred_i_172_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.240 r  m2/E_inferred_i_8/O
                         net (fo=1, unplaced)         0.224     2.464    m3/out[120]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.498 r  m3/r_i1[7]_i_1/O
                         net (fo=1, unplaced)         0.022     2.520    m3/r_i10[120]
                         FDRE                                         r  m3/r_i1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[7]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[7]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.522ns (21.194%)  route 1.941ns (78.806%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[122]/Q
                         net (fo=59, unplaced)        0.291     0.442    m2/r_i2[122]
                         LUT3 (Prop_LUT3_I0_O)        0.100     0.542 r  m2/E_inferred_i_135/O
                         net (fo=87, unplaced)        0.307     0.849    m2/E_inferred_i_135_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     0.883 r  m2/E_inferred_i_6125/O
                         net (fo=1, unplaced)         0.224     1.107    m2/E_inferred_i_6125_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.141 r  m2/E_inferred_i_3977/O
                         net (fo=1, unplaced)         0.224     1.365    m2/E_inferred_i_3977_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.399 r  m2/E_inferred_i_2282/O
                         net (fo=1, unplaced)         0.225     1.624    m2/E_inferred_i_2282_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.115     1.739 r  m2/E_inferred_i_1059/O
                         net (fo=1, unplaced)         0.200     1.939    m2/E_inferred_i_1059_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.973 r  m2/E_inferred_i_227/O
                         net (fo=1, unplaced)         0.224     2.197    m2/E_inferred_i_227_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.231 r  m2/E_inferred_i_17/O
                         net (fo=1, unplaced)         0.224     2.455    m3/out[111]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.489 r  m3/r_i1[16]_i_1/O
                         net (fo=1, unplaced)         0.022     2.511    m3/r_i10[111]
                         FDRE                                         r  m3/r_i1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[16]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[16]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.492ns (19.992%)  route 1.969ns (80.008%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[127]/Q
                         net (fo=160, unplaced)       0.313     0.464    m2/r_i2[127]
                         LUT4 (Prop_LUT4_I1_O)        0.100     0.564 r  m2/E_inferred_i_1881/O
                         net (fo=119, unplaced)       0.314     0.878    m2/E_inferred_i_1881_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.963 r  m2/E_inferred_i_6203/O
                         net (fo=1, unplaced)         0.224     1.187    m2/E_inferred_i_6203_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.221 r  m2/E_inferred_i_4058/O
                         net (fo=1, unplaced)         0.224     1.445    m2/E_inferred_i_4058_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.479 r  m2/E_inferred_i_2343/O
                         net (fo=1, unplaced)         0.200     1.679    m2/E_inferred_i_2343_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.713 r  m2/E_inferred_i_1105/O
                         net (fo=1, unplaced)         0.224     1.937    m2/E_inferred_i_1105_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.971 r  m2/E_inferred_i_251/O
                         net (fo=1, unplaced)         0.224     2.195    m2/E_inferred_i_251_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.229 r  m2/E_inferred_i_21/O
                         net (fo=1, unplaced)         0.224     2.453    m3/out[107]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.487 r  m3/r_i1[20]_i_1/O
                         net (fo=1, unplaced)         0.022     2.509    m3/r_i10[107]
                         FDRE                                         r  m3/r_i1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[20]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[20]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.509    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.492ns (20.057%)  route 1.961ns (79.943%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[124]/Q
                         net (fo=117, unplaced)       0.306     0.457    m2/r_i2[124]
                         LUT4 (Prop_LUT4_I1_O)        0.100     0.557 r  m2/E_inferred_i_775/O
                         net (fo=116, unplaced)       0.313     0.870    m2/E_inferred_i_775_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.955 r  m2/E_inferred_i_6821/O
                         net (fo=1, unplaced)         0.200     1.155    m2/E_inferred_i_6821_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.189 r  m2/E_inferred_i_4784/O
                         net (fo=1, unplaced)         0.224     1.413    m2/E_inferred_i_4784_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     1.447 r  m2/E_inferred_i_2941/O
                         net (fo=1, unplaced)         0.224     1.671    m2/E_inferred_i_2941_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.034     1.705 r  m2/E_inferred_i_1573/O
                         net (fo=1, unplaced)         0.224     1.929    m2/E_inferred_i_1573_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.963 r  m2/E_inferred_i_509/O
                         net (fo=1, unplaced)         0.224     2.187    m2/Z298_in[63]
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.221 r  m2/E_inferred_i_65/O
                         net (fo=1, unplaced)         0.224     2.445    m3/out[63]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.479 r  m3/r_i1[64]_i_1/O
                         net (fo=1, unplaced)         0.022     2.501    m3/r_i10[63]
                         FDRE                                         r  m3/r_i1_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[64]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[64]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.507ns (20.669%)  route 1.946ns (79.331%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[74]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[74]/Q
                         net (fo=86, unplaced)        0.303     0.454    m2/r_i2[74]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.569 r  m2/E_inferred_i_1466/O
                         net (fo=68, unplaced)        0.301     0.870    m2/E_inferred_i_1466_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.955 r  m2/E_inferred_i_6452/O
                         net (fo=1, unplaced)         0.224     1.179    m2/E_inferred_i_6452_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.213 r  m2/E_inferred_i_4376/O
                         net (fo=1, unplaced)         0.224     1.437    m2/E_inferred_i_4376_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.471 r  m2/E_inferred_i_2632/O
                         net (fo=1, unplaced)         0.224     1.695    m2/E_inferred_i_2632_n_0
                         LUT4 (Prop_LUT4_I3_O)        0.034     1.729 r  m2/E_inferred_i_1324/O
                         net (fo=1, unplaced)         0.200     1.929    m2/E_inferred_i_1324_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.963 r  m2/E_inferred_i_370/O
                         net (fo=1, unplaced)         0.224     2.187    m2/E_inferred_i_370_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.221 r  m2/E_inferred_i_41/O
                         net (fo=1, unplaced)         0.224     2.445    m3/out[87]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.479 r  m3/r_i1[40]_i_1/O
                         net (fo=1, unplaced)         0.022     2.501    m3/r_i10[87]
                         FDRE                                         r  m3/r_i1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[40]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[40]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.536ns (21.878%)  route 1.914ns (78.122%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[52]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[52]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[52]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8524/O
                         net (fo=1, unplaced)         0.200     0.866    m2/E_inferred_i_8524_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.062     0.928 r  m2/E_inferred_i_7752/O
                         net (fo=1, unplaced)         0.224     1.152    m2/E_inferred_i_7752_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.186 r  m2/E_inferred_i_5689/O
                         net (fo=1, unplaced)         0.224     1.410    m2/E_inferred_i_5689_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.444 r  m2/E_inferred_i_3577/O
                         net (fo=1, unplaced)         0.224     1.668    m2/E_inferred_i_3577_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.702 r  m2/E_inferred_i_2050/O
                         net (fo=1, unplaced)         0.224     1.926    m2/E_inferred_i_2050_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     1.960 r  m2/E_inferred_i_813/O
                         net (fo=1, unplaced)         0.224     2.184    m2/E_inferred_i_813_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.218 r  m2/E_inferred_i_122/O
                         net (fo=1, unplaced)         0.224     2.442    m3/out[6]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.476 r  m3/r_i1[121]_i_1/O
                         net (fo=1, unplaced)         0.022     2.498    m3/r_i10[6]
                         FDRE                                         r  m3/r_i1_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[121]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[121]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.507ns (20.694%)  route 1.943ns (79.306%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[98]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[98]/Q
                         net (fo=55, unplaced)        0.293     0.444    m2/r_i2[98]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.559 r  m2/E_inferred_i_1695/O
                         net (fo=93, unplaced)        0.308     0.867    m2/E_inferred_i_1695_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.952 r  m2/E_inferred_i_6703/O
                         net (fo=1, unplaced)         0.224     1.176    m2/E_inferred_i_6703_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.210 r  m2/E_inferred_i_4676/O
                         net (fo=1, unplaced)         0.224     1.434    m2/E_inferred_i_4676_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.468 r  m2/E_inferred_i_2861/O
                         net (fo=1, unplaced)         0.200     1.668    m2/E_inferred_i_2861_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.034     1.702 r  m2/E_inferred_i_1503/O
                         net (fo=1, unplaced)         0.224     1.926    m2/E_inferred_i_1503_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.960 r  m2/E_inferred_i_469/O
                         net (fo=1, unplaced)         0.224     2.184    m2/E_inferred_i_469_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     2.218 r  m2/E_inferred_i_58/O
                         net (fo=1, unplaced)         0.224     2.442    m3/out[70]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.476 r  m3/r_i1[57]_i_1/O
                         net (fo=1, unplaced)         0.022     2.498    m3/r_i10[70]
                         FDRE                                         r  m3/r_i1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[57]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[57]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.536ns (21.878%)  route 1.914ns (78.122%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[25]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[25]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8331/O
                         net (fo=1, unplaced)         0.200     0.866    m2/E_inferred_i_8331_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.062     0.928 r  m2/E_inferred_i_7198/O
                         net (fo=1, unplaced)         0.224     1.152    m2/E_inferred_i_7198_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.186 r  m2/E_inferred_i_5193/O
                         net (fo=1, unplaced)         0.224     1.410    m2/E_inferred_i_5193_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.444 r  m2/E_inferred_i_3255/O
                         net (fo=1, unplaced)         0.224     1.668    m2/E_inferred_i_3255_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.702 r  m2/E_inferred_i_1812/O
                         net (fo=1, unplaced)         0.224     1.926    m2/E_inferred_i_1812_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.960 r  m2/E_inferred_i_659/O
                         net (fo=1, unplaced)         0.224     2.184    m2/E_inferred_i_659_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.218 r  m2/E_inferred_i_91/O
                         net (fo=1, unplaced)         0.224     2.442    m3/out[37]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.476 r  m3/r_i1[90]_i_1/O
                         net (fo=1, unplaced)         0.022     2.498    m3/r_i10[37]
                         FDRE                                         r  m3/r_i1_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[90]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[90]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.507ns (20.702%)  route 1.942ns (79.298%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[106]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[106]/Q
                         net (fo=49, unplaced)        0.290     0.441    m2/r_i2[106]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.556 r  m2/E_inferred_i_682/O
                         net (fo=103, unplaced)       0.310     0.866    m2/E_inferred_i_682_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.951 r  m2/E_inferred_i_6383/O
                         net (fo=1, unplaced)         0.224     1.175    m2/E_inferred_i_6383_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.209 r  m2/E_inferred_i_4274/O
                         net (fo=1, unplaced)         0.224     1.433    m2/E_inferred_i_4274_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.467 r  m2/E_inferred_i_2529/O
                         net (fo=1, unplaced)         0.200     1.667    m2/E_inferred_i_2529_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.701 r  m2/E_inferred_i_1246/O
                         net (fo=1, unplaced)         0.224     1.925    m2/E_inferred_i_1246_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.959 r  m2/E_inferred_i_326/O
                         net (fo=1, unplaced)         0.224     2.183    m2/E_inferred_i_326_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.217 r  m2/E_inferred_i_34/O
                         net (fo=1, unplaced)         0.224     2.441    m3/out[94]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.475 r  m3/r_i1[33]_i_1/O
                         net (fo=1, unplaced)         0.022     2.497    m3/r_i10[94]
                         FDRE                                         r  m3/r_i1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[33]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[33]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.507ns (20.702%)  route 1.942ns (79.298%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[112]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[112]/Q
                         net (fo=43, unplaced)        0.288     0.439    m2/r_i2[112]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.554 r  m2/E_inferred_i_1839/O
                         net (fo=109, unplaced)       0.312     0.866    m2/E_inferred_i_1839_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.951 r  m2/E_inferred_i_7045/O
                         net (fo=1, unplaced)         0.224     1.175    m2/E_inferred_i_7045_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.209 r  m2/E_inferred_i_5002/O
                         net (fo=1, unplaced)         0.224     1.433    m2/E_inferred_i_5002_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.467 r  m2/E_inferred_i_3097/O
                         net (fo=1, unplaced)         0.224     1.691    m2/E_inferred_i_3097_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.725 r  m2/E_inferred_i_1709/O
                         net (fo=1, unplaced)         0.200     1.925    m2/E_inferred_i_1709_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.034     1.959 r  m2/E_inferred_i_595/O
                         net (fo=1, unplaced)         0.224     2.183    m2/Z298_in[48]
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.217 r  m2/E_inferred_i_80/O
                         net (fo=1, unplaced)         0.224     2.441    m3/out[48]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.475 r  m3/r_i1[79]_i_1/O
                         net (fo=1, unplaced)         0.022     2.497    m3/r_i10[48]
                         FDRE                                         r  m3/r_i1_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[79]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[79]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.508ns (20.760%)  route 1.939ns (79.240%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[126]/Q
                         net (fo=130, unplaced)       0.349     0.500    m2/r_i2[126]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.667 r  m2/E_inferred_i_7988/O
                         net (fo=1, unplaced)         0.224     0.891    m2/E_inferred_i_7988_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     0.925 r  m2/E_inferred_i_6316/O
                         net (fo=1, unplaced)         0.224     1.149    m2/E_inferred_i_6316_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.183 r  m2/E_inferred_i_4194/O
                         net (fo=1, unplaced)         0.224     1.407    m2/E_inferred_i_4194_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.441 r  m2/E_inferred_i_2466/O
                         net (fo=1, unplaced)         0.224     1.665    m2/E_inferred_i_2466_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.699 r  m2/E_inferred_i_1197/O
                         net (fo=1, unplaced)         0.224     1.923    m2/E_inferred_i_1197_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.957 r  m2/E_inferred_i_299/O
                         net (fo=1, unplaced)         0.224     2.181    m2/Z298_in[99]
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.215 r  m2/E_inferred_i_29/O
                         net (fo=1, unplaced)         0.224     2.439    m3/out[99]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.473 r  m3/r_i1[28]_i_1/O
                         net (fo=1, unplaced)         0.022     2.495    m3/r_i10[99]
                         FDRE                                         r  m3/r_i1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[28]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[28]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.507ns (20.719%)  route 1.940ns (79.281%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[108]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[108]/Q
                         net (fo=42, unplaced)        0.287     0.438    m2/r_i2[108]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.553 r  m2/E_inferred_i_782/O
                         net (fo=104, unplaced)       0.311     0.864    m2/E_inferred_i_782_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.085     0.949 r  m2/E_inferred_i_6772/O
                         net (fo=1, unplaced)         0.224     1.173    m2/E_inferred_i_6772_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.207 r  m2/E_inferred_i_4736/O
                         net (fo=1, unplaced)         0.224     1.431    m2/E_inferred_i_4736_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.465 r  m2/E_inferred_i_2904/O
                         net (fo=1, unplaced)         0.224     1.689    m2/E_inferred_i_2904_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.723 r  m2/E_inferred_i_1542/O
                         net (fo=1, unplaced)         0.200     1.923    m2/E_inferred_i_1542_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.957 r  m2/E_inferred_i_492/O
                         net (fo=1, unplaced)         0.224     2.181    m2/E_inferred_i_492_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.215 r  m2/E_inferred_i_62/O
                         net (fo=1, unplaced)         0.224     2.439    m3/out[66]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.473 r  m3/r_i1[61]_i_1/O
                         net (fo=1, unplaced)         0.022     2.495    m3/r_i10[66]
                         FDRE                                         r  m3/r_i1_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[61]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[61]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.508ns (20.760%)  route 1.939ns (79.240%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[126]/Q
                         net (fo=130, unplaced)       0.349     0.500    m2/r_i2[126]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.667 r  m2/E_inferred_i_8159/O
                         net (fo=1, unplaced)         0.224     0.891    m2/E_inferred_i_8159_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     0.925 r  m2/E_inferred_i_6806/O
                         net (fo=1, unplaced)         0.224     1.149    m2/E_inferred_i_6806_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.183 r  m2/E_inferred_i_4770/O
                         net (fo=1, unplaced)         0.224     1.407    m2/E_inferred_i_4770_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.441 r  m2/E_inferred_i_2927/O
                         net (fo=1, unplaced)         0.224     1.665    m2/E_inferred_i_2927_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.699 r  m2/E_inferred_i_1563/O
                         net (fo=1, unplaced)         0.224     1.923    m2/E_inferred_i_1563_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.957 r  m2/E_inferred_i_505/O
                         net (fo=1, unplaced)         0.224     2.181    m2/E_inferred_i_505_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.215 r  m2/E_inferred_i_64/O
                         net (fo=1, unplaced)         0.224     2.439    m3/out[64]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.473 r  m3/r_i1[63]_i_1/O
                         net (fo=1, unplaced)         0.022     2.495    m3/r_i10[64]
                         FDRE                                         r  m3/r_i1_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[63]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[63]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.508ns (20.760%)  route 1.939ns (79.240%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[86]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[86]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[86]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8350/O
                         net (fo=1, unplaced)         0.224     0.890    m2/E_inferred_i_8350_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.924 r  m2/E_inferred_i_7255/O
                         net (fo=1, unplaced)         0.225     1.149    m2/E_inferred_i_7255_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.183 r  m2/E_inferred_i_5256/O
                         net (fo=1, unplaced)         0.224     1.407    m2/E_inferred_i_5256_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.034     1.441 r  m2/E_inferred_i_3308/O
                         net (fo=1, unplaced)         0.224     1.665    m2/E_inferred_i_3308_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.699 r  m2/E_inferred_i_1843/O
                         net (fo=1, unplaced)         0.224     1.923    m2/Z298_in[33]
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.957 r  m2/E_inferred_i_680/O
                         net (fo=1, unplaced)         0.224     2.181    m2/E_inferred_i_680_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.215 r  m2/E_inferred_i_95/O
                         net (fo=1, unplaced)         0.224     2.439    m3/out[33]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.473 r  m3/r_i1[94]_i_1/O
                         net (fo=1, unplaced)         0.022     2.495    m3/r_i10[33]
                         FDRE                                         r  m3/r_i1_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[94]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[94]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.508ns (20.760%)  route 1.939ns (79.240%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[92]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[92]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[92]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8361/O
                         net (fo=1, unplaced)         0.224     0.890    m2/E_inferred_i_8361_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.034     0.924 r  m2/E_inferred_i_7272/O
                         net (fo=1, unplaced)         0.224     1.148    m2/E_inferred_i_7272_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.182 r  m2/E_inferred_i_5262/O
                         net (fo=1, unplaced)         0.225     1.407    m2/E_inferred_i_5262_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     1.441 r  m2/E_inferred_i_3313/O
                         net (fo=1, unplaced)         0.224     1.665    m2/E_inferred_i_3313_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.699 r  m2/E_inferred_i_1849/O
                         net (fo=1, unplaced)         0.224     1.923    m2/E_inferred_i_1849_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.957 r  m2/E_inferred_i_686/O
                         net (fo=1, unplaced)         0.224     2.181    m2/E_inferred_i_686_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.215 r  m2/E_inferred_i_96/O
                         net (fo=1, unplaced)         0.224     2.439    m3/out[32]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.473 r  m3/r_i1[95]_i_1/O
                         net (fo=1, unplaced)         0.022     2.495    m3/r_i10[32]
                         FDRE                                         r  m3/r_i1_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[95]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[95]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.508ns (20.769%)  route 1.938ns (79.231%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[14]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[14]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8418/O
                         net (fo=1, unplaced)         0.224     0.890    m2/E_inferred_i_8418_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.924 r  m2/E_inferred_i_7378/O
                         net (fo=1, unplaced)         0.224     1.148    m2/E_inferred_i_7378_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.182 r  m2/E_inferred_i_5352/O
                         net (fo=1, unplaced)         0.224     1.406    m2/E_inferred_i_5352_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.440 r  m2/E_inferred_i_3378/O
                         net (fo=1, unplaced)         0.224     1.664    m2/E_inferred_i_3378_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.698 r  m2/E_inferred_i_1899/O
                         net (fo=1, unplaced)         0.224     1.922    m2/E_inferred_i_1899_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.956 r  m2/E_inferred_i_713/O
                         net (fo=1, unplaced)         0.224     2.180    m2/E_inferred_i_713_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.214 r  m2/E_inferred_i_102/O
                         net (fo=1, unplaced)         0.224     2.438    m3/out[26]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.472 r  m3/r_i1[101]_i_1/O
                         net (fo=1, unplaced)         0.022     2.494    m3/r_i10[26]
                         FDRE                                         r  m3/r_i1_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[101]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[101]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.508ns (20.769%)  route 1.938ns (79.231%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[68]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[68]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[68]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8457/O
                         net (fo=1, unplaced)         0.224     0.890    m2/E_inferred_i_8457_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     0.924 r  m2/E_inferred_i_7517/O
                         net (fo=1, unplaced)         0.224     1.148    m2/E_inferred_i_7517_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.182 r  m2/E_inferred_i_5497/O
                         net (fo=1, unplaced)         0.224     1.406    m2/E_inferred_i_5497_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.440 r  m2/E_inferred_i_3468/O
                         net (fo=1, unplaced)         0.224     1.664    m2/E_inferred_i_3468_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.698 r  m2/E_inferred_i_1957/O
                         net (fo=1, unplaced)         0.224     1.922    m2/E_inferred_i_1957_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.956 r  m2/E_inferred_i_752/O
                         net (fo=1, unplaced)         0.224     2.180    m2/E_inferred_i_752_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.214 r  m2/E_inferred_i_110/O
                         net (fo=1, unplaced)         0.224     2.438    m3/out[18]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.472 r  m3/r_i1[109]_i_1/O
                         net (fo=1, unplaced)         0.022     2.494    m3/r_i10[18]
                         FDRE                                         r  m3/r_i1_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[109]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[109]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.508ns (20.769%)  route 1.938ns (79.231%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[62]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[62]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[62]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8541/O
                         net (fo=1, unplaced)         0.224     0.890    m2/E_inferred_i_8541_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.924 r  m2/E_inferred_i_7779/O
                         net (fo=1, unplaced)         0.224     1.148    m2/E_inferred_i_7779_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.182 r  m2/E_inferred_i_5711/O
                         net (fo=1, unplaced)         0.224     1.406    m2/E_inferred_i_5711_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.440 r  m2/E_inferred_i_3590/O
                         net (fo=1, unplaced)         0.224     1.664    m2/E_inferred_i_3590_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.698 r  m2/E_inferred_i_2064/O
                         net (fo=1, unplaced)         0.224     1.922    m2/E_inferred_i_2064_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.956 r  m2/E_inferred_i_820/O
                         net (fo=1, unplaced)         0.224     2.180    m2/E_inferred_i_820_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.214 r  m2/E_inferred_i_124/O
                         net (fo=1, unplaced)         0.224     2.438    m3/out[4]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.472 r  m3/r_i1[123]_i_1/O
                         net (fo=1, unplaced)         0.022     2.494    m3/r_i10[4]
                         FDRE                                         r  m3/r_i1_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[123]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[123]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.508ns (20.769%)  route 1.938ns (79.231%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[42]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[42]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[42]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8135/O
                         net (fo=1, unplaced)         0.224     0.890    m2/E_inferred_i_8135_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.924 r  m2/E_inferred_i_6744/O
                         net (fo=1, unplaced)         0.224     1.148    m2/E_inferred_i_6744_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.182 r  m2/E_inferred_i_4703/O
                         net (fo=1, unplaced)         0.224     1.406    m2/E_inferred_i_4703_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.440 r  m2/E_inferred_i_2877/O
                         net (fo=1, unplaced)         0.224     1.664    m2/E_inferred_i_2877_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.698 r  m2/E_inferred_i_1518/O
                         net (fo=1, unplaced)         0.224     1.922    m2/E_inferred_i_1518_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.956 r  m2/E_inferred_i_479/O
                         net (fo=1, unplaced)         0.224     2.180    m2/E_inferred_i_479_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.214 r  m2/E_inferred_i_60/O
                         net (fo=1, unplaced)         0.224     2.438    m3/out[68]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.472 r  m3/r_i1[59]_i_1/O
                         net (fo=1, unplaced)         0.022     2.494    m3/r_i10[68]
                         FDRE                                         r  m3/r_i1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[59]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[59]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.508ns (20.769%)  route 1.938ns (79.231%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[56]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[56]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[56]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8252/O
                         net (fo=1, unplaced)         0.224     0.890    m2/E_inferred_i_8252_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     0.924 r  m2/E_inferred_i_7016/O
                         net (fo=1, unplaced)         0.224     1.148    m2/E_inferred_i_7016_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.182 r  m2/E_inferred_i_4960/O
                         net (fo=1, unplaced)         0.224     1.406    m2/E_inferred_i_4960_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.440 r  m2/E_inferred_i_3064/O
                         net (fo=1, unplaced)         0.224     1.664    m2/E_inferred_i_3064_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.698 r  m2/E_inferred_i_1686/O
                         net (fo=1, unplaced)         0.224     1.922    m2/E_inferred_i_1686_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.956 r  m2/E_inferred_i_579/O
                         net (fo=1, unplaced)         0.224     2.180    m2/E_inferred_i_579_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.034     2.214 r  m2/E_inferred_i_77/O
                         net (fo=1, unplaced)         0.224     2.438    m3/out[51]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.472 r  m3/r_i1[76]_i_1/O
                         net (fo=1, unplaced)         0.022     2.494    m3/r_i10[51]
                         FDRE                                         r  m3/r_i1_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[76]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[76]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.508ns (20.769%)  route 1.938ns (79.231%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[13]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[13]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8260/O
                         net (fo=1, unplaced)         0.224     0.890    m2/E_inferred_i_8260_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.924 r  m2/E_inferred_i_7032/O
                         net (fo=1, unplaced)         0.224     1.148    m2/E_inferred_i_7032_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.182 r  m2/E_inferred_i_4970/O
                         net (fo=1, unplaced)         0.224     1.406    m2/E_inferred_i_4970_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.440 r  m2/E_inferred_i_3071/O
                         net (fo=1, unplaced)         0.224     1.664    m2/E_inferred_i_3071_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.698 r  m2/E_inferred_i_1693/O
                         net (fo=1, unplaced)         0.224     1.922    m2/E_inferred_i_1693_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.956 r  m2/E_inferred_i_585/O
                         net (fo=1, unplaced)         0.224     2.180    m2/E_inferred_i_585_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     2.214 r  m2/E_inferred_i_78/O
                         net (fo=1, unplaced)         0.224     2.438    m3/out[50]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.472 r  m3/r_i1[77]_i_1/O
                         net (fo=1, unplaced)         0.022     2.494    m3/r_i10[50]
                         FDRE                                         r  m3/r_i1_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[77]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[77]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.508ns (20.769%)  route 1.938ns (79.231%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[24]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[24]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8341/O
                         net (fo=1, unplaced)         0.224     0.890    m2/E_inferred_i_8341_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.924 r  m2/E_inferred_i_7233/O
                         net (fo=1, unplaced)         0.224     1.148    m2/E_inferred_i_7233_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.182 r  m2/E_inferred_i_5234/O
                         net (fo=1, unplaced)         0.224     1.406    m2/E_inferred_i_5234_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.440 r  m2/E_inferred_i_3296/O
                         net (fo=1, unplaced)         0.224     1.664    m2/E_inferred_i_3296_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.698 r  m2/E_inferred_i_1838/O
                         net (fo=1, unplaced)         0.224     1.922    m2/E_inferred_i_1838_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.956 r  m2/E_inferred_i_676/O
                         net (fo=1, unplaced)         0.224     2.180    m2/E_inferred_i_676_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.214 r  m2/E_inferred_i_94/O
                         net (fo=1, unplaced)         0.224     2.438    m3/out[34]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.472 r  m3/r_i1[93]_i_1/O
                         net (fo=1, unplaced)         0.022     2.494    m3/r_i10[34]
                         FDRE                                         r  m3/r_i1_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[93]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[93]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.508ns (20.811%)  route 1.933ns (79.189%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[48]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[48]/Q
                         net (fo=102, unplaced)       0.343     0.494    m2/r_i2[48]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.661 r  m2/E_inferred_i_8124/O
                         net (fo=1, unplaced)         0.224     0.885    m2/E_inferred_i_8124_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.919 r  m2/E_inferred_i_6733/O
                         net (fo=1, unplaced)         0.224     1.143    m2/E_inferred_i_6733_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.177 r  m2/E_inferred_i_4693/O
                         net (fo=1, unplaced)         0.224     1.401    m2/E_inferred_i_4693_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.435 r  m2/E_inferred_i_2873/O
                         net (fo=1, unplaced)         0.224     1.659    m2/E_inferred_i_2873_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.693 r  m2/E_inferred_i_1513/O
                         net (fo=1, unplaced)         0.224     1.917    m2/E_inferred_i_1513_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.951 r  m2/E_inferred_i_476/O
                         net (fo=1, unplaced)         0.224     2.175    m2/E_inferred_i_476_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.209 r  m2/E_inferred_i_59/O
                         net (fo=1, unplaced)         0.224     2.433    m3/out[69]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.467 r  m3/r_i1[58]_i_1/O
                         net (fo=1, unplaced)         0.022     2.489    m3/r_i10[69]
                         FDRE                                         r  m3/r_i1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[58]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[58]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.489    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.537ns (22.008%)  route 1.903ns (77.992%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[9]/Q
                         net (fo=128, unplaced)       0.312     0.463    m2/r_i1[9]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.578 r  m2/E_inferred_i_8410/O
                         net (fo=1, unplaced)         0.224     0.802    m2/E_inferred_i_8410_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.836 r  m2/E_inferred_i_7346/O
                         net (fo=1, unplaced)         0.225     1.061    m2/E_inferred_i_7346_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.115     1.176 r  m2/E_inferred_i_5317/O
                         net (fo=1, unplaced)         0.224     1.400    m2/E_inferred_i_5317_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.434 r  m2/E_inferred_i_3349/O
                         net (fo=1, unplaced)         0.224     1.658    m2/E_inferred_i_3349_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.692 r  m2/E_inferred_i_1878/O
                         net (fo=1, unplaced)         0.224     1.916    m2/E_inferred_i_1878_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.950 r  m2/E_inferred_i_704/O
                         net (fo=1, unplaced)         0.224     2.174    m2/E_inferred_i_704_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.208 r  m2/E_inferred_i_100/O
                         net (fo=1, unplaced)         0.224     2.432    m3/out[28]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.466 r  m3/r_i1[99]_i_1/O
                         net (fo=1, unplaced)         0.022     2.488    m3/r_i10[28]
                         FDRE                                         r  m3/r_i1_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[99]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[99]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.508ns (20.845%)  route 1.929ns (79.155%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[69]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[69]/Q
                         net (fo=86, unplaced)        0.339     0.490    m2/r_i2[69]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.657 r  m2/E_inferred_i_7874/O
                         net (fo=1, unplaced)         0.224     0.881    m2/E_inferred_i_7874_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     0.915 r  m2/E_inferred_i_5836/O
                         net (fo=1, unplaced)         0.224     1.139    m2/E_inferred_i_5836_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.173 r  m2/E_inferred_i_3666/O
                         net (fo=1, unplaced)         0.224     1.397    m2/E_inferred_i_3666_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.431 r  m2/E_inferred_i_2108/O
                         net (fo=1, unplaced)         0.224     1.655    m2/E_inferred_i_2108_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.689 r  m2/E_inferred_i_855/O
                         net (fo=1, unplaced)         0.224     1.913    m2/E_inferred_i_855_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.947 r  m2/E_inferred_i_137/O
                         net (fo=1, unplaced)         0.224     2.171    m2/E_inferred_i_137_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.205 r  m2/E_inferred_i_2/O
                         net (fo=1, unplaced)         0.224     2.429    m3/out[126]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.463 r  m3/r_i1[1]_i_1/O
                         net (fo=1, unplaced)         0.022     2.485    m3/r_i10[126]
                         FDRE                                         r  m3/r_i1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[1]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.485    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.456ns (18.781%)  route 1.972ns (81.219%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[91]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[91]/Q
                         net (fo=67, unplaced)        0.298     0.449    m2/r_i2[91]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.564 r  m2/E_inferred_i_1633/O
                         net (fo=89, unplaced)        0.307     0.871    m2/E_inferred_i_1633_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.905 r  m2/E_inferred_i_6621/O
                         net (fo=1, unplaced)         0.224     1.129    m2/E_inferred_i_6621_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.163 r  m2/E_inferred_i_4583/O
                         net (fo=1, unplaced)         0.224     1.387    m2/E_inferred_i_4583_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.421 r  m2/E_inferred_i_2791/O
                         net (fo=1, unplaced)         0.224     1.645    m2/E_inferred_i_2791_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.679 r  m2/E_inferred_i_1444/O
                         net (fo=1, unplaced)         0.225     1.904    m2/E_inferred_i_1444_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     1.938 r  m2/E_inferred_i_438/O
                         net (fo=1, unplaced)         0.224     2.162    m2/Z298_in[75]
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.196 r  m2/E_inferred_i_53/O
                         net (fo=1, unplaced)         0.224     2.420    m3/out[75]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.454 r  m3/r_i1[52]_i_1/O
                         net (fo=1, unplaced)         0.022     2.476    m3/r_i10[75]
                         FDRE                                         r  m3/r_i1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[52]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[52]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.441ns (18.163%)  route 1.987ns (81.837%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[125]/Q
                         net (fo=121, unplaced)       0.307     0.458    m2/r_i2[125]
                         LUT4 (Prop_LUT4_I1_O)        0.100     0.558 r  m2/E_inferred_i_1885/O
                         net (fo=118, unplaced)       0.313     0.871    m2/E_inferred_i_1885_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     0.905 r  m2/E_inferred_i_7081/O
                         net (fo=1, unplaced)         0.224     1.129    m2/E_inferred_i_7081_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.163 r  m2/E_inferred_i_5056/O
                         net (fo=1, unplaced)         0.224     1.387    m2/E_inferred_i_5056_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.421 r  m2/E_inferred_i_3144/O
                         net (fo=1, unplaced)         0.225     1.646    m2/E_inferred_i_3144_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.680 r  m2/E_inferred_i_1738/O
                         net (fo=1, unplaced)         0.224     1.904    m2/E_inferred_i_1738_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.938 r  m2/E_inferred_i_612/O
                         net (fo=1, unplaced)         0.224     2.162    m2/E_inferred_i_612_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.196 r  m2/E_inferred_i_83/O
                         net (fo=1, unplaced)         0.224     2.420    m3/out[45]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.454 r  m3/r_i1[82]_i_1/O
                         net (fo=1, unplaced)         0.022     2.476    m3/r_i10[45]
                         FDRE                                         r  m3/r_i1_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[82]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[82]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.456ns (18.789%)  route 1.971ns (81.211%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[80]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[80]/Q
                         net (fo=77, unplaced)        0.301     0.452    m2/r_i2[80]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.567 r  m2/E_inferred_i_1535/O
                         net (fo=78, unplaced)        0.304     0.871    m2/E_inferred_i_1535_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.905 r  m2/E_inferred_i_6187/O
                         net (fo=1, unplaced)         0.224     1.129    m2/E_inferred_i_6187_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.163 r  m2/E_inferred_i_4042/O
                         net (fo=1, unplaced)         0.224     1.387    m2/E_inferred_i_4042_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.421 r  m2/E_inferred_i_2332/O
                         net (fo=1, unplaced)         0.224     1.645    m2/E_inferred_i_2332_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.679 r  m2/E_inferred_i_1092/O
                         net (fo=1, unplaced)         0.224     1.903    m2/E_inferred_i_1092_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.937 r  m2/E_inferred_i_245/O
                         net (fo=1, unplaced)         0.224     2.161    m2/E_inferred_i_245_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.195 r  m2/E_inferred_i_20/O
                         net (fo=1, unplaced)         0.224     2.419    m3/out[108]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.453 r  m3/r_i1[19]_i_1/O
                         net (fo=1, unplaced)         0.022     2.475    m3/r_i10[108]
                         FDRE                                         r  m3/r_i1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[19]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[19]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.456ns (18.789%)  route 1.971ns (81.211%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[80]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[80]/Q
                         net (fo=77, unplaced)        0.301     0.452    m2/r_i2[80]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.567 r  m2/E_inferred_i_1535/O
                         net (fo=78, unplaced)        0.304     0.871    m2/E_inferred_i_1535_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     0.905 r  m2/E_inferred_i_6408/O
                         net (fo=1, unplaced)         0.224     1.129    m2/E_inferred_i_6408_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.163 r  m2/E_inferred_i_4305/O
                         net (fo=1, unplaced)         0.224     1.387    m2/E_inferred_i_4305_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.421 r  m2/E_inferred_i_2555/O
                         net (fo=1, unplaced)         0.224     1.645    m2/E_inferred_i_2555_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.679 r  m2/E_inferred_i_1272/O
                         net (fo=1, unplaced)         0.224     1.903    m2/E_inferred_i_1272_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.937 r  m2/E_inferred_i_338/O
                         net (fo=1, unplaced)         0.224     2.161    m2/Z298_in[92]
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.195 r  m2/E_inferred_i_36/O
                         net (fo=1, unplaced)         0.224     2.419    m3/out[92]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.453 r  m3/r_i1[35]_i_1/O
                         net (fo=1, unplaced)         0.022     2.475    m3/r_i10[92]
                         FDRE                                         r  m3/r_i1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[35]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[35]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.456ns (18.789%)  route 1.971ns (81.211%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[91]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[91]/Q
                         net (fo=67, unplaced)        0.298     0.449    m2/r_i2[91]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.564 r  m2/E_inferred_i_1633/O
                         net (fo=89, unplaced)        0.307     0.871    m2/E_inferred_i_1633_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.034     0.905 r  m2/E_inferred_i_6438/O
                         net (fo=1, unplaced)         0.224     1.129    m2/E_inferred_i_6438_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.163 r  m2/E_inferred_i_4357/O
                         net (fo=1, unplaced)         0.224     1.387    m2/E_inferred_i_4357_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.421 r  m2/E_inferred_i_2608/O
                         net (fo=1, unplaced)         0.224     1.645    m2/E_inferred_i_2608_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.679 r  m2/E_inferred_i_1304/O
                         net (fo=1, unplaced)         0.224     1.903    m2/E_inferred_i_1304_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.937 r  m2/E_inferred_i_357/O
                         net (fo=1, unplaced)         0.224     2.161    m2/E_inferred_i_357_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.195 r  m2/E_inferred_i_39/O
                         net (fo=1, unplaced)         0.224     2.419    m3/out[89]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.453 r  m3/r_i1[38]_i_1/O
                         net (fo=1, unplaced)         0.022     2.475    m3/r_i10[89]
                         FDRE                                         r  m3/r_i1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[38]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[38]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.441ns (18.171%)  route 1.986ns (81.829%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[125]/Q
                         net (fo=121, unplaced)       0.307     0.458    m2/r_i2[125]
                         LUT4 (Prop_LUT4_I1_O)        0.100     0.558 r  m2/E_inferred_i_1885/O
                         net (fo=118, unplaced)       0.313     0.871    m2/E_inferred_i_1885_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.034     0.905 r  m2/E_inferred_i_6550/O
                         net (fo=1, unplaced)         0.224     1.129    m2/E_inferred_i_6550_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.163 r  m2/E_inferred_i_4483/O
                         net (fo=1, unplaced)         0.224     1.387    m2/E_inferred_i_4483_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.421 r  m2/E_inferred_i_2716/O
                         net (fo=1, unplaced)         0.224     1.645    m2/E_inferred_i_2716_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.679 r  m2/E_inferred_i_1395/O
                         net (fo=1, unplaced)         0.224     1.903    m2/E_inferred_i_1395_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.937 r  m2/E_inferred_i_404/O
                         net (fo=1, unplaced)         0.224     2.161    m2/E_inferred_i_404_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.034     2.195 r  m2/E_inferred_i_47/O
                         net (fo=1, unplaced)         0.224     2.419    m3/out[81]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.453 r  m3/r_i1[46]_i_1/O
                         net (fo=1, unplaced)         0.022     2.475    m3/r_i10[81]
                         FDRE                                         r  m3/r_i1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[46]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[46]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.475    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.456ns (18.796%)  route 1.970ns (81.204%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[95]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[95]/Q
                         net (fo=62, unplaced)        0.296     0.447    m2/r_i2[95]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.562 r  m2/E_inferred_i_1644/O
                         net (fo=92, unplaced)        0.308     0.870    m2/E_inferred_i_1644_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.904 r  m2/E_inferred_i_6305/O
                         net (fo=1, unplaced)         0.224     1.128    m2/E_inferred_i_6305_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     1.162 r  m2/E_inferred_i_4176/O
                         net (fo=1, unplaced)         0.224     1.386    m2/E_inferred_i_4176_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.420 r  m2/E_inferred_i_2447/O
                         net (fo=1, unplaced)         0.224     1.644    m2/E_inferred_i_2447_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.678 r  m2/E_inferred_i_1179/O
                         net (fo=1, unplaced)         0.224     1.902    m2/E_inferred_i_1179_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.936 r  m2/E_inferred_i_292/O
                         net (fo=1, unplaced)         0.224     2.160    m2/E_inferred_i_292_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.194 r  m2/E_inferred_i_28/O
                         net (fo=1, unplaced)         0.224     2.418    m3/out[100]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.452 r  m3/r_i1[27]_i_1/O
                         net (fo=1, unplaced)         0.022     2.474    m3/r_i10[100]
                         FDRE                                         r  m3/r_i1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[27]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[27]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.456ns (18.796%)  route 1.970ns (81.204%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[95]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[95]/Q
                         net (fo=62, unplaced)        0.296     0.447    m2/r_i2[95]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.562 r  m2/E_inferred_i_1644/O
                         net (fo=92, unplaced)        0.308     0.870    m2/E_inferred_i_1644_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.904 r  m2/E_inferred_i_6589/O
                         net (fo=1, unplaced)         0.224     1.128    m2/E_inferred_i_6589_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.162 r  m2/E_inferred_i_4545/O
                         net (fo=1, unplaced)         0.224     1.386    m2/E_inferred_i_4545_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     1.420 r  m2/E_inferred_i_2762/O
                         net (fo=1, unplaced)         0.224     1.644    m2/E_inferred_i_2762_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.678 r  m2/E_inferred_i_1424/O
                         net (fo=1, unplaced)         0.224     1.902    m2/E_inferred_i_1424_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.936 r  m2/E_inferred_i_420/O
                         net (fo=1, unplaced)         0.224     2.160    m2/E_inferred_i_420_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.194 r  m2/E_inferred_i_50/O
                         net (fo=1, unplaced)         0.224     2.418    m3/out[78]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.452 r  m3/r_i1[49]_i_1/O
                         net (fo=1, unplaced)         0.022     2.474    m3/r_i10[78]
                         FDRE                                         r  m3/r_i1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[49]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[49]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.441ns (18.178%)  route 1.985ns (81.822%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[124]/Q
                         net (fo=117, unplaced)       0.306     0.457    m2/r_i2[124]
                         LUT4 (Prop_LUT4_I1_O)        0.100     0.557 r  m2/E_inferred_i_770/O
                         net (fo=115, unplaced)       0.313     0.870    m2/E_inferred_i_770_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     0.904 r  m2/E_inferred_i_7001/O
                         net (fo=1, unplaced)         0.224     1.128    m2/E_inferred_i_7001_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.162 r  m2/E_inferred_i_4947/O
                         net (fo=1, unplaced)         0.224     1.386    m2/E_inferred_i_4947_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.420 r  m2/E_inferred_i_3057/O
                         net (fo=1, unplaced)         0.224     1.644    m2/E_inferred_i_3057_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.678 r  m2/E_inferred_i_1681/O
                         net (fo=1, unplaced)         0.224     1.902    m2/E_inferred_i_1681_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.936 r  m2/E_inferred_i_575/O
                         net (fo=1, unplaced)         0.224     2.160    m2/E_inferred_i_575_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.194 r  m2/E_inferred_i_76/O
                         net (fo=1, unplaced)         0.224     2.418    m3/out[52]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.452 r  m3/r_i1[75]_i_1/O
                         net (fo=1, unplaced)         0.022     2.474    m3/r_i10[52]
                         FDRE                                         r  m3/r_i1_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[75]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[75]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 m2/r_i1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.536ns (22.094%)  route 1.890ns (77.906%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i1_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i1_reg[23]/Q
                         net (fo=128, unplaced)       0.348     0.499    m2/r_i1[23]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  m2/E_inferred_i_8494/O
                         net (fo=1, unplaced)         0.200     0.866    m2/E_inferred_i_8494_n_0
                         LUT4 (Prop_LUT4_I2_O)        0.062     0.928 r  m2/E_inferred_i_7646/O
                         net (fo=1, unplaced)         0.200     1.128    m2/E_inferred_i_7646_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     1.162 r  m2/E_inferred_i_5603/O
                         net (fo=1, unplaced)         0.224     1.386    m2/E_inferred_i_5603_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.420 r  m2/E_inferred_i_3532/O
                         net (fo=1, unplaced)         0.224     1.644    m2/E_inferred_i_3532_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.678 r  m2/E_inferred_i_2015/O
                         net (fo=1, unplaced)         0.224     1.902    m2/E_inferred_i_2015_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.936 r  m2/E_inferred_i_789/O
                         net (fo=1, unplaced)         0.224     2.160    m2/E_inferred_i_789_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.194 r  m2/E_inferred_i_117/O
                         net (fo=1, unplaced)         0.224     2.418    m3/out[11]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.452 r  m3/r_i1[116]_i_1/O
                         net (fo=1, unplaced)         0.022     2.474    m3/r_i10[11]
                         FDRE                                         r  m3/r_i1_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[116]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[116]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.456ns (18.796%)  route 1.970ns (81.204%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[81]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[81]/Q
                         net (fo=75, unplaced)        0.300     0.451    m2/r_i2[81]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.566 r  m2/E_inferred_i_1469/O
                         net (fo=78, unplaced)        0.304     0.870    m2/E_inferred_i_1469_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.904 r  m2/E_inferred_i_6342/O
                         net (fo=1, unplaced)         0.224     1.128    m2/E_inferred_i_6342_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.162 r  m2/E_inferred_i_4224/O
                         net (fo=1, unplaced)         0.224     1.386    m2/E_inferred_i_4224_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.420 r  m2/E_inferred_i_2490/O
                         net (fo=1, unplaced)         0.224     1.644    m2/E_inferred_i_2490_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.678 r  m2/E_inferred_i_1217/O
                         net (fo=1, unplaced)         0.224     1.902    m2/E_inferred_i_1217_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.936 r  m2/E_inferred_i_310/O
                         net (fo=1, unplaced)         0.224     2.160    m2/E_inferred_i_310_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.194 r  m2/E_inferred_i_31/O
                         net (fo=1, unplaced)         0.224     2.418    m3/out[97]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.452 r  m3/r_i1[30]_i_1/O
                         net (fo=1, unplaced)         0.022     2.474    m3/r_i10[97]
                         FDRE                                         r  m3/r_i1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[30]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[30]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m3/r_i1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (w_clk_out_clk_wiz_gen rise@3.333ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.456ns (18.796%)  route 1.970ns (81.204%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.049 - 3.333 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.040ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.036ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.584     0.048    m2/CLK
                         FDRE                                         r  m2/r_i2_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  m2/r_i2_reg[100]/Q
                         net (fo=59, unplaced)        0.295     0.446    m2/r_i2[100]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.561 r  m2/E_inferred_i_739/O
                         net (fo=95, unplaced)        0.309     0.870    m2/E_inferred_i_739_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     0.904 r  m2/E_inferred_i_6697/O
                         net (fo=1, unplaced)         0.224     1.128    m2/E_inferred_i_6697_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.162 r  m2/E_inferred_i_4669/O
                         net (fo=1, unplaced)         0.224     1.386    m2/E_inferred_i_4669_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.420 r  m2/E_inferred_i_2852/O
                         net (fo=1, unplaced)         0.224     1.644    m2/E_inferred_i_2852_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     1.678 r  m2/E_inferred_i_1492/O
                         net (fo=1, unplaced)         0.224     1.902    m2/E_inferred_i_1492_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     1.936 r  m2/E_inferred_i_463/O
                         net (fo=1, unplaced)         0.224     2.160    m2/Z298_in[71]
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.194 r  m2/E_inferred_i_57/O
                         net (fo=1, unplaced)         0.224     2.418    m3/out[71]
                         LUT2 (Prop_LUT2_I0_O)        0.034     2.452 r  m3/r_i1[56]_i_1/O
                         net (fo=1, unplaced)         0.022     2.474    m3/r_i10[71]
                         FDRE                                         r  m3/r_i1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     4.335 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     4.380    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     4.380 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.037    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     0.286 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     0.550    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     0.610 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      2.439     3.049    m3/clk_out
                         FDRE                                         r  m3/r_i1_reg[56]/C
                         clock pessimism              0.188     3.237    
                         clock uncertainty           -0.040     3.197    
                         FDRE (Setup_FDRE_C_D)        0.047     3.244    m3/r_i1_reg[56]
  -------------------------------------------------------------------
                         required time                          3.244    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  0.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[0]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][127]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[0]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10__0[127]
                         FDRE                                         r  m1/r_i1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[0]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[100]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][27]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[100]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[27]
                         FDRE                                         r  m1/r_i1_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[100]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[101]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[101]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][26]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[101]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[26]
                         FDRE                                         r  m1/r_i1_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[101]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[102]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][25]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[102]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[25]
                         FDRE                                         r  m1/r_i1_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[102]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[103]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][24]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[103]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[24]
                         FDRE                                         r  m1/r_i1_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[103]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[103]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[104]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[104]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][23]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[104]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[23]
                         FDRE                                         r  m1/r_i1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[104]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[104]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[105]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[105]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][22]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[105]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[22]
                         FDRE                                         r  m1/r_i1_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[105]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[105]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[106]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[106]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][21]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[106]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[21]
                         FDRE                                         r  m1/r_i1_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[106]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[106]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[107]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[107]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][20]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[107]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[20]
                         FDRE                                         r  m1/r_i1_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[107]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[108]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[108]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][19]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[108]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[19]
                         FDRE                                         r  m1/r_i1_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[108]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[108]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[109]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[109]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][18]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[109]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[18]
                         FDRE                                         r  m1/r_i1_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[109]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[109]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[10]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][117]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[10]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[117]
                         FDRE                                         r  m1/r_i1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[10]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[110]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[110]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][17]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[110]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[17]
                         FDRE                                         r  m1/r_i1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[110]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[110]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[111]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][16]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[111]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[16]
                         FDRE                                         r  m1/r_i1_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[111]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[111]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[112]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[112]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][15]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[112]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[15]
                         FDRE                                         r  m1/r_i1_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[112]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[112]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[113]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[113]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][14]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[113]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[14]
                         FDRE                                         r  m1/r_i1_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[113]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[113]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[114]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[114]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][13]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[114]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[13]
                         FDRE                                         r  m1/r_i1_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[114]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[114]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[115]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[115]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][12]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[115]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[12]
                         FDRE                                         r  m1/r_i1_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[115]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[115]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[116]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[116]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][11]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[116]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[11]
                         FDRE                                         r  m1/r_i1_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[116]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[116]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[117]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[117]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][10]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[117]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[10]
                         FDRE                                         r  m1/r_i1_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[117]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[117]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[118]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][9]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[118]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[9]
                         FDRE                                         r  m1/r_i1_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[118]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[118]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[119]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][8]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[119]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[8]
                         FDRE                                         r  m1/r_i1_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[119]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[119]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[11]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][116]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[11]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[116]
                         FDRE                                         r  m1/r_i1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[11]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[120]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[120]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][7]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[120]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[7]
                         FDRE                                         r  m1/r_i1_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[120]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[120]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[121]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[121]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][6]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[121]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[6]
                         FDRE                                         r  m1/r_i1_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[121]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[121]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[122]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][5]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[122]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[5]
                         FDRE                                         r  m1/r_i1_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[122]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[122]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[123]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][4]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[123]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[4]
                         FDRE                                         r  m1/r_i1_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[123]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[123]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[124]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][3]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[124]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[3]
                         FDRE                                         r  m1/r_i1_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[124]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[124]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[125]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][2]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[125]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[2]
                         FDRE                                         r  m1/r_i1_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[125]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[125]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[126]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[126]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][1]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[126]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[1]
                         FDRE                                         r  m1/r_i1_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[126]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[126]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[127]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][0]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[127]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[0]
                         FDRE                                         r  m1/r_i1_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[127]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[12]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][115]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[12]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[115]
                         FDRE                                         r  m1/r_i1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[12]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[13]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][114]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[13]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[114]
                         FDRE                                         r  m1/r_i1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[13]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[14]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][113]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[14]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[113]
                         FDRE                                         r  m1/r_i1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[14]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[15]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][112]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[15]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[112]
                         FDRE                                         r  m1/r_i1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[15]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[16]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][111]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[16]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[111]
                         FDRE                                         r  m1/r_i1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[16]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[17]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][110]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[17]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[110]
                         FDRE                                         r  m1/r_i1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[17]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[18]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][109]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[18]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[109]
                         FDRE                                         r  m1/r_i1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[18]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[19]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][108]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[19]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[108]
                         FDRE                                         r  m1/r_i1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[19]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[1]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][126]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[1]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10__0[126]
                         FDRE                                         r  m1/r_i1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[1]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[20]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][107]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[20]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[107]
                         FDRE                                         r  m1/r_i1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[20]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[21]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][106]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[21]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[106]
                         FDRE                                         r  m1/r_i1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[21]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[22]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][105]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[22]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[105]
                         FDRE                                         r  m1/r_i1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[22]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[23]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][104]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[23]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[104]
                         FDRE                                         r  m1/r_i1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[23]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[24]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][103]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[24]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[103]
                         FDRE                                         r  m1/r_i1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[24]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[25]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][102]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[25]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[102]
                         FDRE                                         r  m1/r_i1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[25]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[26]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][101]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[26]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[101]
                         FDRE                                         r  m1/r_i1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[26]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[27]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][100]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[27]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[100]
                         FDRE                                         r  m1/r_i1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[27]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[28]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][99]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[28]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[99]
                         FDRE                                         r  m1/r_i1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[28]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.044ns  (arrival time - required time)
  Source:                 B_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            m1/r_i1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.891%)  route 0.093ns (59.109%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.114     0.165    clk_out
                         FDRE                                         r  B_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  B_reg[29]/Q
                         net (fo=3, unplaced)         0.081     0.294    m1/B_reg[0][98]
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.309 r  m1/r_i1[29]_i_1/O
                         net (fo=1, unplaced)         0.012     0.321    m1/r_i10[98]
                         FDRE                                         r  m1/r_i1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=1152, unplaced)      1.259     0.232    m1/clk_out
                         FDRE                                         r  m1/r_i1_reg[29]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    m1/r_i1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                 -0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I            n/a            1.176         3.333       2.157                clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            0.938         3.333       2.395                clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[100]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[101]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[102]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[103]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[104]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[105]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[106]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[107]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[108]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[109]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[110]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[111]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[112]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[113]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[114]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[115]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[116]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[117]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[118]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[119]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[120]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[121]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[122]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[123]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[124]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[125]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[126]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[127]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[18]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[19]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[20]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[21]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[22]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[24]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[25]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783                A_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[105]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[106]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[107]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[112]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[113]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[114]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[115]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[116]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[117]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[118]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[119]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[120]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[121]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[122]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[123]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[124]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[125]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[126]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[127]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.667       1.392                A_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[103]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[105]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[106]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[107]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[112]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[113]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[114]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[115]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[116]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[117]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[118]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[119]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[120]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[121]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[122]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[123]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[124]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[125]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[126]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[127]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.667       1.392                A_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I             n/a            1.176         10.000      8.824                clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBIN



