// Seed: 3043379630
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge id_1) begin : LABEL_0
    id_2 = 1;
    id_3 = id_3 ? 1 : {1{id_1}};
  end
  wire id_5;
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1
);
  id_3 :
  assert property (@(posedge 1) id_3)
  else $display(1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    input wor id_7,
    output wire id_8,
    output supply1 id_9,
    input wor module_2,
    input wor id_11,
    input supply1 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign modCall_1.id_3 = 0;
  assign id_8 = {id_5{id_1}};
endmodule
