EINVAL,VAR_0
NISTC_RTSI_TRIG_DIR_REG,VAR_1
NISTC_RTSI_TRIG_USE_CLK,VAR_2
NI_MIO_INTERNAL_CLOCK,VAR_3
NI_MIO_RTSI_CLOCK,VAR_4
NI_M_CLK_FOUT2_REG,VAR_5
NI_M_CLK_FOUT2_TIMEBASE1_PLL,VAR_6
NI_M_CLK_FOUT2_TIMEBASE3_PLL,VAR_7
NI_M_PLL_CTRL_REG,VAR_8
TIMEBASE_1_NS,VAR_9
dev_err,FUNC_0
ni_mseries_set_pll_master_clock,FUNC_1
ni_stc_writew,FUNC_2
ni_writew,FUNC_3
ni_set_master_clock,FUNC_4
dev,VAR_10
source,VAR_11
period_ns,VAR_12
devpriv,VAR_13
