// Seed: 3552541323
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  initial assume (id_1);
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output logic id_2,
    output uwire id_3,
    output wire id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input logic id_12,
    input supply0 id_13,
    output supply1 id_14
);
  assign id_4 = id_10;
  assign id_5 = 1;
  wire id_16;
  initial begin : LABEL_0
    id_2 <= 1;
    id_2 = id_12;
  end
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
