#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 25 20:08:32 2020
# Process ID: 2804
# Current directory: C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.runs/synth_1
# Command line: vivado.exe -log lab2_2_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_2_1.tcl
# Log file: C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.runs/synth_1/lab2_2_1.vds
# Journal file: C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab2_2_1.tcl -notrace
Command: synth_design -top lab2_2_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 920 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 572.582 ; gain = 242.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_2_1' [C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/imports/sources_1/new/lab2_2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (1#1) [C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/imports/sources_1/imports/new/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/new/c_counter_binary_0.v:23]
WARNING: [Synth 8-5788] Register indicator_reg in module c_counter_binary_0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/new/c_counter_binary_0.v:37]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (2#1) [C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/new/c_counter_binary_0.v:23]
WARNING: [Synth 8-7023] instance 'M4' of module 'c_counter_binary_0' has 4 connections declared, but only 3 given [C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/imports/sources_1/new/lab2_2_1.v:44]
WARNING: [Synth 8-3848] Net reset in module/entity lab2_2_1 does not have driver. [C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/imports/sources_1/new/lab2_2_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'lab2_2_1' (3#1) [C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.srcs/sources_1/imports/sources_1/new/lab2_2_1.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 646.164 ; gain = 315.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 646.164 ; gain = 315.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 646.164 ; gain = 315.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 646.164 ; gain = 315.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module c_counter_binary_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab2_2_1 has port AN0[7] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN0[6] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN0[5] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN0[4] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN0[3] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN0[2] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN0[1] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN0[0] driven by constant 0
WARNING: [Synth 8-3917] design lab2_2_1 has port AN1[7] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN1[6] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN1[5] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN1[4] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN1[3] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN1[2] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN1[1] driven by constant 1
WARNING: [Synth 8-3917] design lab2_2_1 has port AN1[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 845.090 ; gain = 514.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 845.090 ; gain = 514.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 845.090 ; gain = 514.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 845.090 ; gain = 514.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 845.090 ; gain = 514.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 845.090 ; gain = 514.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 845.090 ; gain = 514.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 845.090 ; gain = 514.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 845.090 ; gain = 514.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     2|
|4     |LUT3  |     2|
|5     |LUT4  |    12|
|6     |LUT5  |     1|
|7     |LUT6  |    15|
|8     |MUXF7 |     2|
|9     |FDCE  |     9|
|10    |IBUF  |     2|
|11    |OBUF  |    38|
+------+------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |    86|
|2     |  M3     |c_counter_binary_0   |    19|
|3     |  M4     |c_counter_binary_0_0 |    26|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 845.090 ; gain = 514.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 845.090 ; gain = 514.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 845.090 ; gain = 514.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 926.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 926.012 ; gain = 620.668
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 926.012 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lucas/Documents/fpga/lab7/lab7_2_3/lab7_2_3.runs/synth_1/lab2_2_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_2_1_utilization_synth.rpt -pb lab2_2_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 25 20:08:57 2020...
