Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Nov  9 11:35:57 2024
| Host              : THX_HP running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.416        0.000                      0                86390        0.012        0.000                      0                86390        3.500        0.000                       0                 19166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.416        0.000                      0                86390        0.012        0.000                      0                86390        3.500        0.000                       0                 19166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2372_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 0.300ns (3.574%)  route 8.095ns (96.426%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.584ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.083     3.350    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.464 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=2696, routed)        8.000    11.464    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21/ADDRC1
    SLICE_X10Y111        RAMD64E (Prop_C6LUT_SLICEM_RADR1_O)
                                                      0.186    11.650 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21/RAMC/O
                         net (fo=1, routed)           0.095    11.745    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21_n_2
    SLICE_X10Y111        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2372_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.821    13.037    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y111        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2372_reg/C
                         clock pessimism              0.240    13.277    
                         clock uncertainty           -0.160    13.117    
    SLICE_X10Y111        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    13.160    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2372_reg
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1991_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 0.300ns (3.592%)  route 8.052ns (96.408%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 13.035 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.584ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.083     3.350    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.464 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=2696, routed)        7.957    11.421    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21/ADDRF1
    SLICE_X10Y107        RAMD64E (Prop_F6LUT_SLICEM_RADR1_O)
                                                      0.186    11.607 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21/RAMF/O
                         net (fo=1, routed)           0.095    11.702    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21_n_5
    SLICE_X10Y107        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1991_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.819    13.035    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y107        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1991_reg/C
                         clock pessimism              0.240    13.275    
                         clock uncertainty           -0.160    13.115    
    SLICE_X10Y107        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    13.158    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1991_reg
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2247_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 0.299ns (3.583%)  route 8.045ns (96.417%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 13.035 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.584ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.083     3.350    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.464 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=2696, routed)        7.949    11.413    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21/ADDRD1
    SLICE_X10Y107        RAMD64E (Prop_D6LUT_SLICEM_RADR1_O)
                                                      0.185    11.598 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21/RAMD/O
                         net (fo=1, routed)           0.096    11.694    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21_n_3
    SLICE_X10Y107        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2247_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.819    13.035    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y107        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2247_reg/C
                         clock pessimism              0.240    13.275    
                         clock uncertainty           -0.160    13.115    
    SLICE_X10Y107        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.158    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2247_reg
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2244_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 0.299ns (3.586%)  route 8.040ns (96.414%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.584ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.083     3.350    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.464 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=2696, routed)        7.944    11.408    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21/ADDRD1
    SLICE_X10Y111        RAMD64E (Prop_D6LUT_SLICEM_RADR1_O)
                                                      0.185    11.593 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21/RAMD/O
                         net (fo=1, routed)           0.096    11.689    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3840_3903_21_21_n_3
    SLICE_X10Y111        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2244_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.821    13.037    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y111        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2244_reg/C
                         clock pessimism              0.240    13.277    
                         clock uncertainty           -0.160    13.117    
    SLICE_X10Y111        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.160    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2244_reg
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_64_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 0.303ns (3.637%)  route 8.028ns (96.363%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 13.035 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.584ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.083     3.350    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.464 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=2696, routed)        7.955    11.419    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21/ADDRA1
    SLICE_X10Y107        RAMD64E (Prop_A6LUT_SLICEM_RADR1_O)
                                                      0.189    11.608 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21/RAMA/O
                         net (fo=1, routed)           0.073    11.681    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21_n_0
    SLICE_X10Y107        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_64_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.819    13.035    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y107        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_64_reg/C
                         clock pessimism              0.240    13.275    
                         clock uncertainty           -0.160    13.115    
    SLICE_X10Y107        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    13.159    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_64_reg
  -------------------------------------------------------------------
                         required time                         13.159    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2119_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 0.301ns (3.613%)  route 8.030ns (96.387%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 13.035 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.584ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.083     3.350    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.464 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=2696, routed)        7.955    11.419    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21/ADDRE1
    SLICE_X10Y107        RAMD64E (Prop_E6LUT_SLICEM_RADR1_O)
                                                      0.187    11.606 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21/RAME/O
                         net (fo=1, routed)           0.075    11.681    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_21_21_n_4
    SLICE_X10Y107        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2119_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.819    13.035    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y107        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2119_reg/C
                         clock pessimism              0.240    13.275    
                         clock uncertainty           -0.160    13.115    
    SLICE_X10Y107        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    13.159    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2119_reg
  -------------------------------------------------------------------
                         required time                         13.159    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_791_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 0.302ns (3.629%)  route 8.019ns (96.371%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 13.032 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.584ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.816ns (routing 1.450ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.083     3.350    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.464 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=2696, routed)        7.938    11.402    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_14_20/ADDRB1
    SLICE_X10Y103        RAMD64E (Prop_B6LUT_SLICEM_RADR1_O)
                                                      0.188    11.590 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_14_20/RAMB/O
                         net (fo=1, routed)           0.081    11.671    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_14_20_n_1
    SLICE_X10Y103        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_791_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.816    13.032    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y103        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_791_reg/C
                         clock pessimism              0.240    13.272    
                         clock uncertainty           -0.160    13.112    
    SLICE_X10Y103        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    13.155    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_791_reg
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_193_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 0.300ns (3.606%)  route 8.020ns (96.394%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.584ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.083     3.350    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.464 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=2696, routed)        7.940    11.404    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3648_3711_14_20/ADDRG1
    SLICE_X10Y115        RAMD64E (Prop_G6LUT_SLICEM_RADR1_O)
                                                      0.186    11.590 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3648_3711_14_20/RAMG/O
                         net (fo=1, routed)           0.080    11.670    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3648_3711_14_20_n_6
    SLICE_X10Y115        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_193_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.822    13.038    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y115        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_193_reg/C
                         clock pessimism              0.240    13.278    
                         clock uncertainty           -0.160    13.118    
    SLICE_X10Y115        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    13.161    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_193_reg
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                         -11.670    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1976_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 0.300ns (3.619%)  route 7.991ns (96.381%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.584ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.450ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.083     3.350    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.464 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=2696, routed)        7.896    11.359    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3072_3135_21_21/ADDRF1
    SLICE_X10Y110        RAMD64E (Prop_F6LUT_SLICEM_RADR1_O)
                                                      0.186    11.545 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3072_3135_21_21/RAMF/O
                         net (fo=1, routed)           0.095    11.640    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3072_3135_21_21_n_5
    SLICE_X10Y110        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1976_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.820    13.036    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y110        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1976_reg/C
                         clock pessimism              0.240    13.276    
                         clock uncertainty           -0.160    13.116    
    SLICE_X10Y110        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    13.159    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1976_reg
  -------------------------------------------------------------------
                         required time                         13.159    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_275_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 0.300ns (3.625%)  route 7.975ns (96.375%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 13.031 - 10.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.083ns (routing 1.584ns, distribution 1.499ns)
  Clock Net Delay (Destination): 2.815ns (routing 1.450ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.083     3.350    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X16Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.464 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=2696, routed)        7.880    11.344    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_14_20/ADDRF1
    SLICE_X10Y102        RAMD64E (Prop_F6LUT_SLICEM_RADR1_O)
                                                      0.186    11.530 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_14_20/RAMF/O
                         net (fo=1, routed)           0.095    11.625    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_14_20_n_5
    SLICE_X10Y102        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_275_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.815    13.031    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X10Y102        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_275_reg/C
                         clock pessimism              0.240    13.271    
                         clock uncertainty           -0.160    13.111    
    SLICE_X10Y102        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    13.154    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_275_reg
  -------------------------------------------------------------------
                         required time                         13.154    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  1.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.113ns (45.592%)  route 0.135ns (54.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.881ns (routing 1.450ns, distribution 1.431ns)
  Clock Net Delay (Destination): 3.149ns (routing 1.584ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.881     3.097    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X5Y120         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     3.210 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[0]/Q
                         net (fo=6, routed)           0.135     3.345    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[0]
    SLICE_X6Y119         FDRE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.149     3.416    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y119         FDRE                                         r  design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
                         clock pessimism             -0.185     3.231    
    SLICE_X6Y119         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.334    design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/sobel_hls_0/inst/output_74_U/q0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_74_load21_fu_452_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.112ns (46.281%)  route 0.130ns (53.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.366ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.788ns (routing 1.450ns, distribution 1.338ns)
  Clock Net Delay (Destination): 3.099ns (routing 1.584ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.788     3.004    design_1_i/sobel_hls_0/inst/output_74_U/ap_clk
    SLICE_X57Y28         FDRE                                         r  design_1_i/sobel_hls_0/inst/output_74_U/q0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     3.116 r  design_1_i/sobel_hls_0/inst/output_74_U/q0_reg[3]/Q
                         net (fo=1, routed)           0.130     3.246    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_74_load21_fu_452_reg[7]_0[3]
    SLICE_X55Y28         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_74_load21_fu_452_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.099     3.366    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/ap_clk
    SLICE_X55Y28         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_74_load21_fu_452_reg[3]/C
                         clock pessimism             -0.234     3.131    
    SLICE_X55Y28         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.233    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_74_load21_fu_452_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/sobel_hls_0/inst/output_14_U/q0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_14_load141_fu_692_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.473%)  route 0.129ns (53.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.779ns (routing 1.450ns, distribution 1.329ns)
  Clock Net Delay (Destination): 3.087ns (routing 1.584ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.779     2.995    design_1_i/sobel_hls_0/inst/output_14_U/ap_clk
    SLICE_X57Y38         FDRE                                         r  design_1_i/sobel_hls_0/inst/output_14_U/q0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.107 r  design_1_i/sobel_hls_0/inst/output_14_U/q0_reg[2]/Q
                         net (fo=1, routed)           0.129     3.236    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_14_load141_fu_692_reg[7]_0[2]
    SLICE_X55Y38         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_14_load141_fu_692_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.087     3.354    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/ap_clk
    SLICE_X55Y38         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_14_load141_fu_692_reg[2]/C
                         clock pessimism             -0.234     3.119    
    SLICE_X55Y38         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.222    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_14_load141_fu_692_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/sobel_hls_0/inst/output_15_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_15_load139_fu_688_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.112ns (50.909%)  route 0.108ns (49.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.794ns (routing 1.450ns, distribution 1.344ns)
  Clock Net Delay (Destination): 3.081ns (routing 1.584ns, distribution 1.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.794     3.010    design_1_i/sobel_hls_0/inst/output_15_U/ap_clk
    SLICE_X57Y50         FDRE                                         r  design_1_i/sobel_hls_0/inst/output_15_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.122 r  design_1_i/sobel_hls_0/inst/output_15_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.108     3.230    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_15_load139_fu_688_reg[7]_0[0]
    SLICE_X55Y50         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_15_load139_fu_688_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.081     3.348    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/ap_clk
    SLICE_X55Y50         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_15_load139_fu_688_reg[0]/C
                         clock pessimism             -0.234     3.114    
    SLICE_X55Y50         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     3.215    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_15_load139_fu_688_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/sobel_hls_0/inst/output_66_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_66_load37_fu_484_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.450%)  route 0.110ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      2.775ns (routing 1.450ns, distribution 1.325ns)
  Clock Net Delay (Destination): 3.063ns (routing 1.584ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.775     2.991    design_1_i/sobel_hls_0/inst/output_66_U/ap_clk
    SLICE_X58Y31         FDRE                                         r  design_1_i/sobel_hls_0/inst/output_66_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.103 r  design_1_i/sobel_hls_0/inst/output_66_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.110     3.213    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_66_load37_fu_484_reg[7]_0[0]
    SLICE_X57Y31         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_66_load37_fu_484_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.063     3.330    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/ap_clk
    SLICE_X57Y31         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_66_load37_fu_484_reg[0]/C
                         clock pessimism             -0.235     3.095    
    SLICE_X57Y31         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.196    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_66_load37_fu_484_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/sobel_hls_0/inst/output_34_U/q0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_34_load101_fu_612_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.112ns (44.095%)  route 0.142ns (55.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.792ns (routing 1.450ns, distribution 1.342ns)
  Clock Net Delay (Destination): 3.108ns (routing 1.584ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.792     3.008    design_1_i/sobel_hls_0/inst/output_34_U/ap_clk
    SLICE_X57Y10         FDRE                                         r  design_1_i/sobel_hls_0/inst/output_34_U/q0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.120 r  design_1_i/sobel_hls_0/inst/output_34_U/q0_reg[7]/Q
                         net (fo=1, routed)           0.142     3.262    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_34_load101_fu_612_reg[7]_0[7]
    SLICE_X54Y10         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_34_load101_fu_612_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.108     3.375    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/ap_clk
    SLICE_X54Y10         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_34_load101_fu_612_reg[7]/C
                         clock pessimism             -0.234     3.141    
    SLICE_X54Y10         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     3.243    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_34_load101_fu_612_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/grid.S_AXI_RID_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.114ns (44.207%)  route 0.144ns (55.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.836ns (routing 1.450ns, distribution 1.386ns)
  Clock Net Delay (Destination): 3.160ns (routing 1.584ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.836     3.052    design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/s_axi_aclk
    SLICE_X4Y67          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/grid.S_AXI_RID_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     3.166 r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/grid.S_AXI_RID_reg[14]/Q
                         net (fo=2, routed)           0.144     3.310    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rid[14]
    SLICE_X5Y66          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.160     3.427    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X5Y66          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[49]/C
                         clock pessimism             -0.240     3.187    
    SLICE_X5Y66          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.290    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[49]
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.112ns (45.845%)  route 0.132ns (54.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.796ns (routing 1.450ns, distribution 1.346ns)
  Clock Net Delay (Destination): 3.108ns (routing 1.584ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.796     3.012    design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X11Y83         FDRE                                         r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.124 r  design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/Q
                         net (fo=2, routed)           0.132     3.257    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[15]
    SLICE_X12Y83         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.108     3.375    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X12Y83         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]/C
                         clock pessimism             -0.240     3.135    
    SLICE_X12Y83         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     3.236    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/sobel_hls_0/inst/output_17_U/q0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_17_load135_fu_680_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.112ns (51.613%)  route 0.105ns (48.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      2.779ns (routing 1.450ns, distribution 1.329ns)
  Clock Net Delay (Destination): 3.058ns (routing 1.584ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.779     2.995    design_1_i/sobel_hls_0/inst/output_17_U/ap_clk
    SLICE_X49Y47         FDRE                                         r  design_1_i/sobel_hls_0/inst/output_17_U/q0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.107 r  design_1_i/sobel_hls_0/inst/output_17_U/q0_reg[7]/Q
                         net (fo=1, routed)           0.105     3.212    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_17_load135_fu_680_reg[7]_0[7]
    SLICE_X50Y47         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_17_load135_fu_680_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.058     3.325    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/ap_clk
    SLICE_X50Y47         FDRE                                         r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_17_load135_fu_680_reg[7]/C
                         clock pessimism             -0.235     3.090    
    SLICE_X50Y47         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.191    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_17_load135_fu_680_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/grid.S_AXI_RID_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.112ns (44.216%)  route 0.141ns (55.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.837ns (routing 1.450ns, distribution 1.387ns)
  Clock Net Delay (Destination): 3.157ns (routing 1.584ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.837     3.053    design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/s_axi_aclk
    SLICE_X4Y62          FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/grid.S_AXI_RID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.165 r  design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/grid.S_AXI_RID_reg[2]/Q
                         net (fo=2, routed)           0.141     3.307    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rid[2]
    SLICE_X3Y61          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.157     3.424    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X3Y61          FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[37]/C
                         clock pessimism             -0.240     3.184    
    SLICE_X3Y61          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.285    design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[37]
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X1Y4   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X1Y4   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X1Y5   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X1Y5   design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X1Y14  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X1Y14  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X1Y15  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X1Y15  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X1Y16  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X8Y103  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20/RAMD/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.056ns (3.704%)  route 1.456ns (96.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.867ns (routing 1.450ns, distribution 1.417ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.363     1.363    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y138         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     1.419 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.093     1.512    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y138         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.867     3.083    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y138         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.021ns (3.547%)  route 0.571ns (96.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.912ns (routing 0.971ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.544     0.544    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y138         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.021     0.565 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.027     0.592    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y138         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.912     2.099    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y138         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.478ns  (logic 0.246ns (7.072%)  route 3.232ns (92.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.584ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.763ns (routing 1.450ns, distribution 1.313ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.176     3.443    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.556 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.695     5.251    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X21Y94         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.133     5.384 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           1.537     6.922    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X21Y97         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.763     2.979    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X21Y97         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.135ns  (logic 0.303ns (9.664%)  route 2.832ns (90.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.176ns (routing 1.584ns, distribution 1.592ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.450ns, distribution 1.171ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       3.176     3.443    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X7Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.556 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.752     5.308    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X20Y99         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     5.498 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=1, routed)           1.080     6.578    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X23Y117        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.621     2.837    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X23Y117        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.110ns (17.649%)  route 0.513ns (82.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.676ns (routing 0.886ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.971ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.676     1.827    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X21Y97         FDSE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y97         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.910 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=9, routed)           0.081     1.991    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_0
    SLICE_X20Y99         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.027     2.018 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=1, routed)           0.432     2.450    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X23Y117        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.748     1.935    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X23Y117        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.137ns (15.668%)  route 0.737ns (84.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.676ns (routing 0.886ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.971ns, distribution 0.863ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.676     1.827    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X21Y97         FDSE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y97         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.910 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=9, routed)           0.088     1.998    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/grxd.fg_rxd_wr_length_reg[21]
    SLICE_X21Y94         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.054     2.052 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.649     2.701    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X21Y97         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.834     2.021    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X21Y97         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay         22440 Endpoints
Min Delay         22440 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_86_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.044ns  (logic 2.495ns (35.422%)  route 4.549ns (64.578%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.737ns (routing 1.450ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         3.437     5.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X42Y119        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     5.328 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__114/O
                         net (fo=1, routed)           0.070     5.398    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_86_address0[1]
    SLICE_X42Y119        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     5.622 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__113/O
                         net (fo=16, routed)          0.669     6.292    design_1_i/sobel_hls_0/inst/frame_86_U/ram_reg_0_15_0_0__8/A1
    SLICE_X45Y114        RAMS32 (Prop_E5LUT_SLICEM_ADR1_O)
                                                      0.195     6.487 r  design_1_i/sobel_hls_0/inst/frame_86_U/ram_reg_0_15_0_0__8/SP/O
                         net (fo=1, routed)           0.276     6.763    design_1_i/sobel_hls_0/inst/frame_86_U/ram_reg_0_15_0_0__8_n_0
    SLICE_X45Y114        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     6.948 r  design_1_i/sobel_hls_0/inst/frame_86_U/q0[4]_i_1__85/O
                         net (fo=1, routed)           0.096     7.044    design_1_i/sobel_hls_0/inst/frame_86_U/q00[4]
    SLICE_X45Y114        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_86_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.737     2.953    design_1_i/sobel_hls_0/inst/frame_86_U/ap_clk
    SLICE_X45Y114        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_86_U/q0_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_6_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.023ns  (logic 2.514ns (35.797%)  route 4.509ns (64.203%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.629ns (routing 1.450ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         3.673     5.483    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X39Y114        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     5.635 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_8__166/O
                         net (fo=1, routed)           0.101     5.736    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_6_address0[1]
    SLICE_X39Y114        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     5.873 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__166/O
                         net (fo=16, routed)          0.370     6.244    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_15_0_0__8/A1
    SLICE_X38Y112        RAMS32 (Prop_E5LUT_SLICEM_ADR1_O)
                                                      0.195     6.439 r  design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_15_0_0__8/SP/O
                         net (fo=1, routed)           0.268     6.707    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_15_0_0__8_n_0
    SLICE_X38Y111        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     6.927 r  design_1_i/sobel_hls_0/inst/frame_6_U/q0[4]_i_1__5/O
                         net (fo=1, routed)           0.096     7.023    design_1_i/sobel_hls_0/inst/frame_6_U/q00[4]
    SLICE_X38Y111        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_6_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.629     2.845    design_1_i/sobel_hls_0/inst/frame_6_U/ap_clk
    SLICE_X38Y111        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_6_U/q0_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_84_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.022ns  (logic 2.331ns (33.197%)  route 4.691ns (66.803%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.734ns (routing 1.450ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         3.459     5.269    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X43Y114        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     5.325 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__115/O
                         net (fo=1, routed)           0.152     5.477    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_84_address0[1]
    SLICE_X42Y115        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.560 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__114/O
                         net (fo=16, routed)          0.683     6.244    design_1_i/sobel_hls_0/inst/frame_84_U/ram_reg_0_15_0_0__9/A1
    SLICE_X45Y115        RAMS32 (Prop_E5LUT_SLICEM_ADR1_O)
                                                      0.195     6.439 r  design_1_i/sobel_hls_0/inst/frame_84_U/ram_reg_0_15_0_0__9/SP/O
                         net (fo=1, routed)           0.372     6.811    design_1_i/sobel_hls_0/inst/frame_84_U/ram_reg_0_15_0_0__9_n_0
    SLICE_X44Y115        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     6.998 r  design_1_i/sobel_hls_0/inst/frame_84_U/q0[5]_i_1__83/O
                         net (fo=1, routed)           0.024     7.022    design_1_i/sobel_hls_0/inst/frame_84_U/q00[5]
    SLICE_X44Y115        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_84_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.734     2.950    design_1_i/sobel_hls_0/inst/frame_84_U/ap_clk
    SLICE_X44Y115        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_84_U/q0_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_8_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.020ns  (logic 2.588ns (36.864%)  route 4.432ns (63.136%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.630ns (routing 1.450ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         3.670     5.480    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X39Y114        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.136     5.616 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__165/O
                         net (fo=1, routed)           0.087     5.703    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_8_address0[1]
    SLICE_X39Y114        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.222     5.925 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__165/O
                         net (fo=16, routed)          0.344     6.269    design_1_i/sobel_hls_0/inst/frame_8_U/ram_reg_0_15_0_0__5/A1
    SLICE_X38Y113        RAMS32 (Prop_F5LUT_SLICEM_ADR1_O)
                                                      0.200     6.469 r  design_1_i/sobel_hls_0/inst/frame_8_U/ram_reg_0_15_0_0__5/SP/O
                         net (fo=1, routed)           0.290     6.759    design_1_i/sobel_hls_0/inst/frame_8_U/ram_reg_0_15_0_0__5_n_0
    SLICE_X38Y116        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220     6.979 r  design_1_i/sobel_hls_0/inst/frame_8_U/q0[3]_i_1__7/O
                         net (fo=1, routed)           0.041     7.020    design_1_i/sobel_hls_0/inst/frame_8_U/q00[3]
    SLICE_X38Y116        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_8_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.630     2.846    design_1_i/sobel_hls_0/inst/frame_8_U/ap_clk
    SLICE_X38Y116        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_8_U/q0_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_8_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.007ns  (logic 2.514ns (35.879%)  route 4.493ns (64.121%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.630ns (routing 1.450ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         3.670     5.480    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X39Y114        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.136     5.616 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__165/O
                         net (fo=1, routed)           0.087     5.703    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_8_address0[1]
    SLICE_X39Y114        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.222     5.925 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__165/O
                         net (fo=16, routed)          0.368     6.294    design_1_i/sobel_hls_0/inst/frame_8_U/ram_reg_0_15_0_0__14/A1
    SLICE_X38Y114        RAMS32 (Prop_G5LUT_SLICEM_ADR1_O)
                                                      0.192     6.486 r  design_1_i/sobel_hls_0/inst/frame_8_U/ram_reg_0_15_0_0__14/SP/O
                         net (fo=1, routed)           0.326     6.812    design_1_i/sobel_hls_0/inst/frame_8_U/ram_reg_0_15_0_0__14_n_0
    SLICE_X38Y114        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     6.966 r  design_1_i/sobel_hls_0/inst/frame_8_U/q0[7]_i_2__5/O
                         net (fo=1, routed)           0.041     7.007    design_1_i/sobel_hls_0/inst/frame_8_U/q00[7]
    SLICE_X38Y114        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_8_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.630     2.846    design_1_i/sobel_hls_0/inst/frame_8_U/ap_clk
    SLICE_X38Y114        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_8_U/q0_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_86_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.979ns  (logic 2.502ns (35.852%)  route 4.477ns (64.147%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.727ns (routing 1.450ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         3.437     5.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X42Y119        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     5.328 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__114/O
                         net (fo=1, routed)           0.070     5.398    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_86_address0[1]
    SLICE_X42Y119        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     5.622 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__113/O
                         net (fo=16, routed)          0.669     6.292    design_1_i/sobel_hls_0/inst/frame_86_U/ram_reg_0_15_0_0__4/A1
    SLICE_X45Y114        RAMS32 (Prop_F5LUT_SLICEM_ADR1_O)
                                                      0.200     6.492 r  design_1_i/sobel_hls_0/inst/frame_86_U/ram_reg_0_15_0_0__4/SP/O
                         net (fo=1, routed)           0.231     6.723    design_1_i/sobel_hls_0/inst/frame_86_U/ram_reg_0_15_0_0__4_n_0
    SLICE_X44Y113        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     6.910 r  design_1_i/sobel_hls_0/inst/frame_86_U/q0[2]_i_1__85/O
                         net (fo=1, routed)           0.069     6.979    design_1_i/sobel_hls_0/inst/frame_86_U/q00[2]
    SLICE_X44Y113        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_86_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.727     2.943    design_1_i/sobel_hls_0/inst/frame_86_U/ap_clk
    SLICE_X44Y113        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_86_U/q0_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_8_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.975ns  (logic 2.577ns (36.947%)  route 4.398ns (63.053%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.623ns (routing 1.450ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         3.670     5.480    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X39Y114        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.136     5.616 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__165/O
                         net (fo=1, routed)           0.087     5.703    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_8_address0[1]
    SLICE_X39Y114        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.222     5.925 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__165/O
                         net (fo=16, routed)          0.368     6.294    design_1_i/sobel_hls_0/inst/frame_8_U/ram_reg_0_15_0_0__0/A1
    SLICE_X38Y114        RAMS32 (Prop_H6LUT_SLICEM_ADR1_O)
                                                      0.189     6.483 r  design_1_i/sobel_hls_0/inst/frame_8_U/ram_reg_0_15_0_0__0/SP/O
                         net (fo=1, routed)           0.176     6.659    design_1_i/sobel_hls_0/inst/frame_8_U/ram_reg_0_15_0_0__0_n_0
    SLICE_X38Y113        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     6.879 r  design_1_i/sobel_hls_0/inst/frame_8_U/q0[0]_i_1__7/O
                         net (fo=1, routed)           0.096     6.975    design_1_i/sobel_hls_0/inst/frame_8_U/q00[0]
    SLICE_X38Y113        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_8_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.623     2.839    design_1_i/sobel_hls_0/inst/frame_8_U/ap_clk
    SLICE_X38Y113        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_8_U/q0_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_86_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.956ns  (logic 2.439ns (35.065%)  route 4.517ns (64.935%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.737ns (routing 1.450ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         3.437     5.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X42Y119        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     5.328 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__114/O
                         net (fo=1, routed)           0.070     5.398    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_86_address0[1]
    SLICE_X42Y119        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     5.622 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__113/O
                         net (fo=16, routed)          0.669     6.292    design_1_i/sobel_hls_0/inst/frame_86_U/ram_reg_0_15_0_0__10/A1
    SLICE_X45Y114        RAMS32 (Prop_H5LUT_SLICEM_ADR1_O)
                                                      0.189     6.481 r  design_1_i/sobel_hls_0/inst/frame_86_U/ram_reg_0_15_0_0__10/SP/O
                         net (fo=1, routed)           0.299     6.780    design_1_i/sobel_hls_0/inst/frame_86_U/ram_reg_0_15_0_0__10_n_0
    SLICE_X45Y114        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     6.915 r  design_1_i/sobel_hls_0/inst/frame_86_U/q0[5]_i_1__85/O
                         net (fo=1, routed)           0.041     6.956    design_1_i/sobel_hls_0/inst/frame_86_U/q00[5]
    SLICE_X45Y114        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_86_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.737     2.953    design_1_i/sobel_hls_0/inst/frame_86_U/ap_clk
    SLICE_X45Y114        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_86_U/q0_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_6_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.947ns  (logic 2.484ns (35.757%)  route 4.463ns (64.243%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.629ns (routing 1.450ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         3.673     5.483    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X39Y114        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     5.635 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_8__166/O
                         net (fo=1, routed)           0.101     5.736    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_6_address0[1]
    SLICE_X39Y114        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.137     5.873 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__166/O
                         net (fo=16, routed)          0.422     6.296    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_15_0_0__9/A1
    SLICE_X38Y111        RAMS32 (Prop_E5LUT_SLICEM_ADR1_O)
                                                      0.195     6.491 r  design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_15_0_0__9/SP/O
                         net (fo=1, routed)           0.225     6.716    design_1_i/sobel_hls_0/inst/frame_6_U/ram_reg_0_15_0_0__9_n_0
    SLICE_X38Y111        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.190     6.906 r  design_1_i/sobel_hls_0/inst/frame_6_U/q0[5]_i_1__5/O
                         net (fo=1, routed)           0.041     6.947    design_1_i/sobel_hls_0/inst/frame_6_U/q00[5]
    SLICE_X38Y111        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_6_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.629     2.845    design_1_i/sobel_hls_0/inst/frame_6_U/ap_clk
    SLICE_X38Y111        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_6_U/q0_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_84_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.940ns  (logic 2.320ns (33.431%)  route 4.620ns (66.569%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=2 LUT5=1 RAMS32=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.739ns (routing 1.450ns, distribution 1.289ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.773     0.870 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         3.459     5.269    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X43Y114        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     5.325 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__115/O
                         net (fo=1, routed)           0.152     5.477    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_84_address0[1]
    SLICE_X42Y115        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     5.560 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__114/O
                         net (fo=16, routed)          0.683     6.244    design_1_i/sobel_hls_0/inst/frame_84_U/ram_reg_0_15_0_0__3/A1
    SLICE_X45Y115        RAMS32 (Prop_F6LUT_SLICEM_ADR1_O)
                                                      0.186     6.430 r  design_1_i/sobel_hls_0/inst/frame_84_U/ram_reg_0_15_0_0__3/SP/O
                         net (fo=1, routed)           0.258     6.688    design_1_i/sobel_hls_0/inst/frame_84_U/ram_reg_0_15_0_0__3_n_0
    SLICE_X46Y115        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185     6.873 r  design_1_i/sobel_hls_0/inst/frame_84_U/q0[2]_i_1__83/O
                         net (fo=1, routed)           0.067     6.940    design_1_i/sobel_hls_0/inst/frame_84_U/q00[2]
    SLICE_X46Y115        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_84_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       2.739     2.955    design_1_i/sobel_hls_0/inst/frame_84_U/ap_clk
    SLICE_X46Y115        FDRE                                         r  design_1_i/sobel_hls_0/inst/frame_84_U/q0_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.337ns (55.613%)  route 0.269ns (44.387%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         0.109     0.389    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X52Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     0.409 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__206/O
                         net (fo=1, routed)           0.074     0.483    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0[1]
    SLICE_X52Y58         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     0.520 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__206/O
                         net (fo=16, routed)          0.086     0.606    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__3/A1
    SLICE_X53Y60         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.900     2.087    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__3/WCLK
    SLICE_X53Y60         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__3/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__5/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.337ns (55.613%)  route 0.269ns (44.387%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         0.109     0.389    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X52Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     0.409 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__206/O
                         net (fo=1, routed)           0.074     0.483    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0[1]
    SLICE_X52Y58         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     0.520 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__206/O
                         net (fo=16, routed)          0.086     0.606    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__5/A1
    SLICE_X53Y60         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__5/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.900     2.087    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__5/WCLK
    SLICE_X53Y60         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__5/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__7/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.337ns (55.613%)  route 0.269ns (44.387%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         0.109     0.389    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X52Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     0.409 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__206/O
                         net (fo=1, routed)           0.074     0.483    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0[1]
    SLICE_X52Y58         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     0.520 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__206/O
                         net (fo=16, routed)          0.086     0.606    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__7/A1
    SLICE_X53Y60         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__7/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.900     2.087    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__7/WCLK
    SLICE_X53Y60         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__7/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__9/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.337ns (55.613%)  route 0.269ns (44.387%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.900ns (routing 0.971ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         0.109     0.389    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X52Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     0.409 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__206/O
                         net (fo=1, routed)           0.074     0.483    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0[1]
    SLICE_X52Y58         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     0.520 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__206/O
                         net (fo=16, routed)          0.086     0.606    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__9/A1
    SLICE_X53Y60         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__9/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.900     2.087    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__9/WCLK
    SLICE_X53Y60         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__9/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_200_U/ram_reg_0_15_0_0__7/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.365ns (60.168%)  route 0.242ns (39.832%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.901ns (routing 0.971ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         0.086     0.366    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X52Y58         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     0.387 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__38/O
                         net (fo=1, routed)           0.052     0.439    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_200_address0[1]
    SLICE_X52Y58         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.064     0.503 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__37/O
                         net (fo=16, routed)          0.103     0.607    design_1_i/sobel_hls_0/inst/frame_200_U/ram_reg_0_15_0_0__7/A1
    SLICE_X53Y59         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_200_U/ram_reg_0_15_0_0__7/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.901     2.088    design_1_i/sobel_hls_0/inst/frame_200_U/ram_reg_0_15_0_0__7/WCLK
    SLICE_X53Y59         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_200_U/ram_reg_0_15_0_0__7/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_200_U/ram_reg_0_15_0_0__9/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.365ns (60.168%)  route 0.242ns (39.832%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.901ns (routing 0.971ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         0.086     0.366    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X52Y58         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     0.387 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__38/O
                         net (fo=1, routed)           0.052     0.439    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_200_address0[1]
    SLICE_X52Y58         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.064     0.503 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__37/O
                         net (fo=16, routed)          0.103     0.607    design_1_i/sobel_hls_0/inst/frame_200_U/ram_reg_0_15_0_0__9/A1
    SLICE_X53Y59         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_200_U/ram_reg_0_15_0_0__9/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.901     2.088    design_1_i/sobel_hls_0/inst/frame_200_U/ram_reg_0_15_0_0__9/WCLK
    SLICE_X53Y59         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_200_U/ram_reg_0_15_0_0__9/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.337ns (54.365%)  route 0.283ns (45.635%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.895ns (routing 0.971ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         0.109     0.389    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X52Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     0.409 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__206/O
                         net (fo=1, routed)           0.074     0.483    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0[1]
    SLICE_X52Y58         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     0.520 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__206/O
                         net (fo=16, routed)          0.100     0.620    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__2/A1
    SLICE_X53Y61         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.895     2.082    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__2/WCLK
    SLICE_X53Y61         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__2/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__4/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.337ns (54.365%)  route 0.283ns (45.635%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.895ns (routing 0.971ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         0.109     0.389    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X52Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     0.409 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__206/O
                         net (fo=1, routed)           0.074     0.483    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0[1]
    SLICE_X52Y58         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     0.520 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__206/O
                         net (fo=16, routed)          0.100     0.620    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__4/A1
    SLICE_X53Y61         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__4/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.895     2.082    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__4/WCLK
    SLICE_X53Y61         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__4/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__6/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.337ns (54.365%)  route 0.283ns (45.635%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.895ns (routing 0.971ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         0.109     0.389    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X52Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     0.409 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__206/O
                         net (fo=1, routed)           0.074     0.483    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0[1]
    SLICE_X52Y58         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     0.520 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__206/O
                         net (fo=16, routed)          0.100     0.620    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__6/A1
    SLICE_X53Y61         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__6/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.895     2.082    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__6/WCLK
    SLICE_X53Y61         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__6/SP/CLK

Slack:                    inf
  Source:                 design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__8/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.337ns (54.365%)  route 0.283ns (45.635%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.895ns (routing 0.971ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X12Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.022     0.022 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.022    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X12Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.084     0.106 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_MULTIPLIER.U<10>
    DSP48E2_X12Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_M_DATA.U_DATA<10>
    DSP48E2_X12Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/tmp_product/DSP_OUTPUT_INST/P[10]
                         net (fo=255, routed)         0.109     0.389    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/P[1]
    SLICE_X52Y57         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     0.409 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_7__206/O
                         net (fo=1, routed)           0.074     0.483    design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0[1]
    SLICE_X52Y58         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.037     0.520 r  design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ram_reg_0_15_0_0_i_3__206/O
                         net (fo=16, routed)          0.100     0.620    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__8/A1
    SLICE_X53Y61         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__8/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=19181, routed)       1.895     2.082    design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__8/WCLK
    SLICE_X53Y61         RAMS32                                       r  design_1_i/sobel_hls_0/inst/frame_199_U/ram_reg_0_15_0_0__8/SP/CLK





