// Seed: 1553573745
module module_0 (
    input supply0 id_0
    , id_2
);
  always @(1 or posedge id_0) begin : LABEL_0
    id_2 = id_2;
    id_2 <= |id_0;
  end
  wire id_3 = id_2;
  assign module_1.id_8 = 0;
endmodule
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input uwire id_3,
    output wand id_4,
    input uwire id_5,
    output tri id_6,
    output tri1 id_7,
    output wand id_8,
    input tri id_9,
    input uwire id_10,
    output tri0 id_11,
    output supply0 id_12,
    output wand id_13,
    input wire module_1,
    input supply0 id_15
);
  static logic id_17;
  ;
  module_0 modCall_1 (id_9);
endmodule
