
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002432    0.018621    0.159649    0.304107 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018621    0.000002    0.304108 v fanout68/A (sg13g2_buf_1)
     4    0.022913    0.077931    0.106483    0.410591 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077931    0.000083    0.410674 v fanout67/A (sg13g2_buf_1)
     5    0.020143    0.071083    0.125680    0.536355 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.071083    0.000124    0.536479 v _202_/A (sg13g2_xor2_1)
     2    0.009205    0.045694    0.100547    0.637026 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.045694    0.000003    0.637029 v _204_/A (sg13g2_xor2_1)
     1    0.001753    0.024378    0.057624    0.694653 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024378    0.000002    0.694655 v _297_/D (sg13g2_dfrbpq_1)
                                              0.694655   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394458   clock uncertainty
                                  0.000000    0.394458   clock reconvergence pessimism
                                 -0.035259    0.359198   library hold time
                                              0.359198   data required time
---------------------------------------------------------------------------------------------
                                              0.359198   data required time
                                             -0.694655   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335457   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002432    0.018621    0.159649    0.304107 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018621    0.000002    0.304108 v fanout68/A (sg13g2_buf_1)
     4    0.022913    0.077931    0.106483    0.410591 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077931    0.000083    0.410674 v fanout67/A (sg13g2_buf_1)
     5    0.020143    0.071083    0.125680    0.536355 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.071083    0.000127    0.536482 v _201_/A (sg13g2_and2_1)
     1    0.003718    0.022894    0.085855    0.622336 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.022894    0.000011    0.622347 v _207_/B1 (sg13g2_a21oi_1)
     2    0.009764    0.074095    0.068861    0.691208 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.074095    0.000019    0.691227 ^ _208_/B (sg13g2_xor2_1)
     1    0.002112    0.025297    0.065105    0.756331 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025297    0.000004    0.756336 v _298_/D (sg13g2_dfrbpq_1)
                                              0.756336   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394446   clock uncertainty
                                  0.000000    0.394446   clock reconvergence pessimism
                                 -0.035551    0.358895   library hold time
                                              0.358895   data required time
---------------------------------------------------------------------------------------------
                                              0.358895   data required time
                                             -0.756336   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397440   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002253    0.021649    0.162126    0.307105 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021649    0.000005    0.307111 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009418    0.057417    0.375902    0.683012 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057417    0.000024    0.683036 ^ fanout77/A (sg13g2_buf_8)
     7    0.041371    0.034224    0.090465    0.773501 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034234    0.000241    0.773742 ^ _128_/A (sg13g2_inv_2)
     5    0.019590    0.037555    0.045010    0.818752 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.037555    0.000004    0.818755 v _293_/D (sg13g2_dfrbpq_1)
                                              0.818755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394979   clock uncertainty
                                  0.000000    0.394979   clock reconvergence pessimism
                                 -0.039302    0.355677   library hold time
                                              0.355677   data required time
---------------------------------------------------------------------------------------------
                                              0.355677   data required time
                                             -0.818755   data arrival time
---------------------------------------------------------------------------------------------
                                              0.463079   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002253    0.021649    0.162126    0.307105 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021649    0.000005    0.307111 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009418    0.057417    0.375902    0.683012 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057417    0.000024    0.683036 ^ fanout77/A (sg13g2_buf_8)
     7    0.041371    0.034224    0.090465    0.773501 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034235    0.000258    0.773759 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001948    0.028490    0.058300    0.832059 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028490    0.000003    0.832063 v _294_/D (sg13g2_dfrbpq_1)
                                              0.832063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394991   clock uncertainty
                                  0.000000    0.394991   clock reconvergence pessimism
                                 -0.036429    0.358561   library hold time
                                              0.358561   data required time
---------------------------------------------------------------------------------------------
                                              0.358561   data required time
                                             -0.832063   data arrival time
---------------------------------------------------------------------------------------------
                                              0.473501   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001860    0.020459    0.160674    0.305134 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020459    0.000002    0.305137 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013638    0.073861    0.389947    0.695084 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.073861    0.000038    0.695122 ^ fanout55/A (sg13g2_buf_8)
     8    0.037802    0.033368    0.097094    0.792216 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.033369    0.000382    0.792598 ^ _195_/B (sg13g2_xor2_1)
     2    0.008902    0.044657    0.078996    0.871594 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044657    0.000012    0.871607 v _196_/B (sg13g2_xor2_1)
     1    0.001529    0.023999    0.051200    0.922807 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.023999    0.000000    0.922808 v _295_/D (sg13g2_dfrbpq_2)
                                              0.922808   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394984   clock uncertainty
                                  0.000000    0.394984   clock reconvergence pessimism
                                 -0.035033    0.359951   library hold time
                                              0.359951   data required time
---------------------------------------------------------------------------------------------
                                              0.359951   data required time
                                             -0.922808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562857   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011826    0.044627    0.182634    0.327081 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.044627    0.000025    0.327106 v fanout61/A (sg13g2_buf_8)
     6    0.033198    0.027948    0.086664    0.413770 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.027954    0.000306    0.414075 v _182_/A (sg13g2_nand2_1)
     1    0.003383    0.025755    0.032336    0.446412 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.025755    0.000005    0.446416 ^ _217_/A (sg13g2_nor3_1)
     1    0.004854    0.030761    0.039666    0.486083 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.030761    0.000024    0.486107 v _218_/A2 (sg13g2_o21ai_1)
     1    0.001787    0.039793    0.068652    0.554759 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.039793    0.000002    0.554761 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003405    0.036612    0.364454    0.919215 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.036612    0.000005    0.919220 ^ _219_/A (sg13g2_inv_1)
     1    0.002607    0.017979    0.028633    0.947853 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017979    0.000009    0.947862 v _301_/D (sg13g2_dfrbpq_1)
                                              0.947862   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394461   clock uncertainty
                                  0.000000    0.394461   clock reconvergence pessimism
                                 -0.033232    0.361229   library hold time
                                              0.361229   data required time
---------------------------------------------------------------------------------------------
                                              0.361229   data required time
                                             -0.947862   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586633   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001860    0.020459    0.160674    0.305134 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.020459    0.000002    0.305137 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013638    0.073861    0.389947    0.695084 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.073861    0.000054    0.695138 ^ fanout56/A (sg13g2_buf_2)
     5    0.025758    0.062959    0.120884    0.816021 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.062959    0.000044    0.816066 ^ _199_/B (sg13g2_xnor2_1)
     2    0.008964    0.066747    0.092458    0.908523 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066747    0.000012    0.908535 v _200_/B (sg13g2_xor2_1)
     1    0.001904    0.024792    0.061327    0.969863 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024792    0.000003    0.969865 v _296_/D (sg13g2_dfrbpq_1)
                                              0.969865   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394978   clock uncertainty
                                  0.000000    0.394978   clock reconvergence pessimism
                                 -0.035257    0.359721   library hold time
                                              0.359721   data required time
---------------------------------------------------------------------------------------------
                                              0.359721   data required time
                                             -0.969865   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610144   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012075    0.057948    0.190429    0.334875 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057948    0.000026    0.334900 ^ fanout61/A (sg13g2_buf_8)
     6    0.033655    0.030862    0.087635    0.422535 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030864    0.000401    0.422936 ^ _212_/A (sg13g2_nor2_1)
     2    0.009222    0.039576    0.049347    0.472282 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039576    0.000013    0.472296 v _213_/C (sg13g2_nand3_1)
     2    0.011624    0.059578    0.071819    0.544114 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.059578    0.000089    0.544204 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001634    0.027199    0.058135    0.602339 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.027199    0.000000    0.602339 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002161    0.034636    0.367734    0.970073 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.034636    0.000005    0.970078 v _300_/D (sg13g2_dfrbpq_2)
                                              0.970078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394980   clock uncertainty
                                  0.000000    0.394980   clock reconvergence pessimism
                                 -0.038457    0.356523   library hold time
                                              0.356523   data required time
---------------------------------------------------------------------------------------------
                                              0.356523   data required time
                                             -0.970078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613555   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002432    0.018621    0.159649    0.304107 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018621    0.000002    0.304108 v fanout68/A (sg13g2_buf_1)
     4    0.022913    0.077931    0.106483    0.410591 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077931    0.000083    0.410674 v fanout67/A (sg13g2_buf_1)
     5    0.020143    0.071083    0.125680    0.536355 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.071083    0.000127    0.536482 v _201_/A (sg13g2_and2_1)
     1    0.003718    0.022894    0.085855    0.622336 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.022894    0.000011    0.622347 v _207_/B1 (sg13g2_a21oi_1)
     2    0.009764    0.074095    0.068861    0.691208 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.074095    0.000019    0.691227 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.006886    0.053169    0.082850    0.774076 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.053169    0.000029    0.774105 v _211_/A (sg13g2_xnor2_1)
     1    0.002549    0.031154    0.068004    0.842109 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.031154    0.000008    0.842117 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001886    0.034002    0.368962    1.211079 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.034002    0.000003    1.211082 v _299_/D (sg13g2_dfrbpq_2)
                                              1.211082   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394452   clock uncertainty
                                  0.000000    0.394452   clock reconvergence pessimism
                                 -0.038386    0.356066   library hold time
                                              0.356066   data required time
---------------------------------------------------------------------------------------------
                                              0.356066   data required time
                                             -1.211082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855016   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000034    5.082586 v _292_/A (sg13g2_inv_1)
     1    0.005883    0.035895    0.043173    5.125759 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035895    0.000016    5.125774 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.125774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000041    0.144461 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394461   clock uncertainty
                                  0.000000    0.394461   clock reconvergence pessimism
                                 -0.104946    0.289514   library removal time
                                              0.289514   data required time
---------------------------------------------------------------------------------------------
                                              0.289514   data required time
                                             -5.125774   data arrival time
---------------------------------------------------------------------------------------------
                                              4.836260   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000223    5.169390 v _129_/A (sg13g2_inv_1)
     1    0.005375    0.031541    0.035737    5.205128 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031541    0.000006    5.205133 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394979   clock uncertainty
                                  0.000000    0.394979   clock reconvergence pessimism
                                 -0.103562    0.291417   library removal time
                                              0.291417   data required time
---------------------------------------------------------------------------------------------
                                              0.291417   data required time
                                             -5.205133   data arrival time
---------------------------------------------------------------------------------------------
                                              4.913717   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000224    5.169391 v _285_/A (sg13g2_inv_1)
     1    0.005565    0.032283    0.036305    5.205696 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032283    0.000009    5.205705 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000029    0.144991 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394991   clock uncertainty
                                  0.000000    0.394991   clock reconvergence pessimism
                                 -0.103784    0.291207   library removal time
                                              0.291207   data required time
---------------------------------------------------------------------------------------------
                                              0.291207   data required time
                                             -5.205705   data arrival time
---------------------------------------------------------------------------------------------
                                              4.914498   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000183    5.169350 v _287_/A (sg13g2_inv_1)
     1    0.005592    0.032386    0.036382    5.205732 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032386    0.000010    5.205743 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205743   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394978   clock uncertainty
                                  0.000000    0.394978   clock reconvergence pessimism
                                 -0.103815    0.291164   library removal time
                                              0.291164   data required time
---------------------------------------------------------------------------------------------
                                              0.291164   data required time
                                             -5.205743   data arrival time
---------------------------------------------------------------------------------------------
                                              4.914579   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000215    5.169383 v _286_/A (sg13g2_inv_1)
     1    0.005781    0.031956    0.036942    5.206324 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.031956    0.000013    5.206337 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.206337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394984   clock uncertainty
                                  0.000000    0.394984   clock reconvergence pessimism
                                 -0.103620    0.291364   library removal time
                                              0.291364   data required time
---------------------------------------------------------------------------------------------
                                              0.291364   data required time
                                             -5.206337   data arrival time
---------------------------------------------------------------------------------------------
                                              4.914973   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027142    0.000218    5.169385 v _288_/A (sg13g2_inv_1)
     1    0.005574    0.032316    0.036330    5.205715 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032316    0.000009    5.205724 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.205724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394458   clock uncertainty
                                  0.000000    0.394458   clock reconvergence pessimism
                                 -0.103875    0.290583   library removal time
                                              0.290583   data required time
---------------------------------------------------------------------------------------------
                                              0.290583   data required time
                                             -5.205724   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915141   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000074    5.169241 v _291_/A (sg13g2_inv_1)
     1    0.006137    0.033310    0.037999    5.207240 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033310    0.000020    5.207261 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.207261   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394980   clock uncertainty
                                  0.000000    0.394980   clock reconvergence pessimism
                                 -0.104019    0.290961   library removal time
                                              0.290961   data required time
---------------------------------------------------------------------------------------------
                                              0.290961   data required time
                                             -5.207261   data arrival time
---------------------------------------------------------------------------------------------
                                              4.916299   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000163    5.169330 v _290_/A (sg13g2_inv_1)
     1    0.006502    0.034705    0.039084    5.208414 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.034705    0.000030    5.208444 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.208444   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.394452   clock uncertainty
                                  0.000000    0.394452   clock reconvergence pessimism
                                 -0.104510    0.289942   library removal time
                                              0.289942   data required time
---------------------------------------------------------------------------------------------
                                              0.289942   data required time
                                             -5.208444   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918501   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003780    0.017750    0.002626    5.002626 v rst (in)
                                                         rst (net)
                      0.017750    0.000000    5.002626 v input1/A (sg13g2_buf_1)
     2    0.012209    0.046150    0.079925    5.082551 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.046150    0.000040    5.082592 v fanout78/A (sg13g2_buf_8)
     8    0.030553    0.027137    0.086576    5.169167 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027137    0.000195    5.169362 v _289_/A (sg13g2_inv_1)
     1    0.006484    0.034638    0.039031    5.208393 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.034638    0.000030    5.208423 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.208423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.394446   clock uncertainty
                                  0.000000    0.394446   clock reconvergence pessimism
                                 -0.104570    0.289876   library removal time
                                              0.289876   data required time
---------------------------------------------------------------------------------------------
                                              0.289876   data required time
                                             -5.208423   data arrival time
---------------------------------------------------------------------------------------------
                                              4.918547   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.009628    0.028597    0.180705    0.325684 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.028597    0.000029    0.325713 v output2/A (sg13g2_buf_1)
     1    0.007572    0.032661    0.073130    0.398843 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.032661    0.000039    0.398882 v sign (out)
                                              0.398882   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.398882   data arrival time
---------------------------------------------------------------------------------------------
                                              5.148882   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000018    0.144980 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.009753    0.034299    0.183352    0.328332 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.034299    0.000010    0.328342 ^ _127_/A (sg13g2_inv_1)
     1    0.004007    0.021242    0.031578    0.359920 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.021242    0.000020    0.359940 v output3/A (sg13g2_buf_1)
     1    0.010906    0.042340    0.078165    0.438104 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.042340    0.000148    0.438252 v signB (out)
                                              0.438252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.438252   data arrival time
---------------------------------------------------------------------------------------------
                                              5.188252   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000227    0.438686 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.002660    0.018805    0.029383    0.468070 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.018805    0.000004    0.468073 v output18/A (sg13g2_buf_1)
     1    0.007837    0.033180    0.069609    0.537682 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.033180    0.000045    0.537727 v sine_out[22] (out)
                                              0.537727   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.537727   data arrival time
---------------------------------------------------------------------------------------------
                                              5.287727   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029075    0.000248    0.436795 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003672    0.020698    0.031236    0.468030 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.020698    0.000016    0.468046 v output11/A (sg13g2_buf_1)
     1    0.007923    0.033481    0.070627    0.538673 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.033481    0.000048    0.538721 v sine_out[16] (out)
                                              0.538721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.538721   data arrival time
---------------------------------------------------------------------------------------------
                                              5.288721   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000224    0.438683 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003007    0.019336    0.030251    0.468934 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.019336    0.000007    0.468941 v output16/A (sg13g2_buf_1)
     1    0.007837    0.033193    0.069835    0.538776 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.033193    0.000045    0.538821 v sine_out[20] (out)
                                              0.538821   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.538821   data arrival time
---------------------------------------------------------------------------------------------
                                              5.288821   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031254    0.000244    0.438703 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003954    0.024955    0.036013    0.474716 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.024955    0.000020    0.474736 v output12/A (sg13g2_buf_1)
     1    0.007923    0.033589    0.072441    0.547177 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033589    0.000048    0.547225 v sine_out[17] (out)
                                              0.547225   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.547225   data arrival time
---------------------------------------------------------------------------------------------
                                              5.297225   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031254    0.000264    0.438723 ^ _160_/A (sg13g2_nor2_1)
     1    0.004269    0.025061    0.037405    0.476128 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.025061    0.000024    0.476152 v output14/A (sg13g2_buf_1)
     1    0.007837    0.033339    0.072274    0.548425 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.033339    0.000045    0.548470 v sine_out[19] (out)
                                              0.548470   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.548470   data arrival time
---------------------------------------------------------------------------------------------
                                              5.298470   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012075    0.057948    0.190429    0.334875 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057948    0.000026    0.334900 ^ fanout61/A (sg13g2_buf_8)
     6    0.033655    0.030862    0.087635    0.422535 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030864    0.000401    0.422936 ^ _212_/A (sg13g2_nor2_1)
     2    0.009222    0.039576    0.049347    0.472282 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039576    0.000043    0.472326 v output26/A (sg13g2_buf_1)
     1    0.010469    0.041435    0.084945    0.557271 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.041435    0.000130    0.557401 v sine_out[2] (out)
                                              0.557401   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.557401   data arrival time
---------------------------------------------------------------------------------------------
                                              5.307401   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000178    0.438637 ^ _281_/A (sg13g2_nor2_1)
     1    0.006963    0.032324    0.043977    0.482614 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.032324    0.000083    0.482697 v output35/A (sg13g2_buf_1)
     1    0.008920    0.036693    0.078033    0.560730 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.036693    0.000079    0.560809 v sine_out[8] (out)
                                              0.560809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.560809   data arrival time
---------------------------------------------------------------------------------------------
                                              5.310809   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011702    0.037650    0.186397    0.331381 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037650    0.000041    0.331422 ^ fanout72/A (sg13g2_buf_8)
     7    0.031779    0.029172    0.077110    0.408532 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029172    0.000226    0.408758 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006015    0.052975    0.071496    0.480254 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.052975    0.000059    0.480313 v output28/A (sg13g2_buf_1)
     1    0.010020    0.040410    0.089573    0.569886 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.040410    0.000115    0.570001 v sine_out[31] (out)
                                              0.570001   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.570001   data arrival time
---------------------------------------------------------------------------------------------
                                              5.320002   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029075    0.000326    0.436872 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004429    0.041460    0.052221    0.489093 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.041460    0.000027    0.489120 v output15/A (sg13g2_buf_1)
     1    0.010469    0.041476    0.085752    0.574872 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.041476    0.000130    0.575002 v sine_out[1] (out)
                                              0.575002   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.575002   data arrival time
---------------------------------------------------------------------------------------------
                                              5.325002   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002432    0.018621    0.159649    0.304107 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018621    0.000002    0.304108 v fanout68/A (sg13g2_buf_1)
     4    0.022913    0.077931    0.106483    0.410591 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077931    0.000269    0.410859 v _283_/A1 (sg13g2_a21oi_1)
     1    0.004712    0.052036    0.089167    0.500026 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.052036    0.000032    0.500058 ^ output6/A (sg13g2_buf_1)
     1    0.008617    0.044503    0.086336    0.586395 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.044503    0.000069    0.586464 ^ sine_out[11] (out)
                                              0.586464   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.586464   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336464   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000155    0.438614 ^ fanout57/A (sg13g2_buf_8)
     8    0.028977    0.027659    0.072948    0.511562 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027659    0.000073    0.511635 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003131    0.018985    0.029471    0.541106 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.018985    0.000009    0.541115 v output17/A (sg13g2_buf_1)
     1    0.007837    0.033184    0.069685    0.610800 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.033184    0.000045    0.610845 v sine_out[21] (out)
                                              0.610845   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.610845   data arrival time
---------------------------------------------------------------------------------------------
                                              5.360845   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000027    0.144446 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012075    0.057948    0.190429    0.334875 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.057948    0.000026    0.334900 ^ fanout61/A (sg13g2_buf_8)
     6    0.033655    0.030862    0.087635    0.422535 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.030867    0.000685    0.423220 ^ fanout60/A (sg13g2_buf_8)
     8    0.029147    0.027717    0.072827    0.496047 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.027718    0.000110    0.496156 ^ _275_/A (sg13g2_nor2_1)
     1    0.005172    0.027070    0.038245    0.534402 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.027070    0.000040    0.534442 v output30/A (sg13g2_buf_1)
     1    0.010289    0.040622    0.079148    0.613590 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.040622    0.000124    0.613714 v sine_out[3] (out)
                                              0.613714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.613714   data arrival time
---------------------------------------------------------------------------------------------
                                              5.363715   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000155    0.438614 ^ fanout57/A (sg13g2_buf_8)
     8    0.028977    0.027659    0.072948    0.511562 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027659    0.000018    0.511580 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004408    0.022410    0.032598    0.544179 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022410    0.000028    0.544206 v output13/A (sg13g2_buf_1)
     1    0.007923    0.033525    0.071357    0.615563 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033525    0.000048    0.615611 v sine_out[18] (out)
                                              0.615611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.615611   data arrival time
---------------------------------------------------------------------------------------------
                                              5.365611   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000152    0.432078 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025791    0.077175    0.509253 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025791    0.000058    0.509311 v _180_/A (sg13g2_nand2_1)
     1    0.002960    0.023097    0.030440    0.539751 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.023097    0.000006    0.539757 ^ output24/A (sg13g2_buf_1)
     1    0.009370    0.046643    0.076107    0.615865 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.046643    0.000092    0.615956 ^ sine_out[28] (out)
                                              0.615956   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.615956   data arrival time
---------------------------------------------------------------------------------------------
                                              5.365956   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000085    0.349500 ^ fanout58/A (sg13g2_buf_8)
     8    0.034290    0.031253    0.088959    0.438459 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031253    0.000155    0.438614 ^ fanout57/A (sg13g2_buf_8)
     8    0.028977    0.027659    0.072948    0.511562 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027659    0.000148    0.511710 ^ _167_/A (sg13g2_nor2_1)
     1    0.004652    0.026254    0.036974    0.548684 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026254    0.000032    0.548716 v output19/A (sg13g2_buf_1)
     1    0.008314    0.034763    0.073953    0.622668 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.034763    0.000060    0.622728 v sine_out[23] (out)
                                              0.622728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.622728   data arrival time
---------------------------------------------------------------------------------------------
                                              5.372728   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000152    0.432078 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025791    0.077175    0.509253 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025791    0.000155    0.509407 v _170_/A (sg13g2_nand2_1)
     1    0.005357    0.031882    0.037505    0.546912 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031882    0.000044    0.546956 ^ output20/A (sg13g2_buf_1)
     1    0.008314    0.042764    0.076797    0.623753 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.042764    0.000060    0.623813 ^ sine_out[24] (out)
                                              0.623813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.623813   data arrival time
---------------------------------------------------------------------------------------------
                                              5.373813   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000152    0.432078 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025791    0.077175    0.509253 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025791    0.000034    0.509287 v _175_/A (sg13g2_nand2_1)
     1    0.004604    0.029097    0.035285    0.544572 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.029097    0.000029    0.544601 ^ output22/A (sg13g2_buf_1)
     1    0.010065    0.049518    0.080712    0.625313 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.049518    0.000116    0.625429 ^ sine_out[26] (out)
                                              0.625429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.625429   data arrival time
---------------------------------------------------------------------------------------------
                                              5.375429   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000152    0.432078 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025791    0.077175    0.509253 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025791    0.000159    0.509412 v _172_/A (sg13g2_nand2_1)
     1    0.005842    0.033699    0.038933    0.548345 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.033699    0.000054    0.548399 ^ output21/A (sg13g2_buf_1)
     1    0.009016    0.045545    0.079630    0.628029 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.045545    0.000080    0.628109 ^ sine_out[25] (out)
                                              0.628109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.628109   data arrival time
---------------------------------------------------------------------------------------------
                                              5.378109   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000152    0.432078 v fanout57/A (sg13g2_buf_8)
     8    0.028238    0.025791    0.077175    0.509253 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025791    0.000014    0.509267 v _176_/B1 (sg13g2_o21ai_1)
     1    0.004256    0.032362    0.039945    0.549212 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.032362    0.000023    0.549235 ^ output23/A (sg13g2_buf_1)
     1    0.009327    0.046718    0.079962    0.629197 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.046718    0.000090    0.629287 ^ sine_out[27] (out)
                                              0.629287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.629287   data arrival time
---------------------------------------------------------------------------------------------
                                              5.379287   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011454    0.030988    0.183181    0.328165 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.030988    0.000040    0.328205 v fanout72/A (sg13g2_buf_8)
     7    0.030457    0.026612    0.079268    0.407473 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.026617    0.000126    0.407599 v _215_/C (sg13g2_nand3_1)
     2    0.007008    0.041364    0.052171    0.459770 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.041364    0.000021    0.459790 ^ _284_/B (sg13g2_and2_1)
     1    0.006299    0.038217    0.096207    0.555998 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.038217    0.000063    0.556060 ^ output7/A (sg13g2_buf_1)
     1    0.008444    0.043446    0.079896    0.635957 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.043446    0.000064    0.636020 ^ sine_out[12] (out)
                                              0.636020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.636020   data arrival time
---------------------------------------------------------------------------------------------
                                              5.386020   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029076    0.000334    0.436880 ^ _255_/A (sg13g2_nor4_1)
     1    0.003487    0.031874    0.040380    0.477260 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.031874    0.000006    0.477266 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004312    0.061147    0.063956    0.541222 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.061147    0.000024    0.541246 ^ output4/A (sg13g2_buf_1)
     1    0.011252    0.054919    0.097965    0.639212 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.054919    0.000160    0.639372 ^ sine_out[0] (out)
                                              0.639372   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.639372   data arrival time
---------------------------------------------------------------------------------------------
                                              5.389372   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000022    0.144984 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.011702    0.037650    0.186397    0.331381 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037650    0.000041    0.331422 ^ fanout72/A (sg13g2_buf_8)
     7    0.031779    0.029172    0.077110    0.408532 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.029172    0.000267    0.408799 ^ _140_/B (sg13g2_nor2_2)
     5    0.020158    0.039139    0.048494    0.457293 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039139    0.000048    0.457341 v _144_/A (sg13g2_nand2_1)
     2    0.009086    0.048515    0.053445    0.510786 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.048515    0.000006    0.510792 ^ _145_/B (sg13g2_nand2_1)
     1    0.002931    0.032338    0.052939    0.563731 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.032338    0.000006    0.563738 v output9/A (sg13g2_buf_1)
     1    0.007923    0.033776    0.075587    0.639325 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033776    0.000048    0.639373 v sine_out[14] (out)
                                              0.639373   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.639373   data arrival time
---------------------------------------------------------------------------------------------
                                              5.389373   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029070    0.000105    0.436651 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039140    0.047376    0.484028 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039140    0.000020    0.484048 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039267    0.044980    0.529028 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039267    0.000020    0.529048 ^ _278_/A (sg13g2_nor2_1)
     1    0.003416    0.025183    0.038246    0.567295 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.025183    0.000012    0.567307 v output33/A (sg13g2_buf_1)
     1    0.010013    0.039760    0.077664    0.644971 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.039760    0.000116    0.645087 v sine_out[6] (out)
                                              0.645087   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.645087   data arrival time
---------------------------------------------------------------------------------------------
                                              5.395087   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029070    0.000105    0.436651 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039140    0.047376    0.484028 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039140    0.000020    0.484048 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039267    0.044980    0.529028 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039267    0.000032    0.529061 ^ _279_/A (sg13g2_nor2_1)
     1    0.005446    0.030578    0.043393    0.572453 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.030578    0.000047    0.572501 v output34/A (sg13g2_buf_1)
     1    0.009225    0.037548    0.078036    0.650537 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.037548    0.000089    0.650626 v sine_out[7] (out)
                                              0.650626   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.650626   data arrival time
---------------------------------------------------------------------------------------------
                                              5.400625   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000048    0.079282 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019477    0.023094    0.065680    0.144962 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023094    0.000017    0.144979 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.011984    0.057607    0.190452    0.335430 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.057607    0.000067    0.335498 ^ fanout69/A (sg13g2_buf_8)
     8    0.032492    0.030358    0.087090    0.422587 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.030359    0.000335    0.422922 ^ _125_/A (sg13g2_inv_2)
     3    0.018100    0.034568    0.041727    0.464649 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.034568    0.000056    0.464705 v _161_/A (sg13g2_nand2_2)
     3    0.015571    0.042517    0.046780    0.511485 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.042519    0.000186    0.511671 ^ _280_/A2 (sg13g2_a21oi_1)
     1    0.004480    0.033912    0.067642    0.579313 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.033912    0.000029    0.579342 v output36/A (sg13g2_buf_1)
     1    0.008920    0.036731    0.078711    0.658053 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.036731    0.000079    0.658132 v sine_out[9] (out)
                                              0.658132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.658132   data arrival time
---------------------------------------------------------------------------------------------
                                              5.408133   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029070    0.000105    0.436651 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039140    0.047376    0.484028 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039140    0.000020    0.484048 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039267    0.044980    0.529028 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039267    0.000033    0.529061 ^ _277_/A (sg13g2_nor2_1)
     1    0.007009    0.034811    0.047349    0.576410 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.034811    0.000082    0.576492 v output32/A (sg13g2_buf_1)
     1    0.010282    0.040774    0.082444    0.658936 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.040774    0.000124    0.659060 v sine_out[5] (out)
                                              0.659060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659060   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409060   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029075    0.000318    0.436865 ^ _143_/A (sg13g2_nor2_1)
     2    0.007972    0.035670    0.045548    0.482412 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.035670    0.000026    0.482438 v _147_/A (sg13g2_nand2_1)
     2    0.007668    0.042459    0.047806    0.530245 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.042459    0.000012    0.530257 ^ _149_/B (sg13g2_nand2_1)
     1    0.003392    0.033064    0.052936    0.583193 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.033064    0.000012    0.583205 v output10/A (sg13g2_buf_1)
     1    0.007923    0.033795    0.075897    0.659102 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033795    0.000048    0.659149 v sine_out[15] (out)
                                              0.659149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659149   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409149   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023782    0.059918    0.204963    0.349415 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.059918    0.000155    0.349570 ^ fanout59/A (sg13g2_buf_8)
     8    0.029310    0.029070    0.086976    0.436546 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029070    0.000105    0.436651 ^ _130_/B (sg13g2_nor2_1)
     2    0.010181    0.039140    0.047376    0.484028 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039140    0.000020    0.484048 v _136_/B (sg13g2_nand2b_2)
     4    0.013543    0.039267    0.044980    0.529028 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039267    0.000033    0.529062 ^ _276_/A (sg13g2_nor2_1)
     1    0.007252    0.035499    0.047964    0.577025 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.035499    0.000088    0.577114 v output31/A (sg13g2_buf_1)
     1    0.010289    0.040810    0.082756    0.659870 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.040810    0.000124    0.659994 v sine_out[4] (out)
                                              0.659994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659994   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409995   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000180    0.432106 v _183_/B (sg13g2_and2_1)
     2    0.006876    0.031475    0.080706    0.512811 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.031475    0.000009    0.512820 v _186_/A1 (sg13g2_a21oi_1)
     1    0.003435    0.042254    0.065602    0.578423 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.042254    0.000012    0.578435 ^ output27/A (sg13g2_buf_1)
     1    0.009702    0.048436    0.085305    0.663740 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.048436    0.000106    0.663846 ^ sine_out[30] (out)
                                              0.663846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.663846   data arrival time
---------------------------------------------------------------------------------------------
                                              5.413846   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002432    0.018621    0.159649    0.304107 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.018621    0.000002    0.304108 v fanout68/A (sg13g2_buf_1)
     4    0.022913    0.077931    0.106483    0.410591 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.077932    0.000347    0.410938 v fanout65/A (sg13g2_buf_8)
     8    0.035901    0.029885    0.103730    0.514669 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029892    0.000109    0.514778 v _139_/A1 (sg13g2_a21oi_1)
     1    0.003947    0.048096    0.068095    0.582873 ^ _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.048096    0.000019    0.582892 ^ output8/A (sg13g2_buf_1)
     1    0.008270    0.043058    0.083630    0.666523 ^ output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.043058    0.000058    0.666581 ^ sine_out[13] (out)
                                              0.666581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.666581   data arrival time
---------------------------------------------------------------------------------------------
                                              5.416581   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000178    0.432105 v _181_/B (sg13g2_and2_1)
     4    0.015990    0.057967    0.103727    0.535832 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.057967    0.000039    0.535871 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003294    0.034749    0.047176    0.583047 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.034749    0.000010    0.583057 ^ output29/A (sg13g2_buf_1)
     1    0.010367    0.050841    0.084023    0.667079 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.050841    0.000129    0.667208 ^ sine_out[32] (out)
                                              0.667208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.667208   data arrival time
---------------------------------------------------------------------------------------------
                                              5.417208   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000032    0.144452 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.023247    0.048068    0.198873    0.343325 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048068    0.000083    0.343408 v fanout58/A (sg13g2_buf_8)
     8    0.033468    0.028153    0.088518    0.431926 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028153    0.000180    0.432106 v _183_/B (sg13g2_and2_1)
     2    0.006876    0.031475    0.080706    0.512811 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.031475    0.000001    0.512812 v _184_/A2 (sg13g2_a21oi_1)
     1    0.003767    0.044007    0.075940    0.588753 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.044007    0.000017    0.588770 ^ output25/A (sg13g2_buf_1)
     1    0.008227    0.042774    0.081748    0.670518 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.042774    0.000057    0.670575 ^ sine_out[29] (out)
                                              0.670575   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.670575   data arrival time
---------------------------------------------------------------------------------------------
                                              5.420575   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.012840    0.029018    0.010568    0.010568 ^ clk (in)
                                                         clk (net)
                      0.029021    0.000000    0.010568 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020794    0.023919    0.068667    0.079234 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023919    0.000070    0.079304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018045    0.022454    0.065116    0.144420 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022454    0.000038    0.144458 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002491    0.022880    0.162512    0.306970 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.022880    0.000002    0.306972 ^ fanout68/A (sg13g2_buf_1)
     4    0.023146    0.100646    0.116238    0.423209 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.100678    0.000352    0.423561 ^ fanout65/A (sg13g2_buf_8)
     8    0.036685    0.034069    0.109146    0.532708 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.034069    0.000118    0.532825 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.004914    0.035002    0.062265    0.595090 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.035002    0.000036    0.595126 v output5/A (sg13g2_buf_1)
     1    0.008920    0.036757    0.079176    0.674303 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.036757    0.000079    0.674382 v sine_out[10] (out)
                                              0.674382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.674382   data arrival time
---------------------------------------------------------------------------------------------
                                              5.424382   slack (MET)



