<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FFT_VGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adc_fifo_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adc_fifo_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adc_fifo_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fft.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fft.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fft.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fft.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fft.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fft.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fft.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fft.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fft_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fft_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fft_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fft_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1403493089" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1403493089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404072434" xil_pn:in_ck="-3285026301098755131" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1404072434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adc_fifo_tb.vhd"/>
      <outfile xil_pn:name="fft.vhd"/>
      <outfile xil_pn:name="fft_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1404072434" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3985323921684178442" xil_pn:start_ts="1404072434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404072434" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4398996252602901900" xil_pn:start_ts="1404072434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1404072284" xil_pn:in_ck="-3791401853475123710" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5258488815058935184" xil_pn:start_ts="1404072284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1404072434" xil_pn:in_ck="-4212697943801049431" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1404072434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adc_fifo_tb.vhd"/>
      <outfile xil_pn:name="fft.vhd"/>
      <outfile xil_pn:name="fft_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1404072437" xil_pn:in_ck="5603376069994463719" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4056740716018565684" xil_pn:start_ts="1404072434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adc_fifo_tb_beh.prj"/>
      <outfile xil_pn:name="adc_fifo_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1404072437" xil_pn:in_ck="4274868247208441363" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5381763898064873223" xil_pn:start_ts="1404072437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adc_fifo_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1403492548" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1403492548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403492548" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1348832129017083615" xil_pn:start_ts="1403492548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403522831" xil_pn:in_ck="-3791401853475123710" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5258488815058935184" xil_pn:start_ts="1403522831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/adc_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_core.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403492548" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1431582147170913635" xil_pn:start_ts="1403492548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1403492548" xil_pn:in_ck="3657303816762537483" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1403492548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1403492548" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3059699498099915302" xil_pn:start_ts="1403492548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1403558441" xil_pn:in_ck="4234917402038342930" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1923470259474873943" xil_pn:start_ts="1403558427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fft.lso"/>
      <outfile xil_pn:name="fft.ngc"/>
      <outfile xil_pn:name="fft.ngr"/>
      <outfile xil_pn:name="fft.prj"/>
      <outfile xil_pn:name="fft.stx"/>
      <outfile xil_pn:name="fft.syr"/>
      <outfile xil_pn:name="fft.xst"/>
      <outfile xil_pn:name="fft_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
