#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan 15 02:49:51 2023
# Process ID: 19732
# Current directory: /home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1
# Command line: vivado -log design_1_v_frmbuf_wr_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_frmbuf_wr_0_0.tcl
# Log file: /home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0.vds
# Journal file: /home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_v_frmbuf_wr_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/Tesis/Petalinux_Projects/ov7670/ov7670.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(ap_clk)' for design_1_v_frmbuf_wr_0_0.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'petalinux' on host 'kuhiu-Aspire-A515-51G' (Linux_x86_64 version 5.15.0-57-generic) on Sun Jan 15 02:50:06 UTC 2023
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1'
Sourcing Tcl script '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0'.
INFO: [HLS 200-10] Adding design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 828.027 ; gain = 128.000 ; free physical = 2810 ; free virtual = 17448
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 828.027 ; gain = 128.000 ; free physical = 2809 ; free virtual = 17448
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:209).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:210).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 892.027 ; gain = 192.000 ; free physical = 2721 ; free virtual = 17364
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:286: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 892.027 ; gain = 192.000 ; free physical = 2604 ; free virtual = 17248
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:276) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:312) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:383) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:419) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:453) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:622) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-7.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:742) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-8.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:781) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:186) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:279) in function 'MultiPixStream2Bytes' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:282) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:284) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:315) in function 'MultiPixStream2Bytes' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:318) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:386) in function 'MultiPixStream2Bytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:389) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:391) in function 'MultiPixStream2Bytes' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:422) in function 'MultiPixStream2Bytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:425) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:456) in function 'MultiPixStream2Bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:459) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:625) in function 'MultiPixStream2Bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:628) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1.2.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:630) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:637) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:745) in function 'MultiPixStream2Bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:748) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.1.2.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:750) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-7.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:757) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:784) in function 'MultiPixStream2Bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:787) in function 'MultiPixStream2Bytes' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:202) in function 'AXIvideo2MultiPixStream' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:204) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:258) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.5'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.7'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.6'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:161) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_frmbuf_wr' , detected/extracted 5 process function(s): 
	 'Block__proc'
	 'AXIvideo2MultiPixStream'
	 'Block__proc86'
	 'MultiPixStream2Bytes'
	 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_RGBX8_YUVX8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:274:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_RGBX8_YUVX8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:274:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_BGRX8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:310:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_BGRX8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:310:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_YUYV8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:381:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_YUYV8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:381:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_UYVY8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:417:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_UYVY8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:417:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_Y_UV8_Y_UV8_420' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:451:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_Y_UV8_Y_UV8_420' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:451:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_RGB8_YUV8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:620:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_RGB8_YUV8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:620:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_BGR8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:740:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_BGR8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:740:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_Y8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:779:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_Y8' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:779:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 1023 for loop 'loop_Bytes2AXIMMvideo_2planes' in function 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 2160)) for loop 'loop_Bytes2AXIMMvideo_2planes' in function 'Bytes2AXIMMvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:608:86) to (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:618:23) in function 'MultiPixStream2Bytes'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:727:86) to (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:738:23) in function 'MultiPixStream2Bytes'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:185:53) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 990.664 ; gain = 290.637 ; free physical = 2432 ; free virtual = 17089
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:49:9)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstImg.V' with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1022.996 ; gain = 322.969 ; free physical = 2372 ; free virtual = 17021
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_wr' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc4' to 'Block_proc4'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc86' to 'Block_proc86'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.72 seconds; current allocated memory: 304.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 304.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 304.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 304.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 304.771 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 305.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 305.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 305.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_Y8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop_BGR8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop_RGB8_YUV8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop_Y_UV8_Y_UV8_420.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop_UYVY8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'loop_YUYV8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'loop_BGRX8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'loop_RGBX8_YUVX8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (8.99375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'MultiPixStream2Bytes' consists of the following:
	fifo read on port 'mul_ln135_loc' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:135) [25]  (3.63 ns)
	'add' operation ('add_ln263', /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:263->/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:135) [1023]  (2.08 ns)
	'add' operation ('add_ln281', /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:281->/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:135) [1027]  (1.81 ns)
	blocking operation 1.47 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 308.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.97 seconds; current allocated memory: 312.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_Bytes2AXIMMvideo_2planes.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_Bytes2AXIMMvideo_2planes.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.92 seconds; current allocated memory: 313.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 314.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 314.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 315.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc4'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 315.998 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 313.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 314.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_wr_mul_mul_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc86'.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 316.273 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 323.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo'.
INFO: [HLS 200-111]  Elapsed time: 15.28 seconds; current allocated memory: 340.742 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_stride' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_frm_buffer_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_frm_buffer2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_wr' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_stride', 'HwReg_video_format', 'HwReg_frm_buffer_V', 'HwReg_frm_buffer2_V' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_wr'.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 342.229 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast5_l_2_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_cast6_lo_1_U(design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer_V_c_U(design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer2_V_s_35_U(design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln125_loc_chan_U(design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln132_loc_chan_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_0_V_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_1_V_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_2_V_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast5_l_1_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_cast6_lo_U(design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln135_loc_c_U(design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln135_loc_c_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane0_V_s_U(design_1_v_frmbuf_wr_0_0_fifo_w64_d270_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane1_V_s_U(design_1_v_frmbuf_wr_0_0_fifo_w64_d270_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast5_l_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln135_loc_c11_U(design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln135_loc_c12_U(design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Bytes2AXIMMvideo_U0_U(design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2Bytes_U0_U(design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 1022.996 ; gain = 322.969 ; free physical = 2021 ; free virtual = 16709
INFO: [VHDL 208-304] Generating VHDL RTL for v_frmbuf_wr with prefix design_1_v_frmbuf_wr_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_frmbuf_wr with prefix design_1_v_frmbuf_wr_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jan 15 02:51:54 2023...
INFO: [HLS 200-112] Total elapsed time: 108.99 seconds; peak allocated memory: 342.229 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Jan 15 02:51:54 2023...
compile_c: Time (s): cpu = 00:01:46 ; elapsed = 00:01:52 . Memory (MB): peak = 1422.754 ; gain = 5.938 ; free physical = 2742 ; free virtual = 17381
Command: synth_design -top design_1_v_frmbuf_wr_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20175 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1773.809 ; gain = 153.715 ; free physical = 2305 ; free virtual = 16964
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/synth/design_1_v_frmbuf_wr_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.v:236]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi' (1#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_throttl' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:718]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo' (2#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized0' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized0' (2#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_throttl' (3#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:718]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_write' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:1720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized1' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized1' (3#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice' (4#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized2' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized2' (4#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_buffer' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_buffer' (5#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized3' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized3' (5#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized4' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized4' (5#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:2093]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_write' (6#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:1720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_read' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:914]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_buffer__parameterized0' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_buffer__parameterized0' (6#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0' (6#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized5' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized5' (6#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:1267]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_read' (7#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:914]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi' (8#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL_rom' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL_rom.dat' is read successfully [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL_rom' (9#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL' (10#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_BYTES_PER_PIXEL.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE_rom' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE_rom.dat' is read successfully [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE_rom' (11#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE' (12#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc4_MEMORY2LIVE.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:120]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s' (14#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1214]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1216]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr' (15#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16s_16s_16_1_1' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16s_16s_16_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16s_16s_16_1_1_DSP48_0' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16s_16s_16_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16s_16s_16_1_1_DSP48_0' (16#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16s_16s_16_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16s_16s_16_1_1' (17#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16s_16s_16_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:185]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_DSP48_1' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_DSP48_1' (19#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1' (20#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:6401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:6403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:6407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:6409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:6413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:6417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:6419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:6421]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes' (21#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A_shiftReg' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A_shiftReg' (23#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A' (24#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A_shiftReg' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A_shiftReg' (25#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A' (26#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w11_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A_shiftReg' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A_shiftReg' (27#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A' (28#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A_shiftReg' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A_shiftReg' (29#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A' (30#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w16_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_shiftReg' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A_shiftReg' (31#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A' (32#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w64_d270_B' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w64_d270_B.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w64_d270_B' (33#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w64_d270_B.v:8]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_shiftReg' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_shiftReg' (34#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0' (35#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_shiftReg' [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_shiftReg' (36#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0' (37#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:42]
WARNING: [Synth 8-7023] instance 'inst' of module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr' has 74 connections declared, but only 64 given [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/synth/design_1_v_frmbuf_wr_0_0.v:269]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0' (39#1) [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/synth/design_1_v_frmbuf_wr_0_0.v:58]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_ARREADY
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RVALID
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[63]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[62]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[61]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[60]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[59]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[58]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[57]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[56]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[55]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[54]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[53]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[52]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[51]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[50]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[49]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[48]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[47]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[46]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[45]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[44]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[43]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[42]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[41]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[40]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[39]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[38]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[37]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[36]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[35]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[34]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[33]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[32]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[31]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[30]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[29]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[28]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[27]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[26]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[25]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[24]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[23]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[22]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[21]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[20]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[19]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[18]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[17]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[16]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[15]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[14]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[13]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[12]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[11]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[10]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[9]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[8]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[7]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[6]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[5]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[4]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[3]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RLAST
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RID[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RUSER[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RRESP[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RRESP[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_BRESP[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_BRESP[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_BID[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_BUSER[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port dstImg_V_offset_dout[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port dstImg_V_offset_dout[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port dstImg_V_offset_dout[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port dstImg2_V_offset_dout[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port dstImg2_V_offset_dout[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port dstImg2_V_offset_dout[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port StrideInBytes[2]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port StrideInBytes[1]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port StrideInBytes[0]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes has unconnected port HwReg_width_cast6_loc_dout[10]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes has unconnected port HwReg_width_cast6_loc_dout[9]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes has unconnected port HwReg_width_cast6_loc_dout[8]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes has unconnected port HwReg_width_cast6_loc_dout[7]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes has unconnected port HwReg_width_cast6_loc_dout[6]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes has unconnected port HwReg_width_cast6_loc_dout[5]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes has unconnected port HwReg_width_cast6_loc_dout[4]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes has unconnected port HwReg_width_cast6_loc_dout[3]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Block_proc86 has unconnected port HwReg_video_format[15]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Block_proc86 has unconnected port HwReg_video_format[14]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Block_proc86 has unconnected port HwReg_video_format[13]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Block_proc86 has unconnected port HwReg_video_format[12]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Block_proc86 has unconnected port HwReg_video_format[11]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Block_proc86 has unconnected port HwReg_video_format[10]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Block_proc86 has unconnected port HwReg_video_format[9]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Block_proc86 has unconnected port HwReg_video_format[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1894.949 ; gain = 274.855 ; free physical = 2252 ; free virtual = 16916
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.762 ; gain = 292.668 ; free physical = 2282 ; free virtual = 16933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1912.762 ; gain = 292.668 ; free physical = 2282 ; free virtual = 16933
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.324 ; gain = 0.000 ; free physical = 2042 ; free virtual = 16703
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2163.230 ; gain = 11.906 ; free physical = 2026 ; free virtual = 16687
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2189 ; free virtual = 16848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2188 ; free virtual = 16848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2188 ; free virtual = 16848
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:885]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:620]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:620]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_i_i_reg_531_reg' and it is trimmed from '11' to '10' bits. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:699]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w64_d270_B.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2172 ; free virtual = 16837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_406/ap_return_reg' and it is trimmed from '11' to '10' bits. [/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:58]
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln963_reg_677_reg[32]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln963_reg_677_reg[31]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln963_reg_677_reg[30]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln963_reg_677_reg[29]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln321_reg_672_reg[29]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[30]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[29]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[28]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[27]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[26]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[25]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[24]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[23]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[22]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[21]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[20]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[19]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[18]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[17]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[16]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[15]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[14]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[13]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[12]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[11]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[10]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[9]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[8]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[7]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[6]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[5]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[4]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[3]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[2]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[1]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_666_reg[0]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/trunc_ln_i_reg_645_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Bytes2AXIMMvideo_U0/\empty_reg_666_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/start_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[64]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_2_fu_444_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_448_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2MultiPixStr_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc86_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[62]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[61]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[60]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[59]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[58]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[57]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[56]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[54]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[53]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[52]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[51]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[50]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[49]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[48]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[47]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]' (FDE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]'
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[62]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[61]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[60]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[59]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[58]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[57]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[56]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[55]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[46]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2772 ; free virtual = 17457
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/v_frmbuf_wr_mm_video_m_axi_U/i_1_14/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane0_V_s_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane1_V_s_U/i_1_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2643 ; free virtual = 17324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2674 ; free virtual = 17346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane0_V_s_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane1_V_s_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2663 ; free virtual = 17345
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2664 ; free virtual = 17346
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2664 ; free virtual = 17346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2664 ; free virtual = 17346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2664 ; free virtual = 17346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2663 ; free virtual = 17345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2663 ; free virtual = 17345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   184|
|2     |DSP48E1   |     2|
|3     |DSP48E1_2 |     1|
|4     |LUT1      |   106|
|5     |LUT2      |   307|
|6     |LUT3      |   734|
|7     |LUT4      |   620|
|8     |LUT5      |   649|
|9     |LUT6      |  1512|
|10    |MUXF7     |    94|
|11    |MUXF8     |    47|
|12    |RAMB36E1  |     3|
|13    |SRL16E    |   166|
|14    |SRLC32E   |   188|
|15    |FDRE      |  4755|
|16    |FDSE      |    63|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2663 ; free virtual = 17345
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 145 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 2163.230 ; gain = 292.668 ; free physical = 2724 ; free virtual = 17406
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 2163.230 ; gain = 543.137 ; free physical = 2724 ; free virtual = 17406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 331 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.230 ; gain = 0.000 ; free physical = 2683 ; free virtual = 17364
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
342 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2163.230 ; gain = 740.477 ; free physical = 2786 ; free virtual = 17468
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.230 ; gain = 0.000 ; free physical = 2786 ; free virtual = 17468
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_frmbuf_wr_0_0, cache-ID = eb1268ee2f39b5ee
INFO: [Coretcl 2-1174] Renamed 67 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.242 ; gain = 0.000 ; free physical = 2759 ; free virtual = 17463
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/user/project/smartnav-vivado.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_frmbuf_wr_0_0_utilization_synth.rpt -pb design_1_v_frmbuf_wr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 15 02:53:21 2023...
