
I2C_Driver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000037d8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000004c  00800060  000037d8  0000386c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000022  008000ac  008000ac  000038b8  2**0
                  ALLOC
  3 .debug_aranges 00000538  00000000  00000000  000038b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000092e  00000000  00000000  00003df0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003a1d  00000000  00000000  0000471e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001c02  00000000  00000000  0000813b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000308d  00000000  00000000  00009d3d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000710  00000000  00000000  0000cdcc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000b95  00000000  00000000  0000d4dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000088e  00000000  00000000  0000e071  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000003a0  00000000  00000000  0000e8ff  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 d7 0b 	jmp	0x17ae	; 0x17ae <__vector_1>
       8:	0c 94 04 0c 	jmp	0x1808	; 0x1808 <__vector_2>
       c:	0c 94 31 0c 	jmp	0x1862	; 0x1862 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 15 07 	jmp	0xe2a	; 0xe2a <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 0d 09 	jmp	0x121a	; 0x121a <__vector_10>
      2c:	0c 94 a5 08 	jmp	0x114a	; 0x114a <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 ed       	ldi	r30, 0xD8	; 216
      68:	f7 e3       	ldi	r31, 0x37	; 55
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 3a       	cpi	r26, 0xAC	; 172
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ac ea       	ldi	r26, 0xAC	; 172
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 3c       	cpi	r26, 0xCE	; 206
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 54 1b 	call	0x36a8	; 0x36a8 <main>
      8a:	0c 94 ea 1b 	jmp	0x37d4	; 0x37d4 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 b3 1b 	jmp	0x3766	; 0x3766 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 cf 1b 	jmp	0x379e	; 0x379e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 bf 1b 	jmp	0x377e	; 0x377e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 db 1b 	jmp	0x37b6	; 0x37b6 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 bf 1b 	jmp	0x377e	; 0x377e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 db 1b 	jmp	0x37b6	; 0x37b6 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 b3 1b 	jmp	0x3766	; 0x3766 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 cf 1b 	jmp	0x379e	; 0x379e <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 bb 1b 	jmp	0x3776	; 0x3776 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 d7 1b 	jmp	0x37ae	; 0x37ae <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 bf 1b 	jmp	0x377e	; 0x377e <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 db 1b 	jmp	0x37b6	; 0x37b6 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 bf 1b 	jmp	0x377e	; 0x377e <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 db 1b 	jmp	0x37b6	; 0x37b6 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 bf 1b 	jmp	0x377e	; 0x377e <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 db 1b 	jmp	0x37b6	; 0x37b6 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 c3 1b 	jmp	0x3786	; 0x3786 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 df 1b 	jmp	0x37be	; 0x37be <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <TIM1_voidInit>:
void (* tim1_callback_ptr)(void);

///////////////////////////////////////
// Normal Mode
void TIM1_voidInit(void)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
	TCNT1_Register = 0;
     ca6:	ec e4       	ldi	r30, 0x4C	; 76
     ca8:	f0 e0       	ldi	r31, 0x00	; 0
     caa:	11 82       	std	Z+1, r1	; 0x01
     cac:	10 82       	st	Z, r1

	/* Select Normal (OVF) Mode */
	CLEAR_BIT(TCCR1A_Register, WGM10);
     cae:	af e4       	ldi	r26, 0x4F	; 79
     cb0:	b0 e0       	ldi	r27, 0x00	; 0
     cb2:	ef e4       	ldi	r30, 0x4F	; 79
     cb4:	f0 e0       	ldi	r31, 0x00	; 0
     cb6:	80 81       	ld	r24, Z
     cb8:	8e 7f       	andi	r24, 0xFE	; 254
     cba:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1A_Register, WGM11);
     cbc:	af e4       	ldi	r26, 0x4F	; 79
     cbe:	b0 e0       	ldi	r27, 0x00	; 0
     cc0:	ef e4       	ldi	r30, 0x4F	; 79
     cc2:	f0 e0       	ldi	r31, 0x00	; 0
     cc4:	80 81       	ld	r24, Z
     cc6:	8d 7f       	andi	r24, 0xFD	; 253
     cc8:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1B_Register, WGM12);
     cca:	ae e4       	ldi	r26, 0x4E	; 78
     ccc:	b0 e0       	ldi	r27, 0x00	; 0
     cce:	ee e4       	ldi	r30, 0x4E	; 78
     cd0:	f0 e0       	ldi	r31, 0x00	; 0
     cd2:	80 81       	ld	r24, Z
     cd4:	87 7f       	andi	r24, 0xF7	; 247
     cd6:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1B_Register, WGM13);
     cd8:	ae e4       	ldi	r26, 0x4E	; 78
     cda:	b0 e0       	ldi	r27, 0x00	; 0
     cdc:	ee e4       	ldi	r30, 0x4E	; 78
     cde:	f0 e0       	ldi	r31, 0x00	; 0
     ce0:	80 81       	ld	r24, Z
     ce2:	8f 7e       	andi	r24, 0xEF	; 239
     ce4:	8c 93       	st	X, r24


	/* Select Pre-scaler */
	CLEAR_BIT(TCCR1B_Register, CS10);
     ce6:	ae e4       	ldi	r26, 0x4E	; 78
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	ee e4       	ldi	r30, 0x4E	; 78
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	80 81       	ld	r24, Z
     cf0:	8e 7f       	andi	r24, 0xFE	; 254
     cf2:	8c 93       	st	X, r24
	SET_BIT(TCCR1B_Register, CS11);
     cf4:	ae e4       	ldi	r26, 0x4E	; 78
     cf6:	b0 e0       	ldi	r27, 0x00	; 0
     cf8:	ee e4       	ldi	r30, 0x4E	; 78
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	80 81       	ld	r24, Z
     cfe:	82 60       	ori	r24, 0x02	; 2
     d00:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1B_Register, CS12);
     d02:	ae e4       	ldi	r26, 0x4E	; 78
     d04:	b0 e0       	ldi	r27, 0x00	; 0
     d06:	ee e4       	ldi	r30, 0x4E	; 78
     d08:	f0 e0       	ldi	r31, 0x00	; 0
     d0a:	80 81       	ld	r24, Z
     d0c:	8b 7f       	andi	r24, 0xFB	; 251
     d0e:	8c 93       	st	X, r24

}
     d10:	cf 91       	pop	r28
     d12:	df 91       	pop	r29
     d14:	08 95       	ret

00000d16 <TIM1_voidICUInit>:

///////////////////////////////////////
// ICU Mode

void TIM1_voidICUInit(void)
{
     d16:	df 93       	push	r29
     d18:	cf 93       	push	r28
     d1a:	cd b7       	in	r28, 0x3d	; 61
     d1c:	de b7       	in	r29, 0x3e	; 62
	TCNT1_Register = 0;
     d1e:	ec e4       	ldi	r30, 0x4C	; 76
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	11 82       	std	Z+1, r1	; 0x01
     d24:	10 82       	st	Z, r1

	/* Select Normal (OVF) Mode */
	CLEAR_BIT(TCCR1A_Register, WGM10);
     d26:	af e4       	ldi	r26, 0x4F	; 79
     d28:	b0 e0       	ldi	r27, 0x00	; 0
     d2a:	ef e4       	ldi	r30, 0x4F	; 79
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	8e 7f       	andi	r24, 0xFE	; 254
     d32:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1A_Register, WGM11);
     d34:	af e4       	ldi	r26, 0x4F	; 79
     d36:	b0 e0       	ldi	r27, 0x00	; 0
     d38:	ef e4       	ldi	r30, 0x4F	; 79
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	80 81       	ld	r24, Z
     d3e:	8d 7f       	andi	r24, 0xFD	; 253
     d40:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1B_Register, WGM12);
     d42:	ae e4       	ldi	r26, 0x4E	; 78
     d44:	b0 e0       	ldi	r27, 0x00	; 0
     d46:	ee e4       	ldi	r30, 0x4E	; 78
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	80 81       	ld	r24, Z
     d4c:	87 7f       	andi	r24, 0xF7	; 247
     d4e:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1B_Register, WGM13);
     d50:	ae e4       	ldi	r26, 0x4E	; 78
     d52:	b0 e0       	ldi	r27, 0x00	; 0
     d54:	ee e4       	ldi	r30, 0x4E	; 78
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	80 81       	ld	r24, Z
     d5a:	8f 7e       	andi	r24, 0xEF	; 239
     d5c:	8c 93       	st	X, r24

	/* Enable Input Capture Interrupt */
	SET_BIT(TIMSK_Register, TICIE1);
     d5e:	a9 e5       	ldi	r26, 0x59	; 89
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	e9 e5       	ldi	r30, 0x59	; 89
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	80 62       	ori	r24, 0x20	; 32
     d6a:	8c 93       	st	X, r24

	/* Select Pre-scaler */
	CLEAR_BIT(TCCR1B_Register, CS10);
     d6c:	ae e4       	ldi	r26, 0x4E	; 78
     d6e:	b0 e0       	ldi	r27, 0x00	; 0
     d70:	ee e4       	ldi	r30, 0x4E	; 78
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	8e 7f       	andi	r24, 0xFE	; 254
     d78:	8c 93       	st	X, r24
	SET_BIT(TCCR1B_Register, CS11);
     d7a:	ae e4       	ldi	r26, 0x4E	; 78
     d7c:	b0 e0       	ldi	r27, 0x00	; 0
     d7e:	ee e4       	ldi	r30, 0x4E	; 78
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	82 60       	ori	r24, 0x02	; 2
     d86:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1B_Register, CS12);
     d88:	ae e4       	ldi	r26, 0x4E	; 78
     d8a:	b0 e0       	ldi	r27, 0x00	; 0
     d8c:	ee e4       	ldi	r30, 0x4E	; 78
     d8e:	f0 e0       	ldi	r31, 0x00	; 0
     d90:	80 81       	ld	r24, Z
     d92:	8b 7f       	andi	r24, 0xFB	; 251
     d94:	8c 93       	st	X, r24

}
     d96:	cf 91       	pop	r28
     d98:	df 91       	pop	r29
     d9a:	08 95       	ret

00000d9c <TIM1_SetEdge>:

void TIM1_SetEdge(u8 edge)
{
     d9c:	df 93       	push	r29
     d9e:	cf 93       	push	r28
     da0:	00 d0       	rcall	.+0      	; 0xda2 <TIM1_SetEdge+0x6>
     da2:	0f 92       	push	r0
     da4:	cd b7       	in	r28, 0x3d	; 61
     da6:	de b7       	in	r29, 0x3e	; 62
     da8:	89 83       	std	Y+1, r24	; 0x01
	switch(edge)
     daa:	89 81       	ldd	r24, Y+1	; 0x01
     dac:	28 2f       	mov	r18, r24
     dae:	30 e0       	ldi	r19, 0x00	; 0
     db0:	3b 83       	std	Y+3, r19	; 0x03
     db2:	2a 83       	std	Y+2, r18	; 0x02
     db4:	8a 81       	ldd	r24, Y+2	; 0x02
     db6:	9b 81       	ldd	r25, Y+3	; 0x03
     db8:	00 97       	sbiw	r24, 0x00	; 0
     dba:	69 f0       	breq	.+26     	; 0xdd6 <TIM1_SetEdge+0x3a>
     dbc:	2a 81       	ldd	r18, Y+2	; 0x02
     dbe:	3b 81       	ldd	r19, Y+3	; 0x03
     dc0:	21 30       	cpi	r18, 0x01	; 1
     dc2:	31 05       	cpc	r19, r1
     dc4:	79 f4       	brne	.+30     	; 0xde4 <TIM1_SetEdge+0x48>
	{
	case ICU_EDGE_FALLING: CLEAR_BIT(TCCR1B_Register, ICES1); break;
     dc6:	ae e4       	ldi	r26, 0x4E	; 78
     dc8:	b0 e0       	ldi	r27, 0x00	; 0
     dca:	ee e4       	ldi	r30, 0x4E	; 78
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	80 81       	ld	r24, Z
     dd0:	8f 7b       	andi	r24, 0xBF	; 191
     dd2:	8c 93       	st	X, r24
     dd4:	07 c0       	rjmp	.+14     	; 0xde4 <TIM1_SetEdge+0x48>
	case ICU_EDGE_RISING: SET_BIT(TCCR1B_Register, ICES1); break;
     dd6:	ae e4       	ldi	r26, 0x4E	; 78
     dd8:	b0 e0       	ldi	r27, 0x00	; 0
     dda:	ee e4       	ldi	r30, 0x4E	; 78
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	80 81       	ld	r24, Z
     de0:	80 64       	ori	r24, 0x40	; 64
     de2:	8c 93       	st	X, r24
	}
}
     de4:	0f 90       	pop	r0
     de6:	0f 90       	pop	r0
     de8:	0f 90       	pop	r0
     dea:	cf 91       	pop	r28
     dec:	df 91       	pop	r29
     dee:	08 95       	ret

00000df0 <TIM1_GetICRValue>:

u16 TIM1_GetICRValue(void)
{
     df0:	df 93       	push	r29
     df2:	cf 93       	push	r28
     df4:	cd b7       	in	r28, 0x3d	; 61
     df6:	de b7       	in	r29, 0x3e	; 62
	return ICR1_Register;
     df8:	e6 e4       	ldi	r30, 0x46	; 70
     dfa:	f0 e0       	ldi	r31, 0x00	; 0
     dfc:	80 81       	ld	r24, Z
     dfe:	91 81       	ldd	r25, Z+1	; 0x01
}
     e00:	cf 91       	pop	r28
     e02:	df 91       	pop	r29
     e04:	08 95       	ret

00000e06 <TIM1_setCallback>:

void TIM1_setCallback(void (* ptr)(void))
{
     e06:	df 93       	push	r29
     e08:	cf 93       	push	r28
     e0a:	00 d0       	rcall	.+0      	; 0xe0c <TIM1_setCallback+0x6>
     e0c:	cd b7       	in	r28, 0x3d	; 61
     e0e:	de b7       	in	r29, 0x3e	; 62
     e10:	9a 83       	std	Y+2, r25	; 0x02
     e12:	89 83       	std	Y+1, r24	; 0x01
	tim1_callback_ptr = ptr;
     e14:	89 81       	ldd	r24, Y+1	; 0x01
     e16:	9a 81       	ldd	r25, Y+2	; 0x02
     e18:	90 93 bb 00 	sts	0x00BB, r25
     e1c:	80 93 ba 00 	sts	0x00BA, r24
}
     e20:	0f 90       	pop	r0
     e22:	0f 90       	pop	r0
     e24:	cf 91       	pop	r28
     e26:	df 91       	pop	r29
     e28:	08 95       	ret

00000e2a <__vector_6>:


void __vector_6(void)
{
     e2a:	1f 92       	push	r1
     e2c:	0f 92       	push	r0
     e2e:	0f b6       	in	r0, 0x3f	; 63
     e30:	0f 92       	push	r0
     e32:	11 24       	eor	r1, r1
     e34:	2f 93       	push	r18
     e36:	3f 93       	push	r19
     e38:	4f 93       	push	r20
     e3a:	5f 93       	push	r21
     e3c:	6f 93       	push	r22
     e3e:	7f 93       	push	r23
     e40:	8f 93       	push	r24
     e42:	9f 93       	push	r25
     e44:	af 93       	push	r26
     e46:	bf 93       	push	r27
     e48:	ef 93       	push	r30
     e4a:	ff 93       	push	r31
     e4c:	df 93       	push	r29
     e4e:	cf 93       	push	r28
     e50:	cd b7       	in	r28, 0x3d	; 61
     e52:	de b7       	in	r29, 0x3e	; 62
	tim1_callback_ptr();
     e54:	e0 91 ba 00 	lds	r30, 0x00BA
     e58:	f0 91 bb 00 	lds	r31, 0x00BB
     e5c:	09 95       	icall
}
     e5e:	cf 91       	pop	r28
     e60:	df 91       	pop	r29
     e62:	ff 91       	pop	r31
     e64:	ef 91       	pop	r30
     e66:	bf 91       	pop	r27
     e68:	af 91       	pop	r26
     e6a:	9f 91       	pop	r25
     e6c:	8f 91       	pop	r24
     e6e:	7f 91       	pop	r23
     e70:	6f 91       	pop	r22
     e72:	5f 91       	pop	r21
     e74:	4f 91       	pop	r20
     e76:	3f 91       	pop	r19
     e78:	2f 91       	pop	r18
     e7a:	0f 90       	pop	r0
     e7c:	0f be       	out	0x3f, r0	; 63
     e7e:	0f 90       	pop	r0
     e80:	1f 90       	pop	r1
     e82:	18 95       	reti

00000e84 <TIM1_GetCounterValueUs>:

////////////////////////////////////////////////
/// Normal

u16 TIM1_GetCounterValueUs(void)
{
     e84:	df 93       	push	r29
     e86:	cf 93       	push	r28
     e88:	cd b7       	in	r28, 0x3d	; 61
     e8a:	de b7       	in	r29, 0x3e	; 62
	return TCNT1_Register;
     e8c:	ec e4       	ldi	r30, 0x4C	; 76
     e8e:	f0 e0       	ldi	r31, 0x00	; 0
     e90:	80 81       	ld	r24, Z
     e92:	91 81       	ldd	r25, Z+1	; 0x01
}
     e94:	cf 91       	pop	r28
     e96:	df 91       	pop	r29
     e98:	08 95       	ret

00000e9a <TIM1_ClearCounterValue>:

void TIM1_ClearCounterValue(void)
{
     e9a:	df 93       	push	r29
     e9c:	cf 93       	push	r28
     e9e:	cd b7       	in	r28, 0x3d	; 61
     ea0:	de b7       	in	r29, 0x3e	; 62
	TCNT1_Register = 0;
     ea2:	ec e4       	ldi	r30, 0x4C	; 76
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	11 82       	std	Z+1, r1	; 0x01
     ea8:	10 82       	st	Z, r1
}
     eaa:	cf 91       	pop	r28
     eac:	df 91       	pop	r29
     eae:	08 95       	ret

00000eb0 <TIM1_voidFPWMInit>:


///////////////////////////////////////
// PWM Mode
void TIM1_voidFPWMInit(u16 period_us)
{
     eb0:	df 93       	push	r29
     eb2:	cf 93       	push	r28
     eb4:	00 d0       	rcall	.+0      	; 0xeb6 <TIM1_voidFPWMInit+0x6>
     eb6:	cd b7       	in	r28, 0x3d	; 61
     eb8:	de b7       	in	r29, 0x3e	; 62
     eba:	9a 83       	std	Y+2, r25	; 0x02
     ebc:	89 83       	std	Y+1, r24	; 0x01
	TCNT1_Register = 0;
     ebe:	ec e4       	ldi	r30, 0x4C	; 76
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	11 82       	std	Z+1, r1	; 0x01
     ec4:	10 82       	st	Z, r1

	/* Select Mode 14 (Fast PWM) */
	CLEAR_BIT(TCCR1A_Register, WGM10);
     ec6:	af e4       	ldi	r26, 0x4F	; 79
     ec8:	b0 e0       	ldi	r27, 0x00	; 0
     eca:	ef e4       	ldi	r30, 0x4F	; 79
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	8e 7f       	andi	r24, 0xFE	; 254
     ed2:	8c 93       	st	X, r24
	SET_BIT(TCCR1A_Register, WGM11);
     ed4:	af e4       	ldi	r26, 0x4F	; 79
     ed6:	b0 e0       	ldi	r27, 0x00	; 0
     ed8:	ef e4       	ldi	r30, 0x4F	; 79
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	82 60       	ori	r24, 0x02	; 2
     ee0:	8c 93       	st	X, r24
	SET_BIT(TCCR1B_Register, WGM12);
     ee2:	ae e4       	ldi	r26, 0x4E	; 78
     ee4:	b0 e0       	ldi	r27, 0x00	; 0
     ee6:	ee e4       	ldi	r30, 0x4E	; 78
     ee8:	f0 e0       	ldi	r31, 0x00	; 0
     eea:	80 81       	ld	r24, Z
     eec:	88 60       	ori	r24, 0x08	; 8
     eee:	8c 93       	st	X, r24
	SET_BIT(TCCR1B_Register, WGM13);
     ef0:	ae e4       	ldi	r26, 0x4E	; 78
     ef2:	b0 e0       	ldi	r27, 0x00	; 0
     ef4:	ee e4       	ldi	r30, 0x4E	; 78
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	80 81       	ld	r24, Z
     efa:	80 61       	ori	r24, 0x10	; 16
     efc:	8c 93       	st	X, r24

	/* Select OC1A mode */
	TCCR1A_Register &= ~(0b11 << COM1A0);
     efe:	af e4       	ldi	r26, 0x4F	; 79
     f00:	b0 e0       	ldi	r27, 0x00	; 0
     f02:	ef e4       	ldi	r30, 0x4F	; 79
     f04:	f0 e0       	ldi	r31, 0x00	; 0
     f06:	80 81       	ld	r24, Z
     f08:	8f 73       	andi	r24, 0x3F	; 63
     f0a:	8c 93       	st	X, r24
	TCCR1A_Register |= TIM1_PWM_OC1A_MODE << COM1A0;
     f0c:	af e4       	ldi	r26, 0x4F	; 79
     f0e:	b0 e0       	ldi	r27, 0x00	; 0
     f10:	ef e4       	ldi	r30, 0x4F	; 79
     f12:	f0 e0       	ldi	r31, 0x00	; 0
     f14:	80 81       	ld	r24, Z
     f16:	80 68       	ori	r24, 0x80	; 128
     f18:	8c 93       	st	X, r24

	/* Select OC1B mode */
	TCCR1A_Register &= ~(0b11 << COM1B0);
     f1a:	af e4       	ldi	r26, 0x4F	; 79
     f1c:	b0 e0       	ldi	r27, 0x00	; 0
     f1e:	ef e4       	ldi	r30, 0x4F	; 79
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	80 81       	ld	r24, Z
     f24:	8f 7c       	andi	r24, 0xCF	; 207
     f26:	8c 93       	st	X, r24
	TCCR1A_Register |= TIM1_PWM_OC1B_MODE << COM1B0;
     f28:	af e4       	ldi	r26, 0x4F	; 79
     f2a:	b0 e0       	ldi	r27, 0x00	; 0
     f2c:	ef e4       	ldi	r30, 0x4F	; 79
     f2e:	f0 e0       	ldi	r31, 0x00	; 0
     f30:	80 81       	ld	r24, Z
     f32:	80 63       	ori	r24, 0x30	; 48
     f34:	8c 93       	st	X, r24

	ICR1_Register = period_us;
     f36:	e6 e4       	ldi	r30, 0x46	; 70
     f38:	f0 e0       	ldi	r31, 0x00	; 0
     f3a:	89 81       	ldd	r24, Y+1	; 0x01
     f3c:	9a 81       	ldd	r25, Y+2	; 0x02
     f3e:	91 83       	std	Z+1, r25	; 0x01
     f40:	80 83       	st	Z, r24

	/* Select Pre-scaler */
	CLEAR_BIT(TCCR1B_Register, CS10);
     f42:	ae e4       	ldi	r26, 0x4E	; 78
     f44:	b0 e0       	ldi	r27, 0x00	; 0
     f46:	ee e4       	ldi	r30, 0x4E	; 78
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	80 81       	ld	r24, Z
     f4c:	8e 7f       	andi	r24, 0xFE	; 254
     f4e:	8c 93       	st	X, r24
	SET_BIT(TCCR1B_Register, CS11);
     f50:	ae e4       	ldi	r26, 0x4E	; 78
     f52:	b0 e0       	ldi	r27, 0x00	; 0
     f54:	ee e4       	ldi	r30, 0x4E	; 78
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	80 81       	ld	r24, Z
     f5a:	82 60       	ori	r24, 0x02	; 2
     f5c:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR1B_Register, CS12);
     f5e:	ae e4       	ldi	r26, 0x4E	; 78
     f60:	b0 e0       	ldi	r27, 0x00	; 0
     f62:	ee e4       	ldi	r30, 0x4E	; 78
     f64:	f0 e0       	ldi	r31, 0x00	; 0
     f66:	80 81       	ld	r24, Z
     f68:	8b 7f       	andi	r24, 0xFB	; 251
     f6a:	8c 93       	st	X, r24
}
     f6c:	0f 90       	pop	r0
     f6e:	0f 90       	pop	r0
     f70:	cf 91       	pop	r28
     f72:	df 91       	pop	r29
     f74:	08 95       	ret

00000f76 <TIM1_setDutyCycle>:

void TIM1_setDutyCycle(u8 channel, u16 value_us)
{
     f76:	df 93       	push	r29
     f78:	cf 93       	push	r28
     f7a:	00 d0       	rcall	.+0      	; 0xf7c <TIM1_setDutyCycle+0x6>
     f7c:	00 d0       	rcall	.+0      	; 0xf7e <TIM1_setDutyCycle+0x8>
     f7e:	0f 92       	push	r0
     f80:	cd b7       	in	r28, 0x3d	; 61
     f82:	de b7       	in	r29, 0x3e	; 62
     f84:	89 83       	std	Y+1, r24	; 0x01
     f86:	7b 83       	std	Y+3, r23	; 0x03
     f88:	6a 83       	std	Y+2, r22	; 0x02
	switch(channel)
     f8a:	89 81       	ldd	r24, Y+1	; 0x01
     f8c:	28 2f       	mov	r18, r24
     f8e:	30 e0       	ldi	r19, 0x00	; 0
     f90:	3d 83       	std	Y+5, r19	; 0x05
     f92:	2c 83       	std	Y+4, r18	; 0x04
     f94:	8c 81       	ldd	r24, Y+4	; 0x04
     f96:	9d 81       	ldd	r25, Y+5	; 0x05
     f98:	00 97       	sbiw	r24, 0x00	; 0
     f9a:	31 f0       	breq	.+12     	; 0xfa8 <TIM1_setDutyCycle+0x32>
     f9c:	2c 81       	ldd	r18, Y+4	; 0x04
     f9e:	3d 81       	ldd	r19, Y+5	; 0x05
     fa0:	21 30       	cpi	r18, 0x01	; 1
     fa2:	31 05       	cpc	r19, r1
     fa4:	41 f0       	breq	.+16     	; 0xfb6 <TIM1_setDutyCycle+0x40>
     fa6:	0d c0       	rjmp	.+26     	; 0xfc2 <TIM1_setDutyCycle+0x4c>
	{
	case PWM_OCR1A:	OCR1A_Register = value_us; break;
     fa8:	ea e4       	ldi	r30, 0x4A	; 74
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	8a 81       	ldd	r24, Y+2	; 0x02
     fae:	9b 81       	ldd	r25, Y+3	; 0x03
     fb0:	91 83       	std	Z+1, r25	; 0x01
     fb2:	80 83       	st	Z, r24
     fb4:	06 c0       	rjmp	.+12     	; 0xfc2 <TIM1_setDutyCycle+0x4c>
	case PWM_OCR1B:	OCR1B_Register = value_us; break;
     fb6:	e8 e4       	ldi	r30, 0x48	; 72
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	8a 81       	ldd	r24, Y+2	; 0x02
     fbc:	9b 81       	ldd	r25, Y+3	; 0x03
     fbe:	91 83       	std	Z+1, r25	; 0x01
     fc0:	80 83       	st	Z, r24
	}
}
     fc2:	0f 90       	pop	r0
     fc4:	0f 90       	pop	r0
     fc6:	0f 90       	pop	r0
     fc8:	0f 90       	pop	r0
     fca:	0f 90       	pop	r0
     fcc:	cf 91       	pop	r28
     fce:	df 91       	pop	r29
     fd0:	08 95       	ret

00000fd2 <TIM0_Init>:

void (* func_ptr_ovf)(void);
void (* func_ptr_ctc)(void);

void TIM0_Init(void)
{
     fd2:	df 93       	push	r29
     fd4:	cf 93       	push	r28
     fd6:	cd b7       	in	r28, 0x3d	; 61
     fd8:	de b7       	in	r29, 0x3e	; 62

	// Enable Overflow Interrupt
	SET_BIT(TIMSK_Register, TOIE0);
#elif TIM0_MODE == TIM_CTC
	// Normal Mode
	CLEAR_BIT(TCCR0_Register, WGM00);
     fda:	a3 e5       	ldi	r26, 0x53	; 83
     fdc:	b0 e0       	ldi	r27, 0x00	; 0
     fde:	e3 e5       	ldi	r30, 0x53	; 83
     fe0:	f0 e0       	ldi	r31, 0x00	; 0
     fe2:	80 81       	ld	r24, Z
     fe4:	8f 7b       	andi	r24, 0xBF	; 191
     fe6:	8c 93       	st	X, r24
	SET_BIT(TCCR0_Register, WGM01);
     fe8:	a3 e5       	ldi	r26, 0x53	; 83
     fea:	b0 e0       	ldi	r27, 0x00	; 0
     fec:	e3 e5       	ldi	r30, 0x53	; 83
     fee:	f0 e0       	ldi	r31, 0x00	; 0
     ff0:	80 81       	ld	r24, Z
     ff2:	88 60       	ori	r24, 0x08	; 8
     ff4:	8c 93       	st	X, r24

	// Enable CTC Interrupt
	SET_BIT(TIMSK_Register, OCIE0);
     ff6:	a9 e5       	ldi	r26, 0x59	; 89
     ff8:	b0 e0       	ldi	r27, 0x00	; 0
     ffa:	e9 e5       	ldi	r30, 0x59	; 89
     ffc:	f0 e0       	ldi	r31, 0x00	; 0
     ffe:	80 81       	ld	r24, Z
    1000:	82 60       	ori	r24, 0x02	; 2
    1002:	8c 93       	st	X, r24
#endif


}
    1004:	cf 91       	pop	r28
    1006:	df 91       	pop	r29
    1008:	08 95       	ret

0000100a <TIM0_SetValueUS>:

void TIM0_SetValueUS(u32 us)
{
    100a:	df 93       	push	r29
    100c:	cf 93       	push	r28
    100e:	00 d0       	rcall	.+0      	; 0x1010 <TIM0_SetValueUS+0x6>
    1010:	00 d0       	rcall	.+0      	; 0x1012 <TIM0_SetValueUS+0x8>
    1012:	0f 92       	push	r0
    1014:	cd b7       	in	r28, 0x3d	; 61
    1016:	de b7       	in	r29, 0x3e	; 62
    1018:	6a 83       	std	Y+2, r22	; 0x02
    101a:	7b 83       	std	Y+3, r23	; 0x03
    101c:	8c 83       	std	Y+4, r24	; 0x04
    101e:	9d 83       	std	Y+5, r25	; 0x05
	u32 mod = us%256;
	preload = 256 - mod;

	TCNT0_Register = preload;
#elif TIM0_MODE == TIM_CTC
	for(u8 x = 255; x > 0; x--)
    1020:	8f ef       	ldi	r24, 0xFF	; 255
    1022:	89 83       	std	Y+1, r24	; 0x01
    1024:	32 c0       	rjmp	.+100    	; 0x108a <TIM0_SetValueUS+0x80>
	{
		if(us%x == 0)
    1026:	89 81       	ldd	r24, Y+1	; 0x01
    1028:	28 2f       	mov	r18, r24
    102a:	30 e0       	ldi	r19, 0x00	; 0
    102c:	40 e0       	ldi	r20, 0x00	; 0
    102e:	50 e0       	ldi	r21, 0x00	; 0
    1030:	8a 81       	ldd	r24, Y+2	; 0x02
    1032:	9b 81       	ldd	r25, Y+3	; 0x03
    1034:	ac 81       	ldd	r26, Y+4	; 0x04
    1036:	bd 81       	ldd	r27, Y+5	; 0x05
    1038:	bc 01       	movw	r22, r24
    103a:	cd 01       	movw	r24, r26
    103c:	0e 94 91 1b 	call	0x3722	; 0x3722 <__udivmodsi4>
    1040:	dc 01       	movw	r26, r24
    1042:	cb 01       	movw	r24, r22
    1044:	00 97       	sbiw	r24, 0x00	; 0
    1046:	a1 05       	cpc	r26, r1
    1048:	b1 05       	cpc	r27, r1
    104a:	e1 f4       	brne	.+56     	; 0x1084 <TIM0_SetValueUS+0x7a>
		{
			OCR0_Register = x;
    104c:	ec e5       	ldi	r30, 0x5C	; 92
    104e:	f0 e0       	ldi	r31, 0x00	; 0
    1050:	89 81       	ldd	r24, Y+1	; 0x01
    1052:	80 83       	st	Z, r24
			NoCounts = us/x;
    1054:	89 81       	ldd	r24, Y+1	; 0x01
    1056:	28 2f       	mov	r18, r24
    1058:	30 e0       	ldi	r19, 0x00	; 0
    105a:	40 e0       	ldi	r20, 0x00	; 0
    105c:	50 e0       	ldi	r21, 0x00	; 0
    105e:	8a 81       	ldd	r24, Y+2	; 0x02
    1060:	9b 81       	ldd	r25, Y+3	; 0x03
    1062:	ac 81       	ldd	r26, Y+4	; 0x04
    1064:	bd 81       	ldd	r27, Y+5	; 0x05
    1066:	bc 01       	movw	r22, r24
    1068:	cd 01       	movw	r24, r26
    106a:	0e 94 91 1b 	call	0x3722	; 0x3722 <__udivmodsi4>
    106e:	da 01       	movw	r26, r20
    1070:	c9 01       	movw	r24, r18
    1072:	80 93 c2 00 	sts	0x00C2, r24
    1076:	90 93 c3 00 	sts	0x00C3, r25
    107a:	a0 93 c4 00 	sts	0x00C4, r26
    107e:	b0 93 c5 00 	sts	0x00C5, r27
    1082:	06 c0       	rjmp	.+12     	; 0x1090 <TIM0_SetValueUS+0x86>
	u32 mod = us%256;
	preload = 256 - mod;

	TCNT0_Register = preload;
#elif TIM0_MODE == TIM_CTC
	for(u8 x = 255; x > 0; x--)
    1084:	89 81       	ldd	r24, Y+1	; 0x01
    1086:	81 50       	subi	r24, 0x01	; 1
    1088:	89 83       	std	Y+1, r24	; 0x01
    108a:	89 81       	ldd	r24, Y+1	; 0x01
    108c:	88 23       	and	r24, r24
    108e:	59 f6       	brne	.-106    	; 0x1026 <TIM0_SetValueUS+0x1c>
		}
	}
#endif

	// Set Clock Source (Prescaler: 8)
	CLEAR_BIT(TCCR0_Register, CS00);
    1090:	a3 e5       	ldi	r26, 0x53	; 83
    1092:	b0 e0       	ldi	r27, 0x00	; 0
    1094:	e3 e5       	ldi	r30, 0x53	; 83
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	80 81       	ld	r24, Z
    109a:	8e 7f       	andi	r24, 0xFE	; 254
    109c:	8c 93       	st	X, r24
	SET_BIT(TCCR0_Register, CS01);
    109e:	a3 e5       	ldi	r26, 0x53	; 83
    10a0:	b0 e0       	ldi	r27, 0x00	; 0
    10a2:	e3 e5       	ldi	r30, 0x53	; 83
    10a4:	f0 e0       	ldi	r31, 0x00	; 0
    10a6:	80 81       	ld	r24, Z
    10a8:	82 60       	ori	r24, 0x02	; 2
    10aa:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0_Register, CS02);
    10ac:	a3 e5       	ldi	r26, 0x53	; 83
    10ae:	b0 e0       	ldi	r27, 0x00	; 0
    10b0:	e3 e5       	ldi	r30, 0x53	; 83
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	80 81       	ld	r24, Z
    10b6:	8b 7f       	andi	r24, 0xFB	; 251
    10b8:	8c 93       	st	X, r24
}
    10ba:	0f 90       	pop	r0
    10bc:	0f 90       	pop	r0
    10be:	0f 90       	pop	r0
    10c0:	0f 90       	pop	r0
    10c2:	0f 90       	pop	r0
    10c4:	cf 91       	pop	r28
    10c6:	df 91       	pop	r29
    10c8:	08 95       	ret

000010ca <TIM0_Disable>:

void TIM0_Disable(void)
{
    10ca:	df 93       	push	r29
    10cc:	cf 93       	push	r28
    10ce:	cd b7       	in	r28, 0x3d	; 61
    10d0:	de b7       	in	r29, 0x3e	; 62
	// Disable Timer (No clk)
	CLEAR_BIT(TCCR0_Register, CS00);
    10d2:	a3 e5       	ldi	r26, 0x53	; 83
    10d4:	b0 e0       	ldi	r27, 0x00	; 0
    10d6:	e3 e5       	ldi	r30, 0x53	; 83
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	80 81       	ld	r24, Z
    10dc:	8e 7f       	andi	r24, 0xFE	; 254
    10de:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0_Register, CS01);
    10e0:	a3 e5       	ldi	r26, 0x53	; 83
    10e2:	b0 e0       	ldi	r27, 0x00	; 0
    10e4:	e3 e5       	ldi	r30, 0x53	; 83
    10e6:	f0 e0       	ldi	r31, 0x00	; 0
    10e8:	80 81       	ld	r24, Z
    10ea:	8d 7f       	andi	r24, 0xFD	; 253
    10ec:	8c 93       	st	X, r24
	CLEAR_BIT(TCCR0_Register, CS02);
    10ee:	a3 e5       	ldi	r26, 0x53	; 83
    10f0:	b0 e0       	ldi	r27, 0x00	; 0
    10f2:	e3 e5       	ldi	r30, 0x53	; 83
    10f4:	f0 e0       	ldi	r31, 0x00	; 0
    10f6:	80 81       	ld	r24, Z
    10f8:	8b 7f       	andi	r24, 0xFB	; 251
    10fa:	8c 93       	st	X, r24
}
    10fc:	cf 91       	pop	r28
    10fe:	df 91       	pop	r29
    1100:	08 95       	ret

00001102 <TIM0_SetOVFCallback>:

void TIM0_SetOVFCallback(void (* ptr)(void))
{
    1102:	df 93       	push	r29
    1104:	cf 93       	push	r28
    1106:	00 d0       	rcall	.+0      	; 0x1108 <TIM0_SetOVFCallback+0x6>
    1108:	cd b7       	in	r28, 0x3d	; 61
    110a:	de b7       	in	r29, 0x3e	; 62
    110c:	9a 83       	std	Y+2, r25	; 0x02
    110e:	89 83       	std	Y+1, r24	; 0x01
	func_ptr_ovf = ptr;
    1110:	89 81       	ldd	r24, Y+1	; 0x01
    1112:	9a 81       	ldd	r25, Y+2	; 0x02
    1114:	90 93 c1 00 	sts	0x00C1, r25
    1118:	80 93 c0 00 	sts	0x00C0, r24
}
    111c:	0f 90       	pop	r0
    111e:	0f 90       	pop	r0
    1120:	cf 91       	pop	r28
    1122:	df 91       	pop	r29
    1124:	08 95       	ret

00001126 <TIM0_SetCTCCallback>:

void TIM0_SetCTCCallback(void (* ptr)(void))
{
    1126:	df 93       	push	r29
    1128:	cf 93       	push	r28
    112a:	00 d0       	rcall	.+0      	; 0x112c <TIM0_SetCTCCallback+0x6>
    112c:	cd b7       	in	r28, 0x3d	; 61
    112e:	de b7       	in	r29, 0x3e	; 62
    1130:	9a 83       	std	Y+2, r25	; 0x02
    1132:	89 83       	std	Y+1, r24	; 0x01
	func_ptr_ctc = ptr;
    1134:	89 81       	ldd	r24, Y+1	; 0x01
    1136:	9a 81       	ldd	r25, Y+2	; 0x02
    1138:	90 93 c7 00 	sts	0x00C7, r25
    113c:	80 93 c6 00 	sts	0x00C6, r24
}
    1140:	0f 90       	pop	r0
    1142:	0f 90       	pop	r0
    1144:	cf 91       	pop	r28
    1146:	df 91       	pop	r29
    1148:	08 95       	ret

0000114a <__vector_11>:

void __vector_11(void)
{
    114a:	1f 92       	push	r1
    114c:	0f 92       	push	r0
    114e:	0f b6       	in	r0, 0x3f	; 63
    1150:	0f 92       	push	r0
    1152:	11 24       	eor	r1, r1
    1154:	2f 93       	push	r18
    1156:	3f 93       	push	r19
    1158:	4f 93       	push	r20
    115a:	5f 93       	push	r21
    115c:	6f 93       	push	r22
    115e:	7f 93       	push	r23
    1160:	8f 93       	push	r24
    1162:	9f 93       	push	r25
    1164:	af 93       	push	r26
    1166:	bf 93       	push	r27
    1168:	ef 93       	push	r30
    116a:	ff 93       	push	r31
    116c:	df 93       	push	r29
    116e:	cf 93       	push	r28
    1170:	cd b7       	in	r28, 0x3d	; 61
    1172:	de b7       	in	r29, 0x3e	; 62
	static u32 counter = 0;
	if(counter == NoCounts)
    1174:	20 91 ac 00 	lds	r18, 0x00AC
    1178:	30 91 ad 00 	lds	r19, 0x00AD
    117c:	40 91 ae 00 	lds	r20, 0x00AE
    1180:	50 91 af 00 	lds	r21, 0x00AF
    1184:	80 91 c2 00 	lds	r24, 0x00C2
    1188:	90 91 c3 00 	lds	r25, 0x00C3
    118c:	a0 91 c4 00 	lds	r26, 0x00C4
    1190:	b0 91 c5 00 	lds	r27, 0x00C5
    1194:	28 17       	cp	r18, r24
    1196:	39 07       	cpc	r19, r25
    1198:	4a 07       	cpc	r20, r26
    119a:	5b 07       	cpc	r21, r27
    119c:	c1 f4       	brne	.+48     	; 0x11ce <__vector_11+0x84>
	{
		func_ptr_ovf();
    119e:	e0 91 c0 00 	lds	r30, 0x00C0
    11a2:	f0 91 c1 00 	lds	r31, 0x00C1
    11a6:	09 95       	icall
		counter = 0;
    11a8:	10 92 ac 00 	sts	0x00AC, r1
    11ac:	10 92 ad 00 	sts	0x00AD, r1
    11b0:	10 92 ae 00 	sts	0x00AE, r1
    11b4:	10 92 af 00 	sts	0x00AF, r1
		TCNT0_Register = preload;
    11b8:	e2 e5       	ldi	r30, 0x52	; 82
    11ba:	f0 e0       	ldi	r31, 0x00	; 0
    11bc:	80 91 bc 00 	lds	r24, 0x00BC
    11c0:	90 91 bd 00 	lds	r25, 0x00BD
    11c4:	a0 91 be 00 	lds	r26, 0x00BE
    11c8:	b0 91 bf 00 	lds	r27, 0x00BF
    11cc:	80 83       	st	Z, r24
	}
	counter++;
    11ce:	80 91 ac 00 	lds	r24, 0x00AC
    11d2:	90 91 ad 00 	lds	r25, 0x00AD
    11d6:	a0 91 ae 00 	lds	r26, 0x00AE
    11da:	b0 91 af 00 	lds	r27, 0x00AF
    11de:	01 96       	adiw	r24, 0x01	; 1
    11e0:	a1 1d       	adc	r26, r1
    11e2:	b1 1d       	adc	r27, r1
    11e4:	80 93 ac 00 	sts	0x00AC, r24
    11e8:	90 93 ad 00 	sts	0x00AD, r25
    11ec:	a0 93 ae 00 	sts	0x00AE, r26
    11f0:	b0 93 af 00 	sts	0x00AF, r27
}
    11f4:	cf 91       	pop	r28
    11f6:	df 91       	pop	r29
    11f8:	ff 91       	pop	r31
    11fa:	ef 91       	pop	r30
    11fc:	bf 91       	pop	r27
    11fe:	af 91       	pop	r26
    1200:	9f 91       	pop	r25
    1202:	8f 91       	pop	r24
    1204:	7f 91       	pop	r23
    1206:	6f 91       	pop	r22
    1208:	5f 91       	pop	r21
    120a:	4f 91       	pop	r20
    120c:	3f 91       	pop	r19
    120e:	2f 91       	pop	r18
    1210:	0f 90       	pop	r0
    1212:	0f be       	out	0x3f, r0	; 63
    1214:	0f 90       	pop	r0
    1216:	1f 90       	pop	r1
    1218:	18 95       	reti

0000121a <__vector_10>:

void __vector_10(void)
{
    121a:	1f 92       	push	r1
    121c:	0f 92       	push	r0
    121e:	0f b6       	in	r0, 0x3f	; 63
    1220:	0f 92       	push	r0
    1222:	11 24       	eor	r1, r1
    1224:	2f 93       	push	r18
    1226:	3f 93       	push	r19
    1228:	4f 93       	push	r20
    122a:	5f 93       	push	r21
    122c:	6f 93       	push	r22
    122e:	7f 93       	push	r23
    1230:	8f 93       	push	r24
    1232:	9f 93       	push	r25
    1234:	af 93       	push	r26
    1236:	bf 93       	push	r27
    1238:	ef 93       	push	r30
    123a:	ff 93       	push	r31
    123c:	df 93       	push	r29
    123e:	cf 93       	push	r28
    1240:	cd b7       	in	r28, 0x3d	; 61
    1242:	de b7       	in	r29, 0x3e	; 62
	static u32 counter = 0;
	if(counter == NoCounts)
    1244:	20 91 b0 00 	lds	r18, 0x00B0
    1248:	30 91 b1 00 	lds	r19, 0x00B1
    124c:	40 91 b2 00 	lds	r20, 0x00B2
    1250:	50 91 b3 00 	lds	r21, 0x00B3
    1254:	80 91 c2 00 	lds	r24, 0x00C2
    1258:	90 91 c3 00 	lds	r25, 0x00C3
    125c:	a0 91 c4 00 	lds	r26, 0x00C4
    1260:	b0 91 c5 00 	lds	r27, 0x00C5
    1264:	28 17       	cp	r18, r24
    1266:	39 07       	cpc	r19, r25
    1268:	4a 07       	cpc	r20, r26
    126a:	5b 07       	cpc	r21, r27
    126c:	69 f4       	brne	.+26     	; 0x1288 <__vector_10+0x6e>
	{
		func_ptr_ctc();
    126e:	e0 91 c6 00 	lds	r30, 0x00C6
    1272:	f0 91 c7 00 	lds	r31, 0x00C7
    1276:	09 95       	icall
		counter = 0;
    1278:	10 92 b0 00 	sts	0x00B0, r1
    127c:	10 92 b1 00 	sts	0x00B1, r1
    1280:	10 92 b2 00 	sts	0x00B2, r1
    1284:	10 92 b3 00 	sts	0x00B3, r1
	}
	counter++;
    1288:	80 91 b0 00 	lds	r24, 0x00B0
    128c:	90 91 b1 00 	lds	r25, 0x00B1
    1290:	a0 91 b2 00 	lds	r26, 0x00B2
    1294:	b0 91 b3 00 	lds	r27, 0x00B3
    1298:	01 96       	adiw	r24, 0x01	; 1
    129a:	a1 1d       	adc	r26, r1
    129c:	b1 1d       	adc	r27, r1
    129e:	80 93 b0 00 	sts	0x00B0, r24
    12a2:	90 93 b1 00 	sts	0x00B1, r25
    12a6:	a0 93 b2 00 	sts	0x00B2, r26
    12aa:	b0 93 b3 00 	sts	0x00B3, r27
}
    12ae:	cf 91       	pop	r28
    12b0:	df 91       	pop	r29
    12b2:	ff 91       	pop	r31
    12b4:	ef 91       	pop	r30
    12b6:	bf 91       	pop	r27
    12b8:	af 91       	pop	r26
    12ba:	9f 91       	pop	r25
    12bc:	8f 91       	pop	r24
    12be:	7f 91       	pop	r23
    12c0:	6f 91       	pop	r22
    12c2:	5f 91       	pop	r21
    12c4:	4f 91       	pop	r20
    12c6:	3f 91       	pop	r19
    12c8:	2f 91       	pop	r18
    12ca:	0f 90       	pop	r0
    12cc:	0f be       	out	0x3f, r0	; 63
    12ce:	0f 90       	pop	r0
    12d0:	1f 90       	pop	r1
    12d2:	18 95       	reti

000012d4 <I2C_InitMaster>:
#include "I2C_private.h"
#include "I2C_config.h"
#include "I2C_interface.h"

void I2C_InitMaster(u16 SCL_Clock)
{
    12d4:	0f 93       	push	r16
    12d6:	1f 93       	push	r17
    12d8:	df 93       	push	r29
    12da:	cf 93       	push	r28
    12dc:	00 d0       	rcall	.+0      	; 0x12de <I2C_InitMaster+0xa>
    12de:	cd b7       	in	r28, 0x3d	; 61
    12e0:	de b7       	in	r29, 0x3e	; 62
    12e2:	9a 83       	std	Y+2, r25	; 0x02
    12e4:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(TWCR ,TWEN);
    12e6:	a6 e5       	ldi	r26, 0x56	; 86
    12e8:	b0 e0       	ldi	r27, 0x00	; 0
    12ea:	e6 e5       	ldi	r30, 0x56	; 86
    12ec:	f0 e0       	ldi	r31, 0x00	; 0
    12ee:	80 81       	ld	r24, Z
    12f0:	84 60       	ori	r24, 0x04	; 4
    12f2:	8c 93       	st	X, r24
	CLEAR_BIT(TWSR , TWPS0);
    12f4:	a1 e2       	ldi	r26, 0x21	; 33
    12f6:	b0 e0       	ldi	r27, 0x00	; 0
    12f8:	e1 e2       	ldi	r30, 0x21	; 33
    12fa:	f0 e0       	ldi	r31, 0x00	; 0
    12fc:	80 81       	ld	r24, Z
    12fe:	8e 7f       	andi	r24, 0xFE	; 254
    1300:	8c 93       	st	X, r24
	CLEAR_BIT(TWSR , TWPS1);
    1302:	a1 e2       	ldi	r26, 0x21	; 33
    1304:	b0 e0       	ldi	r27, 0x00	; 0
    1306:	e1 e2       	ldi	r30, 0x21	; 33
    1308:	f0 e0       	ldi	r31, 0x00	; 0
    130a:	80 81       	ld	r24, Z
    130c:	8d 7f       	andi	r24, 0xFD	; 253
    130e:	8c 93       	st	X, r24
	TWBR = (u8)((8000000/8*SCL_Clock)-2);
    1310:	00 e2       	ldi	r16, 0x20	; 32
    1312:	10 e0       	ldi	r17, 0x00	; 0
    1314:	89 81       	ldd	r24, Y+1	; 0x01
    1316:	9a 81       	ldd	r25, Y+2	; 0x02
    1318:	cc 01       	movw	r24, r24
    131a:	a0 e0       	ldi	r26, 0x00	; 0
    131c:	b0 e0       	ldi	r27, 0x00	; 0
    131e:	20 ee       	ldi	r18, 0xE0	; 224
    1320:	3e e5       	ldi	r19, 0x5E	; 94
    1322:	48 ef       	ldi	r20, 0xF8	; 248
    1324:	5f ef       	ldi	r21, 0xFF	; 255
    1326:	bc 01       	movw	r22, r24
    1328:	cd 01       	movw	r24, r26
    132a:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <__mulsi3>
    132e:	dc 01       	movw	r26, r24
    1330:	cb 01       	movw	r24, r22
    1332:	80 95       	com	r24
    1334:	90 95       	com	r25
    1336:	a0 95       	com	r26
    1338:	b0 95       	com	r27
    133a:	88 0f       	add	r24, r24
    133c:	99 1f       	adc	r25, r25
    133e:	aa 1f       	adc	r26, r26
    1340:	bb 1f       	adc	r27, r27
    1342:	f8 01       	movw	r30, r16
    1344:	80 83       	st	Z, r24
}
    1346:	0f 90       	pop	r0
    1348:	0f 90       	pop	r0
    134a:	cf 91       	pop	r28
    134c:	df 91       	pop	r29
    134e:	1f 91       	pop	r17
    1350:	0f 91       	pop	r16
    1352:	08 95       	ret

00001354 <I2C_InitSlave>:

void I2C_InitSlave(void)
{
    1354:	df 93       	push	r29
    1356:	cf 93       	push	r28
    1358:	cd b7       	in	r28, 0x3d	; 61
    135a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TWCR ,TWEN);
    135c:	a6 e5       	ldi	r26, 0x56	; 86
    135e:	b0 e0       	ldi	r27, 0x00	; 0
    1360:	e6 e5       	ldi	r30, 0x56	; 86
    1362:	f0 e0       	ldi	r31, 0x00	; 0
    1364:	80 81       	ld	r24, Z
    1366:	84 60       	ori	r24, 0x04	; 4
    1368:	8c 93       	st	X, r24

	TWAR = I2C_SLAVE_ADRESS <<1;
    136a:	e2 e2       	ldi	r30, 0x22	; 34
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	88 e2       	ldi	r24, 0x28	; 40
    1370:	80 83       	st	Z, r24
}
    1372:	cf 91       	pop	r28
    1374:	df 91       	pop	r29
    1376:	08 95       	ret

00001378 <I2C_SendStart>:

u8 I2C_SendStart(void)
{
    1378:	df 93       	push	r29
    137a:	cf 93       	push	r28
    137c:	cd b7       	in	r28, 0x3d	; 61
    137e:	de b7       	in	r29, 0x3e	; 62
	//if(GET_BIT(TWCR , TWINT)== 0) return 0xFF ;
     TWCR|=(1<<TWSTA) |(1<<TWINT);
    1380:	a6 e5       	ldi	r26, 0x56	; 86
    1382:	b0 e0       	ldi	r27, 0x00	; 0
    1384:	e6 e5       	ldi	r30, 0x56	; 86
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	80 81       	ld	r24, Z
    138a:	80 6a       	ori	r24, 0xA0	; 160
    138c:	8c 93       	st	X, r24

	while(GET_BIT(TWCR , TWINT)== 0);
    138e:	e6 e5       	ldi	r30, 0x56	; 86
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	80 81       	ld	r24, Z
    1394:	88 23       	and	r24, r24
    1396:	dc f7       	brge	.-10     	; 0x138e <I2C_SendStart+0x16>
	return TWSR & 0xF8;
    1398:	e1 e2       	ldi	r30, 0x21	; 33
    139a:	f0 e0       	ldi	r31, 0x00	; 0
    139c:	80 81       	ld	r24, Z
    139e:	88 7f       	andi	r24, 0xF8	; 248

}
    13a0:	cf 91       	pop	r28
    13a2:	df 91       	pop	r29
    13a4:	08 95       	ret

000013a6 <I2C_SendAddress>:
u8 I2C_SendAddress(u8 address , u8 opp)
{
    13a6:	df 93       	push	r29
    13a8:	cf 93       	push	r28
    13aa:	00 d0       	rcall	.+0      	; 0x13ac <I2C_SendAddress+0x6>
    13ac:	cd b7       	in	r28, 0x3d	; 61
    13ae:	de b7       	in	r29, 0x3e	; 62
    13b0:	89 83       	std	Y+1, r24	; 0x01
    13b2:	6a 83       	std	Y+2, r22	; 0x02
	TWDR =  (address <<TWA0 )| (opp);
    13b4:	e3 e2       	ldi	r30, 0x23	; 35
    13b6:	f0 e0       	ldi	r31, 0x00	; 0
    13b8:	89 81       	ldd	r24, Y+1	; 0x01
    13ba:	88 2f       	mov	r24, r24
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	88 0f       	add	r24, r24
    13c0:	99 1f       	adc	r25, r25
    13c2:	98 2f       	mov	r25, r24
    13c4:	8a 81       	ldd	r24, Y+2	; 0x02
    13c6:	89 2b       	or	r24, r25
    13c8:	80 83       	st	Z, r24

	TWCR |= (1<<TWINT);
    13ca:	a6 e5       	ldi	r26, 0x56	; 86
    13cc:	b0 e0       	ldi	r27, 0x00	; 0
    13ce:	e6 e5       	ldi	r30, 0x56	; 86
    13d0:	f0 e0       	ldi	r31, 0x00	; 0
    13d2:	80 81       	ld	r24, Z
    13d4:	80 68       	ori	r24, 0x80	; 128
    13d6:	8c 93       	st	X, r24
	while(GET_BIT(TWCR , TWINT) == 0);
    13d8:	e6 e5       	ldi	r30, 0x56	; 86
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	80 81       	ld	r24, Z
    13de:	88 23       	and	r24, r24
    13e0:	dc f7       	brge	.-10     	; 0x13d8 <I2C_SendAddress+0x32>
	return TWSR & 0xF8 ;
    13e2:	e1 e2       	ldi	r30, 0x21	; 33
    13e4:	f0 e0       	ldi	r31, 0x00	; 0
    13e6:	80 81       	ld	r24, Z
    13e8:	88 7f       	andi	r24, 0xF8	; 248

}
    13ea:	0f 90       	pop	r0
    13ec:	0f 90       	pop	r0
    13ee:	cf 91       	pop	r28
    13f0:	df 91       	pop	r29
    13f2:	08 95       	ret

000013f4 <I2C_SendData>:
u8 I2C_SendData(u8 data)
{
    13f4:	df 93       	push	r29
    13f6:	cf 93       	push	r28
    13f8:	0f 92       	push	r0
    13fa:	cd b7       	in	r28, 0x3d	; 61
    13fc:	de b7       	in	r29, 0x3e	; 62
    13fe:	89 83       	std	Y+1, r24	; 0x01
  TWDR = data ;
    1400:	e3 e2       	ldi	r30, 0x23	; 35
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	89 81       	ldd	r24, Y+1	; 0x01
    1406:	80 83       	st	Z, r24

  TWCR |=(1<TWINT)|(1<<TWEN) ;
    1408:	a6 e5       	ldi	r26, 0x56	; 86
    140a:	b0 e0       	ldi	r27, 0x00	; 0
    140c:	e6 e5       	ldi	r30, 0x56	; 86
    140e:	f0 e0       	ldi	r31, 0x00	; 0
    1410:	80 81       	ld	r24, Z
    1412:	85 60       	ori	r24, 0x05	; 5
    1414:	8c 93       	st	X, r24

  while(GET_BIT(TWCR , TWINT)== 0);
    1416:	e6 e5       	ldi	r30, 0x56	; 86
    1418:	f0 e0       	ldi	r31, 0x00	; 0
    141a:	80 81       	ld	r24, Z
    141c:	88 23       	and	r24, r24
    141e:	dc f7       	brge	.-10     	; 0x1416 <I2C_SendData+0x22>

  return TWSR & 0xF8;
    1420:	e1 e2       	ldi	r30, 0x21	; 33
    1422:	f0 e0       	ldi	r31, 0x00	; 0
    1424:	80 81       	ld	r24, Z
    1426:	88 7f       	andi	r24, 0xF8	; 248

}
    1428:	0f 90       	pop	r0
    142a:	cf 91       	pop	r28
    142c:	df 91       	pop	r29
    142e:	08 95       	ret

00001430 <I2C_SendStop>:
u8 I2C_SendStop(void)
{
    1430:	df 93       	push	r29
    1432:	cf 93       	push	r28
    1434:	cd b7       	in	r28, 0x3d	; 61
    1436:	de b7       	in	r29, 0x3e	; 62
	//if(GET_BIT(TWCR , TWINT)== 0) return 0xFF ;
     TWCR |=(1<<TWSTO) |(1<<TWINT)|(1<<TWEN);
    1438:	a6 e5       	ldi	r26, 0x56	; 86
    143a:	b0 e0       	ldi	r27, 0x00	; 0
    143c:	e6 e5       	ldi	r30, 0x56	; 86
    143e:	f0 e0       	ldi	r31, 0x00	; 0
    1440:	80 81       	ld	r24, Z
    1442:	84 69       	ori	r24, 0x94	; 148
    1444:	8c 93       	st	X, r24

	while(GET_BIT(TWCR , TWINT)== 0);
    1446:	e6 e5       	ldi	r30, 0x56	; 86
    1448:	f0 e0       	ldi	r31, 0x00	; 0
    144a:	80 81       	ld	r24, Z
    144c:	88 23       	and	r24, r24
    144e:	dc f7       	brge	.-10     	; 0x1446 <I2C_SendStop+0x16>
	return TWSR & 0xF8;
    1450:	e1 e2       	ldi	r30, 0x21	; 33
    1452:	f0 e0       	ldi	r31, 0x00	; 0
    1454:	80 81       	ld	r24, Z
    1456:	88 7f       	andi	r24, 0xF8	; 248
}
    1458:	cf 91       	pop	r28
    145a:	df 91       	pop	r29
    145c:	08 95       	ret

0000145e <I2C_ReceiveWihtAck>:
u8 I2C_ReceiveWihtAck(void)
{
    145e:	df 93       	push	r29
    1460:	cf 93       	push	r28
    1462:	cd b7       	in	r28, 0x3d	; 61
    1464:	de b7       	in	r29, 0x3e	; 62
  TWCR |=(1<<TWEA) | (1<< TWINT)|(1<<TWEN) ;
    1466:	a6 e5       	ldi	r26, 0x56	; 86
    1468:	b0 e0       	ldi	r27, 0x00	; 0
    146a:	e6 e5       	ldi	r30, 0x56	; 86
    146c:	f0 e0       	ldi	r31, 0x00	; 0
    146e:	80 81       	ld	r24, Z
    1470:	84 6c       	ori	r24, 0xC4	; 196
    1472:	8c 93       	st	X, r24

  while(GET_BIT(TWCR , TWINT)== 0);
    1474:	e6 e5       	ldi	r30, 0x56	; 86
    1476:	f0 e0       	ldi	r31, 0x00	; 0
    1478:	80 81       	ld	r24, Z
    147a:	88 23       	and	r24, r24
    147c:	dc f7       	brge	.-10     	; 0x1474 <I2C_ReceiveWihtAck+0x16>

  return TWDR ;
    147e:	e3 e2       	ldi	r30, 0x23	; 35
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	80 81       	ld	r24, Z
}
    1484:	cf 91       	pop	r28
    1486:	df 91       	pop	r29
    1488:	08 95       	ret

0000148a <I2C_ReceiveWihoutAck>:
u8 I2C_ReceiveWihoutAck(void)
{
    148a:	df 93       	push	r29
    148c:	cf 93       	push	r28
    148e:	cd b7       	in	r28, 0x3d	; 61
    1490:	de b7       	in	r29, 0x3e	; 62
	  TWCR |=(1<<TWEN) | (1<< TWINT) ;
    1492:	a6 e5       	ldi	r26, 0x56	; 86
    1494:	b0 e0       	ldi	r27, 0x00	; 0
    1496:	e6 e5       	ldi	r30, 0x56	; 86
    1498:	f0 e0       	ldi	r31, 0x00	; 0
    149a:	80 81       	ld	r24, Z
    149c:	84 68       	ori	r24, 0x84	; 132
    149e:	8c 93       	st	X, r24

	  while(GET_BIT(TWCR , TWINT)== 0);
    14a0:	e6 e5       	ldi	r30, 0x56	; 86
    14a2:	f0 e0       	ldi	r31, 0x00	; 0
    14a4:	80 81       	ld	r24, Z
    14a6:	88 23       	and	r24, r24
    14a8:	dc f7       	brge	.-10     	; 0x14a0 <I2C_ReceiveWihoutAck+0x16>

	  return TWDR ;
    14aa:	e3 e2       	ldi	r30, 0x23	; 35
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	80 81       	ld	r24, Z
}
    14b0:	cf 91       	pop	r28
    14b2:	df 91       	pop	r29
    14b4:	08 95       	ret

000014b6 <I2C_SendFram>:

u8 I2C_SendFram(u8 address , u8*buf , u8 len)
{
    14b6:	df 93       	push	r29
    14b8:	cf 93       	push	r28
    14ba:	cd b7       	in	r28, 0x3d	; 61
    14bc:	de b7       	in	r29, 0x3e	; 62
    14be:	28 97       	sbiw	r28, 0x08	; 8
    14c0:	0f b6       	in	r0, 0x3f	; 63
    14c2:	f8 94       	cli
    14c4:	de bf       	out	0x3e, r29	; 62
    14c6:	0f be       	out	0x3f, r0	; 63
    14c8:	cd bf       	out	0x3d, r28	; 61
    14ca:	8c 83       	std	Y+4, r24	; 0x04
    14cc:	7e 83       	std	Y+6, r23	; 0x06
    14ce:	6d 83       	std	Y+5, r22	; 0x05
    14d0:	4f 83       	std	Y+7, r20	; 0x07
	u8 state ;
	//send start condition
	I2C_SendStart();
    14d2:	0e 94 bc 09 	call	0x1378	; 0x1378 <I2C_SendStart>

	if(state != I2C_STAT_STA) return state ;
    14d6:	8b 81       	ldd	r24, Y+3	; 0x03
    14d8:	88 30       	cpi	r24, 0x08	; 8
    14da:	19 f0       	breq	.+6      	; 0x14e2 <I2C_SendFram+0x2c>
    14dc:	8b 81       	ldd	r24, Y+3	; 0x03
    14de:	88 87       	std	Y+8, r24	; 0x08
    14e0:	2e c0       	rjmp	.+92     	; 0x153e <I2C_SendFram+0x88>

	state = I2C_SendAddress(address , I2C_WRITE_OPP);
    14e2:	8c 81       	ldd	r24, Y+4	; 0x04
    14e4:	60 e0       	ldi	r22, 0x00	; 0
    14e6:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <I2C_SendAddress>
    14ea:	8b 83       	std	Y+3, r24	; 0x03

	if(state != I2C_STAT_ADDRESS_ACK) return state ;
    14ec:	8b 81       	ldd	r24, Y+3	; 0x03
    14ee:	88 31       	cpi	r24, 0x18	; 24
    14f0:	19 f0       	breq	.+6      	; 0x14f8 <I2C_SendFram+0x42>
    14f2:	8b 81       	ldd	r24, Y+3	; 0x03
    14f4:	88 87       	std	Y+8, r24	; 0x08
    14f6:	23 c0       	rjmp	.+70     	; 0x153e <I2C_SendFram+0x88>

	for(int i= 0 ; i<len; i++)
    14f8:	1a 82       	std	Y+2, r1	; 0x02
    14fa:	19 82       	std	Y+1, r1	; 0x01
    14fc:	13 c0       	rjmp	.+38     	; 0x1524 <I2C_SendFram+0x6e>
	{
		state = I2C_SendData(buf[i]);
    14fe:	29 81       	ldd	r18, Y+1	; 0x01
    1500:	3a 81       	ldd	r19, Y+2	; 0x02
    1502:	8d 81       	ldd	r24, Y+5	; 0x05
    1504:	9e 81       	ldd	r25, Y+6	; 0x06
    1506:	fc 01       	movw	r30, r24
    1508:	e2 0f       	add	r30, r18
    150a:	f3 1f       	adc	r31, r19
    150c:	80 81       	ld	r24, Z
    150e:	0e 94 fa 09 	call	0x13f4	; 0x13f4 <I2C_SendData>
    1512:	8b 83       	std	Y+3, r24	; 0x03

		if(state != I2C_STAT_DATA_ACK) break ;
    1514:	8b 81       	ldd	r24, Y+3	; 0x03
    1516:	88 32       	cpi	r24, 0x28	; 40
    1518:	69 f4       	brne	.+26     	; 0x1534 <I2C_SendFram+0x7e>

	state = I2C_SendAddress(address , I2C_WRITE_OPP);

	if(state != I2C_STAT_ADDRESS_ACK) return state ;

	for(int i= 0 ; i<len; i++)
    151a:	89 81       	ldd	r24, Y+1	; 0x01
    151c:	9a 81       	ldd	r25, Y+2	; 0x02
    151e:	01 96       	adiw	r24, 0x01	; 1
    1520:	9a 83       	std	Y+2, r25	; 0x02
    1522:	89 83       	std	Y+1, r24	; 0x01
    1524:	8f 81       	ldd	r24, Y+7	; 0x07
    1526:	28 2f       	mov	r18, r24
    1528:	30 e0       	ldi	r19, 0x00	; 0
    152a:	89 81       	ldd	r24, Y+1	; 0x01
    152c:	9a 81       	ldd	r25, Y+2	; 0x02
    152e:	82 17       	cp	r24, r18
    1530:	93 07       	cpc	r25, r19
    1532:	2c f3       	brlt	.-54     	; 0x14fe <I2C_SendFram+0x48>
		state = I2C_SendData(buf[i]);

		if(state != I2C_STAT_DATA_ACK) break ;

	}
	state = I2C_SendStop();
    1534:	0e 94 18 0a 	call	0x1430	; 0x1430 <I2C_SendStop>
    1538:	8b 83       	std	Y+3, r24	; 0x03

	return state ;
    153a:	8b 81       	ldd	r24, Y+3	; 0x03
    153c:	88 87       	std	Y+8, r24	; 0x08
    153e:	88 85       	ldd	r24, Y+8	; 0x08
}
    1540:	28 96       	adiw	r28, 0x08	; 8
    1542:	0f b6       	in	r0, 0x3f	; 63
    1544:	f8 94       	cli
    1546:	de bf       	out	0x3e, r29	; 62
    1548:	0f be       	out	0x3f, r0	; 63
    154a:	cd bf       	out	0x3d, r28	; 61
    154c:	cf 91       	pop	r28
    154e:	df 91       	pop	r29
    1550:	08 95       	ret

00001552 <GIE_Enable>:
#include "GIE_private.h"
#include "GIE_interface.h"


void GIE_Enable(void)
{
    1552:	df 93       	push	r29
    1554:	cf 93       	push	r28
    1556:	cd b7       	in	r28, 0x3d	; 61
    1558:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG_Register, I_Bit);
    155a:	af e5       	ldi	r26, 0x5F	; 95
    155c:	b0 e0       	ldi	r27, 0x00	; 0
    155e:	ef e5       	ldi	r30, 0x5F	; 95
    1560:	f0 e0       	ldi	r31, 0x00	; 0
    1562:	80 81       	ld	r24, Z
    1564:	80 68       	ori	r24, 0x80	; 128
    1566:	8c 93       	st	X, r24
}
    1568:	cf 91       	pop	r28
    156a:	df 91       	pop	r29
    156c:	08 95       	ret

0000156e <GIE_Disable>:

void GIE_Disable(void)
{
    156e:	df 93       	push	r29
    1570:	cf 93       	push	r28
    1572:	cd b7       	in	r28, 0x3d	; 61
    1574:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(SREG_Register, I_Bit);
    1576:	af e5       	ldi	r26, 0x5F	; 95
    1578:	b0 e0       	ldi	r27, 0x00	; 0
    157a:	ef e5       	ldi	r30, 0x5F	; 95
    157c:	f0 e0       	ldi	r31, 0x00	; 0
    157e:	80 81       	ld	r24, Z
    1580:	8f 77       	andi	r24, 0x7F	; 127
    1582:	8c 93       	st	X, r24
}
    1584:	cf 91       	pop	r28
    1586:	df 91       	pop	r29
    1588:	08 95       	ret

0000158a <EXTI_SetMode>:

}
*/

void EXTI_SetMode(u8 L_u8EXTINum, u8 L_u8Mode)
{
    158a:	df 93       	push	r29
    158c:	cf 93       	push	r28
    158e:	00 d0       	rcall	.+0      	; 0x1590 <EXTI_SetMode+0x6>
    1590:	00 d0       	rcall	.+0      	; 0x1592 <EXTI_SetMode+0x8>
    1592:	cd b7       	in	r28, 0x3d	; 61
    1594:	de b7       	in	r29, 0x3e	; 62
    1596:	89 83       	std	Y+1, r24	; 0x01
    1598:	6a 83       	std	Y+2, r22	; 0x02
	switch(L_u8EXTINum)
    159a:	89 81       	ldd	r24, Y+1	; 0x01
    159c:	28 2f       	mov	r18, r24
    159e:	30 e0       	ldi	r19, 0x00	; 0
    15a0:	3c 83       	std	Y+4, r19	; 0x04
    15a2:	2b 83       	std	Y+3, r18	; 0x03
    15a4:	8b 81       	ldd	r24, Y+3	; 0x03
    15a6:	9c 81       	ldd	r25, Y+4	; 0x04
    15a8:	82 30       	cpi	r24, 0x02	; 2
    15aa:	91 05       	cpc	r25, r1
    15ac:	d9 f0       	breq	.+54     	; 0x15e4 <EXTI_SetMode+0x5a>
    15ae:	2b 81       	ldd	r18, Y+3	; 0x03
    15b0:	3c 81       	ldd	r19, Y+4	; 0x04
    15b2:	23 30       	cpi	r18, 0x03	; 3
    15b4:	31 05       	cpc	r19, r1
    15b6:	69 f1       	breq	.+90     	; 0x1612 <EXTI_SetMode+0x88>
    15b8:	8b 81       	ldd	r24, Y+3	; 0x03
    15ba:	9c 81       	ldd	r25, Y+4	; 0x04
    15bc:	81 30       	cpi	r24, 0x01	; 1
    15be:	91 05       	cpc	r25, r1
    15c0:	09 f0       	breq	.+2      	; 0x15c4 <EXTI_SetMode+0x3a>
    15c2:	44 c0       	rjmp	.+136    	; 0x164c <EXTI_SetMode+0xc2>
	{
	case EXTI0:
		MCUCR_Register &= ~(0b11 << ISC00);
    15c4:	a5 e5       	ldi	r26, 0x55	; 85
    15c6:	b0 e0       	ldi	r27, 0x00	; 0
    15c8:	e5 e5       	ldi	r30, 0x55	; 85
    15ca:	f0 e0       	ldi	r31, 0x00	; 0
    15cc:	80 81       	ld	r24, Z
    15ce:	8c 7f       	andi	r24, 0xFC	; 252
    15d0:	8c 93       	st	X, r24
		MCUCR_Register |= L_u8Mode << ISC00;
    15d2:	a5 e5       	ldi	r26, 0x55	; 85
    15d4:	b0 e0       	ldi	r27, 0x00	; 0
    15d6:	e5 e5       	ldi	r30, 0x55	; 85
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	90 81       	ld	r25, Z
    15dc:	8a 81       	ldd	r24, Y+2	; 0x02
    15de:	89 2b       	or	r24, r25
    15e0:	8c 93       	st	X, r24
    15e2:	34 c0       	rjmp	.+104    	; 0x164c <EXTI_SetMode+0xc2>
		break;
	case EXTI1:
		MCUCR_Register &= ~(0b11 << ISC10);
    15e4:	a5 e5       	ldi	r26, 0x55	; 85
    15e6:	b0 e0       	ldi	r27, 0x00	; 0
    15e8:	e5 e5       	ldi	r30, 0x55	; 85
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	80 81       	ld	r24, Z
    15ee:	83 7f       	andi	r24, 0xF3	; 243
    15f0:	8c 93       	st	X, r24
		MCUCR_Register |= L_u8Mode << ISC10;
    15f2:	a5 e5       	ldi	r26, 0x55	; 85
    15f4:	b0 e0       	ldi	r27, 0x00	; 0
    15f6:	e5 e5       	ldi	r30, 0x55	; 85
    15f8:	f0 e0       	ldi	r31, 0x00	; 0
    15fa:	80 81       	ld	r24, Z
    15fc:	28 2f       	mov	r18, r24
    15fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1600:	88 2f       	mov	r24, r24
    1602:	90 e0       	ldi	r25, 0x00	; 0
    1604:	88 0f       	add	r24, r24
    1606:	99 1f       	adc	r25, r25
    1608:	88 0f       	add	r24, r24
    160a:	99 1f       	adc	r25, r25
    160c:	82 2b       	or	r24, r18
    160e:	8c 93       	st	X, r24
    1610:	1d c0       	rjmp	.+58     	; 0x164c <EXTI_SetMode+0xc2>
		break;
	case EXTI2:
		CLEAR_BIT(MCUCSR_Register, ISC2);
    1612:	a4 e5       	ldi	r26, 0x54	; 84
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	e4 e5       	ldi	r30, 0x54	; 84
    1618:	f0 e0       	ldi	r31, 0x00	; 0
    161a:	80 81       	ld	r24, Z
    161c:	8f 7b       	andi	r24, 0xBF	; 191
    161e:	8c 93       	st	X, r24
		MCUCSR_Register |= (1 & L_u8Mode) << ISC2;
    1620:	a4 e5       	ldi	r26, 0x54	; 84
    1622:	b0 e0       	ldi	r27, 0x00	; 0
    1624:	e4 e5       	ldi	r30, 0x54	; 84
    1626:	f0 e0       	ldi	r31, 0x00	; 0
    1628:	80 81       	ld	r24, Z
    162a:	28 2f       	mov	r18, r24
    162c:	8a 81       	ldd	r24, Y+2	; 0x02
    162e:	88 2f       	mov	r24, r24
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	81 70       	andi	r24, 0x01	; 1
    1634:	90 70       	andi	r25, 0x00	; 0
    1636:	00 24       	eor	r0, r0
    1638:	96 95       	lsr	r25
    163a:	87 95       	ror	r24
    163c:	07 94       	ror	r0
    163e:	96 95       	lsr	r25
    1640:	87 95       	ror	r24
    1642:	07 94       	ror	r0
    1644:	98 2f       	mov	r25, r24
    1646:	80 2d       	mov	r24, r0
    1648:	82 2b       	or	r24, r18
    164a:	8c 93       	st	X, r24
		break;
	}
}
    164c:	0f 90       	pop	r0
    164e:	0f 90       	pop	r0
    1650:	0f 90       	pop	r0
    1652:	0f 90       	pop	r0
    1654:	cf 91       	pop	r28
    1656:	df 91       	pop	r29
    1658:	08 95       	ret

0000165a <EXTI_Enable>:


void EXTI_Enable(u8 L_u8EXTINum)
{
    165a:	df 93       	push	r29
    165c:	cf 93       	push	r28
    165e:	00 d0       	rcall	.+0      	; 0x1660 <EXTI_Enable+0x6>
    1660:	0f 92       	push	r0
    1662:	cd b7       	in	r28, 0x3d	; 61
    1664:	de b7       	in	r29, 0x3e	; 62
    1666:	89 83       	std	Y+1, r24	; 0x01
	switch(L_u8EXTINum)
    1668:	89 81       	ldd	r24, Y+1	; 0x01
    166a:	28 2f       	mov	r18, r24
    166c:	30 e0       	ldi	r19, 0x00	; 0
    166e:	3b 83       	std	Y+3, r19	; 0x03
    1670:	2a 83       	std	Y+2, r18	; 0x02
    1672:	8a 81       	ldd	r24, Y+2	; 0x02
    1674:	9b 81       	ldd	r25, Y+3	; 0x03
    1676:	82 30       	cpi	r24, 0x02	; 2
    1678:	91 05       	cpc	r25, r1
    167a:	91 f0       	breq	.+36     	; 0x16a0 <EXTI_Enable+0x46>
    167c:	2a 81       	ldd	r18, Y+2	; 0x02
    167e:	3b 81       	ldd	r19, Y+3	; 0x03
    1680:	23 30       	cpi	r18, 0x03	; 3
    1682:	31 05       	cpc	r19, r1
    1684:	a9 f0       	breq	.+42     	; 0x16b0 <EXTI_Enable+0x56>
    1686:	8a 81       	ldd	r24, Y+2	; 0x02
    1688:	9b 81       	ldd	r25, Y+3	; 0x03
    168a:	81 30       	cpi	r24, 0x01	; 1
    168c:	91 05       	cpc	r25, r1
    168e:	b9 f4       	brne	.+46     	; 0x16be <EXTI_Enable+0x64>
	{
	case EXTI0:	SET_BIT(GICR_Register, INT0); break;
    1690:	ab e5       	ldi	r26, 0x5B	; 91
    1692:	b0 e0       	ldi	r27, 0x00	; 0
    1694:	eb e5       	ldi	r30, 0x5B	; 91
    1696:	f0 e0       	ldi	r31, 0x00	; 0
    1698:	80 81       	ld	r24, Z
    169a:	80 64       	ori	r24, 0x40	; 64
    169c:	8c 93       	st	X, r24
    169e:	0f c0       	rjmp	.+30     	; 0x16be <EXTI_Enable+0x64>
	case EXTI1:	SET_BIT(GICR_Register, INT1); break;
    16a0:	ab e5       	ldi	r26, 0x5B	; 91
    16a2:	b0 e0       	ldi	r27, 0x00	; 0
    16a4:	eb e5       	ldi	r30, 0x5B	; 91
    16a6:	f0 e0       	ldi	r31, 0x00	; 0
    16a8:	80 81       	ld	r24, Z
    16aa:	80 68       	ori	r24, 0x80	; 128
    16ac:	8c 93       	st	X, r24
    16ae:	07 c0       	rjmp	.+14     	; 0x16be <EXTI_Enable+0x64>
	case EXTI2:	SET_BIT(GICR_Register, INT2); break;
    16b0:	ab e5       	ldi	r26, 0x5B	; 91
    16b2:	b0 e0       	ldi	r27, 0x00	; 0
    16b4:	eb e5       	ldi	r30, 0x5B	; 91
    16b6:	f0 e0       	ldi	r31, 0x00	; 0
    16b8:	80 81       	ld	r24, Z
    16ba:	80 62       	ori	r24, 0x20	; 32
    16bc:	8c 93       	st	X, r24
	}
}
    16be:	0f 90       	pop	r0
    16c0:	0f 90       	pop	r0
    16c2:	0f 90       	pop	r0
    16c4:	cf 91       	pop	r28
    16c6:	df 91       	pop	r29
    16c8:	08 95       	ret

000016ca <EXTI_Disable>:


void EXTI_Disable(u8 L_u8EXTINum)
{
    16ca:	df 93       	push	r29
    16cc:	cf 93       	push	r28
    16ce:	00 d0       	rcall	.+0      	; 0x16d0 <EXTI_Disable+0x6>
    16d0:	0f 92       	push	r0
    16d2:	cd b7       	in	r28, 0x3d	; 61
    16d4:	de b7       	in	r29, 0x3e	; 62
    16d6:	89 83       	std	Y+1, r24	; 0x01
	switch(L_u8EXTINum)
    16d8:	89 81       	ldd	r24, Y+1	; 0x01
    16da:	28 2f       	mov	r18, r24
    16dc:	30 e0       	ldi	r19, 0x00	; 0
    16de:	3b 83       	std	Y+3, r19	; 0x03
    16e0:	2a 83       	std	Y+2, r18	; 0x02
    16e2:	8a 81       	ldd	r24, Y+2	; 0x02
    16e4:	9b 81       	ldd	r25, Y+3	; 0x03
    16e6:	82 30       	cpi	r24, 0x02	; 2
    16e8:	91 05       	cpc	r25, r1
    16ea:	91 f0       	breq	.+36     	; 0x1710 <EXTI_Disable+0x46>
    16ec:	2a 81       	ldd	r18, Y+2	; 0x02
    16ee:	3b 81       	ldd	r19, Y+3	; 0x03
    16f0:	23 30       	cpi	r18, 0x03	; 3
    16f2:	31 05       	cpc	r19, r1
    16f4:	a9 f0       	breq	.+42     	; 0x1720 <EXTI_Disable+0x56>
    16f6:	8a 81       	ldd	r24, Y+2	; 0x02
    16f8:	9b 81       	ldd	r25, Y+3	; 0x03
    16fa:	81 30       	cpi	r24, 0x01	; 1
    16fc:	91 05       	cpc	r25, r1
    16fe:	b9 f4       	brne	.+46     	; 0x172e <EXTI_Disable+0x64>
	{
	case EXTI0:	CLEAR_BIT(GICR_Register, INT0); break;
    1700:	ab e5       	ldi	r26, 0x5B	; 91
    1702:	b0 e0       	ldi	r27, 0x00	; 0
    1704:	eb e5       	ldi	r30, 0x5B	; 91
    1706:	f0 e0       	ldi	r31, 0x00	; 0
    1708:	80 81       	ld	r24, Z
    170a:	8f 7b       	andi	r24, 0xBF	; 191
    170c:	8c 93       	st	X, r24
    170e:	0f c0       	rjmp	.+30     	; 0x172e <EXTI_Disable+0x64>
	case EXTI1:	CLEAR_BIT(GICR_Register, INT1); break;
    1710:	ab e5       	ldi	r26, 0x5B	; 91
    1712:	b0 e0       	ldi	r27, 0x00	; 0
    1714:	eb e5       	ldi	r30, 0x5B	; 91
    1716:	f0 e0       	ldi	r31, 0x00	; 0
    1718:	80 81       	ld	r24, Z
    171a:	8f 77       	andi	r24, 0x7F	; 127
    171c:	8c 93       	st	X, r24
    171e:	07 c0       	rjmp	.+14     	; 0x172e <EXTI_Disable+0x64>
	case EXTI2:	CLEAR_BIT(GICR_Register, INT2); break;
    1720:	ab e5       	ldi	r26, 0x5B	; 91
    1722:	b0 e0       	ldi	r27, 0x00	; 0
    1724:	eb e5       	ldi	r30, 0x5B	; 91
    1726:	f0 e0       	ldi	r31, 0x00	; 0
    1728:	80 81       	ld	r24, Z
    172a:	8f 7d       	andi	r24, 0xDF	; 223
    172c:	8c 93       	st	X, r24
	}
}
    172e:	0f 90       	pop	r0
    1730:	0f 90       	pop	r0
    1732:	0f 90       	pop	r0
    1734:	cf 91       	pop	r28
    1736:	df 91       	pop	r29
    1738:	08 95       	ret

0000173a <EXTI_SetCallback>:


void EXTI_SetCallback(u8 L_u8EXTINum, void (* ptr)())
{
    173a:	df 93       	push	r29
    173c:	cf 93       	push	r28
    173e:	00 d0       	rcall	.+0      	; 0x1740 <EXTI_SetCallback+0x6>
    1740:	00 d0       	rcall	.+0      	; 0x1742 <EXTI_SetCallback+0x8>
    1742:	0f 92       	push	r0
    1744:	cd b7       	in	r28, 0x3d	; 61
    1746:	de b7       	in	r29, 0x3e	; 62
    1748:	89 83       	std	Y+1, r24	; 0x01
    174a:	7b 83       	std	Y+3, r23	; 0x03
    174c:	6a 83       	std	Y+2, r22	; 0x02
	switch(L_u8EXTINum)
    174e:	89 81       	ldd	r24, Y+1	; 0x01
    1750:	28 2f       	mov	r18, r24
    1752:	30 e0       	ldi	r19, 0x00	; 0
    1754:	3d 83       	std	Y+5, r19	; 0x05
    1756:	2c 83       	std	Y+4, r18	; 0x04
    1758:	8c 81       	ldd	r24, Y+4	; 0x04
    175a:	9d 81       	ldd	r25, Y+5	; 0x05
    175c:	82 30       	cpi	r24, 0x02	; 2
    175e:	91 05       	cpc	r25, r1
    1760:	89 f0       	breq	.+34     	; 0x1784 <EXTI_SetCallback+0x4a>
    1762:	2c 81       	ldd	r18, Y+4	; 0x04
    1764:	3d 81       	ldd	r19, Y+5	; 0x05
    1766:	23 30       	cpi	r18, 0x03	; 3
    1768:	31 05       	cpc	r19, r1
    176a:	99 f0       	breq	.+38     	; 0x1792 <EXTI_SetCallback+0x58>
    176c:	8c 81       	ldd	r24, Y+4	; 0x04
    176e:	9d 81       	ldd	r25, Y+5	; 0x05
    1770:	81 30       	cpi	r24, 0x01	; 1
    1772:	91 05       	cpc	r25, r1
    1774:	a1 f4       	brne	.+40     	; 0x179e <EXTI_SetCallback+0x64>
	{
	case EXTI0: callback_ptr1 = ptr; break;
    1776:	8a 81       	ldd	r24, Y+2	; 0x02
    1778:	9b 81       	ldd	r25, Y+3	; 0x03
    177a:	90 93 c9 00 	sts	0x00C9, r25
    177e:	80 93 c8 00 	sts	0x00C8, r24
    1782:	0d c0       	rjmp	.+26     	; 0x179e <EXTI_SetCallback+0x64>
	case EXTI1: callback_ptr2 = ptr; break;
    1784:	8a 81       	ldd	r24, Y+2	; 0x02
    1786:	9b 81       	ldd	r25, Y+3	; 0x03
    1788:	90 93 cb 00 	sts	0x00CB, r25
    178c:	80 93 ca 00 	sts	0x00CA, r24
    1790:	06 c0       	rjmp	.+12     	; 0x179e <EXTI_SetCallback+0x64>
	case EXTI2: callback_ptr3 = ptr; break;
    1792:	8a 81       	ldd	r24, Y+2	; 0x02
    1794:	9b 81       	ldd	r25, Y+3	; 0x03
    1796:	90 93 cd 00 	sts	0x00CD, r25
    179a:	80 93 cc 00 	sts	0x00CC, r24
	}
}
    179e:	0f 90       	pop	r0
    17a0:	0f 90       	pop	r0
    17a2:	0f 90       	pop	r0
    17a4:	0f 90       	pop	r0
    17a6:	0f 90       	pop	r0
    17a8:	cf 91       	pop	r28
    17aa:	df 91       	pop	r29
    17ac:	08 95       	ret

000017ae <__vector_1>:

void __vector_1(void)
{
    17ae:	1f 92       	push	r1
    17b0:	0f 92       	push	r0
    17b2:	0f b6       	in	r0, 0x3f	; 63
    17b4:	0f 92       	push	r0
    17b6:	11 24       	eor	r1, r1
    17b8:	2f 93       	push	r18
    17ba:	3f 93       	push	r19
    17bc:	4f 93       	push	r20
    17be:	5f 93       	push	r21
    17c0:	6f 93       	push	r22
    17c2:	7f 93       	push	r23
    17c4:	8f 93       	push	r24
    17c6:	9f 93       	push	r25
    17c8:	af 93       	push	r26
    17ca:	bf 93       	push	r27
    17cc:	ef 93       	push	r30
    17ce:	ff 93       	push	r31
    17d0:	df 93       	push	r29
    17d2:	cf 93       	push	r28
    17d4:	cd b7       	in	r28, 0x3d	; 61
    17d6:	de b7       	in	r29, 0x3e	; 62
	callback_ptr1();
    17d8:	e0 91 c8 00 	lds	r30, 0x00C8
    17dc:	f0 91 c9 00 	lds	r31, 0x00C9
    17e0:	09 95       	icall
}
    17e2:	cf 91       	pop	r28
    17e4:	df 91       	pop	r29
    17e6:	ff 91       	pop	r31
    17e8:	ef 91       	pop	r30
    17ea:	bf 91       	pop	r27
    17ec:	af 91       	pop	r26
    17ee:	9f 91       	pop	r25
    17f0:	8f 91       	pop	r24
    17f2:	7f 91       	pop	r23
    17f4:	6f 91       	pop	r22
    17f6:	5f 91       	pop	r21
    17f8:	4f 91       	pop	r20
    17fa:	3f 91       	pop	r19
    17fc:	2f 91       	pop	r18
    17fe:	0f 90       	pop	r0
    1800:	0f be       	out	0x3f, r0	; 63
    1802:	0f 90       	pop	r0
    1804:	1f 90       	pop	r1
    1806:	18 95       	reti

00001808 <__vector_2>:

void __vector_2(void)
{
    1808:	1f 92       	push	r1
    180a:	0f 92       	push	r0
    180c:	0f b6       	in	r0, 0x3f	; 63
    180e:	0f 92       	push	r0
    1810:	11 24       	eor	r1, r1
    1812:	2f 93       	push	r18
    1814:	3f 93       	push	r19
    1816:	4f 93       	push	r20
    1818:	5f 93       	push	r21
    181a:	6f 93       	push	r22
    181c:	7f 93       	push	r23
    181e:	8f 93       	push	r24
    1820:	9f 93       	push	r25
    1822:	af 93       	push	r26
    1824:	bf 93       	push	r27
    1826:	ef 93       	push	r30
    1828:	ff 93       	push	r31
    182a:	df 93       	push	r29
    182c:	cf 93       	push	r28
    182e:	cd b7       	in	r28, 0x3d	; 61
    1830:	de b7       	in	r29, 0x3e	; 62
	callback_ptr2();
    1832:	e0 91 ca 00 	lds	r30, 0x00CA
    1836:	f0 91 cb 00 	lds	r31, 0x00CB
    183a:	09 95       	icall
}
    183c:	cf 91       	pop	r28
    183e:	df 91       	pop	r29
    1840:	ff 91       	pop	r31
    1842:	ef 91       	pop	r30
    1844:	bf 91       	pop	r27
    1846:	af 91       	pop	r26
    1848:	9f 91       	pop	r25
    184a:	8f 91       	pop	r24
    184c:	7f 91       	pop	r23
    184e:	6f 91       	pop	r22
    1850:	5f 91       	pop	r21
    1852:	4f 91       	pop	r20
    1854:	3f 91       	pop	r19
    1856:	2f 91       	pop	r18
    1858:	0f 90       	pop	r0
    185a:	0f be       	out	0x3f, r0	; 63
    185c:	0f 90       	pop	r0
    185e:	1f 90       	pop	r1
    1860:	18 95       	reti

00001862 <__vector_3>:

void __vector_3(void)
{
    1862:	1f 92       	push	r1
    1864:	0f 92       	push	r0
    1866:	0f b6       	in	r0, 0x3f	; 63
    1868:	0f 92       	push	r0
    186a:	11 24       	eor	r1, r1
    186c:	2f 93       	push	r18
    186e:	3f 93       	push	r19
    1870:	4f 93       	push	r20
    1872:	5f 93       	push	r21
    1874:	6f 93       	push	r22
    1876:	7f 93       	push	r23
    1878:	8f 93       	push	r24
    187a:	9f 93       	push	r25
    187c:	af 93       	push	r26
    187e:	bf 93       	push	r27
    1880:	ef 93       	push	r30
    1882:	ff 93       	push	r31
    1884:	df 93       	push	r29
    1886:	cf 93       	push	r28
    1888:	cd b7       	in	r28, 0x3d	; 61
    188a:	de b7       	in	r29, 0x3e	; 62
	callback_ptr3();
    188c:	e0 91 cc 00 	lds	r30, 0x00CC
    1890:	f0 91 cd 00 	lds	r31, 0x00CD
    1894:	09 95       	icall
}
    1896:	cf 91       	pop	r28
    1898:	df 91       	pop	r29
    189a:	ff 91       	pop	r31
    189c:	ef 91       	pop	r30
    189e:	bf 91       	pop	r27
    18a0:	af 91       	pop	r26
    18a2:	9f 91       	pop	r25
    18a4:	8f 91       	pop	r24
    18a6:	7f 91       	pop	r23
    18a8:	6f 91       	pop	r22
    18aa:	5f 91       	pop	r21
    18ac:	4f 91       	pop	r20
    18ae:	3f 91       	pop	r19
    18b0:	2f 91       	pop	r18
    18b2:	0f 90       	pop	r0
    18b4:	0f be       	out	0x3f, r0	; 63
    18b6:	0f 90       	pop	r0
    18b8:	1f 90       	pop	r1
    18ba:	18 95       	reti

000018bc <DIO_u8SetPinValue>:

#include "DIO_private.h"
#include "DIO_interface.h"

u8 DIO_u8SetPinValue(u8 L_u8Port, u8 L_u8Pin, u8 L_u8Value)
{
    18bc:	df 93       	push	r29
    18be:	cf 93       	push	r28
    18c0:	cd b7       	in	r28, 0x3d	; 61
    18c2:	de b7       	in	r29, 0x3e	; 62
    18c4:	28 97       	sbiw	r28, 0x08	; 8
    18c6:	0f b6       	in	r0, 0x3f	; 63
    18c8:	f8 94       	cli
    18ca:	de bf       	out	0x3e, r29	; 62
    18cc:	0f be       	out	0x3f, r0	; 63
    18ce:	cd bf       	out	0x3d, r28	; 61
    18d0:	89 83       	std	Y+1, r24	; 0x01
    18d2:	6a 83       	std	Y+2, r22	; 0x02
    18d4:	4b 83       	std	Y+3, r20	; 0x03
	if(L_u8Value == HIGH)
    18d6:	8b 81       	ldd	r24, Y+3	; 0x03
    18d8:	81 30       	cpi	r24, 0x01	; 1
    18da:	09 f0       	breq	.+2      	; 0x18de <DIO_u8SetPinValue+0x22>
    18dc:	73 c0       	rjmp	.+230    	; 0x19c4 <DIO_u8SetPinValue+0x108>
	{
		switch(L_u8Port)
    18de:	89 81       	ldd	r24, Y+1	; 0x01
    18e0:	28 2f       	mov	r18, r24
    18e2:	30 e0       	ldi	r19, 0x00	; 0
    18e4:	38 87       	std	Y+8, r19	; 0x08
    18e6:	2f 83       	std	Y+7, r18	; 0x07
    18e8:	8f 81       	ldd	r24, Y+7	; 0x07
    18ea:	98 85       	ldd	r25, Y+8	; 0x08
    18ec:	82 30       	cpi	r24, 0x02	; 2
    18ee:	91 05       	cpc	r25, r1
    18f0:	51 f1       	breq	.+84     	; 0x1946 <DIO_u8SetPinValue+0x8a>
    18f2:	2f 81       	ldd	r18, Y+7	; 0x07
    18f4:	38 85       	ldd	r19, Y+8	; 0x08
    18f6:	23 30       	cpi	r18, 0x03	; 3
    18f8:	31 05       	cpc	r19, r1
    18fa:	34 f4       	brge	.+12     	; 0x1908 <DIO_u8SetPinValue+0x4c>
    18fc:	8f 81       	ldd	r24, Y+7	; 0x07
    18fe:	98 85       	ldd	r25, Y+8	; 0x08
    1900:	81 30       	cpi	r24, 0x01	; 1
    1902:	91 05       	cpc	r25, r1
    1904:	61 f0       	breq	.+24     	; 0x191e <DIO_u8SetPinValue+0x62>
    1906:	5b c0       	rjmp	.+182    	; 0x19be <DIO_u8SetPinValue+0x102>
    1908:	2f 81       	ldd	r18, Y+7	; 0x07
    190a:	38 85       	ldd	r19, Y+8	; 0x08
    190c:	23 30       	cpi	r18, 0x03	; 3
    190e:	31 05       	cpc	r19, r1
    1910:	71 f1       	breq	.+92     	; 0x196e <DIO_u8SetPinValue+0xb2>
    1912:	8f 81       	ldd	r24, Y+7	; 0x07
    1914:	98 85       	ldd	r25, Y+8	; 0x08
    1916:	84 30       	cpi	r24, 0x04	; 4
    1918:	91 05       	cpc	r25, r1
    191a:	e9 f1       	breq	.+122    	; 0x1996 <DIO_u8SetPinValue+0xda>
    191c:	50 c0       	rjmp	.+160    	; 0x19be <DIO_u8SetPinValue+0x102>
		{
		case PORTA: SET_BIT(PORTA_Register, L_u8Pin); break;
    191e:	ab e3       	ldi	r26, 0x3B	; 59
    1920:	b0 e0       	ldi	r27, 0x00	; 0
    1922:	eb e3       	ldi	r30, 0x3B	; 59
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	80 81       	ld	r24, Z
    1928:	48 2f       	mov	r20, r24
    192a:	8a 81       	ldd	r24, Y+2	; 0x02
    192c:	28 2f       	mov	r18, r24
    192e:	30 e0       	ldi	r19, 0x00	; 0
    1930:	81 e0       	ldi	r24, 0x01	; 1
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	02 2e       	mov	r0, r18
    1936:	02 c0       	rjmp	.+4      	; 0x193c <DIO_u8SetPinValue+0x80>
    1938:	88 0f       	add	r24, r24
    193a:	99 1f       	adc	r25, r25
    193c:	0a 94       	dec	r0
    193e:	e2 f7       	brpl	.-8      	; 0x1938 <DIO_u8SetPinValue+0x7c>
    1940:	84 2b       	or	r24, r20
    1942:	8c 93       	st	X, r24
    1944:	be c0       	rjmp	.+380    	; 0x1ac2 <DIO_u8SetPinValue+0x206>
		case PORTB: SET_BIT(PORTB_Register, L_u8Pin); break;
    1946:	a8 e3       	ldi	r26, 0x38	; 56
    1948:	b0 e0       	ldi	r27, 0x00	; 0
    194a:	e8 e3       	ldi	r30, 0x38	; 56
    194c:	f0 e0       	ldi	r31, 0x00	; 0
    194e:	80 81       	ld	r24, Z
    1950:	48 2f       	mov	r20, r24
    1952:	8a 81       	ldd	r24, Y+2	; 0x02
    1954:	28 2f       	mov	r18, r24
    1956:	30 e0       	ldi	r19, 0x00	; 0
    1958:	81 e0       	ldi	r24, 0x01	; 1
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	02 2e       	mov	r0, r18
    195e:	02 c0       	rjmp	.+4      	; 0x1964 <DIO_u8SetPinValue+0xa8>
    1960:	88 0f       	add	r24, r24
    1962:	99 1f       	adc	r25, r25
    1964:	0a 94       	dec	r0
    1966:	e2 f7       	brpl	.-8      	; 0x1960 <DIO_u8SetPinValue+0xa4>
    1968:	84 2b       	or	r24, r20
    196a:	8c 93       	st	X, r24
    196c:	aa c0       	rjmp	.+340    	; 0x1ac2 <DIO_u8SetPinValue+0x206>
		case PORTC: SET_BIT(PORTC_Register, L_u8Pin); break;
    196e:	a5 e3       	ldi	r26, 0x35	; 53
    1970:	b0 e0       	ldi	r27, 0x00	; 0
    1972:	e5 e3       	ldi	r30, 0x35	; 53
    1974:	f0 e0       	ldi	r31, 0x00	; 0
    1976:	80 81       	ld	r24, Z
    1978:	48 2f       	mov	r20, r24
    197a:	8a 81       	ldd	r24, Y+2	; 0x02
    197c:	28 2f       	mov	r18, r24
    197e:	30 e0       	ldi	r19, 0x00	; 0
    1980:	81 e0       	ldi	r24, 0x01	; 1
    1982:	90 e0       	ldi	r25, 0x00	; 0
    1984:	02 2e       	mov	r0, r18
    1986:	02 c0       	rjmp	.+4      	; 0x198c <DIO_u8SetPinValue+0xd0>
    1988:	88 0f       	add	r24, r24
    198a:	99 1f       	adc	r25, r25
    198c:	0a 94       	dec	r0
    198e:	e2 f7       	brpl	.-8      	; 0x1988 <DIO_u8SetPinValue+0xcc>
    1990:	84 2b       	or	r24, r20
    1992:	8c 93       	st	X, r24
    1994:	96 c0       	rjmp	.+300    	; 0x1ac2 <DIO_u8SetPinValue+0x206>
		case PORTD: SET_BIT(PORTD_Register, L_u8Pin); break;
    1996:	a2 e3       	ldi	r26, 0x32	; 50
    1998:	b0 e0       	ldi	r27, 0x00	; 0
    199a:	e2 e3       	ldi	r30, 0x32	; 50
    199c:	f0 e0       	ldi	r31, 0x00	; 0
    199e:	80 81       	ld	r24, Z
    19a0:	48 2f       	mov	r20, r24
    19a2:	8a 81       	ldd	r24, Y+2	; 0x02
    19a4:	28 2f       	mov	r18, r24
    19a6:	30 e0       	ldi	r19, 0x00	; 0
    19a8:	81 e0       	ldi	r24, 0x01	; 1
    19aa:	90 e0       	ldi	r25, 0x00	; 0
    19ac:	02 2e       	mov	r0, r18
    19ae:	02 c0       	rjmp	.+4      	; 0x19b4 <DIO_u8SetPinValue+0xf8>
    19b0:	88 0f       	add	r24, r24
    19b2:	99 1f       	adc	r25, r25
    19b4:	0a 94       	dec	r0
    19b6:	e2 f7       	brpl	.-8      	; 0x19b0 <DIO_u8SetPinValue+0xf4>
    19b8:	84 2b       	or	r24, r20
    19ba:	8c 93       	st	X, r24
    19bc:	82 c0       	rjmp	.+260    	; 0x1ac2 <DIO_u8SetPinValue+0x206>
		default: return DIO_ERROR; break;
    19be:	9f ef       	ldi	r25, 0xFF	; 255
    19c0:	9e 83       	std	Y+6, r25	; 0x06
    19c2:	80 c0       	rjmp	.+256    	; 0x1ac4 <DIO_u8SetPinValue+0x208>
		}
	}
	else if(L_u8Value == LOW)
    19c4:	8b 81       	ldd	r24, Y+3	; 0x03
    19c6:	88 23       	and	r24, r24
    19c8:	09 f0       	breq	.+2      	; 0x19cc <DIO_u8SetPinValue+0x110>
    19ca:	78 c0       	rjmp	.+240    	; 0x1abc <DIO_u8SetPinValue+0x200>
	{
		switch(L_u8Port)
    19cc:	89 81       	ldd	r24, Y+1	; 0x01
    19ce:	28 2f       	mov	r18, r24
    19d0:	30 e0       	ldi	r19, 0x00	; 0
    19d2:	3d 83       	std	Y+5, r19	; 0x05
    19d4:	2c 83       	std	Y+4, r18	; 0x04
    19d6:	8c 81       	ldd	r24, Y+4	; 0x04
    19d8:	9d 81       	ldd	r25, Y+5	; 0x05
    19da:	82 30       	cpi	r24, 0x02	; 2
    19dc:	91 05       	cpc	r25, r1
    19de:	61 f1       	breq	.+88     	; 0x1a38 <DIO_u8SetPinValue+0x17c>
    19e0:	2c 81       	ldd	r18, Y+4	; 0x04
    19e2:	3d 81       	ldd	r19, Y+5	; 0x05
    19e4:	23 30       	cpi	r18, 0x03	; 3
    19e6:	31 05       	cpc	r19, r1
    19e8:	34 f4       	brge	.+12     	; 0x19f6 <DIO_u8SetPinValue+0x13a>
    19ea:	8c 81       	ldd	r24, Y+4	; 0x04
    19ec:	9d 81       	ldd	r25, Y+5	; 0x05
    19ee:	81 30       	cpi	r24, 0x01	; 1
    19f0:	91 05       	cpc	r25, r1
    19f2:	69 f0       	breq	.+26     	; 0x1a0e <DIO_u8SetPinValue+0x152>
    19f4:	60 c0       	rjmp	.+192    	; 0x1ab6 <DIO_u8SetPinValue+0x1fa>
    19f6:	2c 81       	ldd	r18, Y+4	; 0x04
    19f8:	3d 81       	ldd	r19, Y+5	; 0x05
    19fa:	23 30       	cpi	r18, 0x03	; 3
    19fc:	31 05       	cpc	r19, r1
    19fe:	89 f1       	breq	.+98     	; 0x1a62 <DIO_u8SetPinValue+0x1a6>
    1a00:	8c 81       	ldd	r24, Y+4	; 0x04
    1a02:	9d 81       	ldd	r25, Y+5	; 0x05
    1a04:	84 30       	cpi	r24, 0x04	; 4
    1a06:	91 05       	cpc	r25, r1
    1a08:	09 f4       	brne	.+2      	; 0x1a0c <DIO_u8SetPinValue+0x150>
    1a0a:	40 c0       	rjmp	.+128    	; 0x1a8c <DIO_u8SetPinValue+0x1d0>
    1a0c:	54 c0       	rjmp	.+168    	; 0x1ab6 <DIO_u8SetPinValue+0x1fa>
		{
		case PORTA: CLEAR_BIT(PORTA_Register, L_u8Pin); break;
    1a0e:	ab e3       	ldi	r26, 0x3B	; 59
    1a10:	b0 e0       	ldi	r27, 0x00	; 0
    1a12:	eb e3       	ldi	r30, 0x3B	; 59
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	80 81       	ld	r24, Z
    1a18:	48 2f       	mov	r20, r24
    1a1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a1c:	28 2f       	mov	r18, r24
    1a1e:	30 e0       	ldi	r19, 0x00	; 0
    1a20:	81 e0       	ldi	r24, 0x01	; 1
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	02 2e       	mov	r0, r18
    1a26:	02 c0       	rjmp	.+4      	; 0x1a2c <DIO_u8SetPinValue+0x170>
    1a28:	88 0f       	add	r24, r24
    1a2a:	99 1f       	adc	r25, r25
    1a2c:	0a 94       	dec	r0
    1a2e:	e2 f7       	brpl	.-8      	; 0x1a28 <DIO_u8SetPinValue+0x16c>
    1a30:	80 95       	com	r24
    1a32:	84 23       	and	r24, r20
    1a34:	8c 93       	st	X, r24
    1a36:	45 c0       	rjmp	.+138    	; 0x1ac2 <DIO_u8SetPinValue+0x206>
		case PORTB: CLEAR_BIT(PORTB_Register, L_u8Pin); break;
    1a38:	a8 e3       	ldi	r26, 0x38	; 56
    1a3a:	b0 e0       	ldi	r27, 0x00	; 0
    1a3c:	e8 e3       	ldi	r30, 0x38	; 56
    1a3e:	f0 e0       	ldi	r31, 0x00	; 0
    1a40:	80 81       	ld	r24, Z
    1a42:	48 2f       	mov	r20, r24
    1a44:	8a 81       	ldd	r24, Y+2	; 0x02
    1a46:	28 2f       	mov	r18, r24
    1a48:	30 e0       	ldi	r19, 0x00	; 0
    1a4a:	81 e0       	ldi	r24, 0x01	; 1
    1a4c:	90 e0       	ldi	r25, 0x00	; 0
    1a4e:	02 2e       	mov	r0, r18
    1a50:	02 c0       	rjmp	.+4      	; 0x1a56 <DIO_u8SetPinValue+0x19a>
    1a52:	88 0f       	add	r24, r24
    1a54:	99 1f       	adc	r25, r25
    1a56:	0a 94       	dec	r0
    1a58:	e2 f7       	brpl	.-8      	; 0x1a52 <DIO_u8SetPinValue+0x196>
    1a5a:	80 95       	com	r24
    1a5c:	84 23       	and	r24, r20
    1a5e:	8c 93       	st	X, r24
    1a60:	30 c0       	rjmp	.+96     	; 0x1ac2 <DIO_u8SetPinValue+0x206>
		case PORTC: CLEAR_BIT(PORTC_Register, L_u8Pin); break;
    1a62:	a5 e3       	ldi	r26, 0x35	; 53
    1a64:	b0 e0       	ldi	r27, 0x00	; 0
    1a66:	e5 e3       	ldi	r30, 0x35	; 53
    1a68:	f0 e0       	ldi	r31, 0x00	; 0
    1a6a:	80 81       	ld	r24, Z
    1a6c:	48 2f       	mov	r20, r24
    1a6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a70:	28 2f       	mov	r18, r24
    1a72:	30 e0       	ldi	r19, 0x00	; 0
    1a74:	81 e0       	ldi	r24, 0x01	; 1
    1a76:	90 e0       	ldi	r25, 0x00	; 0
    1a78:	02 2e       	mov	r0, r18
    1a7a:	02 c0       	rjmp	.+4      	; 0x1a80 <DIO_u8SetPinValue+0x1c4>
    1a7c:	88 0f       	add	r24, r24
    1a7e:	99 1f       	adc	r25, r25
    1a80:	0a 94       	dec	r0
    1a82:	e2 f7       	brpl	.-8      	; 0x1a7c <DIO_u8SetPinValue+0x1c0>
    1a84:	80 95       	com	r24
    1a86:	84 23       	and	r24, r20
    1a88:	8c 93       	st	X, r24
    1a8a:	1b c0       	rjmp	.+54     	; 0x1ac2 <DIO_u8SetPinValue+0x206>
		case PORTD: CLEAR_BIT(PORTD_Register, L_u8Pin); break;
    1a8c:	a2 e3       	ldi	r26, 0x32	; 50
    1a8e:	b0 e0       	ldi	r27, 0x00	; 0
    1a90:	e2 e3       	ldi	r30, 0x32	; 50
    1a92:	f0 e0       	ldi	r31, 0x00	; 0
    1a94:	80 81       	ld	r24, Z
    1a96:	48 2f       	mov	r20, r24
    1a98:	8a 81       	ldd	r24, Y+2	; 0x02
    1a9a:	28 2f       	mov	r18, r24
    1a9c:	30 e0       	ldi	r19, 0x00	; 0
    1a9e:	81 e0       	ldi	r24, 0x01	; 1
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
    1aa2:	02 2e       	mov	r0, r18
    1aa4:	02 c0       	rjmp	.+4      	; 0x1aaa <DIO_u8SetPinValue+0x1ee>
    1aa6:	88 0f       	add	r24, r24
    1aa8:	99 1f       	adc	r25, r25
    1aaa:	0a 94       	dec	r0
    1aac:	e2 f7       	brpl	.-8      	; 0x1aa6 <DIO_u8SetPinValue+0x1ea>
    1aae:	80 95       	com	r24
    1ab0:	84 23       	and	r24, r20
    1ab2:	8c 93       	st	X, r24
    1ab4:	06 c0       	rjmp	.+12     	; 0x1ac2 <DIO_u8SetPinValue+0x206>
		default: return DIO_ERROR; break;
    1ab6:	9f ef       	ldi	r25, 0xFF	; 255
    1ab8:	9e 83       	std	Y+6, r25	; 0x06
    1aba:	04 c0       	rjmp	.+8      	; 0x1ac4 <DIO_u8SetPinValue+0x208>
		}
	}
	else
	{
		return DIO_ERROR;
    1abc:	2f ef       	ldi	r18, 0xFF	; 255
    1abe:	2e 83       	std	Y+6, r18	; 0x06
    1ac0:	01 c0       	rjmp	.+2      	; 0x1ac4 <DIO_u8SetPinValue+0x208>
	}
	return DIO_OK;
    1ac2:	1e 82       	std	Y+6, r1	; 0x06
    1ac4:	8e 81       	ldd	r24, Y+6	; 0x06

}
    1ac6:	28 96       	adiw	r28, 0x08	; 8
    1ac8:	0f b6       	in	r0, 0x3f	; 63
    1aca:	f8 94       	cli
    1acc:	de bf       	out	0x3e, r29	; 62
    1ace:	0f be       	out	0x3f, r0	; 63
    1ad0:	cd bf       	out	0x3d, r28	; 61
    1ad2:	cf 91       	pop	r28
    1ad4:	df 91       	pop	r29
    1ad6:	08 95       	ret

00001ad8 <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue(u8 L_u8Port, u8 L_u8Pin)
{
    1ad8:	df 93       	push	r29
    1ada:	cf 93       	push	r28
    1adc:	00 d0       	rcall	.+0      	; 0x1ade <DIO_u8GetPinValue+0x6>
    1ade:	00 d0       	rcall	.+0      	; 0x1ae0 <DIO_u8GetPinValue+0x8>
    1ae0:	0f 92       	push	r0
    1ae2:	cd b7       	in	r28, 0x3d	; 61
    1ae4:	de b7       	in	r29, 0x3e	; 62
    1ae6:	8a 83       	std	Y+2, r24	; 0x02
    1ae8:	6b 83       	std	Y+3, r22	; 0x03
	u8 L_u8Result;
	switch(L_u8Port)
    1aea:	8a 81       	ldd	r24, Y+2	; 0x02
    1aec:	28 2f       	mov	r18, r24
    1aee:	30 e0       	ldi	r19, 0x00	; 0
    1af0:	3d 83       	std	Y+5, r19	; 0x05
    1af2:	2c 83       	std	Y+4, r18	; 0x04
    1af4:	4c 81       	ldd	r20, Y+4	; 0x04
    1af6:	5d 81       	ldd	r21, Y+5	; 0x05
    1af8:	42 30       	cpi	r20, 0x02	; 2
    1afa:	51 05       	cpc	r21, r1
    1afc:	41 f1       	breq	.+80     	; 0x1b4e <DIO_u8GetPinValue+0x76>
    1afe:	8c 81       	ldd	r24, Y+4	; 0x04
    1b00:	9d 81       	ldd	r25, Y+5	; 0x05
    1b02:	83 30       	cpi	r24, 0x03	; 3
    1b04:	91 05       	cpc	r25, r1
    1b06:	34 f4       	brge	.+12     	; 0x1b14 <DIO_u8GetPinValue+0x3c>
    1b08:	2c 81       	ldd	r18, Y+4	; 0x04
    1b0a:	3d 81       	ldd	r19, Y+5	; 0x05
    1b0c:	21 30       	cpi	r18, 0x01	; 1
    1b0e:	31 05       	cpc	r19, r1
    1b10:	61 f0       	breq	.+24     	; 0x1b2a <DIO_u8GetPinValue+0x52>
    1b12:	53 c0       	rjmp	.+166    	; 0x1bba <DIO_u8GetPinValue+0xe2>
    1b14:	4c 81       	ldd	r20, Y+4	; 0x04
    1b16:	5d 81       	ldd	r21, Y+5	; 0x05
    1b18:	43 30       	cpi	r20, 0x03	; 3
    1b1a:	51 05       	cpc	r21, r1
    1b1c:	51 f1       	breq	.+84     	; 0x1b72 <DIO_u8GetPinValue+0x9a>
    1b1e:	8c 81       	ldd	r24, Y+4	; 0x04
    1b20:	9d 81       	ldd	r25, Y+5	; 0x05
    1b22:	84 30       	cpi	r24, 0x04	; 4
    1b24:	91 05       	cpc	r25, r1
    1b26:	b9 f1       	breq	.+110    	; 0x1b96 <DIO_u8GetPinValue+0xbe>
    1b28:	48 c0       	rjmp	.+144    	; 0x1bba <DIO_u8GetPinValue+0xe2>
	{
	case PORTA: L_u8Result= GET_BIT(PINA_Register, L_u8Pin); break;
    1b2a:	e9 e3       	ldi	r30, 0x39	; 57
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	80 81       	ld	r24, Z
    1b30:	28 2f       	mov	r18, r24
    1b32:	30 e0       	ldi	r19, 0x00	; 0
    1b34:	8b 81       	ldd	r24, Y+3	; 0x03
    1b36:	88 2f       	mov	r24, r24
    1b38:	90 e0       	ldi	r25, 0x00	; 0
    1b3a:	a9 01       	movw	r20, r18
    1b3c:	02 c0       	rjmp	.+4      	; 0x1b42 <DIO_u8GetPinValue+0x6a>
    1b3e:	55 95       	asr	r21
    1b40:	47 95       	ror	r20
    1b42:	8a 95       	dec	r24
    1b44:	e2 f7       	brpl	.-8      	; 0x1b3e <DIO_u8GetPinValue+0x66>
    1b46:	ca 01       	movw	r24, r20
    1b48:	81 70       	andi	r24, 0x01	; 1
    1b4a:	89 83       	std	Y+1, r24	; 0x01
    1b4c:	38 c0       	rjmp	.+112    	; 0x1bbe <DIO_u8GetPinValue+0xe6>
	case PORTB: L_u8Result= GET_BIT(PINB_Register, L_u8Pin); break;
    1b4e:	e6 e3       	ldi	r30, 0x36	; 54
    1b50:	f0 e0       	ldi	r31, 0x00	; 0
    1b52:	80 81       	ld	r24, Z
    1b54:	28 2f       	mov	r18, r24
    1b56:	30 e0       	ldi	r19, 0x00	; 0
    1b58:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5a:	88 2f       	mov	r24, r24
    1b5c:	90 e0       	ldi	r25, 0x00	; 0
    1b5e:	a9 01       	movw	r20, r18
    1b60:	02 c0       	rjmp	.+4      	; 0x1b66 <DIO_u8GetPinValue+0x8e>
    1b62:	55 95       	asr	r21
    1b64:	47 95       	ror	r20
    1b66:	8a 95       	dec	r24
    1b68:	e2 f7       	brpl	.-8      	; 0x1b62 <DIO_u8GetPinValue+0x8a>
    1b6a:	ca 01       	movw	r24, r20
    1b6c:	81 70       	andi	r24, 0x01	; 1
    1b6e:	89 83       	std	Y+1, r24	; 0x01
    1b70:	26 c0       	rjmp	.+76     	; 0x1bbe <DIO_u8GetPinValue+0xe6>
	case PORTC: L_u8Result= GET_BIT(PINC_Register, L_u8Pin); break;
    1b72:	e3 e3       	ldi	r30, 0x33	; 51
    1b74:	f0 e0       	ldi	r31, 0x00	; 0
    1b76:	80 81       	ld	r24, Z
    1b78:	28 2f       	mov	r18, r24
    1b7a:	30 e0       	ldi	r19, 0x00	; 0
    1b7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b7e:	88 2f       	mov	r24, r24
    1b80:	90 e0       	ldi	r25, 0x00	; 0
    1b82:	a9 01       	movw	r20, r18
    1b84:	02 c0       	rjmp	.+4      	; 0x1b8a <DIO_u8GetPinValue+0xb2>
    1b86:	55 95       	asr	r21
    1b88:	47 95       	ror	r20
    1b8a:	8a 95       	dec	r24
    1b8c:	e2 f7       	brpl	.-8      	; 0x1b86 <DIO_u8GetPinValue+0xae>
    1b8e:	ca 01       	movw	r24, r20
    1b90:	81 70       	andi	r24, 0x01	; 1
    1b92:	89 83       	std	Y+1, r24	; 0x01
    1b94:	14 c0       	rjmp	.+40     	; 0x1bbe <DIO_u8GetPinValue+0xe6>
	case PORTD: L_u8Result= GET_BIT(PIND_Register, L_u8Pin); break;
    1b96:	e0 e3       	ldi	r30, 0x30	; 48
    1b98:	f0 e0       	ldi	r31, 0x00	; 0
    1b9a:	80 81       	ld	r24, Z
    1b9c:	28 2f       	mov	r18, r24
    1b9e:	30 e0       	ldi	r19, 0x00	; 0
    1ba0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba2:	88 2f       	mov	r24, r24
    1ba4:	90 e0       	ldi	r25, 0x00	; 0
    1ba6:	a9 01       	movw	r20, r18
    1ba8:	02 c0       	rjmp	.+4      	; 0x1bae <DIO_u8GetPinValue+0xd6>
    1baa:	55 95       	asr	r21
    1bac:	47 95       	ror	r20
    1bae:	8a 95       	dec	r24
    1bb0:	e2 f7       	brpl	.-8      	; 0x1baa <DIO_u8GetPinValue+0xd2>
    1bb2:	ca 01       	movw	r24, r20
    1bb4:	81 70       	andi	r24, 0x01	; 1
    1bb6:	89 83       	std	Y+1, r24	; 0x01
    1bb8:	02 c0       	rjmp	.+4      	; 0x1bbe <DIO_u8GetPinValue+0xe6>
	default: L_u8Result = DIO_ERROR;
    1bba:	8f ef       	ldi	r24, 0xFF	; 255
    1bbc:	89 83       	std	Y+1, r24	; 0x01
	}

	return L_u8Result;
    1bbe:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bc0:	0f 90       	pop	r0
    1bc2:	0f 90       	pop	r0
    1bc4:	0f 90       	pop	r0
    1bc6:	0f 90       	pop	r0
    1bc8:	0f 90       	pop	r0
    1bca:	cf 91       	pop	r28
    1bcc:	df 91       	pop	r29
    1bce:	08 95       	ret

00001bd0 <DIO_u8SetPinDirection>:

u8 DIO_u8SetPinDirection(u8 L_u8Port, u8 L_u8Pin, u8 L_u8Direction)
{
    1bd0:	df 93       	push	r29
    1bd2:	cf 93       	push	r28
    1bd4:	cd b7       	in	r28, 0x3d	; 61
    1bd6:	de b7       	in	r29, 0x3e	; 62
    1bd8:	28 97       	sbiw	r28, 0x08	; 8
    1bda:	0f b6       	in	r0, 0x3f	; 63
    1bdc:	f8 94       	cli
    1bde:	de bf       	out	0x3e, r29	; 62
    1be0:	0f be       	out	0x3f, r0	; 63
    1be2:	cd bf       	out	0x3d, r28	; 61
    1be4:	89 83       	std	Y+1, r24	; 0x01
    1be6:	6a 83       	std	Y+2, r22	; 0x02
    1be8:	4b 83       	std	Y+3, r20	; 0x03
	if(L_u8Direction == OUTPUT)
    1bea:	8b 81       	ldd	r24, Y+3	; 0x03
    1bec:	81 30       	cpi	r24, 0x01	; 1
    1bee:	09 f0       	breq	.+2      	; 0x1bf2 <DIO_u8SetPinDirection+0x22>
    1bf0:	73 c0       	rjmp	.+230    	; 0x1cd8 <DIO_u8SetPinDirection+0x108>
		{
			switch(L_u8Port)
    1bf2:	89 81       	ldd	r24, Y+1	; 0x01
    1bf4:	28 2f       	mov	r18, r24
    1bf6:	30 e0       	ldi	r19, 0x00	; 0
    1bf8:	38 87       	std	Y+8, r19	; 0x08
    1bfa:	2f 83       	std	Y+7, r18	; 0x07
    1bfc:	8f 81       	ldd	r24, Y+7	; 0x07
    1bfe:	98 85       	ldd	r25, Y+8	; 0x08
    1c00:	82 30       	cpi	r24, 0x02	; 2
    1c02:	91 05       	cpc	r25, r1
    1c04:	51 f1       	breq	.+84     	; 0x1c5a <DIO_u8SetPinDirection+0x8a>
    1c06:	2f 81       	ldd	r18, Y+7	; 0x07
    1c08:	38 85       	ldd	r19, Y+8	; 0x08
    1c0a:	23 30       	cpi	r18, 0x03	; 3
    1c0c:	31 05       	cpc	r19, r1
    1c0e:	34 f4       	brge	.+12     	; 0x1c1c <DIO_u8SetPinDirection+0x4c>
    1c10:	8f 81       	ldd	r24, Y+7	; 0x07
    1c12:	98 85       	ldd	r25, Y+8	; 0x08
    1c14:	81 30       	cpi	r24, 0x01	; 1
    1c16:	91 05       	cpc	r25, r1
    1c18:	61 f0       	breq	.+24     	; 0x1c32 <DIO_u8SetPinDirection+0x62>
    1c1a:	5b c0       	rjmp	.+182    	; 0x1cd2 <DIO_u8SetPinDirection+0x102>
    1c1c:	2f 81       	ldd	r18, Y+7	; 0x07
    1c1e:	38 85       	ldd	r19, Y+8	; 0x08
    1c20:	23 30       	cpi	r18, 0x03	; 3
    1c22:	31 05       	cpc	r19, r1
    1c24:	71 f1       	breq	.+92     	; 0x1c82 <DIO_u8SetPinDirection+0xb2>
    1c26:	8f 81       	ldd	r24, Y+7	; 0x07
    1c28:	98 85       	ldd	r25, Y+8	; 0x08
    1c2a:	84 30       	cpi	r24, 0x04	; 4
    1c2c:	91 05       	cpc	r25, r1
    1c2e:	e9 f1       	breq	.+122    	; 0x1caa <DIO_u8SetPinDirection+0xda>
    1c30:	50 c0       	rjmp	.+160    	; 0x1cd2 <DIO_u8SetPinDirection+0x102>
			{
			case PORTA: SET_BIT(DDRA_Register, L_u8Pin); break;
    1c32:	aa e3       	ldi	r26, 0x3A	; 58
    1c34:	b0 e0       	ldi	r27, 0x00	; 0
    1c36:	ea e3       	ldi	r30, 0x3A	; 58
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	80 81       	ld	r24, Z
    1c3c:	48 2f       	mov	r20, r24
    1c3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c40:	28 2f       	mov	r18, r24
    1c42:	30 e0       	ldi	r19, 0x00	; 0
    1c44:	81 e0       	ldi	r24, 0x01	; 1
    1c46:	90 e0       	ldi	r25, 0x00	; 0
    1c48:	02 2e       	mov	r0, r18
    1c4a:	02 c0       	rjmp	.+4      	; 0x1c50 <DIO_u8SetPinDirection+0x80>
    1c4c:	88 0f       	add	r24, r24
    1c4e:	99 1f       	adc	r25, r25
    1c50:	0a 94       	dec	r0
    1c52:	e2 f7       	brpl	.-8      	; 0x1c4c <DIO_u8SetPinDirection+0x7c>
    1c54:	84 2b       	or	r24, r20
    1c56:	8c 93       	st	X, r24
    1c58:	be c0       	rjmp	.+380    	; 0x1dd6 <DIO_u8SetPinDirection+0x206>
			case PORTB: SET_BIT(DDRB_Register, L_u8Pin); break;
    1c5a:	a7 e3       	ldi	r26, 0x37	; 55
    1c5c:	b0 e0       	ldi	r27, 0x00	; 0
    1c5e:	e7 e3       	ldi	r30, 0x37	; 55
    1c60:	f0 e0       	ldi	r31, 0x00	; 0
    1c62:	80 81       	ld	r24, Z
    1c64:	48 2f       	mov	r20, r24
    1c66:	8a 81       	ldd	r24, Y+2	; 0x02
    1c68:	28 2f       	mov	r18, r24
    1c6a:	30 e0       	ldi	r19, 0x00	; 0
    1c6c:	81 e0       	ldi	r24, 0x01	; 1
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
    1c70:	02 2e       	mov	r0, r18
    1c72:	02 c0       	rjmp	.+4      	; 0x1c78 <DIO_u8SetPinDirection+0xa8>
    1c74:	88 0f       	add	r24, r24
    1c76:	99 1f       	adc	r25, r25
    1c78:	0a 94       	dec	r0
    1c7a:	e2 f7       	brpl	.-8      	; 0x1c74 <DIO_u8SetPinDirection+0xa4>
    1c7c:	84 2b       	or	r24, r20
    1c7e:	8c 93       	st	X, r24
    1c80:	aa c0       	rjmp	.+340    	; 0x1dd6 <DIO_u8SetPinDirection+0x206>
			case PORTC: SET_BIT(DDRC_Register, L_u8Pin); break;
    1c82:	a4 e3       	ldi	r26, 0x34	; 52
    1c84:	b0 e0       	ldi	r27, 0x00	; 0
    1c86:	e4 e3       	ldi	r30, 0x34	; 52
    1c88:	f0 e0       	ldi	r31, 0x00	; 0
    1c8a:	80 81       	ld	r24, Z
    1c8c:	48 2f       	mov	r20, r24
    1c8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c90:	28 2f       	mov	r18, r24
    1c92:	30 e0       	ldi	r19, 0x00	; 0
    1c94:	81 e0       	ldi	r24, 0x01	; 1
    1c96:	90 e0       	ldi	r25, 0x00	; 0
    1c98:	02 2e       	mov	r0, r18
    1c9a:	02 c0       	rjmp	.+4      	; 0x1ca0 <DIO_u8SetPinDirection+0xd0>
    1c9c:	88 0f       	add	r24, r24
    1c9e:	99 1f       	adc	r25, r25
    1ca0:	0a 94       	dec	r0
    1ca2:	e2 f7       	brpl	.-8      	; 0x1c9c <DIO_u8SetPinDirection+0xcc>
    1ca4:	84 2b       	or	r24, r20
    1ca6:	8c 93       	st	X, r24
    1ca8:	96 c0       	rjmp	.+300    	; 0x1dd6 <DIO_u8SetPinDirection+0x206>
			case PORTD: SET_BIT(DDRD_Register, L_u8Pin); break;
    1caa:	a1 e3       	ldi	r26, 0x31	; 49
    1cac:	b0 e0       	ldi	r27, 0x00	; 0
    1cae:	e1 e3       	ldi	r30, 0x31	; 49
    1cb0:	f0 e0       	ldi	r31, 0x00	; 0
    1cb2:	80 81       	ld	r24, Z
    1cb4:	48 2f       	mov	r20, r24
    1cb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb8:	28 2f       	mov	r18, r24
    1cba:	30 e0       	ldi	r19, 0x00	; 0
    1cbc:	81 e0       	ldi	r24, 0x01	; 1
    1cbe:	90 e0       	ldi	r25, 0x00	; 0
    1cc0:	02 2e       	mov	r0, r18
    1cc2:	02 c0       	rjmp	.+4      	; 0x1cc8 <DIO_u8SetPinDirection+0xf8>
    1cc4:	88 0f       	add	r24, r24
    1cc6:	99 1f       	adc	r25, r25
    1cc8:	0a 94       	dec	r0
    1cca:	e2 f7       	brpl	.-8      	; 0x1cc4 <DIO_u8SetPinDirection+0xf4>
    1ccc:	84 2b       	or	r24, r20
    1cce:	8c 93       	st	X, r24
    1cd0:	82 c0       	rjmp	.+260    	; 0x1dd6 <DIO_u8SetPinDirection+0x206>
			default: return DIO_ERROR; break;
    1cd2:	9f ef       	ldi	r25, 0xFF	; 255
    1cd4:	9e 83       	std	Y+6, r25	; 0x06
    1cd6:	80 c0       	rjmp	.+256    	; 0x1dd8 <DIO_u8SetPinDirection+0x208>
			}
		}
		else if(L_u8Direction == INPUT)
    1cd8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cda:	88 23       	and	r24, r24
    1cdc:	09 f0       	breq	.+2      	; 0x1ce0 <DIO_u8SetPinDirection+0x110>
    1cde:	78 c0       	rjmp	.+240    	; 0x1dd0 <DIO_u8SetPinDirection+0x200>
		{
			switch(L_u8Port)
    1ce0:	89 81       	ldd	r24, Y+1	; 0x01
    1ce2:	28 2f       	mov	r18, r24
    1ce4:	30 e0       	ldi	r19, 0x00	; 0
    1ce6:	3d 83       	std	Y+5, r19	; 0x05
    1ce8:	2c 83       	std	Y+4, r18	; 0x04
    1cea:	8c 81       	ldd	r24, Y+4	; 0x04
    1cec:	9d 81       	ldd	r25, Y+5	; 0x05
    1cee:	82 30       	cpi	r24, 0x02	; 2
    1cf0:	91 05       	cpc	r25, r1
    1cf2:	61 f1       	breq	.+88     	; 0x1d4c <DIO_u8SetPinDirection+0x17c>
    1cf4:	2c 81       	ldd	r18, Y+4	; 0x04
    1cf6:	3d 81       	ldd	r19, Y+5	; 0x05
    1cf8:	23 30       	cpi	r18, 0x03	; 3
    1cfa:	31 05       	cpc	r19, r1
    1cfc:	34 f4       	brge	.+12     	; 0x1d0a <DIO_u8SetPinDirection+0x13a>
    1cfe:	8c 81       	ldd	r24, Y+4	; 0x04
    1d00:	9d 81       	ldd	r25, Y+5	; 0x05
    1d02:	81 30       	cpi	r24, 0x01	; 1
    1d04:	91 05       	cpc	r25, r1
    1d06:	69 f0       	breq	.+26     	; 0x1d22 <DIO_u8SetPinDirection+0x152>
    1d08:	60 c0       	rjmp	.+192    	; 0x1dca <DIO_u8SetPinDirection+0x1fa>
    1d0a:	2c 81       	ldd	r18, Y+4	; 0x04
    1d0c:	3d 81       	ldd	r19, Y+5	; 0x05
    1d0e:	23 30       	cpi	r18, 0x03	; 3
    1d10:	31 05       	cpc	r19, r1
    1d12:	89 f1       	breq	.+98     	; 0x1d76 <DIO_u8SetPinDirection+0x1a6>
    1d14:	8c 81       	ldd	r24, Y+4	; 0x04
    1d16:	9d 81       	ldd	r25, Y+5	; 0x05
    1d18:	84 30       	cpi	r24, 0x04	; 4
    1d1a:	91 05       	cpc	r25, r1
    1d1c:	09 f4       	brne	.+2      	; 0x1d20 <DIO_u8SetPinDirection+0x150>
    1d1e:	40 c0       	rjmp	.+128    	; 0x1da0 <DIO_u8SetPinDirection+0x1d0>
    1d20:	54 c0       	rjmp	.+168    	; 0x1dca <DIO_u8SetPinDirection+0x1fa>
			{
			case PORTA: CLEAR_BIT(DDRA_Register, L_u8Pin); break;
    1d22:	aa e3       	ldi	r26, 0x3A	; 58
    1d24:	b0 e0       	ldi	r27, 0x00	; 0
    1d26:	ea e3       	ldi	r30, 0x3A	; 58
    1d28:	f0 e0       	ldi	r31, 0x00	; 0
    1d2a:	80 81       	ld	r24, Z
    1d2c:	48 2f       	mov	r20, r24
    1d2e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d30:	28 2f       	mov	r18, r24
    1d32:	30 e0       	ldi	r19, 0x00	; 0
    1d34:	81 e0       	ldi	r24, 0x01	; 1
    1d36:	90 e0       	ldi	r25, 0x00	; 0
    1d38:	02 2e       	mov	r0, r18
    1d3a:	02 c0       	rjmp	.+4      	; 0x1d40 <DIO_u8SetPinDirection+0x170>
    1d3c:	88 0f       	add	r24, r24
    1d3e:	99 1f       	adc	r25, r25
    1d40:	0a 94       	dec	r0
    1d42:	e2 f7       	brpl	.-8      	; 0x1d3c <DIO_u8SetPinDirection+0x16c>
    1d44:	80 95       	com	r24
    1d46:	84 23       	and	r24, r20
    1d48:	8c 93       	st	X, r24
    1d4a:	45 c0       	rjmp	.+138    	; 0x1dd6 <DIO_u8SetPinDirection+0x206>
			case PORTB: CLEAR_BIT(DDRB_Register, L_u8Pin); break;
    1d4c:	a7 e3       	ldi	r26, 0x37	; 55
    1d4e:	b0 e0       	ldi	r27, 0x00	; 0
    1d50:	e7 e3       	ldi	r30, 0x37	; 55
    1d52:	f0 e0       	ldi	r31, 0x00	; 0
    1d54:	80 81       	ld	r24, Z
    1d56:	48 2f       	mov	r20, r24
    1d58:	8a 81       	ldd	r24, Y+2	; 0x02
    1d5a:	28 2f       	mov	r18, r24
    1d5c:	30 e0       	ldi	r19, 0x00	; 0
    1d5e:	81 e0       	ldi	r24, 0x01	; 1
    1d60:	90 e0       	ldi	r25, 0x00	; 0
    1d62:	02 2e       	mov	r0, r18
    1d64:	02 c0       	rjmp	.+4      	; 0x1d6a <DIO_u8SetPinDirection+0x19a>
    1d66:	88 0f       	add	r24, r24
    1d68:	99 1f       	adc	r25, r25
    1d6a:	0a 94       	dec	r0
    1d6c:	e2 f7       	brpl	.-8      	; 0x1d66 <DIO_u8SetPinDirection+0x196>
    1d6e:	80 95       	com	r24
    1d70:	84 23       	and	r24, r20
    1d72:	8c 93       	st	X, r24
    1d74:	30 c0       	rjmp	.+96     	; 0x1dd6 <DIO_u8SetPinDirection+0x206>
			case PORTC: CLEAR_BIT(DDRC_Register, L_u8Pin); break;
    1d76:	a4 e3       	ldi	r26, 0x34	; 52
    1d78:	b0 e0       	ldi	r27, 0x00	; 0
    1d7a:	e4 e3       	ldi	r30, 0x34	; 52
    1d7c:	f0 e0       	ldi	r31, 0x00	; 0
    1d7e:	80 81       	ld	r24, Z
    1d80:	48 2f       	mov	r20, r24
    1d82:	8a 81       	ldd	r24, Y+2	; 0x02
    1d84:	28 2f       	mov	r18, r24
    1d86:	30 e0       	ldi	r19, 0x00	; 0
    1d88:	81 e0       	ldi	r24, 0x01	; 1
    1d8a:	90 e0       	ldi	r25, 0x00	; 0
    1d8c:	02 2e       	mov	r0, r18
    1d8e:	02 c0       	rjmp	.+4      	; 0x1d94 <DIO_u8SetPinDirection+0x1c4>
    1d90:	88 0f       	add	r24, r24
    1d92:	99 1f       	adc	r25, r25
    1d94:	0a 94       	dec	r0
    1d96:	e2 f7       	brpl	.-8      	; 0x1d90 <DIO_u8SetPinDirection+0x1c0>
    1d98:	80 95       	com	r24
    1d9a:	84 23       	and	r24, r20
    1d9c:	8c 93       	st	X, r24
    1d9e:	1b c0       	rjmp	.+54     	; 0x1dd6 <DIO_u8SetPinDirection+0x206>
			case PORTD: CLEAR_BIT(DDRD_Register, L_u8Pin); break;
    1da0:	a1 e3       	ldi	r26, 0x31	; 49
    1da2:	b0 e0       	ldi	r27, 0x00	; 0
    1da4:	e1 e3       	ldi	r30, 0x31	; 49
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	80 81       	ld	r24, Z
    1daa:	48 2f       	mov	r20, r24
    1dac:	8a 81       	ldd	r24, Y+2	; 0x02
    1dae:	28 2f       	mov	r18, r24
    1db0:	30 e0       	ldi	r19, 0x00	; 0
    1db2:	81 e0       	ldi	r24, 0x01	; 1
    1db4:	90 e0       	ldi	r25, 0x00	; 0
    1db6:	02 2e       	mov	r0, r18
    1db8:	02 c0       	rjmp	.+4      	; 0x1dbe <DIO_u8SetPinDirection+0x1ee>
    1dba:	88 0f       	add	r24, r24
    1dbc:	99 1f       	adc	r25, r25
    1dbe:	0a 94       	dec	r0
    1dc0:	e2 f7       	brpl	.-8      	; 0x1dba <DIO_u8SetPinDirection+0x1ea>
    1dc2:	80 95       	com	r24
    1dc4:	84 23       	and	r24, r20
    1dc6:	8c 93       	st	X, r24
    1dc8:	06 c0       	rjmp	.+12     	; 0x1dd6 <DIO_u8SetPinDirection+0x206>
			default: return DIO_ERROR; break;
    1dca:	9f ef       	ldi	r25, 0xFF	; 255
    1dcc:	9e 83       	std	Y+6, r25	; 0x06
    1dce:	04 c0       	rjmp	.+8      	; 0x1dd8 <DIO_u8SetPinDirection+0x208>
			}
		}
		else
		{
			return DIO_ERROR;
    1dd0:	2f ef       	ldi	r18, 0xFF	; 255
    1dd2:	2e 83       	std	Y+6, r18	; 0x06
    1dd4:	01 c0       	rjmp	.+2      	; 0x1dd8 <DIO_u8SetPinDirection+0x208>
		}
		return DIO_OK;
    1dd6:	1e 82       	std	Y+6, r1	; 0x06
    1dd8:	8e 81       	ldd	r24, Y+6	; 0x06
}
    1dda:	28 96       	adiw	r28, 0x08	; 8
    1ddc:	0f b6       	in	r0, 0x3f	; 63
    1dde:	f8 94       	cli
    1de0:	de bf       	out	0x3e, r29	; 62
    1de2:	0f be       	out	0x3f, r0	; 63
    1de4:	cd bf       	out	0x3d, r28	; 61
    1de6:	cf 91       	pop	r28
    1de8:	df 91       	pop	r29
    1dea:	08 95       	ret

00001dec <DIO_u8SetPortValue>:


u8 DIO_u8SetPortValue(u8 L_u8Port, u8 L_u8Value)
{
    1dec:	df 93       	push	r29
    1dee:	cf 93       	push	r28
    1df0:	00 d0       	rcall	.+0      	; 0x1df2 <DIO_u8SetPortValue+0x6>
    1df2:	00 d0       	rcall	.+0      	; 0x1df4 <DIO_u8SetPortValue+0x8>
    1df4:	0f 92       	push	r0
    1df6:	cd b7       	in	r28, 0x3d	; 61
    1df8:	de b7       	in	r29, 0x3e	; 62
    1dfa:	89 83       	std	Y+1, r24	; 0x01
    1dfc:	6a 83       	std	Y+2, r22	; 0x02
	switch(L_u8Port)
    1dfe:	89 81       	ldd	r24, Y+1	; 0x01
    1e00:	28 2f       	mov	r18, r24
    1e02:	30 e0       	ldi	r19, 0x00	; 0
    1e04:	3d 83       	std	Y+5, r19	; 0x05
    1e06:	2c 83       	std	Y+4, r18	; 0x04
    1e08:	8c 81       	ldd	r24, Y+4	; 0x04
    1e0a:	9d 81       	ldd	r25, Y+5	; 0x05
    1e0c:	82 30       	cpi	r24, 0x02	; 2
    1e0e:	91 05       	cpc	r25, r1
    1e10:	d9 f0       	breq	.+54     	; 0x1e48 <DIO_u8SetPortValue+0x5c>
    1e12:	2c 81       	ldd	r18, Y+4	; 0x04
    1e14:	3d 81       	ldd	r19, Y+5	; 0x05
    1e16:	23 30       	cpi	r18, 0x03	; 3
    1e18:	31 05       	cpc	r19, r1
    1e1a:	34 f4       	brge	.+12     	; 0x1e28 <DIO_u8SetPortValue+0x3c>
    1e1c:	8c 81       	ldd	r24, Y+4	; 0x04
    1e1e:	9d 81       	ldd	r25, Y+5	; 0x05
    1e20:	81 30       	cpi	r24, 0x01	; 1
    1e22:	91 05       	cpc	r25, r1
    1e24:	61 f0       	breq	.+24     	; 0x1e3e <DIO_u8SetPortValue+0x52>
    1e26:	1f c0       	rjmp	.+62     	; 0x1e66 <DIO_u8SetPortValue+0x7a>
    1e28:	2c 81       	ldd	r18, Y+4	; 0x04
    1e2a:	3d 81       	ldd	r19, Y+5	; 0x05
    1e2c:	23 30       	cpi	r18, 0x03	; 3
    1e2e:	31 05       	cpc	r19, r1
    1e30:	81 f0       	breq	.+32     	; 0x1e52 <DIO_u8SetPortValue+0x66>
    1e32:	8c 81       	ldd	r24, Y+4	; 0x04
    1e34:	9d 81       	ldd	r25, Y+5	; 0x05
    1e36:	84 30       	cpi	r24, 0x04	; 4
    1e38:	91 05       	cpc	r25, r1
    1e3a:	81 f0       	breq	.+32     	; 0x1e5c <DIO_u8SetPortValue+0x70>
    1e3c:	14 c0       	rjmp	.+40     	; 0x1e66 <DIO_u8SetPortValue+0x7a>
	{
		case PORTA: PORTA_Register = L_u8Value; break;
    1e3e:	eb e3       	ldi	r30, 0x3B	; 59
    1e40:	f0 e0       	ldi	r31, 0x00	; 0
    1e42:	8a 81       	ldd	r24, Y+2	; 0x02
    1e44:	80 83       	st	Z, r24
    1e46:	12 c0       	rjmp	.+36     	; 0x1e6c <DIO_u8SetPortValue+0x80>
		case PORTB: PORTB_Register = L_u8Value; break;
    1e48:	e8 e3       	ldi	r30, 0x38	; 56
    1e4a:	f0 e0       	ldi	r31, 0x00	; 0
    1e4c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e4e:	80 83       	st	Z, r24
    1e50:	0d c0       	rjmp	.+26     	; 0x1e6c <DIO_u8SetPortValue+0x80>
		case PORTC: PORTC_Register = L_u8Value; break;
    1e52:	e5 e3       	ldi	r30, 0x35	; 53
    1e54:	f0 e0       	ldi	r31, 0x00	; 0
    1e56:	8a 81       	ldd	r24, Y+2	; 0x02
    1e58:	80 83       	st	Z, r24
    1e5a:	08 c0       	rjmp	.+16     	; 0x1e6c <DIO_u8SetPortValue+0x80>
		case PORTD: PORTD_Register = L_u8Value; break;
    1e5c:	e2 e3       	ldi	r30, 0x32	; 50
    1e5e:	f0 e0       	ldi	r31, 0x00	; 0
    1e60:	8a 81       	ldd	r24, Y+2	; 0x02
    1e62:	80 83       	st	Z, r24
    1e64:	03 c0       	rjmp	.+6      	; 0x1e6c <DIO_u8SetPortValue+0x80>
		default: return DIO_ERROR; break;
    1e66:	9f ef       	ldi	r25, 0xFF	; 255
    1e68:	9b 83       	std	Y+3, r25	; 0x03
    1e6a:	01 c0       	rjmp	.+2      	; 0x1e6e <DIO_u8SetPortValue+0x82>
	}
	return DIO_OK;
    1e6c:	1b 82       	std	Y+3, r1	; 0x03
    1e6e:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1e70:	0f 90       	pop	r0
    1e72:	0f 90       	pop	r0
    1e74:	0f 90       	pop	r0
    1e76:	0f 90       	pop	r0
    1e78:	0f 90       	pop	r0
    1e7a:	cf 91       	pop	r28
    1e7c:	df 91       	pop	r29
    1e7e:	08 95       	ret

00001e80 <DIO_u8SetPortDirection>:

u8 DIO_u8SetPortDirection(u8 L_u8Port, u8 L_u8Direction)
{
    1e80:	df 93       	push	r29
    1e82:	cf 93       	push	r28
    1e84:	00 d0       	rcall	.+0      	; 0x1e86 <DIO_u8SetPortDirection+0x6>
    1e86:	00 d0       	rcall	.+0      	; 0x1e88 <DIO_u8SetPortDirection+0x8>
    1e88:	0f 92       	push	r0
    1e8a:	cd b7       	in	r28, 0x3d	; 61
    1e8c:	de b7       	in	r29, 0x3e	; 62
    1e8e:	89 83       	std	Y+1, r24	; 0x01
    1e90:	6a 83       	std	Y+2, r22	; 0x02
	switch(L_u8Port)
    1e92:	89 81       	ldd	r24, Y+1	; 0x01
    1e94:	28 2f       	mov	r18, r24
    1e96:	30 e0       	ldi	r19, 0x00	; 0
    1e98:	3d 83       	std	Y+5, r19	; 0x05
    1e9a:	2c 83       	std	Y+4, r18	; 0x04
    1e9c:	8c 81       	ldd	r24, Y+4	; 0x04
    1e9e:	9d 81       	ldd	r25, Y+5	; 0x05
    1ea0:	82 30       	cpi	r24, 0x02	; 2
    1ea2:	91 05       	cpc	r25, r1
    1ea4:	d9 f0       	breq	.+54     	; 0x1edc <DIO_u8SetPortDirection+0x5c>
    1ea6:	2c 81       	ldd	r18, Y+4	; 0x04
    1ea8:	3d 81       	ldd	r19, Y+5	; 0x05
    1eaa:	23 30       	cpi	r18, 0x03	; 3
    1eac:	31 05       	cpc	r19, r1
    1eae:	34 f4       	brge	.+12     	; 0x1ebc <DIO_u8SetPortDirection+0x3c>
    1eb0:	8c 81       	ldd	r24, Y+4	; 0x04
    1eb2:	9d 81       	ldd	r25, Y+5	; 0x05
    1eb4:	81 30       	cpi	r24, 0x01	; 1
    1eb6:	91 05       	cpc	r25, r1
    1eb8:	61 f0       	breq	.+24     	; 0x1ed2 <DIO_u8SetPortDirection+0x52>
    1eba:	1f c0       	rjmp	.+62     	; 0x1efa <DIO_u8SetPortDirection+0x7a>
    1ebc:	2c 81       	ldd	r18, Y+4	; 0x04
    1ebe:	3d 81       	ldd	r19, Y+5	; 0x05
    1ec0:	23 30       	cpi	r18, 0x03	; 3
    1ec2:	31 05       	cpc	r19, r1
    1ec4:	81 f0       	breq	.+32     	; 0x1ee6 <DIO_u8SetPortDirection+0x66>
    1ec6:	8c 81       	ldd	r24, Y+4	; 0x04
    1ec8:	9d 81       	ldd	r25, Y+5	; 0x05
    1eca:	84 30       	cpi	r24, 0x04	; 4
    1ecc:	91 05       	cpc	r25, r1
    1ece:	81 f0       	breq	.+32     	; 0x1ef0 <DIO_u8SetPortDirection+0x70>
    1ed0:	14 c0       	rjmp	.+40     	; 0x1efa <DIO_u8SetPortDirection+0x7a>
	{
		case PORTA: DDRA_Register = L_u8Direction; break;
    1ed2:	ea e3       	ldi	r30, 0x3A	; 58
    1ed4:	f0 e0       	ldi	r31, 0x00	; 0
    1ed6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed8:	80 83       	st	Z, r24
    1eda:	12 c0       	rjmp	.+36     	; 0x1f00 <DIO_u8SetPortDirection+0x80>
		case PORTB: DDRB_Register = L_u8Direction; break;
    1edc:	e7 e3       	ldi	r30, 0x37	; 55
    1ede:	f0 e0       	ldi	r31, 0x00	; 0
    1ee0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee2:	80 83       	st	Z, r24
    1ee4:	0d c0       	rjmp	.+26     	; 0x1f00 <DIO_u8SetPortDirection+0x80>
		case PORTC: DDRC_Register = L_u8Direction; break;
    1ee6:	e4 e3       	ldi	r30, 0x34	; 52
    1ee8:	f0 e0       	ldi	r31, 0x00	; 0
    1eea:	8a 81       	ldd	r24, Y+2	; 0x02
    1eec:	80 83       	st	Z, r24
    1eee:	08 c0       	rjmp	.+16     	; 0x1f00 <DIO_u8SetPortDirection+0x80>
		case PORTD: DDRD_Register = L_u8Direction; break;
    1ef0:	e1 e3       	ldi	r30, 0x31	; 49
    1ef2:	f0 e0       	ldi	r31, 0x00	; 0
    1ef4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef6:	80 83       	st	Z, r24
    1ef8:	03 c0       	rjmp	.+6      	; 0x1f00 <DIO_u8SetPortDirection+0x80>
		default: return DIO_ERROR; break;
    1efa:	9f ef       	ldi	r25, 0xFF	; 255
    1efc:	9b 83       	std	Y+3, r25	; 0x03
    1efe:	01 c0       	rjmp	.+2      	; 0x1f02 <DIO_u8SetPortDirection+0x82>
	}
	return DIO_OK;
    1f00:	1b 82       	std	Y+3, r1	; 0x03
    1f02:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1f04:	0f 90       	pop	r0
    1f06:	0f 90       	pop	r0
    1f08:	0f 90       	pop	r0
    1f0a:	0f 90       	pop	r0
    1f0c:	0f 90       	pop	r0
    1f0e:	cf 91       	pop	r28
    1f10:	df 91       	pop	r29
    1f12:	08 95       	ret

00001f14 <ADC_Init>:
#include "ADC_interface.h"



void ADC_Init(void)
{
    1f14:	df 93       	push	r29
    1f16:	cf 93       	push	r28
    1f18:	00 d0       	rcall	.+0      	; 0x1f1a <ADC_Init+0x6>
    1f1a:	cd b7       	in	r28, 0x3d	; 61
    1f1c:	de b7       	in	r29, 0x3e	; 62
	u8 ADMUX_Temp =0;
    1f1e:	1a 82       	std	Y+2, r1	; 0x02
	u8 ADCSRA_Temp = 0;
    1f20:	19 82       	std	Y+1, r1	; 0x01

	/* Set Adjust Value */
	ADMUX_Temp |= (ADC_ADJUST << ADLAR);

	/* Set Reference Value */
	ADMUX_Temp |= (ADC_REF << REFS0);
    1f22:	8a 81       	ldd	r24, Y+2	; 0x02
    1f24:	80 64       	ori	r24, 0x40	; 64
    1f26:	8a 83       	std	Y+2, r24	; 0x02

	/* Write to Register */
	ADMUX_Register = ADMUX_Temp;
    1f28:	e7 e2       	ldi	r30, 0x27	; 39
    1f2a:	f0 e0       	ldi	r31, 0x00	; 0
    1f2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f2e:	80 83       	st	Z, r24

	/* Set Pre-scaler value */
	ADCSRA_Temp |= (ADC_PSC << ADPS0);
    1f30:	89 81       	ldd	r24, Y+1	; 0x01
    1f32:	83 60       	ori	r24, 0x03	; 3
    1f34:	89 83       	std	Y+1, r24	; 0x01

	/* Enable Register */
	SET_BIT(ADCSRA_Temp, ADEN);
    1f36:	89 81       	ldd	r24, Y+1	; 0x01
    1f38:	80 68       	ori	r24, 0x80	; 128
    1f3a:	89 83       	std	Y+1, r24	; 0x01

	/* Write to Register */
	ADCSRA_Register = ADCSRA_Temp;
    1f3c:	e6 e2       	ldi	r30, 0x26	; 38
    1f3e:	f0 e0       	ldi	r31, 0x00	; 0
    1f40:	89 81       	ldd	r24, Y+1	; 0x01
    1f42:	80 83       	st	Z, r24
}
    1f44:	0f 90       	pop	r0
    1f46:	0f 90       	pop	r0
    1f48:	cf 91       	pop	r28
    1f4a:	df 91       	pop	r29
    1f4c:	08 95       	ret

00001f4e <ADC_StartConversion>:


u16 ADC_StartConversion(u8 L_u8Channel)
{
    1f4e:	df 93       	push	r29
    1f50:	cf 93       	push	r28
    1f52:	0f 92       	push	r0
    1f54:	cd b7       	in	r28, 0x3d	; 61
    1f56:	de b7       	in	r29, 0x3e	; 62
    1f58:	89 83       	std	Y+1, r24	; 0x01
	/* Clear MUX bits */
	ADMUX_Register &= ~ADMUX_MUX_MASK;
    1f5a:	a7 e2       	ldi	r26, 0x27	; 39
    1f5c:	b0 e0       	ldi	r27, 0x00	; 0
    1f5e:	e7 e2       	ldi	r30, 0x27	; 39
    1f60:	f0 e0       	ldi	r31, 0x00	; 0
    1f62:	80 81       	ld	r24, Z
    1f64:	80 7e       	andi	r24, 0xE0	; 224
    1f66:	8c 93       	st	X, r24

	/* Select Channel */
	ADMUX_Register |= (L_u8Channel << MUX0);
    1f68:	a7 e2       	ldi	r26, 0x27	; 39
    1f6a:	b0 e0       	ldi	r27, 0x00	; 0
    1f6c:	e7 e2       	ldi	r30, 0x27	; 39
    1f6e:	f0 e0       	ldi	r31, 0x00	; 0
    1f70:	90 81       	ld	r25, Z
    1f72:	89 81       	ldd	r24, Y+1	; 0x01
    1f74:	89 2b       	or	r24, r25
    1f76:	8c 93       	st	X, r24

	/* Start Conversion */
	SET_BIT(ADCSRA_Register, ADSC);
    1f78:	a6 e2       	ldi	r26, 0x26	; 38
    1f7a:	b0 e0       	ldi	r27, 0x00	; 0
    1f7c:	e6 e2       	ldi	r30, 0x26	; 38
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	80 81       	ld	r24, Z
    1f82:	80 64       	ori	r24, 0x40	; 64
    1f84:	8c 93       	st	X, r24


	/* Wait for ADC to finish conversion */
	while(GET_BIT(ADCSRA_Register, ADIF) == 0)
    1f86:	e6 e2       	ldi	r30, 0x26	; 38
    1f88:	f0 e0       	ldi	r31, 0x00	; 0
    1f8a:	80 81       	ld	r24, Z
    1f8c:	82 95       	swap	r24
    1f8e:	8f 70       	andi	r24, 0x0F	; 15
    1f90:	88 2f       	mov	r24, r24
    1f92:	90 e0       	ldi	r25, 0x00	; 0
    1f94:	81 70       	andi	r24, 0x01	; 1
    1f96:	90 70       	andi	r25, 0x00	; 0
    1f98:	00 97       	sbiw	r24, 0x00	; 0
    1f9a:	a9 f3       	breq	.-22     	; 0x1f86 <ADC_StartConversion+0x38>
	{
		/* Wait for ADC to finish */
	}

	/* Clear ADIF Flag */
	SET_BIT(ADCSRA_Register, ADIF);
    1f9c:	a6 e2       	ldi	r26, 0x26	; 38
    1f9e:	b0 e0       	ldi	r27, 0x00	; 0
    1fa0:	e6 e2       	ldi	r30, 0x26	; 38
    1fa2:	f0 e0       	ldi	r31, 0x00	; 0
    1fa4:	80 81       	ld	r24, Z
    1fa6:	80 61       	ori	r24, 0x10	; 16
    1fa8:	8c 93       	st	X, r24


	return ADCDATA_Register;
    1faa:	e4 e2       	ldi	r30, 0x24	; 36
    1fac:	f0 e0       	ldi	r31, 0x00	; 0
    1fae:	80 81       	ld	r24, Z
    1fb0:	91 81       	ldd	r25, Z+1	; 0x01
}
    1fb2:	0f 90       	pop	r0
    1fb4:	cf 91       	pop	r28
    1fb6:	df 91       	pop	r29
    1fb8:	08 95       	ret

00001fba <Stepper_Init>:
#include "Stepper_interface.h"

static u8 current_pattern = 0;

void Stepper_Init(void)
{
    1fba:	df 93       	push	r29
    1fbc:	cf 93       	push	r28
    1fbe:	00 d0       	rcall	.+0      	; 0x1fc0 <Stepper_Init+0x6>
    1fc0:	cd b7       	in	r28, 0x3d	; 61
    1fc2:	de b7       	in	r29, 0x3e	; 62
	for(int i=0; i<NUM_OF_COILS; i++)
    1fc4:	1a 82       	std	Y+2, r1	; 0x02
    1fc6:	19 82       	std	Y+1, r1	; 0x01
    1fc8:	1a c0       	rjmp	.+52     	; 0x1ffe <Stepper_Init+0x44>
	{
		DIO_u8SetPinDirection(coils[i].port, coils[i].pin, OUTPUT);
    1fca:	89 81       	ldd	r24, Y+1	; 0x01
    1fcc:	9a 81       	ldd	r25, Y+2	; 0x02
    1fce:	88 0f       	add	r24, r24
    1fd0:	99 1f       	adc	r25, r25
    1fd2:	fc 01       	movw	r30, r24
    1fd4:	e8 59       	subi	r30, 0x98	; 152
    1fd6:	ff 4f       	sbci	r31, 0xFF	; 255
    1fd8:	20 81       	ld	r18, Z
    1fda:	89 81       	ldd	r24, Y+1	; 0x01
    1fdc:	9a 81       	ldd	r25, Y+2	; 0x02
    1fde:	88 0f       	add	r24, r24
    1fe0:	99 1f       	adc	r25, r25
    1fe2:	fc 01       	movw	r30, r24
    1fe4:	e7 59       	subi	r30, 0x97	; 151
    1fe6:	ff 4f       	sbci	r31, 0xFF	; 255
    1fe8:	90 81       	ld	r25, Z
    1fea:	82 2f       	mov	r24, r18
    1fec:	69 2f       	mov	r22, r25
    1fee:	41 e0       	ldi	r20, 0x01	; 1
    1ff0:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>

static u8 current_pattern = 0;

void Stepper_Init(void)
{
	for(int i=0; i<NUM_OF_COILS; i++)
    1ff4:	89 81       	ldd	r24, Y+1	; 0x01
    1ff6:	9a 81       	ldd	r25, Y+2	; 0x02
    1ff8:	01 96       	adiw	r24, 0x01	; 1
    1ffa:	9a 83       	std	Y+2, r25	; 0x02
    1ffc:	89 83       	std	Y+1, r24	; 0x01
    1ffe:	89 81       	ldd	r24, Y+1	; 0x01
    2000:	9a 81       	ldd	r25, Y+2	; 0x02
    2002:	84 30       	cpi	r24, 0x04	; 4
    2004:	91 05       	cpc	r25, r1
    2006:	08 f3       	brcs	.-62     	; 0x1fca <Stepper_Init+0x10>
	{
		DIO_u8SetPinDirection(coils[i].port, coils[i].pin, OUTPUT);
	}

}
    2008:	0f 90       	pop	r0
    200a:	0f 90       	pop	r0
    200c:	cf 91       	pop	r28
    200e:	df 91       	pop	r29
    2010:	08 95       	ret

00002012 <Stepper_StepCW>:

void Stepper_StepCW(void)
{
    2012:	df 93       	push	r29
    2014:	cf 93       	push	r28
    2016:	0f 92       	push	r0
    2018:	cd b7       	in	r28, 0x3d	; 61
    201a:	de b7       	in	r29, 0x3e	; 62
	current_pattern++;
    201c:	80 91 b4 00 	lds	r24, 0x00B4
    2020:	8f 5f       	subi	r24, 0xFF	; 255
    2022:	80 93 b4 00 	sts	0x00B4, r24
	for(u8 i = 0; i<NUM_OF_COILS; i++)
    2026:	19 82       	std	Y+1, r1	; 0x01
    2028:	30 c0       	rjmp	.+96     	; 0x208a <Stepper_StepCW+0x78>
	{
		DIO_u8SetPinValue(coils[i].port, coils[i].pin, GET_BIT(sequence_arr[current_pattern], i));
    202a:	89 81       	ldd	r24, Y+1	; 0x01
    202c:	88 2f       	mov	r24, r24
    202e:	90 e0       	ldi	r25, 0x00	; 0
    2030:	88 0f       	add	r24, r24
    2032:	99 1f       	adc	r25, r25
    2034:	fc 01       	movw	r30, r24
    2036:	e8 59       	subi	r30, 0x98	; 152
    2038:	ff 4f       	sbci	r31, 0xFF	; 255
    203a:	40 81       	ld	r20, Z
    203c:	89 81       	ldd	r24, Y+1	; 0x01
    203e:	88 2f       	mov	r24, r24
    2040:	90 e0       	ldi	r25, 0x00	; 0
    2042:	88 0f       	add	r24, r24
    2044:	99 1f       	adc	r25, r25
    2046:	fc 01       	movw	r30, r24
    2048:	e7 59       	subi	r30, 0x97	; 151
    204a:	ff 4f       	sbci	r31, 0xFF	; 255
    204c:	50 81       	ld	r21, Z
    204e:	80 91 b4 00 	lds	r24, 0x00B4
    2052:	88 2f       	mov	r24, r24
    2054:	90 e0       	ldi	r25, 0x00	; 0
    2056:	fc 01       	movw	r30, r24
    2058:	e6 57       	subi	r30, 0x76	; 118
    205a:	ff 4f       	sbci	r31, 0xFF	; 255
    205c:	80 81       	ld	r24, Z
    205e:	28 2f       	mov	r18, r24
    2060:	30 e0       	ldi	r19, 0x00	; 0
    2062:	89 81       	ldd	r24, Y+1	; 0x01
    2064:	88 2f       	mov	r24, r24
    2066:	90 e0       	ldi	r25, 0x00	; 0
    2068:	b9 01       	movw	r22, r18
    206a:	02 c0       	rjmp	.+4      	; 0x2070 <Stepper_StepCW+0x5e>
    206c:	75 95       	asr	r23
    206e:	67 95       	ror	r22
    2070:	8a 95       	dec	r24
    2072:	e2 f7       	brpl	.-8      	; 0x206c <Stepper_StepCW+0x5a>
    2074:	cb 01       	movw	r24, r22
    2076:	98 2f       	mov	r25, r24
    2078:	91 70       	andi	r25, 0x01	; 1
    207a:	84 2f       	mov	r24, r20
    207c:	65 2f       	mov	r22, r21
    207e:	49 2f       	mov	r20, r25
    2080:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
}

void Stepper_StepCW(void)
{
	current_pattern++;
	for(u8 i = 0; i<NUM_OF_COILS; i++)
    2084:	89 81       	ldd	r24, Y+1	; 0x01
    2086:	8f 5f       	subi	r24, 0xFF	; 255
    2088:	89 83       	std	Y+1, r24	; 0x01
    208a:	89 81       	ldd	r24, Y+1	; 0x01
    208c:	84 30       	cpi	r24, 0x04	; 4
    208e:	68 f2       	brcs	.-102    	; 0x202a <Stepper_StepCW+0x18>
	{
		DIO_u8SetPinValue(coils[i].port, coils[i].pin, GET_BIT(sequence_arr[current_pattern], i));
	}
	if(current_pattern > 7) current_pattern = 0;
    2090:	80 91 b4 00 	lds	r24, 0x00B4
    2094:	88 30       	cpi	r24, 0x08	; 8
    2096:	10 f0       	brcs	.+4      	; 0x209c <Stepper_StepCW+0x8a>
    2098:	10 92 b4 00 	sts	0x00B4, r1
}
    209c:	0f 90       	pop	r0
    209e:	cf 91       	pop	r28
    20a0:	df 91       	pop	r29
    20a2:	08 95       	ret

000020a4 <Stepper_StepCCW>:

void Stepper_StepCCW(void)
{
    20a4:	df 93       	push	r29
    20a6:	cf 93       	push	r28
    20a8:	0f 92       	push	r0
    20aa:	cd b7       	in	r28, 0x3d	; 61
    20ac:	de b7       	in	r29, 0x3e	; 62
	current_pattern--;
    20ae:	80 91 b4 00 	lds	r24, 0x00B4
    20b2:	81 50       	subi	r24, 0x01	; 1
    20b4:	80 93 b4 00 	sts	0x00B4, r24
	for(u8 i = 0; i<NUM_OF_COILS; i++)
    20b8:	19 82       	std	Y+1, r1	; 0x01
    20ba:	30 c0       	rjmp	.+96     	; 0x211c <Stepper_StepCCW+0x78>
	{
		DIO_u8SetPinValue(coils[i].port, coils[i].pin, GET_BIT(sequence_arr[current_pattern], i));
    20bc:	89 81       	ldd	r24, Y+1	; 0x01
    20be:	88 2f       	mov	r24, r24
    20c0:	90 e0       	ldi	r25, 0x00	; 0
    20c2:	88 0f       	add	r24, r24
    20c4:	99 1f       	adc	r25, r25
    20c6:	fc 01       	movw	r30, r24
    20c8:	e8 59       	subi	r30, 0x98	; 152
    20ca:	ff 4f       	sbci	r31, 0xFF	; 255
    20cc:	40 81       	ld	r20, Z
    20ce:	89 81       	ldd	r24, Y+1	; 0x01
    20d0:	88 2f       	mov	r24, r24
    20d2:	90 e0       	ldi	r25, 0x00	; 0
    20d4:	88 0f       	add	r24, r24
    20d6:	99 1f       	adc	r25, r25
    20d8:	fc 01       	movw	r30, r24
    20da:	e7 59       	subi	r30, 0x97	; 151
    20dc:	ff 4f       	sbci	r31, 0xFF	; 255
    20de:	50 81       	ld	r21, Z
    20e0:	80 91 b4 00 	lds	r24, 0x00B4
    20e4:	88 2f       	mov	r24, r24
    20e6:	90 e0       	ldi	r25, 0x00	; 0
    20e8:	fc 01       	movw	r30, r24
    20ea:	e6 57       	subi	r30, 0x76	; 118
    20ec:	ff 4f       	sbci	r31, 0xFF	; 255
    20ee:	80 81       	ld	r24, Z
    20f0:	28 2f       	mov	r18, r24
    20f2:	30 e0       	ldi	r19, 0x00	; 0
    20f4:	89 81       	ldd	r24, Y+1	; 0x01
    20f6:	88 2f       	mov	r24, r24
    20f8:	90 e0       	ldi	r25, 0x00	; 0
    20fa:	b9 01       	movw	r22, r18
    20fc:	02 c0       	rjmp	.+4      	; 0x2102 <Stepper_StepCCW+0x5e>
    20fe:	75 95       	asr	r23
    2100:	67 95       	ror	r22
    2102:	8a 95       	dec	r24
    2104:	e2 f7       	brpl	.-8      	; 0x20fe <Stepper_StepCCW+0x5a>
    2106:	cb 01       	movw	r24, r22
    2108:	98 2f       	mov	r25, r24
    210a:	91 70       	andi	r25, 0x01	; 1
    210c:	84 2f       	mov	r24, r20
    210e:	65 2f       	mov	r22, r21
    2110:	49 2f       	mov	r20, r25
    2112:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
}

void Stepper_StepCCW(void)
{
	current_pattern--;
	for(u8 i = 0; i<NUM_OF_COILS; i++)
    2116:	89 81       	ldd	r24, Y+1	; 0x01
    2118:	8f 5f       	subi	r24, 0xFF	; 255
    211a:	89 83       	std	Y+1, r24	; 0x01
    211c:	89 81       	ldd	r24, Y+1	; 0x01
    211e:	84 30       	cpi	r24, 0x04	; 4
    2120:	68 f2       	brcs	.-102    	; 0x20bc <Stepper_StepCCW+0x18>
	{
		DIO_u8SetPinValue(coils[i].port, coils[i].pin, GET_BIT(sequence_arr[current_pattern], i));
	}
	if(current_pattern > 7) current_pattern = 7;
    2122:	80 91 b4 00 	lds	r24, 0x00B4
    2126:	88 30       	cpi	r24, 0x08	; 8
    2128:	18 f0       	brcs	.+6      	; 0x2130 <Stepper_StepCCW+0x8c>
    212a:	87 e0       	ldi	r24, 0x07	; 7
    212c:	80 93 b4 00 	sts	0x00B4, r24
}
    2130:	0f 90       	pop	r0
    2132:	cf 91       	pop	r28
    2134:	df 91       	pop	r29
    2136:	08 95       	ret

00002138 <SevenSegment_voidInit>:
#include "SS_config.h"
#include "SS_interface.h"


void SevenSegment_voidInit()
{
    2138:	df 93       	push	r29
    213a:	cf 93       	push	r28
    213c:	cd b7       	in	r28, 0x3d	; 61
    213e:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPortDirection(SEVEN_SEGMENT1_PORT, 0xFF);
    2140:	82 e0       	ldi	r24, 0x02	; 2
    2142:	6f ef       	ldi	r22, 0xFF	; 255
    2144:	0e 94 40 0f 	call	0x1e80	; 0x1e80 <DIO_u8SetPortDirection>
	DIO_u8SetPortValue(SEVEN_SEGMENT1_PORT, 0x00);
    2148:	82 e0       	ldi	r24, 0x02	; 2
    214a:	60 e0       	ldi	r22, 0x00	; 0
    214c:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <DIO_u8SetPortValue>
}
    2150:	cf 91       	pop	r28
    2152:	df 91       	pop	r29
    2154:	08 95       	ret

00002156 <SevenSegment_voidSetValue>:

void SevenSegment_voidSetValue(u8 L_u8UnitNo, u8 L_u8Value)
{
    2156:	df 93       	push	r29
    2158:	cf 93       	push	r28
    215a:	00 d0       	rcall	.+0      	; 0x215c <SevenSegment_voidSetValue+0x6>
    215c:	cd b7       	in	r28, 0x3d	; 61
    215e:	de b7       	in	r29, 0x3e	; 62
    2160:	89 83       	std	Y+1, r24	; 0x01
    2162:	6a 83       	std	Y+2, r22	; 0x02
	switch(L_u8UnitNo)
    2164:	89 81       	ldd	r24, Y+1	; 0x01
    2166:	88 2f       	mov	r24, r24
    2168:	90 e0       	ldi	r25, 0x00	; 0
    216a:	00 97       	sbiw	r24, 0x00	; 0
    216c:	59 f4       	brne	.+22     	; 0x2184 <SevenSegment_voidSetValue+0x2e>
	{
	case SEVEN_SEGMENT_UNIT1: DIO_u8SetPortValue(SEVEN_SEGMENT1_PORT, digits[L_u8Value]);break;
    216e:	8a 81       	ldd	r24, Y+2	; 0x02
    2170:	88 2f       	mov	r24, r24
    2172:	90 e0       	ldi	r25, 0x00	; 0
    2174:	fc 01       	movw	r30, r24
    2176:	ee 56       	subi	r30, 0x6E	; 110
    2178:	ff 4f       	sbci	r31, 0xFF	; 255
    217a:	90 81       	ld	r25, Z
    217c:	82 e0       	ldi	r24, 0x02	; 2
    217e:	69 2f       	mov	r22, r25
    2180:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <DIO_u8SetPortValue>
	}
}
    2184:	0f 90       	pop	r0
    2186:	0f 90       	pop	r0
    2188:	cf 91       	pop	r28
    218a:	df 91       	pop	r29
    218c:	08 95       	ret

0000218e <SevenSegment_voidClear>:

void SevenSegment_voidClear(u8 L_u8UnitNo)
{
    218e:	df 93       	push	r29
    2190:	cf 93       	push	r28
    2192:	0f 92       	push	r0
    2194:	cd b7       	in	r28, 0x3d	; 61
    2196:	de b7       	in	r29, 0x3e	; 62
    2198:	89 83       	std	Y+1, r24	; 0x01
	switch(L_u8UnitNo)
    219a:	89 81       	ldd	r24, Y+1	; 0x01
    219c:	88 2f       	mov	r24, r24
    219e:	90 e0       	ldi	r25, 0x00	; 0
    21a0:	00 97       	sbiw	r24, 0x00	; 0
    21a2:	21 f4       	brne	.+8      	; 0x21ac <SevenSegment_voidClear+0x1e>
	{
	case SEVEN_SEGMENT_UNIT1: DIO_u8SetPortValue(SEVEN_SEGMENT1_PORT, 0x00);break;
    21a4:	82 e0       	ldi	r24, 0x02	; 2
    21a6:	60 e0       	ldi	r22, 0x00	; 0
    21a8:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <DIO_u8SetPortValue>
	}
}
    21ac:	0f 90       	pop	r0
    21ae:	cf 91       	pop	r28
    21b0:	df 91       	pop	r29
    21b2:	08 95       	ret

000021b4 <Servo_Init>:
#include "Servo_private.h"
#include "Servo_config.h"
#include "Servo_interface.h"

void Servo_Init(void)
{
    21b4:	df 93       	push	r29
    21b6:	cf 93       	push	r28
    21b8:	cd b7       	in	r28, 0x3d	; 61
    21ba:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinDirection(PORTD, PIN5, OUTPUT);
    21bc:	84 e0       	ldi	r24, 0x04	; 4
    21be:	65 e0       	ldi	r22, 0x05	; 5
    21c0:	41 e0       	ldi	r20, 0x01	; 1
    21c2:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(PORTD, PIN4, OUTPUT);
    21c6:	84 e0       	ldi	r24, 0x04	; 4
    21c8:	64 e0       	ldi	r22, 0x04	; 4
    21ca:	41 e0       	ldi	r20, 0x01	; 1
    21cc:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	TIM1_voidFPWMInit(SERVO_PERIOD_US);
    21d0:	80 e2       	ldi	r24, 0x20	; 32
    21d2:	9e e4       	ldi	r25, 0x4E	; 78
    21d4:	0e 94 58 07 	call	0xeb0	; 0xeb0 <TIM1_voidFPWMInit>
}
    21d8:	cf 91       	pop	r28
    21da:	df 91       	pop	r29
    21dc:	08 95       	ret

000021de <Servo_SetAngle>:

void Servo_SetAngle(u8 servo, s8 angle)
{
    21de:	df 93       	push	r29
    21e0:	cf 93       	push	r28
    21e2:	cd b7       	in	r28, 0x3d	; 61
    21e4:	de b7       	in	r29, 0x3e	; 62
    21e6:	28 97       	sbiw	r28, 0x08	; 8
    21e8:	0f b6       	in	r0, 0x3f	; 63
    21ea:	f8 94       	cli
    21ec:	de bf       	out	0x3e, r29	; 62
    21ee:	0f be       	out	0x3f, r0	; 63
    21f0:	cd bf       	out	0x3d, r28	; 61
    21f2:	8d 83       	std	Y+5, r24	; 0x05
    21f4:	6e 83       	std	Y+6, r22	; 0x06
	u32 tmp = (angle + (s8) 90);
    21f6:	8e 81       	ldd	r24, Y+6	; 0x06
    21f8:	99 27       	eor	r25, r25
    21fa:	87 fd       	sbrc	r24, 7
    21fc:	90 95       	com	r25
    21fe:	86 5a       	subi	r24, 0xA6	; 166
    2200:	9f 4f       	sbci	r25, 0xFF	; 255
    2202:	aa 27       	eor	r26, r26
    2204:	97 fd       	sbrc	r25, 7
    2206:	a0 95       	com	r26
    2208:	ba 2f       	mov	r27, r26
    220a:	89 83       	std	Y+1, r24	; 0x01
    220c:	9a 83       	std	Y+2, r25	; 0x02
    220e:	ab 83       	std	Y+3, r26	; 0x03
    2210:	bc 83       	std	Y+4, r27	; 0x04
	tmp = (tmp * 1000)/180;
    2212:	89 81       	ldd	r24, Y+1	; 0x01
    2214:	9a 81       	ldd	r25, Y+2	; 0x02
    2216:	ab 81       	ldd	r26, Y+3	; 0x03
    2218:	bc 81       	ldd	r27, Y+4	; 0x04
    221a:	28 ee       	ldi	r18, 0xE8	; 232
    221c:	33 e0       	ldi	r19, 0x03	; 3
    221e:	40 e0       	ldi	r20, 0x00	; 0
    2220:	50 e0       	ldi	r21, 0x00	; 0
    2222:	bc 01       	movw	r22, r24
    2224:	cd 01       	movw	r24, r26
    2226:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <__mulsi3>
    222a:	dc 01       	movw	r26, r24
    222c:	cb 01       	movw	r24, r22
    222e:	24 eb       	ldi	r18, 0xB4	; 180
    2230:	30 e0       	ldi	r19, 0x00	; 0
    2232:	40 e0       	ldi	r20, 0x00	; 0
    2234:	50 e0       	ldi	r21, 0x00	; 0
    2236:	bc 01       	movw	r22, r24
    2238:	cd 01       	movw	r24, r26
    223a:	0e 94 91 1b 	call	0x3722	; 0x3722 <__udivmodsi4>
    223e:	da 01       	movw	r26, r20
    2240:	c9 01       	movw	r24, r18
    2242:	89 83       	std	Y+1, r24	; 0x01
    2244:	9a 83       	std	Y+2, r25	; 0x02
    2246:	ab 83       	std	Y+3, r26	; 0x03
    2248:	bc 83       	std	Y+4, r27	; 0x04

	switch(servo)
    224a:	8d 81       	ldd	r24, Y+5	; 0x05
    224c:	28 2f       	mov	r18, r24
    224e:	30 e0       	ldi	r19, 0x00	; 0
    2250:	38 87       	std	Y+8, r19	; 0x08
    2252:	2f 83       	std	Y+7, r18	; 0x07
    2254:	8f 81       	ldd	r24, Y+7	; 0x07
    2256:	98 85       	ldd	r25, Y+8	; 0x08
    2258:	00 97       	sbiw	r24, 0x00	; 0
    225a:	31 f0       	breq	.+12     	; 0x2268 <Servo_SetAngle+0x8a>
    225c:	2f 81       	ldd	r18, Y+7	; 0x07
    225e:	38 85       	ldd	r19, Y+8	; 0x08
    2260:	21 30       	cpi	r18, 0x01	; 1
    2262:	31 05       	cpc	r19, r1
    2264:	59 f0       	breq	.+22     	; 0x227c <Servo_SetAngle+0x9e>
    2266:	13 c0       	rjmp	.+38     	; 0x228e <Servo_SetAngle+0xb0>
	{
	case SERVO1: TIM1_setDutyCycle(SERVO1_CH, 1000 + ((u16) tmp)); break;
    2268:	89 81       	ldd	r24, Y+1	; 0x01
    226a:	9a 81       	ldd	r25, Y+2	; 0x02
    226c:	9c 01       	movw	r18, r24
    226e:	28 51       	subi	r18, 0x18	; 24
    2270:	3c 4f       	sbci	r19, 0xFC	; 252
    2272:	80 e0       	ldi	r24, 0x00	; 0
    2274:	b9 01       	movw	r22, r18
    2276:	0e 94 bb 07 	call	0xf76	; 0xf76 <TIM1_setDutyCycle>
    227a:	09 c0       	rjmp	.+18     	; 0x228e <Servo_SetAngle+0xb0>
	case SERVO2: TIM1_setDutyCycle(SERVO2_CH, 1000 + ((u16) tmp)); break;
    227c:	89 81       	ldd	r24, Y+1	; 0x01
    227e:	9a 81       	ldd	r25, Y+2	; 0x02
    2280:	9c 01       	movw	r18, r24
    2282:	28 51       	subi	r18, 0x18	; 24
    2284:	3c 4f       	sbci	r19, 0xFC	; 252
    2286:	81 e0       	ldi	r24, 0x01	; 1
    2288:	b9 01       	movw	r22, r18
    228a:	0e 94 bb 07 	call	0xf76	; 0xf76 <TIM1_setDutyCycle>
	}

}
    228e:	28 96       	adiw	r28, 0x08	; 8
    2290:	0f b6       	in	r0, 0x3f	; 63
    2292:	f8 94       	cli
    2294:	de bf       	out	0x3e, r29	; 62
    2296:	0f be       	out	0x3f, r0	; 63
    2298:	cd bf       	out	0x3d, r28	; 61
    229a:	cf 91       	pop	r28
    229c:	df 91       	pop	r29
    229e:	08 95       	ret

000022a0 <Motor_Init>:
#include "Motor_config.h"
#include "Motor_interface.h"
#include <util/delay.h>

void Motor_Init(void)
{
    22a0:	df 93       	push	r29
    22a2:	cf 93       	push	r28
    22a4:	cd b7       	in	r28, 0x3d	; 61
    22a6:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinDirection(MOTOR_CCW_PORT, MOTOR_CCW_PIN, OUTPUT);
    22a8:	83 e0       	ldi	r24, 0x03	; 3
    22aa:	61 e0       	ldi	r22, 0x01	; 1
    22ac:	41 e0       	ldi	r20, 0x01	; 1
    22ae:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(MOTOR_CW_PORT, MOTOR_CW_PIN, OUTPUT);
    22b2:	83 e0       	ldi	r24, 0x03	; 3
    22b4:	60 e0       	ldi	r22, 0x00	; 0
    22b6:	41 e0       	ldi	r20, 0x01	; 1
    22b8:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	Motor_Stop();
    22bc:	0e 94 80 12 	call	0x2500	; 0x2500 <Motor_Stop>
}
    22c0:	cf 91       	pop	r28
    22c2:	df 91       	pop	r29
    22c4:	08 95       	ret

000022c6 <Motor_SetDirection>:
void Motor_SetDirection(u8 L_u8Direction)
{
    22c6:	df 93       	push	r29
    22c8:	cf 93       	push	r28
    22ca:	cd b7       	in	r28, 0x3d	; 61
    22cc:	de b7       	in	r29, 0x3e	; 62
    22ce:	6f 97       	sbiw	r28, 0x1f	; 31
    22d0:	0f b6       	in	r0, 0x3f	; 63
    22d2:	f8 94       	cli
    22d4:	de bf       	out	0x3e, r29	; 62
    22d6:	0f be       	out	0x3f, r0	; 63
    22d8:	cd bf       	out	0x3d, r28	; 61
    22da:	8d 8f       	std	Y+29, r24	; 0x1d
	switch(L_u8Direction)
    22dc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    22de:	28 2f       	mov	r18, r24
    22e0:	30 e0       	ldi	r19, 0x00	; 0
    22e2:	3f 8f       	std	Y+31, r19	; 0x1f
    22e4:	2e 8f       	std	Y+30, r18	; 0x1e
    22e6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    22e8:	9f 8d       	ldd	r25, Y+31	; 0x1f
    22ea:	00 97       	sbiw	r24, 0x00	; 0
    22ec:	39 f0       	breq	.+14     	; 0x22fc <Motor_SetDirection+0x36>
    22ee:	2e 8d       	ldd	r18, Y+30	; 0x1e
    22f0:	3f 8d       	ldd	r19, Y+31	; 0x1f
    22f2:	21 30       	cpi	r18, 0x01	; 1
    22f4:	31 05       	cpc	r19, r1
    22f6:	09 f4       	brne	.+2      	; 0x22fa <Motor_SetDirection+0x34>
    22f8:	7e c0       	rjmp	.+252    	; 0x23f6 <Motor_SetDirection+0x130>
    22fa:	f9 c0       	rjmp	.+498    	; 0x24ee <Motor_SetDirection+0x228>
	{
	case MOTOR_CW:
		DIO_u8SetPinValue(MOTOR_CCW_PORT, MOTOR_CCW_PIN, LOW);
    22fc:	83 e0       	ldi	r24, 0x03	; 3
    22fe:	61 e0       	ldi	r22, 0x01	; 1
    2300:	40 e0       	ldi	r20, 0x00	; 0
    2302:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
    2306:	80 e0       	ldi	r24, 0x00	; 0
    2308:	90 e0       	ldi	r25, 0x00	; 0
    230a:	a0 e8       	ldi	r26, 0x80	; 128
    230c:	bf e3       	ldi	r27, 0x3F	; 63
    230e:	89 8f       	std	Y+25, r24	; 0x19
    2310:	9a 8f       	std	Y+26, r25	; 0x1a
    2312:	ab 8f       	std	Y+27, r26	; 0x1b
    2314:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2316:	69 8d       	ldd	r22, Y+25	; 0x19
    2318:	7a 8d       	ldd	r23, Y+26	; 0x1a
    231a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    231c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    231e:	20 e0       	ldi	r18, 0x00	; 0
    2320:	30 e0       	ldi	r19, 0x00	; 0
    2322:	4a e7       	ldi	r20, 0x7A	; 122
    2324:	53 e4       	ldi	r21, 0x43	; 67
    2326:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    232a:	dc 01       	movw	r26, r24
    232c:	cb 01       	movw	r24, r22
    232e:	8d 8b       	std	Y+21, r24	; 0x15
    2330:	9e 8b       	std	Y+22, r25	; 0x16
    2332:	af 8b       	std	Y+23, r26	; 0x17
    2334:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2336:	6d 89       	ldd	r22, Y+21	; 0x15
    2338:	7e 89       	ldd	r23, Y+22	; 0x16
    233a:	8f 89       	ldd	r24, Y+23	; 0x17
    233c:	98 8d       	ldd	r25, Y+24	; 0x18
    233e:	20 e0       	ldi	r18, 0x00	; 0
    2340:	30 e0       	ldi	r19, 0x00	; 0
    2342:	40 e8       	ldi	r20, 0x80	; 128
    2344:	5f e3       	ldi	r21, 0x3F	; 63
    2346:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    234a:	88 23       	and	r24, r24
    234c:	2c f4       	brge	.+10     	; 0x2358 <Motor_SetDirection+0x92>
		__ticks = 1;
    234e:	81 e0       	ldi	r24, 0x01	; 1
    2350:	90 e0       	ldi	r25, 0x00	; 0
    2352:	9c 8b       	std	Y+20, r25	; 0x14
    2354:	8b 8b       	std	Y+19, r24	; 0x13
    2356:	3f c0       	rjmp	.+126    	; 0x23d6 <Motor_SetDirection+0x110>
	else if (__tmp > 65535)
    2358:	6d 89       	ldd	r22, Y+21	; 0x15
    235a:	7e 89       	ldd	r23, Y+22	; 0x16
    235c:	8f 89       	ldd	r24, Y+23	; 0x17
    235e:	98 8d       	ldd	r25, Y+24	; 0x18
    2360:	20 e0       	ldi	r18, 0x00	; 0
    2362:	3f ef       	ldi	r19, 0xFF	; 255
    2364:	4f e7       	ldi	r20, 0x7F	; 127
    2366:	57 e4       	ldi	r21, 0x47	; 71
    2368:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    236c:	18 16       	cp	r1, r24
    236e:	4c f5       	brge	.+82     	; 0x23c2 <Motor_SetDirection+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2370:	69 8d       	ldd	r22, Y+25	; 0x19
    2372:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2374:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2376:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2378:	20 e0       	ldi	r18, 0x00	; 0
    237a:	30 e0       	ldi	r19, 0x00	; 0
    237c:	40 e2       	ldi	r20, 0x20	; 32
    237e:	51 e4       	ldi	r21, 0x41	; 65
    2380:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2384:	dc 01       	movw	r26, r24
    2386:	cb 01       	movw	r24, r22
    2388:	bc 01       	movw	r22, r24
    238a:	cd 01       	movw	r24, r26
    238c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2390:	dc 01       	movw	r26, r24
    2392:	cb 01       	movw	r24, r22
    2394:	9c 8b       	std	Y+20, r25	; 0x14
    2396:	8b 8b       	std	Y+19, r24	; 0x13
    2398:	0f c0       	rjmp	.+30     	; 0x23b8 <Motor_SetDirection+0xf2>
    239a:	89 e1       	ldi	r24, 0x19	; 25
    239c:	90 e0       	ldi	r25, 0x00	; 0
    239e:	9a 8b       	std	Y+18, r25	; 0x12
    23a0:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    23a2:	89 89       	ldd	r24, Y+17	; 0x11
    23a4:	9a 89       	ldd	r25, Y+18	; 0x12
    23a6:	01 97       	sbiw	r24, 0x01	; 1
    23a8:	f1 f7       	brne	.-4      	; 0x23a6 <Motor_SetDirection+0xe0>
    23aa:	9a 8b       	std	Y+18, r25	; 0x12
    23ac:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    23ae:	8b 89       	ldd	r24, Y+19	; 0x13
    23b0:	9c 89       	ldd	r25, Y+20	; 0x14
    23b2:	01 97       	sbiw	r24, 0x01	; 1
    23b4:	9c 8b       	std	Y+20, r25	; 0x14
    23b6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    23b8:	8b 89       	ldd	r24, Y+19	; 0x13
    23ba:	9c 89       	ldd	r25, Y+20	; 0x14
    23bc:	00 97       	sbiw	r24, 0x00	; 0
    23be:	69 f7       	brne	.-38     	; 0x239a <Motor_SetDirection+0xd4>
    23c0:	14 c0       	rjmp	.+40     	; 0x23ea <Motor_SetDirection+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23c2:	6d 89       	ldd	r22, Y+21	; 0x15
    23c4:	7e 89       	ldd	r23, Y+22	; 0x16
    23c6:	8f 89       	ldd	r24, Y+23	; 0x17
    23c8:	98 8d       	ldd	r25, Y+24	; 0x18
    23ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23ce:	dc 01       	movw	r26, r24
    23d0:	cb 01       	movw	r24, r22
    23d2:	9c 8b       	std	Y+20, r25	; 0x14
    23d4:	8b 8b       	std	Y+19, r24	; 0x13
    23d6:	8b 89       	ldd	r24, Y+19	; 0x13
    23d8:	9c 89       	ldd	r25, Y+20	; 0x14
    23da:	98 8b       	std	Y+16, r25	; 0x10
    23dc:	8f 87       	std	Y+15, r24	; 0x0f
    23de:	8f 85       	ldd	r24, Y+15	; 0x0f
    23e0:	98 89       	ldd	r25, Y+16	; 0x10
    23e2:	01 97       	sbiw	r24, 0x01	; 1
    23e4:	f1 f7       	brne	.-4      	; 0x23e2 <Motor_SetDirection+0x11c>
    23e6:	98 8b       	std	Y+16, r25	; 0x10
    23e8:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1);
		DIO_u8SetPinValue(MOTOR_CW_PORT, MOTOR_CW_PIN, HIGH);
    23ea:	83 e0       	ldi	r24, 0x03	; 3
    23ec:	60 e0       	ldi	r22, 0x00	; 0
    23ee:	41 e0       	ldi	r20, 0x01	; 1
    23f0:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
    23f4:	7c c0       	rjmp	.+248    	; 0x24ee <Motor_SetDirection+0x228>
		break;
	case MOTOR_CCW:
		DIO_u8SetPinValue(MOTOR_CW_PORT, MOTOR_CW_PIN, LOW);
    23f6:	83 e0       	ldi	r24, 0x03	; 3
    23f8:	60 e0       	ldi	r22, 0x00	; 0
    23fa:	40 e0       	ldi	r20, 0x00	; 0
    23fc:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
    2400:	80 e0       	ldi	r24, 0x00	; 0
    2402:	90 e0       	ldi	r25, 0x00	; 0
    2404:	a0 e8       	ldi	r26, 0x80	; 128
    2406:	bf e3       	ldi	r27, 0x3F	; 63
    2408:	8b 87       	std	Y+11, r24	; 0x0b
    240a:	9c 87       	std	Y+12, r25	; 0x0c
    240c:	ad 87       	std	Y+13, r26	; 0x0d
    240e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2410:	6b 85       	ldd	r22, Y+11	; 0x0b
    2412:	7c 85       	ldd	r23, Y+12	; 0x0c
    2414:	8d 85       	ldd	r24, Y+13	; 0x0d
    2416:	9e 85       	ldd	r25, Y+14	; 0x0e
    2418:	20 e0       	ldi	r18, 0x00	; 0
    241a:	30 e0       	ldi	r19, 0x00	; 0
    241c:	4a e7       	ldi	r20, 0x7A	; 122
    241e:	53 e4       	ldi	r21, 0x43	; 67
    2420:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2424:	dc 01       	movw	r26, r24
    2426:	cb 01       	movw	r24, r22
    2428:	8f 83       	std	Y+7, r24	; 0x07
    242a:	98 87       	std	Y+8, r25	; 0x08
    242c:	a9 87       	std	Y+9, r26	; 0x09
    242e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2430:	6f 81       	ldd	r22, Y+7	; 0x07
    2432:	78 85       	ldd	r23, Y+8	; 0x08
    2434:	89 85       	ldd	r24, Y+9	; 0x09
    2436:	9a 85       	ldd	r25, Y+10	; 0x0a
    2438:	20 e0       	ldi	r18, 0x00	; 0
    243a:	30 e0       	ldi	r19, 0x00	; 0
    243c:	40 e8       	ldi	r20, 0x80	; 128
    243e:	5f e3       	ldi	r21, 0x3F	; 63
    2440:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2444:	88 23       	and	r24, r24
    2446:	2c f4       	brge	.+10     	; 0x2452 <Motor_SetDirection+0x18c>
		__ticks = 1;
    2448:	81 e0       	ldi	r24, 0x01	; 1
    244a:	90 e0       	ldi	r25, 0x00	; 0
    244c:	9e 83       	std	Y+6, r25	; 0x06
    244e:	8d 83       	std	Y+5, r24	; 0x05
    2450:	3f c0       	rjmp	.+126    	; 0x24d0 <Motor_SetDirection+0x20a>
	else if (__tmp > 65535)
    2452:	6f 81       	ldd	r22, Y+7	; 0x07
    2454:	78 85       	ldd	r23, Y+8	; 0x08
    2456:	89 85       	ldd	r24, Y+9	; 0x09
    2458:	9a 85       	ldd	r25, Y+10	; 0x0a
    245a:	20 e0       	ldi	r18, 0x00	; 0
    245c:	3f ef       	ldi	r19, 0xFF	; 255
    245e:	4f e7       	ldi	r20, 0x7F	; 127
    2460:	57 e4       	ldi	r21, 0x47	; 71
    2462:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2466:	18 16       	cp	r1, r24
    2468:	4c f5       	brge	.+82     	; 0x24bc <Motor_SetDirection+0x1f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    246a:	6b 85       	ldd	r22, Y+11	; 0x0b
    246c:	7c 85       	ldd	r23, Y+12	; 0x0c
    246e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2470:	9e 85       	ldd	r25, Y+14	; 0x0e
    2472:	20 e0       	ldi	r18, 0x00	; 0
    2474:	30 e0       	ldi	r19, 0x00	; 0
    2476:	40 e2       	ldi	r20, 0x20	; 32
    2478:	51 e4       	ldi	r21, 0x41	; 65
    247a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    247e:	dc 01       	movw	r26, r24
    2480:	cb 01       	movw	r24, r22
    2482:	bc 01       	movw	r22, r24
    2484:	cd 01       	movw	r24, r26
    2486:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    248a:	dc 01       	movw	r26, r24
    248c:	cb 01       	movw	r24, r22
    248e:	9e 83       	std	Y+6, r25	; 0x06
    2490:	8d 83       	std	Y+5, r24	; 0x05
    2492:	0f c0       	rjmp	.+30     	; 0x24b2 <Motor_SetDirection+0x1ec>
    2494:	89 e1       	ldi	r24, 0x19	; 25
    2496:	90 e0       	ldi	r25, 0x00	; 0
    2498:	9c 83       	std	Y+4, r25	; 0x04
    249a:	8b 83       	std	Y+3, r24	; 0x03
    249c:	8b 81       	ldd	r24, Y+3	; 0x03
    249e:	9c 81       	ldd	r25, Y+4	; 0x04
    24a0:	01 97       	sbiw	r24, 0x01	; 1
    24a2:	f1 f7       	brne	.-4      	; 0x24a0 <Motor_SetDirection+0x1da>
    24a4:	9c 83       	std	Y+4, r25	; 0x04
    24a6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24a8:	8d 81       	ldd	r24, Y+5	; 0x05
    24aa:	9e 81       	ldd	r25, Y+6	; 0x06
    24ac:	01 97       	sbiw	r24, 0x01	; 1
    24ae:	9e 83       	std	Y+6, r25	; 0x06
    24b0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24b2:	8d 81       	ldd	r24, Y+5	; 0x05
    24b4:	9e 81       	ldd	r25, Y+6	; 0x06
    24b6:	00 97       	sbiw	r24, 0x00	; 0
    24b8:	69 f7       	brne	.-38     	; 0x2494 <Motor_SetDirection+0x1ce>
    24ba:	14 c0       	rjmp	.+40     	; 0x24e4 <Motor_SetDirection+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    24bc:	6f 81       	ldd	r22, Y+7	; 0x07
    24be:	78 85       	ldd	r23, Y+8	; 0x08
    24c0:	89 85       	ldd	r24, Y+9	; 0x09
    24c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    24c4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24c8:	dc 01       	movw	r26, r24
    24ca:	cb 01       	movw	r24, r22
    24cc:	9e 83       	std	Y+6, r25	; 0x06
    24ce:	8d 83       	std	Y+5, r24	; 0x05
    24d0:	8d 81       	ldd	r24, Y+5	; 0x05
    24d2:	9e 81       	ldd	r25, Y+6	; 0x06
    24d4:	9a 83       	std	Y+2, r25	; 0x02
    24d6:	89 83       	std	Y+1, r24	; 0x01
    24d8:	89 81       	ldd	r24, Y+1	; 0x01
    24da:	9a 81       	ldd	r25, Y+2	; 0x02
    24dc:	01 97       	sbiw	r24, 0x01	; 1
    24de:	f1 f7       	brne	.-4      	; 0x24dc <Motor_SetDirection+0x216>
    24e0:	9a 83       	std	Y+2, r25	; 0x02
    24e2:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1);
		DIO_u8SetPinValue(MOTOR_CCW_PORT, MOTOR_CCW_PIN, HIGH);
    24e4:	83 e0       	ldi	r24, 0x03	; 3
    24e6:	61 e0       	ldi	r22, 0x01	; 1
    24e8:	41 e0       	ldi	r20, 0x01	; 1
    24ea:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
		break;
	}
}
    24ee:	6f 96       	adiw	r28, 0x1f	; 31
    24f0:	0f b6       	in	r0, 0x3f	; 63
    24f2:	f8 94       	cli
    24f4:	de bf       	out	0x3e, r29	; 62
    24f6:	0f be       	out	0x3f, r0	; 63
    24f8:	cd bf       	out	0x3d, r28	; 61
    24fa:	cf 91       	pop	r28
    24fc:	df 91       	pop	r29
    24fe:	08 95       	ret

00002500 <Motor_Stop>:
void Motor_Stop(void)
{
    2500:	df 93       	push	r29
    2502:	cf 93       	push	r28
    2504:	cd b7       	in	r28, 0x3d	; 61
    2506:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinValue(MOTOR_CCW_PORT, MOTOR_CCW_PIN, LOW);
    2508:	83 e0       	ldi	r24, 0x03	; 3
    250a:	61 e0       	ldi	r22, 0x01	; 1
    250c:	40 e0       	ldi	r20, 0x00	; 0
    250e:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_CW_PORT, MOTOR_CW_PIN, LOW);
    2512:	83 e0       	ldi	r24, 0x03	; 3
    2514:	60 e0       	ldi	r22, 0x00	; 0
    2516:	40 e0       	ldi	r20, 0x00	; 0
    2518:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
}
    251c:	cf 91       	pop	r28
    251e:	df 91       	pop	r29
    2520:	08 95       	ret

00002522 <LED_voidInit>:
#include "LED_private.h"
#include "LED_config.h"
#include "LED_interface.h"

void LED_voidInit()
{
    2522:	df 93       	push	r29
    2524:	cf 93       	push	r28
    2526:	0f 92       	push	r0
    2528:	cd b7       	in	r28, 0x3d	; 61
    252a:	de b7       	in	r29, 0x3e	; 62
	for(u8 i =0; i< NO_LEDS; i++)
    252c:	19 82       	std	Y+1, r1	; 0x01
    252e:	1a c0       	rjmp	.+52     	; 0x2564 <LED_voidInit+0x42>
	DIO_u8SetPinDirection(leds[i].port, leds[i].pin, OUTPUT);
    2530:	89 81       	ldd	r24, Y+1	; 0x01
    2532:	88 2f       	mov	r24, r24
    2534:	90 e0       	ldi	r25, 0x00	; 0
    2536:	88 0f       	add	r24, r24
    2538:	99 1f       	adc	r25, r25
    253a:	fc 01       	movw	r30, r24
    253c:	e0 59       	subi	r30, 0x90	; 144
    253e:	ff 4f       	sbci	r31, 0xFF	; 255
    2540:	20 81       	ld	r18, Z
    2542:	89 81       	ldd	r24, Y+1	; 0x01
    2544:	88 2f       	mov	r24, r24
    2546:	90 e0       	ldi	r25, 0x00	; 0
    2548:	88 0f       	add	r24, r24
    254a:	99 1f       	adc	r25, r25
    254c:	fc 01       	movw	r30, r24
    254e:	ef 58       	subi	r30, 0x8F	; 143
    2550:	ff 4f       	sbci	r31, 0xFF	; 255
    2552:	90 81       	ld	r25, Z
    2554:	82 2f       	mov	r24, r18
    2556:	69 2f       	mov	r22, r25
    2558:	41 e0       	ldi	r20, 0x01	; 1
    255a:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
#include "LED_config.h"
#include "LED_interface.h"

void LED_voidInit()
{
	for(u8 i =0; i< NO_LEDS; i++)
    255e:	89 81       	ldd	r24, Y+1	; 0x01
    2560:	8f 5f       	subi	r24, 0xFF	; 255
    2562:	89 83       	std	Y+1, r24	; 0x01
    2564:	89 81       	ldd	r24, Y+1	; 0x01
    2566:	85 30       	cpi	r24, 0x05	; 5
    2568:	18 f3       	brcs	.-58     	; 0x2530 <LED_voidInit+0xe>
	DIO_u8SetPinDirection(leds[i].port, leds[i].pin, OUTPUT);
}
    256a:	0f 90       	pop	r0
    256c:	cf 91       	pop	r28
    256e:	df 91       	pop	r29
    2570:	08 95       	ret

00002572 <LED_voidSetLEDHigh>:

void LED_voidSetLEDHigh(u8 L_u8led)
{
    2572:	df 93       	push	r29
    2574:	cf 93       	push	r28
    2576:	0f 92       	push	r0
    2578:	cd b7       	in	r28, 0x3d	; 61
    257a:	de b7       	in	r29, 0x3e	; 62
    257c:	89 83       	std	Y+1, r24	; 0x01
	if(L_u8led < NO_LEDS)
    257e:	89 81       	ldd	r24, Y+1	; 0x01
    2580:	85 30       	cpi	r24, 0x05	; 5
    2582:	b8 f4       	brcc	.+46     	; 0x25b2 <LED_voidSetLEDHigh+0x40>
	{
		DIO_u8SetPinValue(leds[L_u8led].port, leds[L_u8led].pin, HIGH);
    2584:	89 81       	ldd	r24, Y+1	; 0x01
    2586:	88 2f       	mov	r24, r24
    2588:	90 e0       	ldi	r25, 0x00	; 0
    258a:	88 0f       	add	r24, r24
    258c:	99 1f       	adc	r25, r25
    258e:	fc 01       	movw	r30, r24
    2590:	e0 59       	subi	r30, 0x90	; 144
    2592:	ff 4f       	sbci	r31, 0xFF	; 255
    2594:	20 81       	ld	r18, Z
    2596:	89 81       	ldd	r24, Y+1	; 0x01
    2598:	88 2f       	mov	r24, r24
    259a:	90 e0       	ldi	r25, 0x00	; 0
    259c:	88 0f       	add	r24, r24
    259e:	99 1f       	adc	r25, r25
    25a0:	fc 01       	movw	r30, r24
    25a2:	ef 58       	subi	r30, 0x8F	; 143
    25a4:	ff 4f       	sbci	r31, 0xFF	; 255
    25a6:	90 81       	ld	r25, Z
    25a8:	82 2f       	mov	r24, r18
    25aa:	69 2f       	mov	r22, r25
    25ac:	41 e0       	ldi	r20, 0x01	; 1
    25ae:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
	}
}
    25b2:	0f 90       	pop	r0
    25b4:	cf 91       	pop	r28
    25b6:	df 91       	pop	r29
    25b8:	08 95       	ret

000025ba <LED_voidSetLEDLow>:

void LED_voidSetLEDLow(u8 L_u8led)
{
    25ba:	df 93       	push	r29
    25bc:	cf 93       	push	r28
    25be:	0f 92       	push	r0
    25c0:	cd b7       	in	r28, 0x3d	; 61
    25c2:	de b7       	in	r29, 0x3e	; 62
    25c4:	89 83       	std	Y+1, r24	; 0x01
	if(L_u8led < NO_LEDS)
    25c6:	89 81       	ldd	r24, Y+1	; 0x01
    25c8:	85 30       	cpi	r24, 0x05	; 5
    25ca:	b8 f4       	brcc	.+46     	; 0x25fa <LED_voidSetLEDLow+0x40>
	{
		DIO_u8SetPinValue(leds[L_u8led].port, leds[L_u8led].pin, LOW);
    25cc:	89 81       	ldd	r24, Y+1	; 0x01
    25ce:	88 2f       	mov	r24, r24
    25d0:	90 e0       	ldi	r25, 0x00	; 0
    25d2:	88 0f       	add	r24, r24
    25d4:	99 1f       	adc	r25, r25
    25d6:	fc 01       	movw	r30, r24
    25d8:	e0 59       	subi	r30, 0x90	; 144
    25da:	ff 4f       	sbci	r31, 0xFF	; 255
    25dc:	20 81       	ld	r18, Z
    25de:	89 81       	ldd	r24, Y+1	; 0x01
    25e0:	88 2f       	mov	r24, r24
    25e2:	90 e0       	ldi	r25, 0x00	; 0
    25e4:	88 0f       	add	r24, r24
    25e6:	99 1f       	adc	r25, r25
    25e8:	fc 01       	movw	r30, r24
    25ea:	ef 58       	subi	r30, 0x8F	; 143
    25ec:	ff 4f       	sbci	r31, 0xFF	; 255
    25ee:	90 81       	ld	r25, Z
    25f0:	82 2f       	mov	r24, r18
    25f2:	69 2f       	mov	r22, r25
    25f4:	40 e0       	ldi	r20, 0x00	; 0
    25f6:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
	}
}
    25fa:	0f 90       	pop	r0
    25fc:	cf 91       	pop	r28
    25fe:	df 91       	pop	r29
    2600:	08 95       	ret

00002602 <LCD_voidInit>:
#include "LCD_private.h"
#include "LCD_config.h"
#include "LCD_interface.h"

void LCD_voidInit(void)
{
    2602:	0f 93       	push	r16
    2604:	1f 93       	push	r17
    2606:	df 93       	push	r29
    2608:	cf 93       	push	r28
    260a:	cd b7       	in	r28, 0x3d	; 61
    260c:	de b7       	in	r29, 0x3e	; 62
    260e:	c6 54       	subi	r28, 0x46	; 70
    2610:	d0 40       	sbci	r29, 0x00	; 0
    2612:	0f b6       	in	r0, 0x3f	; 63
    2614:	f8 94       	cli
    2616:	de bf       	out	0x3e, r29	; 62
    2618:	0f be       	out	0x3f, r0	; 63
    261a:	cd bf       	out	0x3d, r28	; 61
	DIO_u8SetPinDirection(LCD_CONTROL_PORT, LCD_RS_PIN, OUTPUT);
    261c:	81 e0       	ldi	r24, 0x01	; 1
    261e:	62 e0       	ldi	r22, 0x02	; 2
    2620:	41 e0       	ldi	r20, 0x01	; 1
    2622:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_CONTROL_PORT, LCD_RW_PIN, OUTPUT);
    2626:	81 e0       	ldi	r24, 0x01	; 1
    2628:	63 e0       	ldi	r22, 0x03	; 3
    262a:	41 e0       	ldi	r20, 0x01	; 1
    262c:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_CONTROL_PORT, LCD_EN_PIN, OUTPUT);
    2630:	81 e0       	ldi	r24, 0x01	; 1
    2632:	64 e0       	ldi	r22, 0x04	; 4
    2634:	41 e0       	ldi	r20, 0x01	; 1
    2636:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>

	//Set data pins direction
	DIO_u8SetPinDirection(LCD_DATA_PORT, PIN0, OUTPUT);
    263a:	82 e0       	ldi	r24, 0x02	; 2
    263c:	60 e0       	ldi	r22, 0x00	; 0
    263e:	41 e0       	ldi	r20, 0x01	; 1
    2640:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_DATA_PORT, PIN1, OUTPUT);
    2644:	82 e0       	ldi	r24, 0x02	; 2
    2646:	61 e0       	ldi	r22, 0x01	; 1
    2648:	41 e0       	ldi	r20, 0x01	; 1
    264a:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_DATA_PORT, PIN2, OUTPUT);
    264e:	82 e0       	ldi	r24, 0x02	; 2
    2650:	62 e0       	ldi	r22, 0x02	; 2
    2652:	41 e0       	ldi	r20, 0x01	; 1
    2654:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_DATA_PORT, PIN3, OUTPUT);
    2658:	82 e0       	ldi	r24, 0x02	; 2
    265a:	63 e0       	ldi	r22, 0x03	; 3
    265c:	41 e0       	ldi	r20, 0x01	; 1
    265e:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_DATA_PORT, PIN4, OUTPUT);
    2662:	82 e0       	ldi	r24, 0x02	; 2
    2664:	64 e0       	ldi	r22, 0x04	; 4
    2666:	41 e0       	ldi	r20, 0x01	; 1
    2668:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_DATA_PORT, PIN5, OUTPUT);
    266c:	82 e0       	ldi	r24, 0x02	; 2
    266e:	65 e0       	ldi	r22, 0x05	; 5
    2670:	41 e0       	ldi	r20, 0x01	; 1
    2672:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_DATA_PORT, PIN6, OUTPUT);
    2676:	82 e0       	ldi	r24, 0x02	; 2
    2678:	66 e0       	ldi	r22, 0x06	; 6
    267a:	41 e0       	ldi	r20, 0x01	; 1
    267c:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(LCD_DATA_PORT, PIN7, OUTPUT);
    2680:	82 e0       	ldi	r24, 0x02	; 2
    2682:	67 e0       	ldi	r22, 0x07	; 7
    2684:	41 e0       	ldi	r20, 0x01	; 1
    2686:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
    268a:	fe 01       	movw	r30, r28
    268c:	ed 5b       	subi	r30, 0xBD	; 189
    268e:	ff 4f       	sbci	r31, 0xFF	; 255
    2690:	80 e0       	ldi	r24, 0x00	; 0
    2692:	90 e0       	ldi	r25, 0x00	; 0
    2694:	a0 ef       	ldi	r26, 0xF0	; 240
    2696:	b1 e4       	ldi	r27, 0x41	; 65
    2698:	80 83       	st	Z, r24
    269a:	91 83       	std	Z+1, r25	; 0x01
    269c:	a2 83       	std	Z+2, r26	; 0x02
    269e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    26a0:	8e 01       	movw	r16, r28
    26a2:	01 5c       	subi	r16, 0xC1	; 193
    26a4:	1f 4f       	sbci	r17, 0xFF	; 255
    26a6:	fe 01       	movw	r30, r28
    26a8:	ed 5b       	subi	r30, 0xBD	; 189
    26aa:	ff 4f       	sbci	r31, 0xFF	; 255
    26ac:	60 81       	ld	r22, Z
    26ae:	71 81       	ldd	r23, Z+1	; 0x01
    26b0:	82 81       	ldd	r24, Z+2	; 0x02
    26b2:	93 81       	ldd	r25, Z+3	; 0x03
    26b4:	20 e0       	ldi	r18, 0x00	; 0
    26b6:	30 e0       	ldi	r19, 0x00	; 0
    26b8:	4a e7       	ldi	r20, 0x7A	; 122
    26ba:	53 e4       	ldi	r21, 0x43	; 67
    26bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26c0:	dc 01       	movw	r26, r24
    26c2:	cb 01       	movw	r24, r22
    26c4:	f8 01       	movw	r30, r16
    26c6:	80 83       	st	Z, r24
    26c8:	91 83       	std	Z+1, r25	; 0x01
    26ca:	a2 83       	std	Z+2, r26	; 0x02
    26cc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    26ce:	fe 01       	movw	r30, r28
    26d0:	ff 96       	adiw	r30, 0x3f	; 63
    26d2:	60 81       	ld	r22, Z
    26d4:	71 81       	ldd	r23, Z+1	; 0x01
    26d6:	82 81       	ldd	r24, Z+2	; 0x02
    26d8:	93 81       	ldd	r25, Z+3	; 0x03
    26da:	20 e0       	ldi	r18, 0x00	; 0
    26dc:	30 e0       	ldi	r19, 0x00	; 0
    26de:	40 e8       	ldi	r20, 0x80	; 128
    26e0:	5f e3       	ldi	r21, 0x3F	; 63
    26e2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    26e6:	88 23       	and	r24, r24
    26e8:	2c f4       	brge	.+10     	; 0x26f4 <LCD_voidInit+0xf2>
		__ticks = 1;
    26ea:	81 e0       	ldi	r24, 0x01	; 1
    26ec:	90 e0       	ldi	r25, 0x00	; 0
    26ee:	9e af       	std	Y+62, r25	; 0x3e
    26f0:	8d af       	std	Y+61, r24	; 0x3d
    26f2:	46 c0       	rjmp	.+140    	; 0x2780 <LCD_voidInit+0x17e>
	else if (__tmp > 65535)
    26f4:	fe 01       	movw	r30, r28
    26f6:	ff 96       	adiw	r30, 0x3f	; 63
    26f8:	60 81       	ld	r22, Z
    26fa:	71 81       	ldd	r23, Z+1	; 0x01
    26fc:	82 81       	ldd	r24, Z+2	; 0x02
    26fe:	93 81       	ldd	r25, Z+3	; 0x03
    2700:	20 e0       	ldi	r18, 0x00	; 0
    2702:	3f ef       	ldi	r19, 0xFF	; 255
    2704:	4f e7       	ldi	r20, 0x7F	; 127
    2706:	57 e4       	ldi	r21, 0x47	; 71
    2708:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    270c:	18 16       	cp	r1, r24
    270e:	64 f5       	brge	.+88     	; 0x2768 <LCD_voidInit+0x166>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2710:	fe 01       	movw	r30, r28
    2712:	ed 5b       	subi	r30, 0xBD	; 189
    2714:	ff 4f       	sbci	r31, 0xFF	; 255
    2716:	60 81       	ld	r22, Z
    2718:	71 81       	ldd	r23, Z+1	; 0x01
    271a:	82 81       	ldd	r24, Z+2	; 0x02
    271c:	93 81       	ldd	r25, Z+3	; 0x03
    271e:	20 e0       	ldi	r18, 0x00	; 0
    2720:	30 e0       	ldi	r19, 0x00	; 0
    2722:	40 e2       	ldi	r20, 0x20	; 32
    2724:	51 e4       	ldi	r21, 0x41	; 65
    2726:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    272a:	dc 01       	movw	r26, r24
    272c:	cb 01       	movw	r24, r22
    272e:	bc 01       	movw	r22, r24
    2730:	cd 01       	movw	r24, r26
    2732:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2736:	dc 01       	movw	r26, r24
    2738:	cb 01       	movw	r24, r22
    273a:	9e af       	std	Y+62, r25	; 0x3e
    273c:	8d af       	std	Y+61, r24	; 0x3d
    273e:	0f c0       	rjmp	.+30     	; 0x275e <LCD_voidInit+0x15c>
    2740:	89 e1       	ldi	r24, 0x19	; 25
    2742:	90 e0       	ldi	r25, 0x00	; 0
    2744:	9c af       	std	Y+60, r25	; 0x3c
    2746:	8b af       	std	Y+59, r24	; 0x3b
    2748:	8b ad       	ldd	r24, Y+59	; 0x3b
    274a:	9c ad       	ldd	r25, Y+60	; 0x3c
    274c:	01 97       	sbiw	r24, 0x01	; 1
    274e:	f1 f7       	brne	.-4      	; 0x274c <LCD_voidInit+0x14a>
    2750:	9c af       	std	Y+60, r25	; 0x3c
    2752:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2754:	8d ad       	ldd	r24, Y+61	; 0x3d
    2756:	9e ad       	ldd	r25, Y+62	; 0x3e
    2758:	01 97       	sbiw	r24, 0x01	; 1
    275a:	9e af       	std	Y+62, r25	; 0x3e
    275c:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    275e:	8d ad       	ldd	r24, Y+61	; 0x3d
    2760:	9e ad       	ldd	r25, Y+62	; 0x3e
    2762:	00 97       	sbiw	r24, 0x00	; 0
    2764:	69 f7       	brne	.-38     	; 0x2740 <LCD_voidInit+0x13e>
    2766:	16 c0       	rjmp	.+44     	; 0x2794 <LCD_voidInit+0x192>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2768:	fe 01       	movw	r30, r28
    276a:	ff 96       	adiw	r30, 0x3f	; 63
    276c:	60 81       	ld	r22, Z
    276e:	71 81       	ldd	r23, Z+1	; 0x01
    2770:	82 81       	ldd	r24, Z+2	; 0x02
    2772:	93 81       	ldd	r25, Z+3	; 0x03
    2774:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2778:	dc 01       	movw	r26, r24
    277a:	cb 01       	movw	r24, r22
    277c:	9e af       	std	Y+62, r25	; 0x3e
    277e:	8d af       	std	Y+61, r24	; 0x3d
    2780:	8d ad       	ldd	r24, Y+61	; 0x3d
    2782:	9e ad       	ldd	r25, Y+62	; 0x3e
    2784:	9a af       	std	Y+58, r25	; 0x3a
    2786:	89 af       	std	Y+57, r24	; 0x39
    2788:	89 ad       	ldd	r24, Y+57	; 0x39
    278a:	9a ad       	ldd	r25, Y+58	; 0x3a
    278c:	01 97       	sbiw	r24, 0x01	; 1
    278e:	f1 f7       	brne	.-4      	; 0x278c <LCD_voidInit+0x18a>
    2790:	9a af       	std	Y+58, r25	; 0x3a
    2792:	89 af       	std	Y+57, r24	; 0x39

	_delay_ms(30);

	LCD_voidSendCommand(0x33); /* Init. */
    2794:	83 e3       	ldi	r24, 0x33	; 51
    2796:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <LCD_voidSendCommand>
	LCD_voidSendCommand(0x32); /* Init. */
    279a:	82 e3       	ldi	r24, 0x32	; 50
    279c:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <LCD_voidSendCommand>

	LCD_voidSendCommand(LCD_FUNCTION_8BIT_2LINE);
    27a0:	88 e3       	ldi	r24, 0x38	; 56
    27a2:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <LCD_voidSendCommand>
    27a6:	80 e0       	ldi	r24, 0x00	; 0
    27a8:	90 e0       	ldi	r25, 0x00	; 0
    27aa:	a0 e8       	ldi	r26, 0x80	; 128
    27ac:	bf e3       	ldi	r27, 0x3F	; 63
    27ae:	8d ab       	std	Y+53, r24	; 0x35
    27b0:	9e ab       	std	Y+54, r25	; 0x36
    27b2:	af ab       	std	Y+55, r26	; 0x37
    27b4:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    27b6:	6d a9       	ldd	r22, Y+53	; 0x35
    27b8:	7e a9       	ldd	r23, Y+54	; 0x36
    27ba:	8f a9       	ldd	r24, Y+55	; 0x37
    27bc:	98 ad       	ldd	r25, Y+56	; 0x38
    27be:	20 e0       	ldi	r18, 0x00	; 0
    27c0:	30 e0       	ldi	r19, 0x00	; 0
    27c2:	4a e7       	ldi	r20, 0x7A	; 122
    27c4:	53 e4       	ldi	r21, 0x43	; 67
    27c6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27ca:	dc 01       	movw	r26, r24
    27cc:	cb 01       	movw	r24, r22
    27ce:	89 ab       	std	Y+49, r24	; 0x31
    27d0:	9a ab       	std	Y+50, r25	; 0x32
    27d2:	ab ab       	std	Y+51, r26	; 0x33
    27d4:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    27d6:	69 a9       	ldd	r22, Y+49	; 0x31
    27d8:	7a a9       	ldd	r23, Y+50	; 0x32
    27da:	8b a9       	ldd	r24, Y+51	; 0x33
    27dc:	9c a9       	ldd	r25, Y+52	; 0x34
    27de:	20 e0       	ldi	r18, 0x00	; 0
    27e0:	30 e0       	ldi	r19, 0x00	; 0
    27e2:	40 e8       	ldi	r20, 0x80	; 128
    27e4:	5f e3       	ldi	r21, 0x3F	; 63
    27e6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    27ea:	88 23       	and	r24, r24
    27ec:	2c f4       	brge	.+10     	; 0x27f8 <LCD_voidInit+0x1f6>
		__ticks = 1;
    27ee:	81 e0       	ldi	r24, 0x01	; 1
    27f0:	90 e0       	ldi	r25, 0x00	; 0
    27f2:	98 ab       	std	Y+48, r25	; 0x30
    27f4:	8f a7       	std	Y+47, r24	; 0x2f
    27f6:	3f c0       	rjmp	.+126    	; 0x2876 <LCD_voidInit+0x274>
	else if (__tmp > 65535)
    27f8:	69 a9       	ldd	r22, Y+49	; 0x31
    27fa:	7a a9       	ldd	r23, Y+50	; 0x32
    27fc:	8b a9       	ldd	r24, Y+51	; 0x33
    27fe:	9c a9       	ldd	r25, Y+52	; 0x34
    2800:	20 e0       	ldi	r18, 0x00	; 0
    2802:	3f ef       	ldi	r19, 0xFF	; 255
    2804:	4f e7       	ldi	r20, 0x7F	; 127
    2806:	57 e4       	ldi	r21, 0x47	; 71
    2808:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    280c:	18 16       	cp	r1, r24
    280e:	4c f5       	brge	.+82     	; 0x2862 <LCD_voidInit+0x260>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2810:	6d a9       	ldd	r22, Y+53	; 0x35
    2812:	7e a9       	ldd	r23, Y+54	; 0x36
    2814:	8f a9       	ldd	r24, Y+55	; 0x37
    2816:	98 ad       	ldd	r25, Y+56	; 0x38
    2818:	20 e0       	ldi	r18, 0x00	; 0
    281a:	30 e0       	ldi	r19, 0x00	; 0
    281c:	40 e2       	ldi	r20, 0x20	; 32
    281e:	51 e4       	ldi	r21, 0x41	; 65
    2820:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2824:	dc 01       	movw	r26, r24
    2826:	cb 01       	movw	r24, r22
    2828:	bc 01       	movw	r22, r24
    282a:	cd 01       	movw	r24, r26
    282c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2830:	dc 01       	movw	r26, r24
    2832:	cb 01       	movw	r24, r22
    2834:	98 ab       	std	Y+48, r25	; 0x30
    2836:	8f a7       	std	Y+47, r24	; 0x2f
    2838:	0f c0       	rjmp	.+30     	; 0x2858 <LCD_voidInit+0x256>
    283a:	89 e1       	ldi	r24, 0x19	; 25
    283c:	90 e0       	ldi	r25, 0x00	; 0
    283e:	9e a7       	std	Y+46, r25	; 0x2e
    2840:	8d a7       	std	Y+45, r24	; 0x2d
    2842:	8d a5       	ldd	r24, Y+45	; 0x2d
    2844:	9e a5       	ldd	r25, Y+46	; 0x2e
    2846:	01 97       	sbiw	r24, 0x01	; 1
    2848:	f1 f7       	brne	.-4      	; 0x2846 <LCD_voidInit+0x244>
    284a:	9e a7       	std	Y+46, r25	; 0x2e
    284c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    284e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2850:	98 a9       	ldd	r25, Y+48	; 0x30
    2852:	01 97       	sbiw	r24, 0x01	; 1
    2854:	98 ab       	std	Y+48, r25	; 0x30
    2856:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2858:	8f a5       	ldd	r24, Y+47	; 0x2f
    285a:	98 a9       	ldd	r25, Y+48	; 0x30
    285c:	00 97       	sbiw	r24, 0x00	; 0
    285e:	69 f7       	brne	.-38     	; 0x283a <LCD_voidInit+0x238>
    2860:	14 c0       	rjmp	.+40     	; 0x288a <LCD_voidInit+0x288>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2862:	69 a9       	ldd	r22, Y+49	; 0x31
    2864:	7a a9       	ldd	r23, Y+50	; 0x32
    2866:	8b a9       	ldd	r24, Y+51	; 0x33
    2868:	9c a9       	ldd	r25, Y+52	; 0x34
    286a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    286e:	dc 01       	movw	r26, r24
    2870:	cb 01       	movw	r24, r22
    2872:	98 ab       	std	Y+48, r25	; 0x30
    2874:	8f a7       	std	Y+47, r24	; 0x2f
    2876:	8f a5       	ldd	r24, Y+47	; 0x2f
    2878:	98 a9       	ldd	r25, Y+48	; 0x30
    287a:	9c a7       	std	Y+44, r25	; 0x2c
    287c:	8b a7       	std	Y+43, r24	; 0x2b
    287e:	8b a5       	ldd	r24, Y+43	; 0x2b
    2880:	9c a5       	ldd	r25, Y+44	; 0x2c
    2882:	01 97       	sbiw	r24, 0x01	; 1
    2884:	f1 f7       	brne	.-4      	; 0x2882 <LCD_voidInit+0x280>
    2886:	9c a7       	std	Y+44, r25	; 0x2c
    2888:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	LCD_voidSendCommand(LCD_DISPLAY_ON);
    288a:	8c e0       	ldi	r24, 0x0C	; 12
    288c:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <LCD_voidSendCommand>
    2890:	80 e0       	ldi	r24, 0x00	; 0
    2892:	90 e0       	ldi	r25, 0x00	; 0
    2894:	a0 e8       	ldi	r26, 0x80	; 128
    2896:	bf e3       	ldi	r27, 0x3F	; 63
    2898:	8f a3       	std	Y+39, r24	; 0x27
    289a:	98 a7       	std	Y+40, r25	; 0x28
    289c:	a9 a7       	std	Y+41, r26	; 0x29
    289e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    28a0:	6f a1       	ldd	r22, Y+39	; 0x27
    28a2:	78 a5       	ldd	r23, Y+40	; 0x28
    28a4:	89 a5       	ldd	r24, Y+41	; 0x29
    28a6:	9a a5       	ldd	r25, Y+42	; 0x2a
    28a8:	20 e0       	ldi	r18, 0x00	; 0
    28aa:	30 e0       	ldi	r19, 0x00	; 0
    28ac:	4a e7       	ldi	r20, 0x7A	; 122
    28ae:	53 e4       	ldi	r21, 0x43	; 67
    28b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28b4:	dc 01       	movw	r26, r24
    28b6:	cb 01       	movw	r24, r22
    28b8:	8b a3       	std	Y+35, r24	; 0x23
    28ba:	9c a3       	std	Y+36, r25	; 0x24
    28bc:	ad a3       	std	Y+37, r26	; 0x25
    28be:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    28c0:	6b a1       	ldd	r22, Y+35	; 0x23
    28c2:	7c a1       	ldd	r23, Y+36	; 0x24
    28c4:	8d a1       	ldd	r24, Y+37	; 0x25
    28c6:	9e a1       	ldd	r25, Y+38	; 0x26
    28c8:	20 e0       	ldi	r18, 0x00	; 0
    28ca:	30 e0       	ldi	r19, 0x00	; 0
    28cc:	40 e8       	ldi	r20, 0x80	; 128
    28ce:	5f e3       	ldi	r21, 0x3F	; 63
    28d0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    28d4:	88 23       	and	r24, r24
    28d6:	2c f4       	brge	.+10     	; 0x28e2 <LCD_voidInit+0x2e0>
		__ticks = 1;
    28d8:	81 e0       	ldi	r24, 0x01	; 1
    28da:	90 e0       	ldi	r25, 0x00	; 0
    28dc:	9a a3       	std	Y+34, r25	; 0x22
    28de:	89 a3       	std	Y+33, r24	; 0x21
    28e0:	3f c0       	rjmp	.+126    	; 0x2960 <LCD_voidInit+0x35e>
	else if (__tmp > 65535)
    28e2:	6b a1       	ldd	r22, Y+35	; 0x23
    28e4:	7c a1       	ldd	r23, Y+36	; 0x24
    28e6:	8d a1       	ldd	r24, Y+37	; 0x25
    28e8:	9e a1       	ldd	r25, Y+38	; 0x26
    28ea:	20 e0       	ldi	r18, 0x00	; 0
    28ec:	3f ef       	ldi	r19, 0xFF	; 255
    28ee:	4f e7       	ldi	r20, 0x7F	; 127
    28f0:	57 e4       	ldi	r21, 0x47	; 71
    28f2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    28f6:	18 16       	cp	r1, r24
    28f8:	4c f5       	brge	.+82     	; 0x294c <LCD_voidInit+0x34a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28fa:	6f a1       	ldd	r22, Y+39	; 0x27
    28fc:	78 a5       	ldd	r23, Y+40	; 0x28
    28fe:	89 a5       	ldd	r24, Y+41	; 0x29
    2900:	9a a5       	ldd	r25, Y+42	; 0x2a
    2902:	20 e0       	ldi	r18, 0x00	; 0
    2904:	30 e0       	ldi	r19, 0x00	; 0
    2906:	40 e2       	ldi	r20, 0x20	; 32
    2908:	51 e4       	ldi	r21, 0x41	; 65
    290a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    290e:	dc 01       	movw	r26, r24
    2910:	cb 01       	movw	r24, r22
    2912:	bc 01       	movw	r22, r24
    2914:	cd 01       	movw	r24, r26
    2916:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    291a:	dc 01       	movw	r26, r24
    291c:	cb 01       	movw	r24, r22
    291e:	9a a3       	std	Y+34, r25	; 0x22
    2920:	89 a3       	std	Y+33, r24	; 0x21
    2922:	0f c0       	rjmp	.+30     	; 0x2942 <LCD_voidInit+0x340>
    2924:	89 e1       	ldi	r24, 0x19	; 25
    2926:	90 e0       	ldi	r25, 0x00	; 0
    2928:	98 a3       	std	Y+32, r25	; 0x20
    292a:	8f 8f       	std	Y+31, r24	; 0x1f
    292c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    292e:	98 a1       	ldd	r25, Y+32	; 0x20
    2930:	01 97       	sbiw	r24, 0x01	; 1
    2932:	f1 f7       	brne	.-4      	; 0x2930 <LCD_voidInit+0x32e>
    2934:	98 a3       	std	Y+32, r25	; 0x20
    2936:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2938:	89 a1       	ldd	r24, Y+33	; 0x21
    293a:	9a a1       	ldd	r25, Y+34	; 0x22
    293c:	01 97       	sbiw	r24, 0x01	; 1
    293e:	9a a3       	std	Y+34, r25	; 0x22
    2940:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2942:	89 a1       	ldd	r24, Y+33	; 0x21
    2944:	9a a1       	ldd	r25, Y+34	; 0x22
    2946:	00 97       	sbiw	r24, 0x00	; 0
    2948:	69 f7       	brne	.-38     	; 0x2924 <LCD_voidInit+0x322>
    294a:	14 c0       	rjmp	.+40     	; 0x2974 <LCD_voidInit+0x372>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    294c:	6b a1       	ldd	r22, Y+35	; 0x23
    294e:	7c a1       	ldd	r23, Y+36	; 0x24
    2950:	8d a1       	ldd	r24, Y+37	; 0x25
    2952:	9e a1       	ldd	r25, Y+38	; 0x26
    2954:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2958:	dc 01       	movw	r26, r24
    295a:	cb 01       	movw	r24, r22
    295c:	9a a3       	std	Y+34, r25	; 0x22
    295e:	89 a3       	std	Y+33, r24	; 0x21
    2960:	89 a1       	ldd	r24, Y+33	; 0x21
    2962:	9a a1       	ldd	r25, Y+34	; 0x22
    2964:	9e 8f       	std	Y+30, r25	; 0x1e
    2966:	8d 8f       	std	Y+29, r24	; 0x1d
    2968:	8d 8d       	ldd	r24, Y+29	; 0x1d
    296a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    296c:	01 97       	sbiw	r24, 0x01	; 1
    296e:	f1 f7       	brne	.-4      	; 0x296c <LCD_voidInit+0x36a>
    2970:	9e 8f       	std	Y+30, r25	; 0x1e
    2972:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	LCD_voidSendCommand(LCD_CLEAR_DISPLAY);
    2974:	81 e0       	ldi	r24, 0x01	; 1
    2976:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <LCD_voidSendCommand>
    297a:	80 e0       	ldi	r24, 0x00	; 0
    297c:	90 e0       	ldi	r25, 0x00	; 0
    297e:	a0 ea       	ldi	r26, 0xA0	; 160
    2980:	b0 e4       	ldi	r27, 0x40	; 64
    2982:	89 8f       	std	Y+25, r24	; 0x19
    2984:	9a 8f       	std	Y+26, r25	; 0x1a
    2986:	ab 8f       	std	Y+27, r26	; 0x1b
    2988:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    298a:	69 8d       	ldd	r22, Y+25	; 0x19
    298c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    298e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2990:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2992:	20 e0       	ldi	r18, 0x00	; 0
    2994:	30 e0       	ldi	r19, 0x00	; 0
    2996:	4a e7       	ldi	r20, 0x7A	; 122
    2998:	53 e4       	ldi	r21, 0x43	; 67
    299a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    299e:	dc 01       	movw	r26, r24
    29a0:	cb 01       	movw	r24, r22
    29a2:	8d 8b       	std	Y+21, r24	; 0x15
    29a4:	9e 8b       	std	Y+22, r25	; 0x16
    29a6:	af 8b       	std	Y+23, r26	; 0x17
    29a8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    29aa:	6d 89       	ldd	r22, Y+21	; 0x15
    29ac:	7e 89       	ldd	r23, Y+22	; 0x16
    29ae:	8f 89       	ldd	r24, Y+23	; 0x17
    29b0:	98 8d       	ldd	r25, Y+24	; 0x18
    29b2:	20 e0       	ldi	r18, 0x00	; 0
    29b4:	30 e0       	ldi	r19, 0x00	; 0
    29b6:	40 e8       	ldi	r20, 0x80	; 128
    29b8:	5f e3       	ldi	r21, 0x3F	; 63
    29ba:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    29be:	88 23       	and	r24, r24
    29c0:	2c f4       	brge	.+10     	; 0x29cc <LCD_voidInit+0x3ca>
		__ticks = 1;
    29c2:	81 e0       	ldi	r24, 0x01	; 1
    29c4:	90 e0       	ldi	r25, 0x00	; 0
    29c6:	9c 8b       	std	Y+20, r25	; 0x14
    29c8:	8b 8b       	std	Y+19, r24	; 0x13
    29ca:	3f c0       	rjmp	.+126    	; 0x2a4a <LCD_voidInit+0x448>
	else if (__tmp > 65535)
    29cc:	6d 89       	ldd	r22, Y+21	; 0x15
    29ce:	7e 89       	ldd	r23, Y+22	; 0x16
    29d0:	8f 89       	ldd	r24, Y+23	; 0x17
    29d2:	98 8d       	ldd	r25, Y+24	; 0x18
    29d4:	20 e0       	ldi	r18, 0x00	; 0
    29d6:	3f ef       	ldi	r19, 0xFF	; 255
    29d8:	4f e7       	ldi	r20, 0x7F	; 127
    29da:	57 e4       	ldi	r21, 0x47	; 71
    29dc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    29e0:	18 16       	cp	r1, r24
    29e2:	4c f5       	brge	.+82     	; 0x2a36 <LCD_voidInit+0x434>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29e4:	69 8d       	ldd	r22, Y+25	; 0x19
    29e6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    29e8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    29ea:	9c 8d       	ldd	r25, Y+28	; 0x1c
    29ec:	20 e0       	ldi	r18, 0x00	; 0
    29ee:	30 e0       	ldi	r19, 0x00	; 0
    29f0:	40 e2       	ldi	r20, 0x20	; 32
    29f2:	51 e4       	ldi	r21, 0x41	; 65
    29f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29f8:	dc 01       	movw	r26, r24
    29fa:	cb 01       	movw	r24, r22
    29fc:	bc 01       	movw	r22, r24
    29fe:	cd 01       	movw	r24, r26
    2a00:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a04:	dc 01       	movw	r26, r24
    2a06:	cb 01       	movw	r24, r22
    2a08:	9c 8b       	std	Y+20, r25	; 0x14
    2a0a:	8b 8b       	std	Y+19, r24	; 0x13
    2a0c:	0f c0       	rjmp	.+30     	; 0x2a2c <LCD_voidInit+0x42a>
    2a0e:	89 e1       	ldi	r24, 0x19	; 25
    2a10:	90 e0       	ldi	r25, 0x00	; 0
    2a12:	9a 8b       	std	Y+18, r25	; 0x12
    2a14:	89 8b       	std	Y+17, r24	; 0x11
    2a16:	89 89       	ldd	r24, Y+17	; 0x11
    2a18:	9a 89       	ldd	r25, Y+18	; 0x12
    2a1a:	01 97       	sbiw	r24, 0x01	; 1
    2a1c:	f1 f7       	brne	.-4      	; 0x2a1a <LCD_voidInit+0x418>
    2a1e:	9a 8b       	std	Y+18, r25	; 0x12
    2a20:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a22:	8b 89       	ldd	r24, Y+19	; 0x13
    2a24:	9c 89       	ldd	r25, Y+20	; 0x14
    2a26:	01 97       	sbiw	r24, 0x01	; 1
    2a28:	9c 8b       	std	Y+20, r25	; 0x14
    2a2a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a2c:	8b 89       	ldd	r24, Y+19	; 0x13
    2a2e:	9c 89       	ldd	r25, Y+20	; 0x14
    2a30:	00 97       	sbiw	r24, 0x00	; 0
    2a32:	69 f7       	brne	.-38     	; 0x2a0e <LCD_voidInit+0x40c>
    2a34:	14 c0       	rjmp	.+40     	; 0x2a5e <LCD_voidInit+0x45c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a36:	6d 89       	ldd	r22, Y+21	; 0x15
    2a38:	7e 89       	ldd	r23, Y+22	; 0x16
    2a3a:	8f 89       	ldd	r24, Y+23	; 0x17
    2a3c:	98 8d       	ldd	r25, Y+24	; 0x18
    2a3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a42:	dc 01       	movw	r26, r24
    2a44:	cb 01       	movw	r24, r22
    2a46:	9c 8b       	std	Y+20, r25	; 0x14
    2a48:	8b 8b       	std	Y+19, r24	; 0x13
    2a4a:	8b 89       	ldd	r24, Y+19	; 0x13
    2a4c:	9c 89       	ldd	r25, Y+20	; 0x14
    2a4e:	98 8b       	std	Y+16, r25	; 0x10
    2a50:	8f 87       	std	Y+15, r24	; 0x0f
    2a52:	8f 85       	ldd	r24, Y+15	; 0x0f
    2a54:	98 89       	ldd	r25, Y+16	; 0x10
    2a56:	01 97       	sbiw	r24, 0x01	; 1
    2a58:	f1 f7       	brne	.-4      	; 0x2a56 <LCD_voidInit+0x454>
    2a5a:	98 8b       	std	Y+16, r25	; 0x10
    2a5c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5);
	LCD_voidSendCommand(LCD_ENTRY_MODE_INC);
    2a5e:	86 e0       	ldi	r24, 0x06	; 6
    2a60:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <LCD_voidSendCommand>
    2a64:	80 e0       	ldi	r24, 0x00	; 0
    2a66:	90 e0       	ldi	r25, 0x00	; 0
    2a68:	a0 e0       	ldi	r26, 0x00	; 0
    2a6a:	b0 e4       	ldi	r27, 0x40	; 64
    2a6c:	8b 87       	std	Y+11, r24	; 0x0b
    2a6e:	9c 87       	std	Y+12, r25	; 0x0c
    2a70:	ad 87       	std	Y+13, r26	; 0x0d
    2a72:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a74:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a76:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a78:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a7a:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a7c:	20 e0       	ldi	r18, 0x00	; 0
    2a7e:	30 e0       	ldi	r19, 0x00	; 0
    2a80:	4a e7       	ldi	r20, 0x7A	; 122
    2a82:	53 e4       	ldi	r21, 0x43	; 67
    2a84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a88:	dc 01       	movw	r26, r24
    2a8a:	cb 01       	movw	r24, r22
    2a8c:	8f 83       	std	Y+7, r24	; 0x07
    2a8e:	98 87       	std	Y+8, r25	; 0x08
    2a90:	a9 87       	std	Y+9, r26	; 0x09
    2a92:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a94:	6f 81       	ldd	r22, Y+7	; 0x07
    2a96:	78 85       	ldd	r23, Y+8	; 0x08
    2a98:	89 85       	ldd	r24, Y+9	; 0x09
    2a9a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a9c:	20 e0       	ldi	r18, 0x00	; 0
    2a9e:	30 e0       	ldi	r19, 0x00	; 0
    2aa0:	40 e8       	ldi	r20, 0x80	; 128
    2aa2:	5f e3       	ldi	r21, 0x3F	; 63
    2aa4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2aa8:	88 23       	and	r24, r24
    2aaa:	2c f4       	brge	.+10     	; 0x2ab6 <LCD_voidInit+0x4b4>
		__ticks = 1;
    2aac:	81 e0       	ldi	r24, 0x01	; 1
    2aae:	90 e0       	ldi	r25, 0x00	; 0
    2ab0:	9e 83       	std	Y+6, r25	; 0x06
    2ab2:	8d 83       	std	Y+5, r24	; 0x05
    2ab4:	3f c0       	rjmp	.+126    	; 0x2b34 <LCD_voidInit+0x532>
	else if (__tmp > 65535)
    2ab6:	6f 81       	ldd	r22, Y+7	; 0x07
    2ab8:	78 85       	ldd	r23, Y+8	; 0x08
    2aba:	89 85       	ldd	r24, Y+9	; 0x09
    2abc:	9a 85       	ldd	r25, Y+10	; 0x0a
    2abe:	20 e0       	ldi	r18, 0x00	; 0
    2ac0:	3f ef       	ldi	r19, 0xFF	; 255
    2ac2:	4f e7       	ldi	r20, 0x7F	; 127
    2ac4:	57 e4       	ldi	r21, 0x47	; 71
    2ac6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2aca:	18 16       	cp	r1, r24
    2acc:	4c f5       	brge	.+82     	; 0x2b20 <LCD_voidInit+0x51e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ace:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ad0:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ad2:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ad4:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ad6:	20 e0       	ldi	r18, 0x00	; 0
    2ad8:	30 e0       	ldi	r19, 0x00	; 0
    2ada:	40 e2       	ldi	r20, 0x20	; 32
    2adc:	51 e4       	ldi	r21, 0x41	; 65
    2ade:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ae2:	dc 01       	movw	r26, r24
    2ae4:	cb 01       	movw	r24, r22
    2ae6:	bc 01       	movw	r22, r24
    2ae8:	cd 01       	movw	r24, r26
    2aea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2aee:	dc 01       	movw	r26, r24
    2af0:	cb 01       	movw	r24, r22
    2af2:	9e 83       	std	Y+6, r25	; 0x06
    2af4:	8d 83       	std	Y+5, r24	; 0x05
    2af6:	0f c0       	rjmp	.+30     	; 0x2b16 <LCD_voidInit+0x514>
    2af8:	89 e1       	ldi	r24, 0x19	; 25
    2afa:	90 e0       	ldi	r25, 0x00	; 0
    2afc:	9c 83       	std	Y+4, r25	; 0x04
    2afe:	8b 83       	std	Y+3, r24	; 0x03
    2b00:	8b 81       	ldd	r24, Y+3	; 0x03
    2b02:	9c 81       	ldd	r25, Y+4	; 0x04
    2b04:	01 97       	sbiw	r24, 0x01	; 1
    2b06:	f1 f7       	brne	.-4      	; 0x2b04 <LCD_voidInit+0x502>
    2b08:	9c 83       	std	Y+4, r25	; 0x04
    2b0a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b0c:	8d 81       	ldd	r24, Y+5	; 0x05
    2b0e:	9e 81       	ldd	r25, Y+6	; 0x06
    2b10:	01 97       	sbiw	r24, 0x01	; 1
    2b12:	9e 83       	std	Y+6, r25	; 0x06
    2b14:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b16:	8d 81       	ldd	r24, Y+5	; 0x05
    2b18:	9e 81       	ldd	r25, Y+6	; 0x06
    2b1a:	00 97       	sbiw	r24, 0x00	; 0
    2b1c:	69 f7       	brne	.-38     	; 0x2af8 <LCD_voidInit+0x4f6>
    2b1e:	14 c0       	rjmp	.+40     	; 0x2b48 <LCD_voidInit+0x546>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b20:	6f 81       	ldd	r22, Y+7	; 0x07
    2b22:	78 85       	ldd	r23, Y+8	; 0x08
    2b24:	89 85       	ldd	r24, Y+9	; 0x09
    2b26:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b28:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b2c:	dc 01       	movw	r26, r24
    2b2e:	cb 01       	movw	r24, r22
    2b30:	9e 83       	std	Y+6, r25	; 0x06
    2b32:	8d 83       	std	Y+5, r24	; 0x05
    2b34:	8d 81       	ldd	r24, Y+5	; 0x05
    2b36:	9e 81       	ldd	r25, Y+6	; 0x06
    2b38:	9a 83       	std	Y+2, r25	; 0x02
    2b3a:	89 83       	std	Y+1, r24	; 0x01
    2b3c:	89 81       	ldd	r24, Y+1	; 0x01
    2b3e:	9a 81       	ldd	r25, Y+2	; 0x02
    2b40:	01 97       	sbiw	r24, 0x01	; 1
    2b42:	f1 f7       	brne	.-4      	; 0x2b40 <LCD_voidInit+0x53e>
    2b44:	9a 83       	std	Y+2, r25	; 0x02
    2b46:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);

}
    2b48:	ca 5b       	subi	r28, 0xBA	; 186
    2b4a:	df 4f       	sbci	r29, 0xFF	; 255
    2b4c:	0f b6       	in	r0, 0x3f	; 63
    2b4e:	f8 94       	cli
    2b50:	de bf       	out	0x3e, r29	; 62
    2b52:	0f be       	out	0x3f, r0	; 63
    2b54:	cd bf       	out	0x3d, r28	; 61
    2b56:	cf 91       	pop	r28
    2b58:	df 91       	pop	r29
    2b5a:	1f 91       	pop	r17
    2b5c:	0f 91       	pop	r16
    2b5e:	08 95       	ret

00002b60 <LCD_voidSendCommand>:

void LCD_voidSendCommand(u8 u8CmdCopy)
{
    2b60:	df 93       	push	r29
    2b62:	cf 93       	push	r28
    2b64:	cd b7       	in	r28, 0x3d	; 61
    2b66:	de b7       	in	r29, 0x3e	; 62
    2b68:	e1 97       	sbiw	r28, 0x31	; 49
    2b6a:	0f b6       	in	r0, 0x3f	; 63
    2b6c:	f8 94       	cli
    2b6e:	de bf       	out	0x3e, r29	; 62
    2b70:	0f be       	out	0x3f, r0	; 63
    2b72:	cd bf       	out	0x3d, r28	; 61
    2b74:	89 ab       	std	Y+49, r24	; 0x31
	DIO_u8SetPortValue(LCD_DATA_PORT, u8CmdCopy);
    2b76:	82 e0       	ldi	r24, 0x02	; 2
    2b78:	69 a9       	ldd	r22, Y+49	; 0x31
    2b7a:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <DIO_u8SetPortValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_RS_PIN, LOW);
    2b7e:	81 e0       	ldi	r24, 0x01	; 1
    2b80:	62 e0       	ldi	r22, 0x02	; 2
    2b82:	40 e0       	ldi	r20, 0x00	; 0
    2b84:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_RW_PIN, LOW);
    2b88:	81 e0       	ldi	r24, 0x01	; 1
    2b8a:	63 e0       	ldi	r22, 0x03	; 3
    2b8c:	40 e0       	ldi	r20, 0x00	; 0
    2b8e:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN_PIN, HIGH);
    2b92:	81 e0       	ldi	r24, 0x01	; 1
    2b94:	64 e0       	ldi	r22, 0x04	; 4
    2b96:	41 e0       	ldi	r20, 0x01	; 1
    2b98:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
    2b9c:	80 e0       	ldi	r24, 0x00	; 0
    2b9e:	90 e0       	ldi	r25, 0x00	; 0
    2ba0:	a0 e8       	ldi	r26, 0x80	; 128
    2ba2:	bf e3       	ldi	r27, 0x3F	; 63
    2ba4:	8d a7       	std	Y+45, r24	; 0x2d
    2ba6:	9e a7       	std	Y+46, r25	; 0x2e
    2ba8:	af a7       	std	Y+47, r26	; 0x2f
    2baa:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2bac:	6d a5       	ldd	r22, Y+45	; 0x2d
    2bae:	7e a5       	ldd	r23, Y+46	; 0x2e
    2bb0:	8f a5       	ldd	r24, Y+47	; 0x2f
    2bb2:	98 a9       	ldd	r25, Y+48	; 0x30
    2bb4:	2b ea       	ldi	r18, 0xAB	; 171
    2bb6:	3a ea       	ldi	r19, 0xAA	; 170
    2bb8:	4a ea       	ldi	r20, 0xAA	; 170
    2bba:	5e e3       	ldi	r21, 0x3E	; 62
    2bbc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bc0:	dc 01       	movw	r26, r24
    2bc2:	cb 01       	movw	r24, r22
    2bc4:	89 a7       	std	Y+41, r24	; 0x29
    2bc6:	9a a7       	std	Y+42, r25	; 0x2a
    2bc8:	ab a7       	std	Y+43, r26	; 0x2b
    2bca:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    2bcc:	69 a5       	ldd	r22, Y+41	; 0x29
    2bce:	7a a5       	ldd	r23, Y+42	; 0x2a
    2bd0:	8b a5       	ldd	r24, Y+43	; 0x2b
    2bd2:	9c a5       	ldd	r25, Y+44	; 0x2c
    2bd4:	20 e0       	ldi	r18, 0x00	; 0
    2bd6:	30 e0       	ldi	r19, 0x00	; 0
    2bd8:	40 e8       	ldi	r20, 0x80	; 128
    2bda:	5f e3       	ldi	r21, 0x3F	; 63
    2bdc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2be0:	88 23       	and	r24, r24
    2be2:	1c f4       	brge	.+6      	; 0x2bea <LCD_voidSendCommand+0x8a>
		__ticks = 1;
    2be4:	81 e0       	ldi	r24, 0x01	; 1
    2be6:	88 a7       	std	Y+40, r24	; 0x28
    2be8:	91 c0       	rjmp	.+290    	; 0x2d0c <LCD_voidSendCommand+0x1ac>
	else if (__tmp > 255)
    2bea:	69 a5       	ldd	r22, Y+41	; 0x29
    2bec:	7a a5       	ldd	r23, Y+42	; 0x2a
    2bee:	8b a5       	ldd	r24, Y+43	; 0x2b
    2bf0:	9c a5       	ldd	r25, Y+44	; 0x2c
    2bf2:	20 e0       	ldi	r18, 0x00	; 0
    2bf4:	30 e0       	ldi	r19, 0x00	; 0
    2bf6:	4f e7       	ldi	r20, 0x7F	; 127
    2bf8:	53 e4       	ldi	r21, 0x43	; 67
    2bfa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2bfe:	18 16       	cp	r1, r24
    2c00:	0c f0       	brlt	.+2      	; 0x2c04 <LCD_voidSendCommand+0xa4>
    2c02:	7b c0       	rjmp	.+246    	; 0x2cfa <LCD_voidSendCommand+0x19a>
	{
		_delay_ms(__us / 1000.0);
    2c04:	6d a5       	ldd	r22, Y+45	; 0x2d
    2c06:	7e a5       	ldd	r23, Y+46	; 0x2e
    2c08:	8f a5       	ldd	r24, Y+47	; 0x2f
    2c0a:	98 a9       	ldd	r25, Y+48	; 0x30
    2c0c:	20 e0       	ldi	r18, 0x00	; 0
    2c0e:	30 e0       	ldi	r19, 0x00	; 0
    2c10:	4a e7       	ldi	r20, 0x7A	; 122
    2c12:	54 e4       	ldi	r21, 0x44	; 68
    2c14:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2c18:	dc 01       	movw	r26, r24
    2c1a:	cb 01       	movw	r24, r22
    2c1c:	8c a3       	std	Y+36, r24	; 0x24
    2c1e:	9d a3       	std	Y+37, r25	; 0x25
    2c20:	ae a3       	std	Y+38, r26	; 0x26
    2c22:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c24:	6c a1       	ldd	r22, Y+36	; 0x24
    2c26:	7d a1       	ldd	r23, Y+37	; 0x25
    2c28:	8e a1       	ldd	r24, Y+38	; 0x26
    2c2a:	9f a1       	ldd	r25, Y+39	; 0x27
    2c2c:	20 e0       	ldi	r18, 0x00	; 0
    2c2e:	30 e0       	ldi	r19, 0x00	; 0
    2c30:	4a e7       	ldi	r20, 0x7A	; 122
    2c32:	53 e4       	ldi	r21, 0x43	; 67
    2c34:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c38:	dc 01       	movw	r26, r24
    2c3a:	cb 01       	movw	r24, r22
    2c3c:	88 a3       	std	Y+32, r24	; 0x20
    2c3e:	99 a3       	std	Y+33, r25	; 0x21
    2c40:	aa a3       	std	Y+34, r26	; 0x22
    2c42:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    2c44:	68 a1       	ldd	r22, Y+32	; 0x20
    2c46:	79 a1       	ldd	r23, Y+33	; 0x21
    2c48:	8a a1       	ldd	r24, Y+34	; 0x22
    2c4a:	9b a1       	ldd	r25, Y+35	; 0x23
    2c4c:	20 e0       	ldi	r18, 0x00	; 0
    2c4e:	30 e0       	ldi	r19, 0x00	; 0
    2c50:	40 e8       	ldi	r20, 0x80	; 128
    2c52:	5f e3       	ldi	r21, 0x3F	; 63
    2c54:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2c58:	88 23       	and	r24, r24
    2c5a:	2c f4       	brge	.+10     	; 0x2c66 <LCD_voidSendCommand+0x106>
		__ticks = 1;
    2c5c:	81 e0       	ldi	r24, 0x01	; 1
    2c5e:	90 e0       	ldi	r25, 0x00	; 0
    2c60:	9f 8f       	std	Y+31, r25	; 0x1f
    2c62:	8e 8f       	std	Y+30, r24	; 0x1e
    2c64:	3f c0       	rjmp	.+126    	; 0x2ce4 <LCD_voidSendCommand+0x184>
	else if (__tmp > 65535)
    2c66:	68 a1       	ldd	r22, Y+32	; 0x20
    2c68:	79 a1       	ldd	r23, Y+33	; 0x21
    2c6a:	8a a1       	ldd	r24, Y+34	; 0x22
    2c6c:	9b a1       	ldd	r25, Y+35	; 0x23
    2c6e:	20 e0       	ldi	r18, 0x00	; 0
    2c70:	3f ef       	ldi	r19, 0xFF	; 255
    2c72:	4f e7       	ldi	r20, 0x7F	; 127
    2c74:	57 e4       	ldi	r21, 0x47	; 71
    2c76:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2c7a:	18 16       	cp	r1, r24
    2c7c:	4c f5       	brge	.+82     	; 0x2cd0 <LCD_voidSendCommand+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c7e:	6c a1       	ldd	r22, Y+36	; 0x24
    2c80:	7d a1       	ldd	r23, Y+37	; 0x25
    2c82:	8e a1       	ldd	r24, Y+38	; 0x26
    2c84:	9f a1       	ldd	r25, Y+39	; 0x27
    2c86:	20 e0       	ldi	r18, 0x00	; 0
    2c88:	30 e0       	ldi	r19, 0x00	; 0
    2c8a:	40 e2       	ldi	r20, 0x20	; 32
    2c8c:	51 e4       	ldi	r21, 0x41	; 65
    2c8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c92:	dc 01       	movw	r26, r24
    2c94:	cb 01       	movw	r24, r22
    2c96:	bc 01       	movw	r22, r24
    2c98:	cd 01       	movw	r24, r26
    2c9a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c9e:	dc 01       	movw	r26, r24
    2ca0:	cb 01       	movw	r24, r22
    2ca2:	9f 8f       	std	Y+31, r25	; 0x1f
    2ca4:	8e 8f       	std	Y+30, r24	; 0x1e
    2ca6:	0f c0       	rjmp	.+30     	; 0x2cc6 <LCD_voidSendCommand+0x166>
    2ca8:	89 e1       	ldi	r24, 0x19	; 25
    2caa:	90 e0       	ldi	r25, 0x00	; 0
    2cac:	9d 8f       	std	Y+29, r25	; 0x1d
    2cae:	8c 8f       	std	Y+28, r24	; 0x1c
    2cb0:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2cb2:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2cb4:	01 97       	sbiw	r24, 0x01	; 1
    2cb6:	f1 f7       	brne	.-4      	; 0x2cb4 <LCD_voidSendCommand+0x154>
    2cb8:	9d 8f       	std	Y+29, r25	; 0x1d
    2cba:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2cbc:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2cbe:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2cc0:	01 97       	sbiw	r24, 0x01	; 1
    2cc2:	9f 8f       	std	Y+31, r25	; 0x1f
    2cc4:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2cc6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2cc8:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2cca:	00 97       	sbiw	r24, 0x00	; 0
    2ccc:	69 f7       	brne	.-38     	; 0x2ca8 <LCD_voidSendCommand+0x148>
    2cce:	24 c0       	rjmp	.+72     	; 0x2d18 <LCD_voidSendCommand+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2cd0:	68 a1       	ldd	r22, Y+32	; 0x20
    2cd2:	79 a1       	ldd	r23, Y+33	; 0x21
    2cd4:	8a a1       	ldd	r24, Y+34	; 0x22
    2cd6:	9b a1       	ldd	r25, Y+35	; 0x23
    2cd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2cdc:	dc 01       	movw	r26, r24
    2cde:	cb 01       	movw	r24, r22
    2ce0:	9f 8f       	std	Y+31, r25	; 0x1f
    2ce2:	8e 8f       	std	Y+30, r24	; 0x1e
    2ce4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2ce6:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2ce8:	9b 8f       	std	Y+27, r25	; 0x1b
    2cea:	8a 8f       	std	Y+26, r24	; 0x1a
    2cec:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2cee:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2cf0:	01 97       	sbiw	r24, 0x01	; 1
    2cf2:	f1 f7       	brne	.-4      	; 0x2cf0 <LCD_voidSendCommand+0x190>
    2cf4:	9b 8f       	std	Y+27, r25	; 0x1b
    2cf6:	8a 8f       	std	Y+26, r24	; 0x1a
    2cf8:	0f c0       	rjmp	.+30     	; 0x2d18 <LCD_voidSendCommand+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2cfa:	69 a5       	ldd	r22, Y+41	; 0x29
    2cfc:	7a a5       	ldd	r23, Y+42	; 0x2a
    2cfe:	8b a5       	ldd	r24, Y+43	; 0x2b
    2d00:	9c a5       	ldd	r25, Y+44	; 0x2c
    2d02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d06:	dc 01       	movw	r26, r24
    2d08:	cb 01       	movw	r24, r22
    2d0a:	88 a7       	std	Y+40, r24	; 0x28
    2d0c:	88 a5       	ldd	r24, Y+40	; 0x28
    2d0e:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2d10:	89 8d       	ldd	r24, Y+25	; 0x19
    2d12:	8a 95       	dec	r24
    2d14:	f1 f7       	brne	.-4      	; 0x2d12 <LCD_voidSendCommand+0x1b2>
    2d16:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us(1);
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN_PIN, LOW);
    2d18:	81 e0       	ldi	r24, 0x01	; 1
    2d1a:	64 e0       	ldi	r22, 0x04	; 4
    2d1c:	40 e0       	ldi	r20, 0x00	; 0
    2d1e:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
    2d22:	80 e0       	ldi	r24, 0x00	; 0
    2d24:	90 e0       	ldi	r25, 0x00	; 0
    2d26:	a8 ec       	ldi	r26, 0xC8	; 200
    2d28:	b2 e4       	ldi	r27, 0x42	; 66
    2d2a:	8d 8b       	std	Y+21, r24	; 0x15
    2d2c:	9e 8b       	std	Y+22, r25	; 0x16
    2d2e:	af 8b       	std	Y+23, r26	; 0x17
    2d30:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2d32:	6d 89       	ldd	r22, Y+21	; 0x15
    2d34:	7e 89       	ldd	r23, Y+22	; 0x16
    2d36:	8f 89       	ldd	r24, Y+23	; 0x17
    2d38:	98 8d       	ldd	r25, Y+24	; 0x18
    2d3a:	2b ea       	ldi	r18, 0xAB	; 171
    2d3c:	3a ea       	ldi	r19, 0xAA	; 170
    2d3e:	4a ea       	ldi	r20, 0xAA	; 170
    2d40:	5e e3       	ldi	r21, 0x3E	; 62
    2d42:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d46:	dc 01       	movw	r26, r24
    2d48:	cb 01       	movw	r24, r22
    2d4a:	89 8b       	std	Y+17, r24	; 0x11
    2d4c:	9a 8b       	std	Y+18, r25	; 0x12
    2d4e:	ab 8b       	std	Y+19, r26	; 0x13
    2d50:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2d52:	69 89       	ldd	r22, Y+17	; 0x11
    2d54:	7a 89       	ldd	r23, Y+18	; 0x12
    2d56:	8b 89       	ldd	r24, Y+19	; 0x13
    2d58:	9c 89       	ldd	r25, Y+20	; 0x14
    2d5a:	20 e0       	ldi	r18, 0x00	; 0
    2d5c:	30 e0       	ldi	r19, 0x00	; 0
    2d5e:	40 e8       	ldi	r20, 0x80	; 128
    2d60:	5f e3       	ldi	r21, 0x3F	; 63
    2d62:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2d66:	88 23       	and	r24, r24
    2d68:	1c f4       	brge	.+6      	; 0x2d70 <LCD_voidSendCommand+0x210>
		__ticks = 1;
    2d6a:	81 e0       	ldi	r24, 0x01	; 1
    2d6c:	88 8b       	std	Y+16, r24	; 0x10
    2d6e:	91 c0       	rjmp	.+290    	; 0x2e92 <LCD_voidSendCommand+0x332>
	else if (__tmp > 255)
    2d70:	69 89       	ldd	r22, Y+17	; 0x11
    2d72:	7a 89       	ldd	r23, Y+18	; 0x12
    2d74:	8b 89       	ldd	r24, Y+19	; 0x13
    2d76:	9c 89       	ldd	r25, Y+20	; 0x14
    2d78:	20 e0       	ldi	r18, 0x00	; 0
    2d7a:	30 e0       	ldi	r19, 0x00	; 0
    2d7c:	4f e7       	ldi	r20, 0x7F	; 127
    2d7e:	53 e4       	ldi	r21, 0x43	; 67
    2d80:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2d84:	18 16       	cp	r1, r24
    2d86:	0c f0       	brlt	.+2      	; 0x2d8a <LCD_voidSendCommand+0x22a>
    2d88:	7b c0       	rjmp	.+246    	; 0x2e80 <LCD_voidSendCommand+0x320>
	{
		_delay_ms(__us / 1000.0);
    2d8a:	6d 89       	ldd	r22, Y+21	; 0x15
    2d8c:	7e 89       	ldd	r23, Y+22	; 0x16
    2d8e:	8f 89       	ldd	r24, Y+23	; 0x17
    2d90:	98 8d       	ldd	r25, Y+24	; 0x18
    2d92:	20 e0       	ldi	r18, 0x00	; 0
    2d94:	30 e0       	ldi	r19, 0x00	; 0
    2d96:	4a e7       	ldi	r20, 0x7A	; 122
    2d98:	54 e4       	ldi	r21, 0x44	; 68
    2d9a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2d9e:	dc 01       	movw	r26, r24
    2da0:	cb 01       	movw	r24, r22
    2da2:	8c 87       	std	Y+12, r24	; 0x0c
    2da4:	9d 87       	std	Y+13, r25	; 0x0d
    2da6:	ae 87       	std	Y+14, r26	; 0x0e
    2da8:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2daa:	6c 85       	ldd	r22, Y+12	; 0x0c
    2dac:	7d 85       	ldd	r23, Y+13	; 0x0d
    2dae:	8e 85       	ldd	r24, Y+14	; 0x0e
    2db0:	9f 85       	ldd	r25, Y+15	; 0x0f
    2db2:	20 e0       	ldi	r18, 0x00	; 0
    2db4:	30 e0       	ldi	r19, 0x00	; 0
    2db6:	4a e7       	ldi	r20, 0x7A	; 122
    2db8:	53 e4       	ldi	r21, 0x43	; 67
    2dba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dbe:	dc 01       	movw	r26, r24
    2dc0:	cb 01       	movw	r24, r22
    2dc2:	88 87       	std	Y+8, r24	; 0x08
    2dc4:	99 87       	std	Y+9, r25	; 0x09
    2dc6:	aa 87       	std	Y+10, r26	; 0x0a
    2dc8:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2dca:	68 85       	ldd	r22, Y+8	; 0x08
    2dcc:	79 85       	ldd	r23, Y+9	; 0x09
    2dce:	8a 85       	ldd	r24, Y+10	; 0x0a
    2dd0:	9b 85       	ldd	r25, Y+11	; 0x0b
    2dd2:	20 e0       	ldi	r18, 0x00	; 0
    2dd4:	30 e0       	ldi	r19, 0x00	; 0
    2dd6:	40 e8       	ldi	r20, 0x80	; 128
    2dd8:	5f e3       	ldi	r21, 0x3F	; 63
    2dda:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2dde:	88 23       	and	r24, r24
    2de0:	2c f4       	brge	.+10     	; 0x2dec <LCD_voidSendCommand+0x28c>
		__ticks = 1;
    2de2:	81 e0       	ldi	r24, 0x01	; 1
    2de4:	90 e0       	ldi	r25, 0x00	; 0
    2de6:	9f 83       	std	Y+7, r25	; 0x07
    2de8:	8e 83       	std	Y+6, r24	; 0x06
    2dea:	3f c0       	rjmp	.+126    	; 0x2e6a <LCD_voidSendCommand+0x30a>
	else if (__tmp > 65535)
    2dec:	68 85       	ldd	r22, Y+8	; 0x08
    2dee:	79 85       	ldd	r23, Y+9	; 0x09
    2df0:	8a 85       	ldd	r24, Y+10	; 0x0a
    2df2:	9b 85       	ldd	r25, Y+11	; 0x0b
    2df4:	20 e0       	ldi	r18, 0x00	; 0
    2df6:	3f ef       	ldi	r19, 0xFF	; 255
    2df8:	4f e7       	ldi	r20, 0x7F	; 127
    2dfa:	57 e4       	ldi	r21, 0x47	; 71
    2dfc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2e00:	18 16       	cp	r1, r24
    2e02:	4c f5       	brge	.+82     	; 0x2e56 <LCD_voidSendCommand+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e04:	6c 85       	ldd	r22, Y+12	; 0x0c
    2e06:	7d 85       	ldd	r23, Y+13	; 0x0d
    2e08:	8e 85       	ldd	r24, Y+14	; 0x0e
    2e0a:	9f 85       	ldd	r25, Y+15	; 0x0f
    2e0c:	20 e0       	ldi	r18, 0x00	; 0
    2e0e:	30 e0       	ldi	r19, 0x00	; 0
    2e10:	40 e2       	ldi	r20, 0x20	; 32
    2e12:	51 e4       	ldi	r21, 0x41	; 65
    2e14:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e18:	dc 01       	movw	r26, r24
    2e1a:	cb 01       	movw	r24, r22
    2e1c:	bc 01       	movw	r22, r24
    2e1e:	cd 01       	movw	r24, r26
    2e20:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e24:	dc 01       	movw	r26, r24
    2e26:	cb 01       	movw	r24, r22
    2e28:	9f 83       	std	Y+7, r25	; 0x07
    2e2a:	8e 83       	std	Y+6, r24	; 0x06
    2e2c:	0f c0       	rjmp	.+30     	; 0x2e4c <LCD_voidSendCommand+0x2ec>
    2e2e:	89 e1       	ldi	r24, 0x19	; 25
    2e30:	90 e0       	ldi	r25, 0x00	; 0
    2e32:	9d 83       	std	Y+5, r25	; 0x05
    2e34:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2e36:	8c 81       	ldd	r24, Y+4	; 0x04
    2e38:	9d 81       	ldd	r25, Y+5	; 0x05
    2e3a:	01 97       	sbiw	r24, 0x01	; 1
    2e3c:	f1 f7       	brne	.-4      	; 0x2e3a <LCD_voidSendCommand+0x2da>
    2e3e:	9d 83       	std	Y+5, r25	; 0x05
    2e40:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e42:	8e 81       	ldd	r24, Y+6	; 0x06
    2e44:	9f 81       	ldd	r25, Y+7	; 0x07
    2e46:	01 97       	sbiw	r24, 0x01	; 1
    2e48:	9f 83       	std	Y+7, r25	; 0x07
    2e4a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e4c:	8e 81       	ldd	r24, Y+6	; 0x06
    2e4e:	9f 81       	ldd	r25, Y+7	; 0x07
    2e50:	00 97       	sbiw	r24, 0x00	; 0
    2e52:	69 f7       	brne	.-38     	; 0x2e2e <LCD_voidSendCommand+0x2ce>
    2e54:	24 c0       	rjmp	.+72     	; 0x2e9e <LCD_voidSendCommand+0x33e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e56:	68 85       	ldd	r22, Y+8	; 0x08
    2e58:	79 85       	ldd	r23, Y+9	; 0x09
    2e5a:	8a 85       	ldd	r24, Y+10	; 0x0a
    2e5c:	9b 85       	ldd	r25, Y+11	; 0x0b
    2e5e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e62:	dc 01       	movw	r26, r24
    2e64:	cb 01       	movw	r24, r22
    2e66:	9f 83       	std	Y+7, r25	; 0x07
    2e68:	8e 83       	std	Y+6, r24	; 0x06
    2e6a:	8e 81       	ldd	r24, Y+6	; 0x06
    2e6c:	9f 81       	ldd	r25, Y+7	; 0x07
    2e6e:	9b 83       	std	Y+3, r25	; 0x03
    2e70:	8a 83       	std	Y+2, r24	; 0x02
    2e72:	8a 81       	ldd	r24, Y+2	; 0x02
    2e74:	9b 81       	ldd	r25, Y+3	; 0x03
    2e76:	01 97       	sbiw	r24, 0x01	; 1
    2e78:	f1 f7       	brne	.-4      	; 0x2e76 <LCD_voidSendCommand+0x316>
    2e7a:	9b 83       	std	Y+3, r25	; 0x03
    2e7c:	8a 83       	std	Y+2, r24	; 0x02
    2e7e:	0f c0       	rjmp	.+30     	; 0x2e9e <LCD_voidSendCommand+0x33e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2e80:	69 89       	ldd	r22, Y+17	; 0x11
    2e82:	7a 89       	ldd	r23, Y+18	; 0x12
    2e84:	8b 89       	ldd	r24, Y+19	; 0x13
    2e86:	9c 89       	ldd	r25, Y+20	; 0x14
    2e88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e8c:	dc 01       	movw	r26, r24
    2e8e:	cb 01       	movw	r24, r22
    2e90:	88 8b       	std	Y+16, r24	; 0x10
    2e92:	88 89       	ldd	r24, Y+16	; 0x10
    2e94:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2e96:	89 81       	ldd	r24, Y+1	; 0x01
    2e98:	8a 95       	dec	r24
    2e9a:	f1 f7       	brne	.-4      	; 0x2e98 <LCD_voidSendCommand+0x338>
    2e9c:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(100);
}
    2e9e:	e1 96       	adiw	r28, 0x31	; 49
    2ea0:	0f b6       	in	r0, 0x3f	; 63
    2ea2:	f8 94       	cli
    2ea4:	de bf       	out	0x3e, r29	; 62
    2ea6:	0f be       	out	0x3f, r0	; 63
    2ea8:	cd bf       	out	0x3d, r28	; 61
    2eaa:	cf 91       	pop	r28
    2eac:	df 91       	pop	r29
    2eae:	08 95       	ret

00002eb0 <LCD_voidPrintChar>:

void LCD_voidPrintChar(u8 u8CharCopy)
{
    2eb0:	df 93       	push	r29
    2eb2:	cf 93       	push	r28
    2eb4:	cd b7       	in	r28, 0x3d	; 61
    2eb6:	de b7       	in	r29, 0x3e	; 62
    2eb8:	e1 97       	sbiw	r28, 0x31	; 49
    2eba:	0f b6       	in	r0, 0x3f	; 63
    2ebc:	f8 94       	cli
    2ebe:	de bf       	out	0x3e, r29	; 62
    2ec0:	0f be       	out	0x3f, r0	; 63
    2ec2:	cd bf       	out	0x3d, r28	; 61
    2ec4:	89 ab       	std	Y+49, r24	; 0x31
	DIO_u8SetPortValue(LCD_DATA_PORT, u8CharCopy);
    2ec6:	82 e0       	ldi	r24, 0x02	; 2
    2ec8:	69 a9       	ldd	r22, Y+49	; 0x31
    2eca:	0e 94 f6 0e 	call	0x1dec	; 0x1dec <DIO_u8SetPortValue>

	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_RS_PIN, HIGH);
    2ece:	81 e0       	ldi	r24, 0x01	; 1
    2ed0:	62 e0       	ldi	r22, 0x02	; 2
    2ed2:	41 e0       	ldi	r20, 0x01	; 1
    2ed4:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_RW_PIN, LOW);
    2ed8:	81 e0       	ldi	r24, 0x01	; 1
    2eda:	63 e0       	ldi	r22, 0x03	; 3
    2edc:	40 e0       	ldi	r20, 0x00	; 0
    2ede:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN_PIN, HIGH);
    2ee2:	81 e0       	ldi	r24, 0x01	; 1
    2ee4:	64 e0       	ldi	r22, 0x04	; 4
    2ee6:	41 e0       	ldi	r20, 0x01	; 1
    2ee8:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
    2eec:	80 e0       	ldi	r24, 0x00	; 0
    2eee:	90 e0       	ldi	r25, 0x00	; 0
    2ef0:	a0 e8       	ldi	r26, 0x80	; 128
    2ef2:	bf e3       	ldi	r27, 0x3F	; 63
    2ef4:	8d a7       	std	Y+45, r24	; 0x2d
    2ef6:	9e a7       	std	Y+46, r25	; 0x2e
    2ef8:	af a7       	std	Y+47, r26	; 0x2f
    2efa:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2efc:	6d a5       	ldd	r22, Y+45	; 0x2d
    2efe:	7e a5       	ldd	r23, Y+46	; 0x2e
    2f00:	8f a5       	ldd	r24, Y+47	; 0x2f
    2f02:	98 a9       	ldd	r25, Y+48	; 0x30
    2f04:	2b ea       	ldi	r18, 0xAB	; 171
    2f06:	3a ea       	ldi	r19, 0xAA	; 170
    2f08:	4a ea       	ldi	r20, 0xAA	; 170
    2f0a:	5e e3       	ldi	r21, 0x3E	; 62
    2f0c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f10:	dc 01       	movw	r26, r24
    2f12:	cb 01       	movw	r24, r22
    2f14:	89 a7       	std	Y+41, r24	; 0x29
    2f16:	9a a7       	std	Y+42, r25	; 0x2a
    2f18:	ab a7       	std	Y+43, r26	; 0x2b
    2f1a:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    2f1c:	69 a5       	ldd	r22, Y+41	; 0x29
    2f1e:	7a a5       	ldd	r23, Y+42	; 0x2a
    2f20:	8b a5       	ldd	r24, Y+43	; 0x2b
    2f22:	9c a5       	ldd	r25, Y+44	; 0x2c
    2f24:	20 e0       	ldi	r18, 0x00	; 0
    2f26:	30 e0       	ldi	r19, 0x00	; 0
    2f28:	40 e8       	ldi	r20, 0x80	; 128
    2f2a:	5f e3       	ldi	r21, 0x3F	; 63
    2f2c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2f30:	88 23       	and	r24, r24
    2f32:	1c f4       	brge	.+6      	; 0x2f3a <LCD_voidPrintChar+0x8a>
		__ticks = 1;
    2f34:	81 e0       	ldi	r24, 0x01	; 1
    2f36:	88 a7       	std	Y+40, r24	; 0x28
    2f38:	91 c0       	rjmp	.+290    	; 0x305c <LCD_voidPrintChar+0x1ac>
	else if (__tmp > 255)
    2f3a:	69 a5       	ldd	r22, Y+41	; 0x29
    2f3c:	7a a5       	ldd	r23, Y+42	; 0x2a
    2f3e:	8b a5       	ldd	r24, Y+43	; 0x2b
    2f40:	9c a5       	ldd	r25, Y+44	; 0x2c
    2f42:	20 e0       	ldi	r18, 0x00	; 0
    2f44:	30 e0       	ldi	r19, 0x00	; 0
    2f46:	4f e7       	ldi	r20, 0x7F	; 127
    2f48:	53 e4       	ldi	r21, 0x43	; 67
    2f4a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2f4e:	18 16       	cp	r1, r24
    2f50:	0c f0       	brlt	.+2      	; 0x2f54 <LCD_voidPrintChar+0xa4>
    2f52:	7b c0       	rjmp	.+246    	; 0x304a <LCD_voidPrintChar+0x19a>
	{
		_delay_ms(__us / 1000.0);
    2f54:	6d a5       	ldd	r22, Y+45	; 0x2d
    2f56:	7e a5       	ldd	r23, Y+46	; 0x2e
    2f58:	8f a5       	ldd	r24, Y+47	; 0x2f
    2f5a:	98 a9       	ldd	r25, Y+48	; 0x30
    2f5c:	20 e0       	ldi	r18, 0x00	; 0
    2f5e:	30 e0       	ldi	r19, 0x00	; 0
    2f60:	4a e7       	ldi	r20, 0x7A	; 122
    2f62:	54 e4       	ldi	r21, 0x44	; 68
    2f64:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2f68:	dc 01       	movw	r26, r24
    2f6a:	cb 01       	movw	r24, r22
    2f6c:	8c a3       	std	Y+36, r24	; 0x24
    2f6e:	9d a3       	std	Y+37, r25	; 0x25
    2f70:	ae a3       	std	Y+38, r26	; 0x26
    2f72:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f74:	6c a1       	ldd	r22, Y+36	; 0x24
    2f76:	7d a1       	ldd	r23, Y+37	; 0x25
    2f78:	8e a1       	ldd	r24, Y+38	; 0x26
    2f7a:	9f a1       	ldd	r25, Y+39	; 0x27
    2f7c:	20 e0       	ldi	r18, 0x00	; 0
    2f7e:	30 e0       	ldi	r19, 0x00	; 0
    2f80:	4a e7       	ldi	r20, 0x7A	; 122
    2f82:	53 e4       	ldi	r21, 0x43	; 67
    2f84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f88:	dc 01       	movw	r26, r24
    2f8a:	cb 01       	movw	r24, r22
    2f8c:	88 a3       	std	Y+32, r24	; 0x20
    2f8e:	99 a3       	std	Y+33, r25	; 0x21
    2f90:	aa a3       	std	Y+34, r26	; 0x22
    2f92:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    2f94:	68 a1       	ldd	r22, Y+32	; 0x20
    2f96:	79 a1       	ldd	r23, Y+33	; 0x21
    2f98:	8a a1       	ldd	r24, Y+34	; 0x22
    2f9a:	9b a1       	ldd	r25, Y+35	; 0x23
    2f9c:	20 e0       	ldi	r18, 0x00	; 0
    2f9e:	30 e0       	ldi	r19, 0x00	; 0
    2fa0:	40 e8       	ldi	r20, 0x80	; 128
    2fa2:	5f e3       	ldi	r21, 0x3F	; 63
    2fa4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2fa8:	88 23       	and	r24, r24
    2faa:	2c f4       	brge	.+10     	; 0x2fb6 <LCD_voidPrintChar+0x106>
		__ticks = 1;
    2fac:	81 e0       	ldi	r24, 0x01	; 1
    2fae:	90 e0       	ldi	r25, 0x00	; 0
    2fb0:	9f 8f       	std	Y+31, r25	; 0x1f
    2fb2:	8e 8f       	std	Y+30, r24	; 0x1e
    2fb4:	3f c0       	rjmp	.+126    	; 0x3034 <LCD_voidPrintChar+0x184>
	else if (__tmp > 65535)
    2fb6:	68 a1       	ldd	r22, Y+32	; 0x20
    2fb8:	79 a1       	ldd	r23, Y+33	; 0x21
    2fba:	8a a1       	ldd	r24, Y+34	; 0x22
    2fbc:	9b a1       	ldd	r25, Y+35	; 0x23
    2fbe:	20 e0       	ldi	r18, 0x00	; 0
    2fc0:	3f ef       	ldi	r19, 0xFF	; 255
    2fc2:	4f e7       	ldi	r20, 0x7F	; 127
    2fc4:	57 e4       	ldi	r21, 0x47	; 71
    2fc6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2fca:	18 16       	cp	r1, r24
    2fcc:	4c f5       	brge	.+82     	; 0x3020 <LCD_voidPrintChar+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fce:	6c a1       	ldd	r22, Y+36	; 0x24
    2fd0:	7d a1       	ldd	r23, Y+37	; 0x25
    2fd2:	8e a1       	ldd	r24, Y+38	; 0x26
    2fd4:	9f a1       	ldd	r25, Y+39	; 0x27
    2fd6:	20 e0       	ldi	r18, 0x00	; 0
    2fd8:	30 e0       	ldi	r19, 0x00	; 0
    2fda:	40 e2       	ldi	r20, 0x20	; 32
    2fdc:	51 e4       	ldi	r21, 0x41	; 65
    2fde:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fe2:	dc 01       	movw	r26, r24
    2fe4:	cb 01       	movw	r24, r22
    2fe6:	bc 01       	movw	r22, r24
    2fe8:	cd 01       	movw	r24, r26
    2fea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fee:	dc 01       	movw	r26, r24
    2ff0:	cb 01       	movw	r24, r22
    2ff2:	9f 8f       	std	Y+31, r25	; 0x1f
    2ff4:	8e 8f       	std	Y+30, r24	; 0x1e
    2ff6:	0f c0       	rjmp	.+30     	; 0x3016 <LCD_voidPrintChar+0x166>
    2ff8:	89 e1       	ldi	r24, 0x19	; 25
    2ffa:	90 e0       	ldi	r25, 0x00	; 0
    2ffc:	9d 8f       	std	Y+29, r25	; 0x1d
    2ffe:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3000:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3002:	9d 8d       	ldd	r25, Y+29	; 0x1d
    3004:	01 97       	sbiw	r24, 0x01	; 1
    3006:	f1 f7       	brne	.-4      	; 0x3004 <LCD_voidPrintChar+0x154>
    3008:	9d 8f       	std	Y+29, r25	; 0x1d
    300a:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    300c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    300e:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3010:	01 97       	sbiw	r24, 0x01	; 1
    3012:	9f 8f       	std	Y+31, r25	; 0x1f
    3014:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3016:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3018:	9f 8d       	ldd	r25, Y+31	; 0x1f
    301a:	00 97       	sbiw	r24, 0x00	; 0
    301c:	69 f7       	brne	.-38     	; 0x2ff8 <LCD_voidPrintChar+0x148>
    301e:	24 c0       	rjmp	.+72     	; 0x3068 <LCD_voidPrintChar+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3020:	68 a1       	ldd	r22, Y+32	; 0x20
    3022:	79 a1       	ldd	r23, Y+33	; 0x21
    3024:	8a a1       	ldd	r24, Y+34	; 0x22
    3026:	9b a1       	ldd	r25, Y+35	; 0x23
    3028:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    302c:	dc 01       	movw	r26, r24
    302e:	cb 01       	movw	r24, r22
    3030:	9f 8f       	std	Y+31, r25	; 0x1f
    3032:	8e 8f       	std	Y+30, r24	; 0x1e
    3034:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3036:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3038:	9b 8f       	std	Y+27, r25	; 0x1b
    303a:	8a 8f       	std	Y+26, r24	; 0x1a
    303c:	8a 8d       	ldd	r24, Y+26	; 0x1a
    303e:	9b 8d       	ldd	r25, Y+27	; 0x1b
    3040:	01 97       	sbiw	r24, 0x01	; 1
    3042:	f1 f7       	brne	.-4      	; 0x3040 <LCD_voidPrintChar+0x190>
    3044:	9b 8f       	std	Y+27, r25	; 0x1b
    3046:	8a 8f       	std	Y+26, r24	; 0x1a
    3048:	0f c0       	rjmp	.+30     	; 0x3068 <LCD_voidPrintChar+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    304a:	69 a5       	ldd	r22, Y+41	; 0x29
    304c:	7a a5       	ldd	r23, Y+42	; 0x2a
    304e:	8b a5       	ldd	r24, Y+43	; 0x2b
    3050:	9c a5       	ldd	r25, Y+44	; 0x2c
    3052:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3056:	dc 01       	movw	r26, r24
    3058:	cb 01       	movw	r24, r22
    305a:	88 a7       	std	Y+40, r24	; 0x28
    305c:	88 a5       	ldd	r24, Y+40	; 0x28
    305e:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3060:	89 8d       	ldd	r24, Y+25	; 0x19
    3062:	8a 95       	dec	r24
    3064:	f1 f7       	brne	.-4      	; 0x3062 <LCD_voidPrintChar+0x1b2>
    3066:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us(1);
	DIO_u8SetPinValue(LCD_CONTROL_PORT, LCD_EN_PIN, LOW);
    3068:	81 e0       	ldi	r24, 0x01	; 1
    306a:	64 e0       	ldi	r22, 0x04	; 4
    306c:	40 e0       	ldi	r20, 0x00	; 0
    306e:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
    3072:	80 e0       	ldi	r24, 0x00	; 0
    3074:	90 e0       	ldi	r25, 0x00	; 0
    3076:	a8 ec       	ldi	r26, 0xC8	; 200
    3078:	b2 e4       	ldi	r27, 0x42	; 66
    307a:	8d 8b       	std	Y+21, r24	; 0x15
    307c:	9e 8b       	std	Y+22, r25	; 0x16
    307e:	af 8b       	std	Y+23, r26	; 0x17
    3080:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3082:	6d 89       	ldd	r22, Y+21	; 0x15
    3084:	7e 89       	ldd	r23, Y+22	; 0x16
    3086:	8f 89       	ldd	r24, Y+23	; 0x17
    3088:	98 8d       	ldd	r25, Y+24	; 0x18
    308a:	2b ea       	ldi	r18, 0xAB	; 171
    308c:	3a ea       	ldi	r19, 0xAA	; 170
    308e:	4a ea       	ldi	r20, 0xAA	; 170
    3090:	5e e3       	ldi	r21, 0x3E	; 62
    3092:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3096:	dc 01       	movw	r26, r24
    3098:	cb 01       	movw	r24, r22
    309a:	89 8b       	std	Y+17, r24	; 0x11
    309c:	9a 8b       	std	Y+18, r25	; 0x12
    309e:	ab 8b       	std	Y+19, r26	; 0x13
    30a0:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    30a2:	69 89       	ldd	r22, Y+17	; 0x11
    30a4:	7a 89       	ldd	r23, Y+18	; 0x12
    30a6:	8b 89       	ldd	r24, Y+19	; 0x13
    30a8:	9c 89       	ldd	r25, Y+20	; 0x14
    30aa:	20 e0       	ldi	r18, 0x00	; 0
    30ac:	30 e0       	ldi	r19, 0x00	; 0
    30ae:	40 e8       	ldi	r20, 0x80	; 128
    30b0:	5f e3       	ldi	r21, 0x3F	; 63
    30b2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    30b6:	88 23       	and	r24, r24
    30b8:	1c f4       	brge	.+6      	; 0x30c0 <LCD_voidPrintChar+0x210>
		__ticks = 1;
    30ba:	81 e0       	ldi	r24, 0x01	; 1
    30bc:	88 8b       	std	Y+16, r24	; 0x10
    30be:	91 c0       	rjmp	.+290    	; 0x31e2 <LCD_voidPrintChar+0x332>
	else if (__tmp > 255)
    30c0:	69 89       	ldd	r22, Y+17	; 0x11
    30c2:	7a 89       	ldd	r23, Y+18	; 0x12
    30c4:	8b 89       	ldd	r24, Y+19	; 0x13
    30c6:	9c 89       	ldd	r25, Y+20	; 0x14
    30c8:	20 e0       	ldi	r18, 0x00	; 0
    30ca:	30 e0       	ldi	r19, 0x00	; 0
    30cc:	4f e7       	ldi	r20, 0x7F	; 127
    30ce:	53 e4       	ldi	r21, 0x43	; 67
    30d0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    30d4:	18 16       	cp	r1, r24
    30d6:	0c f0       	brlt	.+2      	; 0x30da <LCD_voidPrintChar+0x22a>
    30d8:	7b c0       	rjmp	.+246    	; 0x31d0 <LCD_voidPrintChar+0x320>
	{
		_delay_ms(__us / 1000.0);
    30da:	6d 89       	ldd	r22, Y+21	; 0x15
    30dc:	7e 89       	ldd	r23, Y+22	; 0x16
    30de:	8f 89       	ldd	r24, Y+23	; 0x17
    30e0:	98 8d       	ldd	r25, Y+24	; 0x18
    30e2:	20 e0       	ldi	r18, 0x00	; 0
    30e4:	30 e0       	ldi	r19, 0x00	; 0
    30e6:	4a e7       	ldi	r20, 0x7A	; 122
    30e8:	54 e4       	ldi	r21, 0x44	; 68
    30ea:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    30ee:	dc 01       	movw	r26, r24
    30f0:	cb 01       	movw	r24, r22
    30f2:	8c 87       	std	Y+12, r24	; 0x0c
    30f4:	9d 87       	std	Y+13, r25	; 0x0d
    30f6:	ae 87       	std	Y+14, r26	; 0x0e
    30f8:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30fa:	6c 85       	ldd	r22, Y+12	; 0x0c
    30fc:	7d 85       	ldd	r23, Y+13	; 0x0d
    30fe:	8e 85       	ldd	r24, Y+14	; 0x0e
    3100:	9f 85       	ldd	r25, Y+15	; 0x0f
    3102:	20 e0       	ldi	r18, 0x00	; 0
    3104:	30 e0       	ldi	r19, 0x00	; 0
    3106:	4a e7       	ldi	r20, 0x7A	; 122
    3108:	53 e4       	ldi	r21, 0x43	; 67
    310a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    310e:	dc 01       	movw	r26, r24
    3110:	cb 01       	movw	r24, r22
    3112:	88 87       	std	Y+8, r24	; 0x08
    3114:	99 87       	std	Y+9, r25	; 0x09
    3116:	aa 87       	std	Y+10, r26	; 0x0a
    3118:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    311a:	68 85       	ldd	r22, Y+8	; 0x08
    311c:	79 85       	ldd	r23, Y+9	; 0x09
    311e:	8a 85       	ldd	r24, Y+10	; 0x0a
    3120:	9b 85       	ldd	r25, Y+11	; 0x0b
    3122:	20 e0       	ldi	r18, 0x00	; 0
    3124:	30 e0       	ldi	r19, 0x00	; 0
    3126:	40 e8       	ldi	r20, 0x80	; 128
    3128:	5f e3       	ldi	r21, 0x3F	; 63
    312a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    312e:	88 23       	and	r24, r24
    3130:	2c f4       	brge	.+10     	; 0x313c <LCD_voidPrintChar+0x28c>
		__ticks = 1;
    3132:	81 e0       	ldi	r24, 0x01	; 1
    3134:	90 e0       	ldi	r25, 0x00	; 0
    3136:	9f 83       	std	Y+7, r25	; 0x07
    3138:	8e 83       	std	Y+6, r24	; 0x06
    313a:	3f c0       	rjmp	.+126    	; 0x31ba <LCD_voidPrintChar+0x30a>
	else if (__tmp > 65535)
    313c:	68 85       	ldd	r22, Y+8	; 0x08
    313e:	79 85       	ldd	r23, Y+9	; 0x09
    3140:	8a 85       	ldd	r24, Y+10	; 0x0a
    3142:	9b 85       	ldd	r25, Y+11	; 0x0b
    3144:	20 e0       	ldi	r18, 0x00	; 0
    3146:	3f ef       	ldi	r19, 0xFF	; 255
    3148:	4f e7       	ldi	r20, 0x7F	; 127
    314a:	57 e4       	ldi	r21, 0x47	; 71
    314c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3150:	18 16       	cp	r1, r24
    3152:	4c f5       	brge	.+82     	; 0x31a6 <LCD_voidPrintChar+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3154:	6c 85       	ldd	r22, Y+12	; 0x0c
    3156:	7d 85       	ldd	r23, Y+13	; 0x0d
    3158:	8e 85       	ldd	r24, Y+14	; 0x0e
    315a:	9f 85       	ldd	r25, Y+15	; 0x0f
    315c:	20 e0       	ldi	r18, 0x00	; 0
    315e:	30 e0       	ldi	r19, 0x00	; 0
    3160:	40 e2       	ldi	r20, 0x20	; 32
    3162:	51 e4       	ldi	r21, 0x41	; 65
    3164:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3168:	dc 01       	movw	r26, r24
    316a:	cb 01       	movw	r24, r22
    316c:	bc 01       	movw	r22, r24
    316e:	cd 01       	movw	r24, r26
    3170:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3174:	dc 01       	movw	r26, r24
    3176:	cb 01       	movw	r24, r22
    3178:	9f 83       	std	Y+7, r25	; 0x07
    317a:	8e 83       	std	Y+6, r24	; 0x06
    317c:	0f c0       	rjmp	.+30     	; 0x319c <LCD_voidPrintChar+0x2ec>
    317e:	89 e1       	ldi	r24, 0x19	; 25
    3180:	90 e0       	ldi	r25, 0x00	; 0
    3182:	9d 83       	std	Y+5, r25	; 0x05
    3184:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3186:	8c 81       	ldd	r24, Y+4	; 0x04
    3188:	9d 81       	ldd	r25, Y+5	; 0x05
    318a:	01 97       	sbiw	r24, 0x01	; 1
    318c:	f1 f7       	brne	.-4      	; 0x318a <LCD_voidPrintChar+0x2da>
    318e:	9d 83       	std	Y+5, r25	; 0x05
    3190:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3192:	8e 81       	ldd	r24, Y+6	; 0x06
    3194:	9f 81       	ldd	r25, Y+7	; 0x07
    3196:	01 97       	sbiw	r24, 0x01	; 1
    3198:	9f 83       	std	Y+7, r25	; 0x07
    319a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    319c:	8e 81       	ldd	r24, Y+6	; 0x06
    319e:	9f 81       	ldd	r25, Y+7	; 0x07
    31a0:	00 97       	sbiw	r24, 0x00	; 0
    31a2:	69 f7       	brne	.-38     	; 0x317e <LCD_voidPrintChar+0x2ce>
    31a4:	24 c0       	rjmp	.+72     	; 0x31ee <LCD_voidPrintChar+0x33e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    31a6:	68 85       	ldd	r22, Y+8	; 0x08
    31a8:	79 85       	ldd	r23, Y+9	; 0x09
    31aa:	8a 85       	ldd	r24, Y+10	; 0x0a
    31ac:	9b 85       	ldd	r25, Y+11	; 0x0b
    31ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31b2:	dc 01       	movw	r26, r24
    31b4:	cb 01       	movw	r24, r22
    31b6:	9f 83       	std	Y+7, r25	; 0x07
    31b8:	8e 83       	std	Y+6, r24	; 0x06
    31ba:	8e 81       	ldd	r24, Y+6	; 0x06
    31bc:	9f 81       	ldd	r25, Y+7	; 0x07
    31be:	9b 83       	std	Y+3, r25	; 0x03
    31c0:	8a 83       	std	Y+2, r24	; 0x02
    31c2:	8a 81       	ldd	r24, Y+2	; 0x02
    31c4:	9b 81       	ldd	r25, Y+3	; 0x03
    31c6:	01 97       	sbiw	r24, 0x01	; 1
    31c8:	f1 f7       	brne	.-4      	; 0x31c6 <LCD_voidPrintChar+0x316>
    31ca:	9b 83       	std	Y+3, r25	; 0x03
    31cc:	8a 83       	std	Y+2, r24	; 0x02
    31ce:	0f c0       	rjmp	.+30     	; 0x31ee <LCD_voidPrintChar+0x33e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    31d0:	69 89       	ldd	r22, Y+17	; 0x11
    31d2:	7a 89       	ldd	r23, Y+18	; 0x12
    31d4:	8b 89       	ldd	r24, Y+19	; 0x13
    31d6:	9c 89       	ldd	r25, Y+20	; 0x14
    31d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31dc:	dc 01       	movw	r26, r24
    31de:	cb 01       	movw	r24, r22
    31e0:	88 8b       	std	Y+16, r24	; 0x10
    31e2:	88 89       	ldd	r24, Y+16	; 0x10
    31e4:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    31e6:	89 81       	ldd	r24, Y+1	; 0x01
    31e8:	8a 95       	dec	r24
    31ea:	f1 f7       	brne	.-4      	; 0x31e8 <LCD_voidPrintChar+0x338>
    31ec:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(100);
}
    31ee:	e1 96       	adiw	r28, 0x31	; 49
    31f0:	0f b6       	in	r0, 0x3f	; 63
    31f2:	f8 94       	cli
    31f4:	de bf       	out	0x3e, r29	; 62
    31f6:	0f be       	out	0x3f, r0	; 63
    31f8:	cd bf       	out	0x3d, r28	; 61
    31fa:	cf 91       	pop	r28
    31fc:	df 91       	pop	r29
    31fe:	08 95       	ret

00003200 <LCD_voidPrintStr>:

void LCD_voidPrintStr(const s8 * s8StringCopy)
{
    3200:	df 93       	push	r29
    3202:	cf 93       	push	r28
    3204:	00 d0       	rcall	.+0      	; 0x3206 <LCD_voidPrintStr+0x6>
    3206:	cd b7       	in	r28, 0x3d	; 61
    3208:	de b7       	in	r29, 0x3e	; 62
    320a:	9a 83       	std	Y+2, r25	; 0x02
    320c:	89 83       	std	Y+1, r24	; 0x01
    320e:	0a c0       	rjmp	.+20     	; 0x3224 <LCD_voidPrintStr+0x24>
	while(* s8StringCopy)
	{
		LCD_voidPrintChar(* s8StringCopy);
    3210:	e9 81       	ldd	r30, Y+1	; 0x01
    3212:	fa 81       	ldd	r31, Y+2	; 0x02
    3214:	80 81       	ld	r24, Z
    3216:	0e 94 58 17 	call	0x2eb0	; 0x2eb0 <LCD_voidPrintChar>
		s8StringCopy++;
    321a:	89 81       	ldd	r24, Y+1	; 0x01
    321c:	9a 81       	ldd	r25, Y+2	; 0x02
    321e:	01 96       	adiw	r24, 0x01	; 1
    3220:	9a 83       	std	Y+2, r25	; 0x02
    3222:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(100);
}

void LCD_voidPrintStr(const s8 * s8StringCopy)
{
	while(* s8StringCopy)
    3224:	e9 81       	ldd	r30, Y+1	; 0x01
    3226:	fa 81       	ldd	r31, Y+2	; 0x02
    3228:	80 81       	ld	r24, Z
    322a:	88 23       	and	r24, r24
    322c:	89 f7       	brne	.-30     	; 0x3210 <LCD_voidPrintStr+0x10>
	{
		LCD_voidPrintChar(* s8StringCopy);
		s8StringCopy++;
	}
}
    322e:	0f 90       	pop	r0
    3230:	0f 90       	pop	r0
    3232:	cf 91       	pop	r28
    3234:	df 91       	pop	r29
    3236:	08 95       	ret

00003238 <LCD_voidGotoRowCol>:

void LCD_voidGotoRowCol(u8 u8RowCopy, u8 u8ColCopy)
{
    3238:	df 93       	push	r29
    323a:	cf 93       	push	r28
    323c:	00 d0       	rcall	.+0      	; 0x323e <LCD_voidGotoRowCol+0x6>
    323e:	00 d0       	rcall	.+0      	; 0x3240 <LCD_voidGotoRowCol+0x8>
    3240:	0f 92       	push	r0
    3242:	cd b7       	in	r28, 0x3d	; 61
    3244:	de b7       	in	r29, 0x3e	; 62
    3246:	8a 83       	std	Y+2, r24	; 0x02
    3248:	6b 83       	std	Y+3, r22	; 0x03
	u8 Address;
	switch(u8RowCopy)
    324a:	8a 81       	ldd	r24, Y+2	; 0x02
    324c:	28 2f       	mov	r18, r24
    324e:	30 e0       	ldi	r19, 0x00	; 0
    3250:	3d 83       	std	Y+5, r19	; 0x05
    3252:	2c 83       	std	Y+4, r18	; 0x04
    3254:	8c 81       	ldd	r24, Y+4	; 0x04
    3256:	9d 81       	ldd	r25, Y+5	; 0x05
    3258:	81 30       	cpi	r24, 0x01	; 1
    325a:	91 05       	cpc	r25, r1
    325c:	c1 f0       	breq	.+48     	; 0x328e <LCD_voidGotoRowCol+0x56>
    325e:	2c 81       	ldd	r18, Y+4	; 0x04
    3260:	3d 81       	ldd	r19, Y+5	; 0x05
    3262:	22 30       	cpi	r18, 0x02	; 2
    3264:	31 05       	cpc	r19, r1
    3266:	2c f4       	brge	.+10     	; 0x3272 <LCD_voidGotoRowCol+0x3a>
    3268:	8c 81       	ldd	r24, Y+4	; 0x04
    326a:	9d 81       	ldd	r25, Y+5	; 0x05
    326c:	00 97       	sbiw	r24, 0x00	; 0
    326e:	61 f0       	breq	.+24     	; 0x3288 <LCD_voidGotoRowCol+0x50>
    3270:	19 c0       	rjmp	.+50     	; 0x32a4 <LCD_voidGotoRowCol+0x6c>
    3272:	2c 81       	ldd	r18, Y+4	; 0x04
    3274:	3d 81       	ldd	r19, Y+5	; 0x05
    3276:	22 30       	cpi	r18, 0x02	; 2
    3278:	31 05       	cpc	r19, r1
    327a:	69 f0       	breq	.+26     	; 0x3296 <LCD_voidGotoRowCol+0x5e>
    327c:	8c 81       	ldd	r24, Y+4	; 0x04
    327e:	9d 81       	ldd	r25, Y+5	; 0x05
    3280:	83 30       	cpi	r24, 0x03	; 3
    3282:	91 05       	cpc	r25, r1
    3284:	61 f0       	breq	.+24     	; 0x329e <LCD_voidGotoRowCol+0x66>
    3286:	0e c0       	rjmp	.+28     	; 0x32a4 <LCD_voidGotoRowCol+0x6c>
	{
	case 0:	Address = u8ColCopy;
    3288:	8b 81       	ldd	r24, Y+3	; 0x03
    328a:	89 83       	std	Y+1, r24	; 0x01
    328c:	0b c0       	rjmp	.+22     	; 0x32a4 <LCD_voidGotoRowCol+0x6c>
			break;
	case 1:	Address = u8ColCopy + 0x40;
    328e:	8b 81       	ldd	r24, Y+3	; 0x03
    3290:	80 5c       	subi	r24, 0xC0	; 192
    3292:	89 83       	std	Y+1, r24	; 0x01
    3294:	07 c0       	rjmp	.+14     	; 0x32a4 <LCD_voidGotoRowCol+0x6c>
			break;
	case 2:	Address = u8ColCopy + 0x10;
    3296:	8b 81       	ldd	r24, Y+3	; 0x03
    3298:	80 5f       	subi	r24, 0xF0	; 240
    329a:	89 83       	std	Y+1, r24	; 0x01
    329c:	03 c0       	rjmp	.+6      	; 0x32a4 <LCD_voidGotoRowCol+0x6c>
			break;
	case 3:	Address = u8ColCopy + 0x50;
    329e:	8b 81       	ldd	r24, Y+3	; 0x03
    32a0:	80 5b       	subi	r24, 0xB0	; 176
    32a2:	89 83       	std	Y+1, r24	; 0x01
			break;
	}
	LCD_voidSendCommand(LCD_MOVE_CURSOR | Address);
    32a4:	89 81       	ldd	r24, Y+1	; 0x01
    32a6:	80 68       	ori	r24, 0x80	; 128
    32a8:	0e 94 b0 15 	call	0x2b60	; 0x2b60 <LCD_voidSendCommand>
}
    32ac:	0f 90       	pop	r0
    32ae:	0f 90       	pop	r0
    32b0:	0f 90       	pop	r0
    32b2:	0f 90       	pop	r0
    32b4:	0f 90       	pop	r0
    32b6:	cf 91       	pop	r28
    32b8:	df 91       	pop	r29
    32ba:	08 95       	ret

000032bc <Keypad_voidInit>:




void Keypad_voidInit(void)
{
    32bc:	df 93       	push	r29
    32be:	cf 93       	push	r28
    32c0:	00 d0       	rcall	.+0      	; 0x32c2 <Keypad_voidInit+0x6>
    32c2:	cd b7       	in	r28, 0x3d	; 61
    32c4:	de b7       	in	r29, 0x3e	; 62
	for(u8 i=0; i<NUMBER_OF_COLS; i++)
    32c6:	1a 82       	std	Y+2, r1	; 0x02
    32c8:	31 c0       	rjmp	.+98     	; 0x332c <Keypad_voidInit+0x70>
	{
		DIO_u8SetPinDirection(cols[i].port, cols[i].pin, OUTPUT);
    32ca:	8a 81       	ldd	r24, Y+2	; 0x02
    32cc:	88 2f       	mov	r24, r24
    32ce:	90 e0       	ldi	r25, 0x00	; 0
    32d0:	88 0f       	add	r24, r24
    32d2:	99 1f       	adc	r25, r25
    32d4:	fc 01       	movw	r30, r24
    32d6:	e4 56       	subi	r30, 0x64	; 100
    32d8:	ff 4f       	sbci	r31, 0xFF	; 255
    32da:	20 81       	ld	r18, Z
    32dc:	8a 81       	ldd	r24, Y+2	; 0x02
    32de:	88 2f       	mov	r24, r24
    32e0:	90 e0       	ldi	r25, 0x00	; 0
    32e2:	88 0f       	add	r24, r24
    32e4:	99 1f       	adc	r25, r25
    32e6:	fc 01       	movw	r30, r24
    32e8:	e3 56       	subi	r30, 0x63	; 99
    32ea:	ff 4f       	sbci	r31, 0xFF	; 255
    32ec:	90 81       	ld	r25, Z
    32ee:	82 2f       	mov	r24, r18
    32f0:	69 2f       	mov	r22, r25
    32f2:	41 e0       	ldi	r20, 0x01	; 1
    32f4:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
		DIO_u8SetPinValue(cols[i].port, cols[i].pin, HIGH);
    32f8:	8a 81       	ldd	r24, Y+2	; 0x02
    32fa:	88 2f       	mov	r24, r24
    32fc:	90 e0       	ldi	r25, 0x00	; 0
    32fe:	88 0f       	add	r24, r24
    3300:	99 1f       	adc	r25, r25
    3302:	fc 01       	movw	r30, r24
    3304:	e4 56       	subi	r30, 0x64	; 100
    3306:	ff 4f       	sbci	r31, 0xFF	; 255
    3308:	20 81       	ld	r18, Z
    330a:	8a 81       	ldd	r24, Y+2	; 0x02
    330c:	88 2f       	mov	r24, r24
    330e:	90 e0       	ldi	r25, 0x00	; 0
    3310:	88 0f       	add	r24, r24
    3312:	99 1f       	adc	r25, r25
    3314:	fc 01       	movw	r30, r24
    3316:	e3 56       	subi	r30, 0x63	; 99
    3318:	ff 4f       	sbci	r31, 0xFF	; 255
    331a:	90 81       	ld	r25, Z
    331c:	82 2f       	mov	r24, r18
    331e:	69 2f       	mov	r22, r25
    3320:	41 e0       	ldi	r20, 0x01	; 1
    3322:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>



void Keypad_voidInit(void)
{
	for(u8 i=0; i<NUMBER_OF_COLS; i++)
    3326:	8a 81       	ldd	r24, Y+2	; 0x02
    3328:	8f 5f       	subi	r24, 0xFF	; 255
    332a:	8a 83       	std	Y+2, r24	; 0x02
    332c:	8a 81       	ldd	r24, Y+2	; 0x02
    332e:	84 30       	cpi	r24, 0x04	; 4
    3330:	60 f2       	brcs	.-104    	; 0x32ca <Keypad_voidInit+0xe>
	{
		DIO_u8SetPinDirection(cols[i].port, cols[i].pin, OUTPUT);
		DIO_u8SetPinValue(cols[i].port, cols[i].pin, HIGH);
	}

	for(u8 i=0; i<NUMBER_OF_ROWS; i++)
    3332:	19 82       	std	Y+1, r1	; 0x01
    3334:	31 c0       	rjmp	.+98     	; 0x3398 <Keypad_voidInit+0xdc>
	{
		DIO_u8SetPinDirection(rows[i].port, rows[i].pin, INPUT);
    3336:	89 81       	ldd	r24, Y+1	; 0x01
    3338:	88 2f       	mov	r24, r24
    333a:	90 e0       	ldi	r25, 0x00	; 0
    333c:	88 0f       	add	r24, r24
    333e:	99 1f       	adc	r25, r25
    3340:	fc 01       	movw	r30, r24
    3342:	ec 55       	subi	r30, 0x5C	; 92
    3344:	ff 4f       	sbci	r31, 0xFF	; 255
    3346:	20 81       	ld	r18, Z
    3348:	89 81       	ldd	r24, Y+1	; 0x01
    334a:	88 2f       	mov	r24, r24
    334c:	90 e0       	ldi	r25, 0x00	; 0
    334e:	88 0f       	add	r24, r24
    3350:	99 1f       	adc	r25, r25
    3352:	fc 01       	movw	r30, r24
    3354:	eb 55       	subi	r30, 0x5B	; 91
    3356:	ff 4f       	sbci	r31, 0xFF	; 255
    3358:	90 81       	ld	r25, Z
    335a:	82 2f       	mov	r24, r18
    335c:	69 2f       	mov	r22, r25
    335e:	40 e0       	ldi	r20, 0x00	; 0
    3360:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
		DIO_PULLUP_PIN(rows[i].port, rows[i].pin);
    3364:	89 81       	ldd	r24, Y+1	; 0x01
    3366:	88 2f       	mov	r24, r24
    3368:	90 e0       	ldi	r25, 0x00	; 0
    336a:	88 0f       	add	r24, r24
    336c:	99 1f       	adc	r25, r25
    336e:	fc 01       	movw	r30, r24
    3370:	ec 55       	subi	r30, 0x5C	; 92
    3372:	ff 4f       	sbci	r31, 0xFF	; 255
    3374:	20 81       	ld	r18, Z
    3376:	89 81       	ldd	r24, Y+1	; 0x01
    3378:	88 2f       	mov	r24, r24
    337a:	90 e0       	ldi	r25, 0x00	; 0
    337c:	88 0f       	add	r24, r24
    337e:	99 1f       	adc	r25, r25
    3380:	fc 01       	movw	r30, r24
    3382:	eb 55       	subi	r30, 0x5B	; 91
    3384:	ff 4f       	sbci	r31, 0xFF	; 255
    3386:	90 81       	ld	r25, Z
    3388:	82 2f       	mov	r24, r18
    338a:	69 2f       	mov	r22, r25
    338c:	41 e0       	ldi	r20, 0x01	; 1
    338e:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
	{
		DIO_u8SetPinDirection(cols[i].port, cols[i].pin, OUTPUT);
		DIO_u8SetPinValue(cols[i].port, cols[i].pin, HIGH);
	}

	for(u8 i=0; i<NUMBER_OF_ROWS; i++)
    3392:	89 81       	ldd	r24, Y+1	; 0x01
    3394:	8f 5f       	subi	r24, 0xFF	; 255
    3396:	89 83       	std	Y+1, r24	; 0x01
    3398:	89 81       	ldd	r24, Y+1	; 0x01
    339a:	84 30       	cpi	r24, 0x04	; 4
    339c:	60 f2       	brcs	.-104    	; 0x3336 <Keypad_voidInit+0x7a>
	{
		DIO_u8SetPinDirection(rows[i].port, rows[i].pin, INPUT);
		DIO_PULLUP_PIN(rows[i].port, rows[i].pin);
	}

}
    339e:	0f 90       	pop	r0
    33a0:	0f 90       	pop	r0
    33a2:	cf 91       	pop	r28
    33a4:	df 91       	pop	r29
    33a6:	08 95       	ret

000033a8 <Keypad_u8GetValue>:


u8 Keypad_u8GetValue(void)
{
    33a8:	df 93       	push	r29
    33aa:	cf 93       	push	r28
    33ac:	00 d0       	rcall	.+0      	; 0x33ae <Keypad_u8GetValue+0x6>
    33ae:	00 d0       	rcall	.+0      	; 0x33b0 <Keypad_u8GetValue+0x8>
    33b0:	0f 92       	push	r0
    33b2:	cd b7       	in	r28, 0x3d	; 61
    33b4:	de b7       	in	r29, 0x3e	; 62
	for(int i=0; i<NUMBER_OF_COLS;i++)
    33b6:	1c 82       	std	Y+4, r1	; 0x04
    33b8:	1b 82       	std	Y+3, r1	; 0x03
    33ba:	79 c0       	rjmp	.+242    	; 0x34ae <Keypad_u8GetValue+0x106>
	{
		DIO_u8SetPinValue(cols[i].port, cols[i].pin, LOW);
    33bc:	8b 81       	ldd	r24, Y+3	; 0x03
    33be:	9c 81       	ldd	r25, Y+4	; 0x04
    33c0:	88 0f       	add	r24, r24
    33c2:	99 1f       	adc	r25, r25
    33c4:	fc 01       	movw	r30, r24
    33c6:	e4 56       	subi	r30, 0x64	; 100
    33c8:	ff 4f       	sbci	r31, 0xFF	; 255
    33ca:	20 81       	ld	r18, Z
    33cc:	8b 81       	ldd	r24, Y+3	; 0x03
    33ce:	9c 81       	ldd	r25, Y+4	; 0x04
    33d0:	88 0f       	add	r24, r24
    33d2:	99 1f       	adc	r25, r25
    33d4:	fc 01       	movw	r30, r24
    33d6:	e3 56       	subi	r30, 0x63	; 99
    33d8:	ff 4f       	sbci	r31, 0xFF	; 255
    33da:	90 81       	ld	r25, Z
    33dc:	82 2f       	mov	r24, r18
    33de:	69 2f       	mov	r22, r25
    33e0:	40 e0       	ldi	r20, 0x00	; 0
    33e2:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
		for(int j=0; j<NUMBER_OF_ROWS;j++)
    33e6:	1a 82       	std	Y+2, r1	; 0x02
    33e8:	19 82       	std	Y+1, r1	; 0x01
    33ea:	41 c0       	rjmp	.+130    	; 0x346e <Keypad_u8GetValue+0xc6>
		{
			if(DIO_u8GetPinValue(rows[j].port, rows[j].pin) == LOW)
    33ec:	89 81       	ldd	r24, Y+1	; 0x01
    33ee:	9a 81       	ldd	r25, Y+2	; 0x02
    33f0:	88 0f       	add	r24, r24
    33f2:	99 1f       	adc	r25, r25
    33f4:	fc 01       	movw	r30, r24
    33f6:	ec 55       	subi	r30, 0x5C	; 92
    33f8:	ff 4f       	sbci	r31, 0xFF	; 255
    33fa:	20 81       	ld	r18, Z
    33fc:	89 81       	ldd	r24, Y+1	; 0x01
    33fe:	9a 81       	ldd	r25, Y+2	; 0x02
    3400:	88 0f       	add	r24, r24
    3402:	99 1f       	adc	r25, r25
    3404:	fc 01       	movw	r30, r24
    3406:	eb 55       	subi	r30, 0x5B	; 91
    3408:	ff 4f       	sbci	r31, 0xFF	; 255
    340a:	90 81       	ld	r25, Z
    340c:	82 2f       	mov	r24, r18
    340e:	69 2f       	mov	r22, r25
    3410:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <DIO_u8GetPinValue>
    3414:	88 23       	and	r24, r24
    3416:	31 f5       	brne	.+76     	; 0x3464 <Keypad_u8GetValue+0xbc>
			{
				while(DIO_u8GetPinValue(rows[j].port, rows[j].pin) == LOW);
    3418:	89 81       	ldd	r24, Y+1	; 0x01
    341a:	9a 81       	ldd	r25, Y+2	; 0x02
    341c:	88 0f       	add	r24, r24
    341e:	99 1f       	adc	r25, r25
    3420:	fc 01       	movw	r30, r24
    3422:	ec 55       	subi	r30, 0x5C	; 92
    3424:	ff 4f       	sbci	r31, 0xFF	; 255
    3426:	20 81       	ld	r18, Z
    3428:	89 81       	ldd	r24, Y+1	; 0x01
    342a:	9a 81       	ldd	r25, Y+2	; 0x02
    342c:	88 0f       	add	r24, r24
    342e:	99 1f       	adc	r25, r25
    3430:	fc 01       	movw	r30, r24
    3432:	eb 55       	subi	r30, 0x5B	; 91
    3434:	ff 4f       	sbci	r31, 0xFF	; 255
    3436:	90 81       	ld	r25, Z
    3438:	82 2f       	mov	r24, r18
    343a:	69 2f       	mov	r22, r25
    343c:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <DIO_u8GetPinValue>
    3440:	88 23       	and	r24, r24
    3442:	51 f3       	breq	.-44     	; 0x3418 <Keypad_u8GetValue+0x70>
				return characters[i][j];
    3444:	8b 81       	ldd	r24, Y+3	; 0x03
    3446:	9c 81       	ldd	r25, Y+4	; 0x04
    3448:	29 81       	ldd	r18, Y+1	; 0x01
    344a:	3a 81       	ldd	r19, Y+2	; 0x02
    344c:	88 0f       	add	r24, r24
    344e:	99 1f       	adc	r25, r25
    3450:	88 0f       	add	r24, r24
    3452:	99 1f       	adc	r25, r25
    3454:	82 0f       	add	r24, r18
    3456:	93 1f       	adc	r25, r19
    3458:	fc 01       	movw	r30, r24
    345a:	e6 58       	subi	r30, 0x86	; 134
    345c:	ff 4f       	sbci	r31, 0xFF	; 255
    345e:	80 81       	ld	r24, Z
    3460:	8d 83       	std	Y+5, r24	; 0x05
    3462:	2d c0       	rjmp	.+90     	; 0x34be <Keypad_u8GetValue+0x116>
u8 Keypad_u8GetValue(void)
{
	for(int i=0; i<NUMBER_OF_COLS;i++)
	{
		DIO_u8SetPinValue(cols[i].port, cols[i].pin, LOW);
		for(int j=0; j<NUMBER_OF_ROWS;j++)
    3464:	89 81       	ldd	r24, Y+1	; 0x01
    3466:	9a 81       	ldd	r25, Y+2	; 0x02
    3468:	01 96       	adiw	r24, 0x01	; 1
    346a:	9a 83       	std	Y+2, r25	; 0x02
    346c:	89 83       	std	Y+1, r24	; 0x01
    346e:	89 81       	ldd	r24, Y+1	; 0x01
    3470:	9a 81       	ldd	r25, Y+2	; 0x02
    3472:	84 30       	cpi	r24, 0x04	; 4
    3474:	91 05       	cpc	r25, r1
    3476:	08 f4       	brcc	.+2      	; 0x347a <Keypad_u8GetValue+0xd2>
    3478:	b9 cf       	rjmp	.-142    	; 0x33ec <Keypad_u8GetValue+0x44>
			{
				while(DIO_u8GetPinValue(rows[j].port, rows[j].pin) == LOW);
				return characters[i][j];
			}
		}
		DIO_u8SetPinValue(cols[i].port, cols[i].pin, HIGH);
    347a:	8b 81       	ldd	r24, Y+3	; 0x03
    347c:	9c 81       	ldd	r25, Y+4	; 0x04
    347e:	88 0f       	add	r24, r24
    3480:	99 1f       	adc	r25, r25
    3482:	fc 01       	movw	r30, r24
    3484:	e4 56       	subi	r30, 0x64	; 100
    3486:	ff 4f       	sbci	r31, 0xFF	; 255
    3488:	20 81       	ld	r18, Z
    348a:	8b 81       	ldd	r24, Y+3	; 0x03
    348c:	9c 81       	ldd	r25, Y+4	; 0x04
    348e:	88 0f       	add	r24, r24
    3490:	99 1f       	adc	r25, r25
    3492:	fc 01       	movw	r30, r24
    3494:	e3 56       	subi	r30, 0x63	; 99
    3496:	ff 4f       	sbci	r31, 0xFF	; 255
    3498:	90 81       	ld	r25, Z
    349a:	82 2f       	mov	r24, r18
    349c:	69 2f       	mov	r22, r25
    349e:	41 e0       	ldi	r20, 0x01	; 1
    34a0:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
}


u8 Keypad_u8GetValue(void)
{
	for(int i=0; i<NUMBER_OF_COLS;i++)
    34a4:	8b 81       	ldd	r24, Y+3	; 0x03
    34a6:	9c 81       	ldd	r25, Y+4	; 0x04
    34a8:	01 96       	adiw	r24, 0x01	; 1
    34aa:	9c 83       	std	Y+4, r25	; 0x04
    34ac:	8b 83       	std	Y+3, r24	; 0x03
    34ae:	8b 81       	ldd	r24, Y+3	; 0x03
    34b0:	9c 81       	ldd	r25, Y+4	; 0x04
    34b2:	84 30       	cpi	r24, 0x04	; 4
    34b4:	91 05       	cpc	r25, r1
    34b6:	08 f4       	brcc	.+2      	; 0x34ba <Keypad_u8GetValue+0x112>
    34b8:	81 cf       	rjmp	.-254    	; 0x33bc <Keypad_u8GetValue+0x14>
				return characters[i][j];
			}
		}
		DIO_u8SetPinValue(cols[i].port, cols[i].pin, HIGH);
	}
	return KEYPAD_NULL_RETURN;
    34ba:	8f ef       	ldi	r24, 0xFF	; 255
    34bc:	8d 83       	std	Y+5, r24	; 0x05
    34be:	8d 81       	ldd	r24, Y+5	; 0x05
}
    34c0:	0f 90       	pop	r0
    34c2:	0f 90       	pop	r0
    34c4:	0f 90       	pop	r0
    34c6:	0f 90       	pop	r0
    34c8:	0f 90       	pop	r0
    34ca:	cf 91       	pop	r28
    34cc:	df 91       	pop	r29
    34ce:	08 95       	ret

000034d0 <ICU_Init>:
#include "ICU_private.h"
#include "ICU_config.h"
#include "ICU_interface.h"

void ICU_Init(void)
{
    34d0:	df 93       	push	r29
    34d2:	cf 93       	push	r28
    34d4:	cd b7       	in	r28, 0x3d	; 61
    34d6:	de b7       	in	r29, 0x3e	; 62
#if ICU_EXTI_CHANNEL == EXTI0
	DIO_u8SetPinDirection(PORTD, PIN2, INPUT);
    34d8:	84 e0       	ldi	r24, 0x04	; 4
    34da:	62 e0       	ldi	r22, 0x02	; 2
    34dc:	40 e0       	ldi	r20, 0x00	; 0
    34de:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(PORTD, PIN3, INPUT);
#elif ICU_EXTI_CHANNEL == EXTI2
	DIO_u8SetPinDirection(PORTB, PIN2, INPUT);
#endif

	EXTI_SetMode(ICU_EXTI_CHANNEL, EXTI_MODE_RISING);
    34e2:	81 e0       	ldi	r24, 0x01	; 1
    34e4:	63 e0       	ldi	r22, 0x03	; 3
    34e6:	0e 94 c5 0a 	call	0x158a	; 0x158a <EXTI_SetMode>
	EXTI_SetCallback(ICU_EXTI_CHANNEL, EXTI_Callback);
    34ea:	28 ec       	ldi	r18, 0xC8	; 200
    34ec:	3a e1       	ldi	r19, 0x1A	; 26
    34ee:	81 e0       	ldi	r24, 0x01	; 1
    34f0:	b9 01       	movw	r22, r18
    34f2:	0e 94 9d 0b 	call	0x173a	; 0x173a <EXTI_SetCallback>
	EXTI_Enable(ICU_EXTI_CHANNEL);
    34f6:	81 e0       	ldi	r24, 0x01	; 1
    34f8:	0e 94 2d 0b 	call	0x165a	; 0x165a <EXTI_Enable>

	TIM1_voidInit();
    34fc:	0e 94 4f 06 	call	0xc9e	; 0xc9e <TIM1_voidInit>
	TIM1_ClearCounterValue();
    3500:	0e 94 4d 07 	call	0xe9a	; 0xe9a <TIM1_ClearCounterValue>
}
    3504:	cf 91       	pop	r28
    3506:	df 91       	pop	r29
    3508:	08 95       	ret

0000350a <ICU_GetOnTimeUs>:

u16 ICU_GetOnTimeUs(void)
{
    350a:	df 93       	push	r29
    350c:	cf 93       	push	r28
    350e:	cd b7       	in	r28, 0x3d	; 61
    3510:	de b7       	in	r29, 0x3e	; 62
	return t_on;
    3512:	80 91 b5 00 	lds	r24, 0x00B5
    3516:	90 91 b6 00 	lds	r25, 0x00B6
}
    351a:	cf 91       	pop	r28
    351c:	df 91       	pop	r29
    351e:	08 95       	ret

00003520 <ICU_GetPeriodUs>:

u16 ICU_GetPeriodUs(void)
{
    3520:	df 93       	push	r29
    3522:	cf 93       	push	r28
    3524:	cd b7       	in	r28, 0x3d	; 61
    3526:	de b7       	in	r29, 0x3e	; 62
	return period;
    3528:	80 91 b7 00 	lds	r24, 0x00B7
    352c:	90 91 b8 00 	lds	r25, 0x00B8
}
    3530:	cf 91       	pop	r28
    3532:	df 91       	pop	r29
    3534:	08 95       	ret

00003536 <ICU_GetDutyCycle>:

u8 ICU_GetDutyCycle(void)
{
    3536:	ef 92       	push	r14
    3538:	ff 92       	push	r15
    353a:	0f 93       	push	r16
    353c:	1f 93       	push	r17
    353e:	df 93       	push	r29
    3540:	cf 93       	push	r28
    3542:	cd b7       	in	r28, 0x3d	; 61
    3544:	de b7       	in	r29, 0x3e	; 62
	return (((u32)t_on * 100) / period);
    3546:	80 91 b5 00 	lds	r24, 0x00B5
    354a:	90 91 b6 00 	lds	r25, 0x00B6
    354e:	cc 01       	movw	r24, r24
    3550:	a0 e0       	ldi	r26, 0x00	; 0
    3552:	b0 e0       	ldi	r27, 0x00	; 0
    3554:	24 e6       	ldi	r18, 0x64	; 100
    3556:	30 e0       	ldi	r19, 0x00	; 0
    3558:	40 e0       	ldi	r20, 0x00	; 0
    355a:	50 e0       	ldi	r21, 0x00	; 0
    355c:	bc 01       	movw	r22, r24
    355e:	cd 01       	movw	r24, r26
    3560:	0e 94 72 1b 	call	0x36e4	; 0x36e4 <__mulsi3>
    3564:	7b 01       	movw	r14, r22
    3566:	8c 01       	movw	r16, r24
    3568:	80 91 b7 00 	lds	r24, 0x00B7
    356c:	90 91 b8 00 	lds	r25, 0x00B8
    3570:	9c 01       	movw	r18, r24
    3572:	40 e0       	ldi	r20, 0x00	; 0
    3574:	50 e0       	ldi	r21, 0x00	; 0
    3576:	c8 01       	movw	r24, r16
    3578:	b7 01       	movw	r22, r14
    357a:	0e 94 91 1b 	call	0x3722	; 0x3722 <__udivmodsi4>
    357e:	da 01       	movw	r26, r20
    3580:	c9 01       	movw	r24, r18
}
    3582:	cf 91       	pop	r28
    3584:	df 91       	pop	r29
    3586:	1f 91       	pop	r17
    3588:	0f 91       	pop	r16
    358a:	ff 90       	pop	r15
    358c:	ef 90       	pop	r14
    358e:	08 95       	ret

00003590 <EXTI_Callback>:

void EXTI_Callback(void)
{
    3590:	df 93       	push	r29
    3592:	cf 93       	push	r28
    3594:	00 d0       	rcall	.+0      	; 0x3596 <EXTI_Callback+0x6>
    3596:	cd b7       	in	r28, 0x3d	; 61
    3598:	de b7       	in	r29, 0x3e	; 62
	static u8 state = ICU_STATE_WAIT_FOR_RISINGEDGE1;

	switch(state)
    359a:	80 91 b9 00 	lds	r24, 0x00B9
    359e:	28 2f       	mov	r18, r24
    35a0:	30 e0       	ldi	r19, 0x00	; 0
    35a2:	3a 83       	std	Y+2, r19	; 0x02
    35a4:	29 83       	std	Y+1, r18	; 0x01
    35a6:	89 81       	ldd	r24, Y+1	; 0x01
    35a8:	9a 81       	ldd	r25, Y+2	; 0x02
    35aa:	81 30       	cpi	r24, 0x01	; 1
    35ac:	91 05       	cpc	r25, r1
    35ae:	99 f0       	breq	.+38     	; 0x35d6 <EXTI_Callback+0x46>
    35b0:	29 81       	ldd	r18, Y+1	; 0x01
    35b2:	3a 81       	ldd	r19, Y+2	; 0x02
    35b4:	22 30       	cpi	r18, 0x02	; 2
    35b6:	31 05       	cpc	r19, r1
    35b8:	e1 f0       	breq	.+56     	; 0x35f2 <EXTI_Callback+0x62>
    35ba:	89 81       	ldd	r24, Y+1	; 0x01
    35bc:	9a 81       	ldd	r25, Y+2	; 0x02
    35be:	00 97       	sbiw	r24, 0x00	; 0
    35c0:	21 f5       	brne	.+72     	; 0x360a <EXTI_Callback+0x7a>
	{
	case ICU_STATE_WAIT_FOR_RISINGEDGE1:
		TIM1_ClearCounterValue();
    35c2:	0e 94 4d 07 	call	0xe9a	; 0xe9a <TIM1_ClearCounterValue>
		EXTI_SetMode(ICU_EXTI_CHANNEL, EXTI_MODE_FALLING);
    35c6:	81 e0       	ldi	r24, 0x01	; 1
    35c8:	62 e0       	ldi	r22, 0x02	; 2
    35ca:	0e 94 c5 0a 	call	0x158a	; 0x158a <EXTI_SetMode>
		state = ICU_STATE_WAIT_FOR_FALLINGEDGE;
    35ce:	81 e0       	ldi	r24, 0x01	; 1
    35d0:	80 93 b9 00 	sts	0x00B9, r24
    35d4:	1a c0       	rjmp	.+52     	; 0x360a <EXTI_Callback+0x7a>
		break;
	case ICU_STATE_WAIT_FOR_FALLINGEDGE:
		EXTI_SetMode(ICU_EXTI_CHANNEL, EXTI_MODE_RISING);
    35d6:	81 e0       	ldi	r24, 0x01	; 1
    35d8:	63 e0       	ldi	r22, 0x03	; 3
    35da:	0e 94 c5 0a 	call	0x158a	; 0x158a <EXTI_SetMode>
		t_on = TIM1_GetCounterValueUs();
    35de:	0e 94 42 07 	call	0xe84	; 0xe84 <TIM1_GetCounterValueUs>
    35e2:	90 93 b6 00 	sts	0x00B6, r25
    35e6:	80 93 b5 00 	sts	0x00B5, r24
		state = ICU_STATE_WAIT_FOR_RISINGEDGE2;
    35ea:	82 e0       	ldi	r24, 0x02	; 2
    35ec:	80 93 b9 00 	sts	0x00B9, r24
    35f0:	0c c0       	rjmp	.+24     	; 0x360a <EXTI_Callback+0x7a>
		break;
	case ICU_STATE_WAIT_FOR_RISINGEDGE2:
		EXTI_SetMode(ICU_EXTI_CHANNEL, EXTI_MODE_RISING);
    35f2:	81 e0       	ldi	r24, 0x01	; 1
    35f4:	63 e0       	ldi	r22, 0x03	; 3
    35f6:	0e 94 c5 0a 	call	0x158a	; 0x158a <EXTI_SetMode>
		period = TIM1_GetCounterValueUs();
    35fa:	0e 94 42 07 	call	0xe84	; 0xe84 <TIM1_GetCounterValueUs>
    35fe:	90 93 b8 00 	sts	0x00B8, r25
    3602:	80 93 b7 00 	sts	0x00B7, r24
		state = ICU_STATE_WAIT_FOR_RISINGEDGE1;
    3606:	10 92 b9 00 	sts	0x00B9, r1
		break;
	}
}
    360a:	0f 90       	pop	r0
    360c:	0f 90       	pop	r0
    360e:	cf 91       	pop	r28
    3610:	df 91       	pop	r29
    3612:	08 95       	ret

00003614 <Button_voidInit>:
#include "Button_private.h"
#include "Button_config.h"
#include "Button_interface.h"

void Button_voidInit()
{
    3614:	df 93       	push	r29
    3616:	cf 93       	push	r28
    3618:	cd b7       	in	r28, 0x3d	; 61
    361a:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinDirection(BUTTON1_PORT, BUTTON1_PIN, INPUT);
    361c:	81 e0       	ldi	r24, 0x01	; 1
    361e:	63 e0       	ldi	r22, 0x03	; 3
    3620:	40 e0       	ldi	r20, 0x00	; 0
    3622:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	DIO_PULLUP_PIN(BUTTON1_PORT, BUTTON1_PIN);
    3626:	81 e0       	ldi	r24, 0x01	; 1
    3628:	63 e0       	ldi	r22, 0x03	; 3
    362a:	41 e0       	ldi	r20, 0x01	; 1
    362c:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <DIO_u8SetPinValue>
}
    3630:	cf 91       	pop	r28
    3632:	df 91       	pop	r29
    3634:	08 95       	ret

00003636 <Button_u8GetStatus>:

u8 Button_u8GetStatus(u8 L_u8ButtonNo)
{
    3636:	df 93       	push	r29
    3638:	cf 93       	push	r28
    363a:	00 d0       	rcall	.+0      	; 0x363c <Button_u8GetStatus+0x6>
    363c:	0f 92       	push	r0
    363e:	cd b7       	in	r28, 0x3d	; 61
    3640:	de b7       	in	r29, 0x3e	; 62
    3642:	89 83       	std	Y+1, r24	; 0x01
	switch(L_u8ButtonNo)
    3644:	89 81       	ldd	r24, Y+1	; 0x01
    3646:	88 2f       	mov	r24, r24
    3648:	90 e0       	ldi	r25, 0x00	; 0
    364a:	81 30       	cpi	r24, 0x01	; 1
    364c:	91 05       	cpc	r25, r1
    364e:	69 f4       	brne	.+26     	; 0x366a <Button_u8GetStatus+0x34>
	{
	case BUTTON1: return DIO_u8GetPinValue(BUTTON1_PORT, BUTTON1_PIN)? BUTTON_RELEASED:BUTTON_PRESSED;
    3650:	81 e0       	ldi	r24, 0x01	; 1
    3652:	63 e0       	ldi	r22, 0x03	; 3
    3654:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <DIO_u8GetPinValue>
    3658:	8b 83       	std	Y+3, r24	; 0x03
    365a:	8b 81       	ldd	r24, Y+3	; 0x03
    365c:	88 23       	and	r24, r24
    365e:	11 f0       	breq	.+4      	; 0x3664 <Button_u8GetStatus+0x2e>
    3660:	81 e0       	ldi	r24, 0x01	; 1
    3662:	8b 83       	std	Y+3, r24	; 0x03
    3664:	8b 81       	ldd	r24, Y+3	; 0x03
    3666:	8a 83       	std	Y+2, r24	; 0x02
    3668:	02 c0       	rjmp	.+4      	; 0x366e <Button_u8GetStatus+0x38>
	}
	return DIO_ERROR;
    366a:	8f ef       	ldi	r24, 0xFF	; 255
    366c:	8a 83       	std	Y+2, r24	; 0x02
    366e:	8a 81       	ldd	r24, Y+2	; 0x02
}
    3670:	0f 90       	pop	r0
    3672:	0f 90       	pop	r0
    3674:	0f 90       	pop	r0
    3676:	cf 91       	pop	r28
    3678:	df 91       	pop	r29
    367a:	08 95       	ret

0000367c <Button_voidWaitForButton>:

void Button_voidWaitForButton(u8 L_u8ButtonNo)
{
    367c:	df 93       	push	r29
    367e:	cf 93       	push	r28
    3680:	0f 92       	push	r0
    3682:	cd b7       	in	r28, 0x3d	; 61
    3684:	de b7       	in	r29, 0x3e	; 62
    3686:	89 83       	std	Y+1, r24	; 0x01
	switch(L_u8ButtonNo)
    3688:	89 81       	ldd	r24, Y+1	; 0x01
    368a:	88 2f       	mov	r24, r24
    368c:	90 e0       	ldi	r25, 0x00	; 0
    368e:	81 30       	cpi	r24, 0x01	; 1
    3690:	91 05       	cpc	r25, r1
    3692:	31 f4       	brne	.+12     	; 0x36a0 <Button_voidWaitForButton+0x24>
	{
	case BUTTON1: while(DIO_u8GetPinValue(BUTTON1_PORT, BUTTON1_PIN) == HIGH);break;
    3694:	81 e0       	ldi	r24, 0x01	; 1
    3696:	63 e0       	ldi	r22, 0x03	; 3
    3698:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <DIO_u8GetPinValue>
    369c:	81 30       	cpi	r24, 0x01	; 1
    369e:	d1 f3       	breq	.-12     	; 0x3694 <Button_voidWaitForButton+0x18>
	}
}
    36a0:	0f 90       	pop	r0
    36a2:	cf 91       	pop	r28
    36a4:	df 91       	pop	r29
    36a6:	08 95       	ret

000036a8 <main>:

#include "../MCAL/I2C/I2C_interface.h"
#include <avr/delay.h>

int main()
{
    36a8:	df 93       	push	r29
    36aa:	cf 93       	push	r28
    36ac:	cd b7       	in	r28, 0x3d	; 61
    36ae:	de b7       	in	r29, 0x3e	; 62

    DIO_u8SetPinDirection(PORTC , PIN0 , INPUT);
    36b0:	83 e0       	ldi	r24, 0x03	; 3
    36b2:	60 e0       	ldi	r22, 0x00	; 0
    36b4:	40 e0       	ldi	r20, 0x00	; 0
    36b6:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
    DIO_u8SetPinDirection(PORTC , PIN1 , INPUT);
    36ba:	83 e0       	ldi	r24, 0x03	; 3
    36bc:	61 e0       	ldi	r22, 0x01	; 1
    36be:	40 e0       	ldi	r20, 0x00	; 0
    36c0:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <DIO_u8SetPinDirection>
	I2C_InitMaster(10000);
    36c4:	80 e1       	ldi	r24, 0x10	; 16
    36c6:	97 e2       	ldi	r25, 0x27	; 39
    36c8:	0e 94 6a 09 	call	0x12d4	; 0x12d4 <I2C_InitMaster>
	I2C_SendStart();
    36cc:	0e 94 bc 09 	call	0x1378	; 0x1378 <I2C_SendStart>
	I2C_SendAddress(0x11 ,I2C_WRITE_OPP );
    36d0:	81 e1       	ldi	r24, 0x11	; 17
    36d2:	60 e0       	ldi	r22, 0x00	; 0
    36d4:	0e 94 d3 09 	call	0x13a6	; 0x13a6 <I2C_SendAddress>
	I2C_SendData(0x10);
    36d8:	80 e1       	ldi	r24, 0x10	; 16
    36da:	0e 94 fa 09 	call	0x13f4	; 0x13f4 <I2C_SendData>
	I2C_SendStop();
    36de:	0e 94 18 0a 	call	0x1430	; 0x1430 <I2C_SendStop>
    36e2:	ff cf       	rjmp	.-2      	; 0x36e2 <main+0x3a>

000036e4 <__mulsi3>:
    36e4:	62 9f       	mul	r22, r18
    36e6:	d0 01       	movw	r26, r0
    36e8:	73 9f       	mul	r23, r19
    36ea:	f0 01       	movw	r30, r0
    36ec:	82 9f       	mul	r24, r18
    36ee:	e0 0d       	add	r30, r0
    36f0:	f1 1d       	adc	r31, r1
    36f2:	64 9f       	mul	r22, r20
    36f4:	e0 0d       	add	r30, r0
    36f6:	f1 1d       	adc	r31, r1
    36f8:	92 9f       	mul	r25, r18
    36fa:	f0 0d       	add	r31, r0
    36fc:	83 9f       	mul	r24, r19
    36fe:	f0 0d       	add	r31, r0
    3700:	74 9f       	mul	r23, r20
    3702:	f0 0d       	add	r31, r0
    3704:	65 9f       	mul	r22, r21
    3706:	f0 0d       	add	r31, r0
    3708:	99 27       	eor	r25, r25
    370a:	72 9f       	mul	r23, r18
    370c:	b0 0d       	add	r27, r0
    370e:	e1 1d       	adc	r30, r1
    3710:	f9 1f       	adc	r31, r25
    3712:	63 9f       	mul	r22, r19
    3714:	b0 0d       	add	r27, r0
    3716:	e1 1d       	adc	r30, r1
    3718:	f9 1f       	adc	r31, r25
    371a:	bd 01       	movw	r22, r26
    371c:	cf 01       	movw	r24, r30
    371e:	11 24       	eor	r1, r1
    3720:	08 95       	ret

00003722 <__udivmodsi4>:
    3722:	a1 e2       	ldi	r26, 0x21	; 33
    3724:	1a 2e       	mov	r1, r26
    3726:	aa 1b       	sub	r26, r26
    3728:	bb 1b       	sub	r27, r27
    372a:	fd 01       	movw	r30, r26
    372c:	0d c0       	rjmp	.+26     	; 0x3748 <__udivmodsi4_ep>

0000372e <__udivmodsi4_loop>:
    372e:	aa 1f       	adc	r26, r26
    3730:	bb 1f       	adc	r27, r27
    3732:	ee 1f       	adc	r30, r30
    3734:	ff 1f       	adc	r31, r31
    3736:	a2 17       	cp	r26, r18
    3738:	b3 07       	cpc	r27, r19
    373a:	e4 07       	cpc	r30, r20
    373c:	f5 07       	cpc	r31, r21
    373e:	20 f0       	brcs	.+8      	; 0x3748 <__udivmodsi4_ep>
    3740:	a2 1b       	sub	r26, r18
    3742:	b3 0b       	sbc	r27, r19
    3744:	e4 0b       	sbc	r30, r20
    3746:	f5 0b       	sbc	r31, r21

00003748 <__udivmodsi4_ep>:
    3748:	66 1f       	adc	r22, r22
    374a:	77 1f       	adc	r23, r23
    374c:	88 1f       	adc	r24, r24
    374e:	99 1f       	adc	r25, r25
    3750:	1a 94       	dec	r1
    3752:	69 f7       	brne	.-38     	; 0x372e <__udivmodsi4_loop>
    3754:	60 95       	com	r22
    3756:	70 95       	com	r23
    3758:	80 95       	com	r24
    375a:	90 95       	com	r25
    375c:	9b 01       	movw	r18, r22
    375e:	ac 01       	movw	r20, r24
    3760:	bd 01       	movw	r22, r26
    3762:	cf 01       	movw	r24, r30
    3764:	08 95       	ret

00003766 <__prologue_saves__>:
    3766:	2f 92       	push	r2
    3768:	3f 92       	push	r3
    376a:	4f 92       	push	r4
    376c:	5f 92       	push	r5
    376e:	6f 92       	push	r6
    3770:	7f 92       	push	r7
    3772:	8f 92       	push	r8
    3774:	9f 92       	push	r9
    3776:	af 92       	push	r10
    3778:	bf 92       	push	r11
    377a:	cf 92       	push	r12
    377c:	df 92       	push	r13
    377e:	ef 92       	push	r14
    3780:	ff 92       	push	r15
    3782:	0f 93       	push	r16
    3784:	1f 93       	push	r17
    3786:	cf 93       	push	r28
    3788:	df 93       	push	r29
    378a:	cd b7       	in	r28, 0x3d	; 61
    378c:	de b7       	in	r29, 0x3e	; 62
    378e:	ca 1b       	sub	r28, r26
    3790:	db 0b       	sbc	r29, r27
    3792:	0f b6       	in	r0, 0x3f	; 63
    3794:	f8 94       	cli
    3796:	de bf       	out	0x3e, r29	; 62
    3798:	0f be       	out	0x3f, r0	; 63
    379a:	cd bf       	out	0x3d, r28	; 61
    379c:	09 94       	ijmp

0000379e <__epilogue_restores__>:
    379e:	2a 88       	ldd	r2, Y+18	; 0x12
    37a0:	39 88       	ldd	r3, Y+17	; 0x11
    37a2:	48 88       	ldd	r4, Y+16	; 0x10
    37a4:	5f 84       	ldd	r5, Y+15	; 0x0f
    37a6:	6e 84       	ldd	r6, Y+14	; 0x0e
    37a8:	7d 84       	ldd	r7, Y+13	; 0x0d
    37aa:	8c 84       	ldd	r8, Y+12	; 0x0c
    37ac:	9b 84       	ldd	r9, Y+11	; 0x0b
    37ae:	aa 84       	ldd	r10, Y+10	; 0x0a
    37b0:	b9 84       	ldd	r11, Y+9	; 0x09
    37b2:	c8 84       	ldd	r12, Y+8	; 0x08
    37b4:	df 80       	ldd	r13, Y+7	; 0x07
    37b6:	ee 80       	ldd	r14, Y+6	; 0x06
    37b8:	fd 80       	ldd	r15, Y+5	; 0x05
    37ba:	0c 81       	ldd	r16, Y+4	; 0x04
    37bc:	1b 81       	ldd	r17, Y+3	; 0x03
    37be:	aa 81       	ldd	r26, Y+2	; 0x02
    37c0:	b9 81       	ldd	r27, Y+1	; 0x01
    37c2:	ce 0f       	add	r28, r30
    37c4:	d1 1d       	adc	r29, r1
    37c6:	0f b6       	in	r0, 0x3f	; 63
    37c8:	f8 94       	cli
    37ca:	de bf       	out	0x3e, r29	; 62
    37cc:	0f be       	out	0x3f, r0	; 63
    37ce:	cd bf       	out	0x3d, r28	; 61
    37d0:	ed 01       	movw	r28, r26
    37d2:	08 95       	ret

000037d4 <_exit>:
    37d4:	f8 94       	cli

000037d6 <__stop_program>:
    37d6:	ff cf       	rjmp	.-2      	; 0x37d6 <__stop_program>
