<!--
vim: ts=2 sts=2 sw=2 expandtab
-->
<html>
<body>
  <div class='section-title'>
    Photos
  </div>
  <div class='section-body'>
    <p>
    Click photos to open a full size version in a new tab.
    </p>

    <figure class='figure-container'>
      <a href="photo/desktop.jpg" target=_blank><img src="photo/desktop_web.jpg"></a>
      <figcaption class='figure-caption'>
      The Wire Wrap Odyssey homebrew computer in action.
      December 31, 2023
      </figcaption>
    </figure>


    <figure class='figure-container'>
      <a href="photo/topview.jpg" target=_blank><img src="photo/topview_web.jpg"></a>
      <figcaption class='figure-caption'>
      Top view of the system. From left to right, video card, CPU, and peripherals board.
      December 31, 2023
      </figcaption>
    </figure>

    <figure class='figure-container'>
      <a href="photo/videocard_detail.jpg" target=_blank><img src="photo/videocard_detail_web.jpg"></a>
      <figcaption class='figure-caption'>
      Detailed view of the video card. Note the 32KiB dual-port RAM in the PLCC adapter: this
      is the primary RAM for the computer as well.  Due to the physical proximity to the RAM,
      the program ROM (addresses <tt>0x0000-0x3fff</tt>) is sited here as well.
      December 31, 2023
      </figcaption>
    </figure>

    <figure class='figure-container'>
      <a href="photo/cpu_detail_left.jpg" target=_blank><img src="photo/cpu_detail_left_web.jpg"></a>
      <figcaption class='figure-caption'>
      Detailed view of the left side of the CPU board. Group A contains the clock and reset logic,
      the program counter, bus pull-up resistors, and the RAM interface.  Group B contains the
      address and data bus visualization, instruction and sequence registers, and control ROMs
      0 and 1. Group C contains the transfer registers, the stack pointer register, and control
      ROMs 2 and 3.
      December 31, 2023
      </figcaption>
    </figure>

    <figure class='figure-container'>
      <a href="photo/cpu_detail_right.jpg" target=_blank><img src="photo/cpu_detail_right_web.jpg"></a>
      <figcaption class='figure-caption'>
      Detailed view of the right side of the CPU board. Group D contains registers <tt class=register>A</tt>
      and <tt class=register>B</tt> and the ALU. Group E contains registers <tt class=register>C</tt> and
      <tt class=register>D</tt>. Group F contains the interrupt control logic, some constant registers,
      and the first three peripherals (PS/2 keyboard, real time clock, and UART).
      December 31, 2023
      </figcaption>
    </figure>

    <figure class='figure-container'>
      <a href="photo/extram.jpg" target=_blank><img src="photo/extram_web.jpg"></a>
      <figcaption class='figure-caption'>
      The 1MiB extended RAM. The D and E page registers, address decoding logic, and the two 512KiB
      RAMs are in group A.
      December 31, 2023
      </figcaption>
    </figure>


    <figure class='figure-container'>
      <a href="photo/wirewrap1.jpg" target=_blank><img src="photo/wirewrap1_web.jpg"></a>
      <figcaption class='figure-caption'>
      Backside of the CPU and peripheral boards (the video card is partially visible at the top).
      Yellow wires are for address bus connections, red wires for data bus connections (and <tt>Vcc</tt>),
      green wires connect registers A and B to the ALU, black wires are for control signals, and
      blue wires are for glue logic.
      December 31, 2023
      </figcaption>
    </figure>

    <figure class='figure-container'>
      <a href="photo/wirewrap2.jpg" target=_blank><img src="photo/wirewrap2_web.jpg"></a>
      <figcaption class='figure-caption'>
      Detailed view of wire wrap posts.
      December 31, 2023
      </figcaption>
    </figure>

    <figure class='figure-container'>
      <a href="photo/wirewrap3.jpg" target=_blank><img src="photo/wirewrap3_web.jpg"></a>
      <figcaption class='figure-caption'>
      Later wire wrapping is neat and tidy like this, with the post numbers easily visible for ease
      of troubleshooting and modifications.
      December 31, 2023
      </figcaption>
    </figure>

    <figure class='figure-container'>
      <a href="photo/wirewrap4.jpg" target=_blank><img src="photo/wirewrap4_web.jpg"></a>
      <figcaption class='figure-caption'>
      Wire wrap detail on the video card.  This was my first wire wrapping ever and it shows.  Messy
      wiring and inconsistent use of wire colors.
      December 31, 2023
      </figcaption>
    </figure>

    <figure class='figure-container'>
      <a href="photo/vcf2024-1.jpg" target=_blank><img src="photo/vcf2024-1_web.jpg"></a>
      <figcaption class='figure-caption'>
      Wire Wrap Odyssey on display at the 2024 <a href="https://vcfsocal.com">Vintage Computer Festival SoCal</a>
      February 17, 2024
      </figcaption>
    </figure>

    <figure class='figure-container'>
      <a href="photo/vcf2024-2.jpg" target=_blank><img src="photo/vcf2024-2_web.jpg"></a>
      <figcaption class='figure-caption'>
      Demonstrating debugging the Odyssey using my 1922-vintage HP 16500B logic analyser
      at the 2024 <a href="https://vcfsocal.com">Vintage Computer Festival SoCal</a>
      February 17, 2024
      </figcaption>
    </figure>



  </div>
</body>
</html>
