{"Source Block": ["hdl/library/axi_adc_decimate/cic_decim.v@88:102@HdlStmProcess", "    end else begin\n      ce_comb <= clk_enable & counter[16];\n    end\n  end\n\n  always @(posedge clk) begin\n    if (clk_enable == 1'b1) begin\n      filter_input_stage <= filter_in;\n    end\n  end\n\n  assign data_stage[0] = $signed(filter_input_stage);\n\n  generate\n    genvar i;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[94, "    if (clk_enable == 1'b1) begin\n"]], "Add": [[94, "    if (enable[0] == 1'b1) begin\n"]]}}