Topic,Top Terms
Image Processing,editorial guest testing system-level special prediction section ieee reconfiguration interconnect system-on-chip issue asynchronous validation transceivers silicon modulation correlation asic autonomous
Image Processing-1,process variations variation adaptive presence technique yield supply tuning run-time under ground interface delay compensation body bias novel srams large
Social Issues and Practice-2,gating hybrid switching multiplication bounds activity scheduling transition basis scheme thermal robust compaction units adaptive structure task fast over polynomial
Social Issues and Practice-3,routing computing high-level management array fpgas memory matching deep automated tradeoffs submicron exploring novel thermal area sensing approach size ram
Telecommunications,analog compression technique improved robust image sensor digital decoupling ics scan selective active function clustering nanoscale neural silicon integrated virtual
Social Issues and Practice-4,performance techniques high high-performance methodology architectural throughput mixed-signal microprocessors adaptive space socs aging multiprocessors exploration efficiency solution chip scheme high-level
Image Processing-2,delay fault path faults detection testing diagnosis transition sequential selection scan simulation method bist improving coverage testability defect characterization small
Image Processing-3,processor processors filter instruction fpga set heterogeneous through fir elliptic high-performance sharing application framework cryptography consumption novel vliw multilevel coding
Social Issues and Practice-7,architectures approach fast codes high-throughput tree multipliers floorplanning coding adders latency modular decoder network parallel area-efficient avoidance carry combined physical
Image Processing-4,scaling communication current asynchronous supply minimization adaptive transistor operation noise sleep layout control nanometer leakage switch converters technique through runtime
Bioinformatics-5,networks interconnect computation transmission application distribution fast distributed digital hierarchical large modeling methodology models via algorithm line model global lines
Telecommunications-1,generation verification processors combinational automatic software cores behavioral models integration fast simulation program secure effective three-dimensional execution architectures timing architectural
Image Processing-5,decoding algorithm decoder partitioning parallel decoders high-speed flexible reed-solomon turbo ldpc implementation engine hardware new codes compression modified low-complexity novel
Telecommunications-2,modeling interconnects noise effect global delay reduction crosstalk amplifier buffer signaling effects routing inductance insertion rlc switching simultaneous networks-on-chip thermal
Telecommunications-3,implementation memory exploration flow fault-tolerant array field space flash gf(2 highly coarse-grained fft its multiplier systolic finite low storage complexity
Social Issues and Practice-10,hardware generation scheduling pattern under constraints network-on-chip from mapping during effective multiple socs fpgas discrete through descriptions noc schemes high-level
Image Processing-7,memory error scheme built-in redundancy soft sequential designs tolerance memories rate elements correction allocation low synchronous rams low-cost optimal new
Image Processing-8,technology management performance high-performance processors techniques processor modeling impact mimo microprocessor static memories computation scalable gates parameterized optimizations compiler model
Telecommunications-4,timing leakage control gate reduction linear statistical subthreshold designing devices framework considering current novel sizing variability methodology use charge critical
Image Processing-10,digital frequency asynchronous programmable measurement technique resolution phase multiplication calibration synchronous fully clock multiplier range direct synthesizer divider digitally scheme
Image Processing-11,architectures fpga dsp functional code algorithms mapping vector tests buffer applications blocks broadside compression partially filters online input via module
Image Processing-12,noise model high-speed interconnect prediction accurate signal scalable differential multilevel methods mixed i/o designs selection density post-silicon novel inductance toward
Telecommunications-5,bus dynamically encoding placement aware coupling case study variable simulation capacitance transform cache application wire fpgas configuration 3-d length traffic
Telecommunications-6,cache sram cell reducing consumption time reliability leakage yield flip-flop exploiting reduction caches reduce partial minimization soft errors total enhancement
Telecommunications-7,3-d network integrated wireless integration techniques supporting parallel low new soc processor structures energy-efficient mobile pipelines baseband tsv multimedia transceiver
Social Issues and Practice-16,low applications dual high real-time converter video technique voltages reduced motion threshold buck buses adaptive dc-dc supply pipelining error dram
Telecommunications-8,processing signal digital implementation pipelined high-speed applications image floating-point multiplier correction area from datapath codesign arithmetic multiprocessor scalable packet element
Image Processing-15,gate programmable arrays adder detection flip-flops evaluation concurrent technology field arithmetic comparison field-programmable standard cells decomposition full compact error aes
Telecommunications-9,clock algorithm level distribution fpga hardware synchronization skew loop via assignment fast placement number recovery all-digital generator clocking configurable cycle
