// Seed: 2705373554
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wire id_3
);
  logic id_5;
  wire  id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output logic id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output wire id_7,
    input wor id_8
);
  always @(posedge id_8) id_2 <= 1'h0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
