5 18 1fd81 5 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (not1.vcd) 2 -o (not1.cdd) 2 -v (not1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 not1.v 11 38 1 
2 1 16 16 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 13 107000b 1 0 39 0 40 17 0 ffffffffff 0 0 0 0
1 b 2 14 107000b 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 14 107000e 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 not1.v 16 29 1 
2 2 17 17 17 50009 1 0 61004 0 0 40 16 0 0
2 3 17 17 17 10001 0 1 1410 0 0 40 1 a
2 4 17 17 17 10009 1 37 16 2 3
2 5 18 18 18 c000f 1 0 21004 0 0 1 16 0 0
2 6 18 18 18 80008 0 1 1410 0 0 1 1 b
2 7 18 18 18 8000f 1 37 16 5 6
2 8 19 19 19 c000f 1 0 21004 0 0 1 16 0 0
2 9 19 19 19 80008 0 1 1410 0 0 1 1 c
2 10 19 19 19 8000f 1 37 16 8 9
2 11 20 20 20 20002 1 0 1008 0 0 32 48 5 0
2 12 20 20 20 10002 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 21 21 21 60006 1 1 1014 0 0 40 1 a
2 14 21 21 21 50006 1 1d 1028 13 0 1 18 0 1 0 1 0 0
2 15 21 21 21 10008 1 39 2a 14 0
2 16 23 23 23 20002 1 0 1008 0 0 32 48 5 0
2 17 23 23 23 10002 2 2c 900a 16 0 32 18 0 ffffffff 0 0 0 0
2 18 24 24 24 9000c 1 0 21000 0 0 1 16 1 1
2 19 24 24 24 30004 1 0 1408 0 0 32 48 a 0
2 20 24 24 24 10005 0 23 1410 0 19 1 18 0 1 0 0 0 0 a
2 21 24 24 24 1000c 1 37 12 18 20
2 22 25 25 25 60006 1 1 1000 0 0 40 1 a
2 23 25 25 25 50006 1 1d 1000 22 0 1 18 0 1 0 0 0 0
2 24 25 25 25 10008 1 39 2 23 0
2 25 27 27 27 20002 1 0 1008 0 0 32 48 5 0
2 26 27 27 27 10002 2 2c 900a 25 0 32 18 0 ffffffff 0 0 0 0
2 27 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
2 28 26 26 26 7000a 0 0 21010 0 0 1 16 1 0
2 29 26 26 26 30003 0 1 1410 0 0 1 1 c
2 30 26 26 26 3000a 0 37 32 28 29
2 31 22 22 22 7000a 1 0 21008 0 0 1 16 1 0
2 32 22 22 22 30003 0 1 1410 0 0 1 1 b
2 33 22 22 22 3000a 1 37 1a 31 32
4 27 0 0 0 4
4 4 11 7 7 4
4 7 0 10 10 4
4 10 0 12 12 4
4 12 0 15 0 4
4 15 0 33 17 4
4 33 6 17 17 4
4 17 0 21 0 4
4 21 0 24 24 4
4 24 0 30 26 4
4 30 6 26 26 4
4 26 0 27 0 4
3 1 main.u$1 "main.u$1" 0 not1.v 31 36 1 
