# CV: _Arthur Serazetdinov_

## Software developer

### Professional experience

> *2018.10 â€“ 2022.11.01* **ASICLab, Moscow**

 - Designed two projects for FPGA on C (freeRTOS) and Verilog (FPGA fabric) for high-speed parallel IC-data readout

- Conducted ADC characterization in Matlab and designed IIR-filter with noise-shaping, which allowed to
increase the ADC precision by 2 bits

- Conducted testing and characterization for a number of integrated circuits, which were designed in the Lab. Testing employed FPGA, PC, oscilloscopes and other equipment

