<h1>Verilog_example</h1>

Use to record some verilog project


<details>
  <summary>Project</summary>
  <ul>
    <li><a href = "https://github.com/aa389393/Verilog_example/tree/master/DIV_N">DIV_N</a></li>
    <li><a href = "https://github.com/aa389393/Verilog_example/tree/master/Edge_detection">Edge Detection</a></li>
    <li><a href = "https://github.com/aa389393/Verilog_example/tree/master/Fast2Slow">Single bit Fast to Slow</a></li>
    <li><a href = "https://github.com/aa389393/Verilog_example/tree/master/Slow2Fast">Single bit Slow to Fast</a></li>
  </ul>  
</details>
