static void __init moxart_of_pll_clk_init ( struct device_node * node ) { void __iomem * base ; struct clk_hw * hw ; struct clk * ref_clk ; unsigned int mul ; const char * name = node -> name ; const char * parent_name ; of_property_read_string ( node , "clock-output-names" , & name ) ; parent_name = of_clk_get_parent_name ( node , 0 ) ; base = of_iomap ( node , 0 ) ; if ( ! base ) { pr_err ( "%pOF: of_iomap failed\n" , node ) ; return ; } mul = readl ( base + 0x30 ) >> 3 & 0x3f ; iounmap ( base ) ; ref_clk = of_clk_get ( node , 0 ) ; if ( IS_ERR ( ref_clk ) ) { pr_err ( "%pOF: of_clk_get failed\n" , node ) ; return ; } hw = clk_hw_register_fixed_factor ( NULL , name , parent_name , 0 , mul , 1 ) ; if ( IS_ERR ( hw ) ) { pr_err ( "%pOF: failed to register clock\n" , node ) ; return ; } clk_hw_register_clkdev ( hw , NULL , name ) ; } 