

================================================================
== Vitis HLS Report for 'ClefiaF0Xor_1'
================================================================
* Date:           Tue Dec  6 21:01:03 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.740 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset"   --->   Operation 11 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_offset_cast1 = zext i8 %rk_offset_read"   --->   Operation 12 'zext' 'rk_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_offset_cast = zext i5 %src_offset_read"   --->   Operation 13 'zext' 'src_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1" [clefia.c:121]   --->   Operation 14 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %src_offset_cast" [clefia.c:114]   --->   Operation 15 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.78ns)   --->   "%add_ln124 = add i5 %src_offset_read, i5 1" [clefia.c:124]   --->   Operation 16 'add' 'add_ln124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %add_ln124" [clefia.c:124]   --->   Operation 17 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_addr_22 = getelementptr i8 %src, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 18 'getelementptr' 'src_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 19 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 20 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%src_load_22 = load i5 %src_addr_22" [clefia.c:124]   --->   Operation 21 'load' 'src_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset"   --->   Operation 22 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%dst_offset_cast = zext i5 %dst_offset_read"   --->   Operation 23 'zext' 'dst_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i8 %rk_offset_read"   --->   Operation 24 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %dst_offset_cast" [clefia.c:114]   --->   Operation 25 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 26 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln124_66 = add i9 %rk_offset_cast, i9 1" [clefia.c:124]   --->   Operation 27 'add' 'add_ln124_66' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln124_69 = zext i9 %add_ln124_66" [clefia.c:124]   --->   Operation 28 'zext' 'zext_ln124_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rk_addr_44 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_69" [clefia.c:124]   --->   Operation 29 'getelementptr' 'rk_addr_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 30 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 31 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln124_67 = add i5 %src_offset_read, i5 2" [clefia.c:124]   --->   Operation 32 'add' 'add_ln124_67' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln124_70 = zext i5 %add_ln124_67" [clefia.c:124]   --->   Operation 33 'zext' 'zext_ln124_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%src_addr_23 = getelementptr i8 %src, i64 0, i64 %zext_ln124_70" [clefia.c:124]   --->   Operation 34 'getelementptr' 'src_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%src_load_22 = load i5 %src_addr_22" [clefia.c:124]   --->   Operation 35 'load' 'src_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%rk_load_19 = load i9 %rk_addr_44" [clefia.c:124]   --->   Operation 36 'load' 'rk_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln124_69 = add i5 %src_offset_read, i5 3" [clefia.c:124]   --->   Operation 37 'add' 'add_ln124_69' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln124_72 = zext i5 %add_ln124_69" [clefia.c:124]   --->   Operation 38 'zext' 'zext_ln124_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%src_addr_24 = getelementptr i8 %src, i64 0, i64 %zext_ln124_72" [clefia.c:124]   --->   Operation 39 'getelementptr' 'src_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%src_load_23 = load i5 %src_addr_23" [clefia.c:124]   --->   Operation 40 'load' 'src_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%src_load_24 = load i5 %src_addr_24" [clefia.c:124]   --->   Operation 41 'load' 'src_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln117 = add i5 %dst_offset_read, i5 1" [clefia.c:117]   --->   Operation 42 'add' 'add_ln117' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %add_ln117" [clefia.c:117]   --->   Operation 43 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%dst_addr_22 = getelementptr i8 %dst, i64 0, i64 %zext_ln117" [clefia.c:117]   --->   Operation 44 'getelementptr' 'dst_addr_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i5 %dst_addr" [clefia.c:117]   --->   Operation 45 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_22, i5 %dst_addr_22" [clefia.c:117]   --->   Operation 46 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 47 [1/1] (1.91ns)   --->   "%add_ln124_68 = add i9 %rk_offset_cast, i9 2" [clefia.c:124]   --->   Operation 47 'add' 'add_ln124_68' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln124_71 = zext i9 %add_ln124_68" [clefia.c:124]   --->   Operation 48 'zext' 'zext_ln124_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%rk_addr_45 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_71" [clefia.c:124]   --->   Operation 49 'getelementptr' 'rk_addr_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%rk_load_19 = load i9 %rk_addr_44" [clefia.c:124]   --->   Operation 50 'load' 'rk_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln124_38 = xor i8 %rk_load_19, i8 %src_load_22" [clefia.c:124]   --->   Operation 51 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%src_load_23 = load i5 %src_addr_23" [clefia.c:124]   --->   Operation 52 'load' 'src_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%rk_load_20 = load i9 %rk_addr_45" [clefia.c:124]   --->   Operation 53 'load' 'rk_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%src_load_24 = load i5 %src_addr_24" [clefia.c:124]   --->   Operation 54 'load' 'src_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [clefia.c:150]   --->   Operation 55 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150]   --->   Operation 56 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 57 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln117_7 = add i5 %dst_offset_read, i5 2" [clefia.c:117]   --->   Operation 58 'add' 'add_ln117_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln117_7 = zext i5 %add_ln117_7" [clefia.c:117]   --->   Operation 59 'zext' 'zext_ln117_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%dst_addr_23 = getelementptr i8 %dst, i64 0, i64 %zext_ln117_7" [clefia.c:117]   --->   Operation 60 'getelementptr' 'dst_addr_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln117_8 = add i5 %dst_offset_read, i5 3" [clefia.c:117]   --->   Operation 61 'add' 'add_ln117_8' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln117_8 = zext i5 %add_ln117_8" [clefia.c:117]   --->   Operation 62 'zext' 'zext_ln117_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%dst_addr_24 = getelementptr i8 %dst, i64 0, i64 %zext_ln117_8" [clefia.c:117]   --->   Operation 63 'getelementptr' 'dst_addr_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_23, i5 %dst_addr_23" [clefia.c:117]   --->   Operation 64 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_24, i5 %dst_addr_24" [clefia.c:117]   --->   Operation 65 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln124_70 = add i9 %rk_offset_cast, i9 3" [clefia.c:124]   --->   Operation 66 'add' 'add_ln124_70' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln124_73 = zext i9 %add_ln124_70" [clefia.c:124]   --->   Operation 67 'zext' 'zext_ln124_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%rk_addr_46 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_73" [clefia.c:124]   --->   Operation 68 'getelementptr' 'rk_addr_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%rk_load_20 = load i9 %rk_addr_45" [clefia.c:124]   --->   Operation 69 'load' 'rk_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 70 [1/1] (0.99ns)   --->   "%xor_ln124_39 = xor i8 %rk_load_20, i8 %src_load_23" [clefia.c:124]   --->   Operation 70 'xor' 'xor_ln124_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%rk_load_21 = load i9 %rk_addr_46" [clefia.c:124]   --->   Operation 71 'load' 'rk_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 72 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_38" [clefia.c:151]   --->   Operation 73 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151]   --->   Operation 74 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%z_19 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 75 'load' 'z_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_63)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 76 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_63)   --->   "%xor_ln132_63 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 77 'xor' 'xor_ln132_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_63 = select i1 %tmp_139, i8 %xor_ln132_63, i8 %z" [clefia.c:131]   --->   Operation 78 'select' 'select_ln131_63' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln134_63 = trunc i8 %select_ln131_63" [clefia.c:134]   --->   Operation 79 'trunc' 'trunc_ln134_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_63, i32 7" [clefia.c:134]   --->   Operation 80 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%x_assign_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_63, i1 %tmp_140" [clefia.c:134]   --->   Operation 81 'bitconcatenate' 'x_assign_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_64)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_63, i32 6" [clefia.c:131]   --->   Operation 82 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_64)   --->   "%xor_ln132_64 = xor i8 %x_assign_28, i8 14" [clefia.c:132]   --->   Operation 83 'xor' 'xor_ln132_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_64 = select i1 %tmp_141, i8 %xor_ln132_64, i8 %x_assign_28" [clefia.c:131]   --->   Operation 84 'select' 'select_ln131_64' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln134_64 = trunc i8 %select_ln131_64" [clefia.c:134]   --->   Operation 85 'trunc' 'trunc_ln134_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_64, i32 7" [clefia.c:134]   --->   Operation 86 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%rk_load_21 = load i9 %rk_addr_46" [clefia.c:124]   --->   Operation 87 'load' 'rk_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_5 : Operation 88 [1/1] (0.99ns)   --->   "%xor_ln124_40 = xor i8 %rk_load_21, i8 %src_load_24" [clefia.c:124]   --->   Operation 88 'xor' 'xor_ln124_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%z_19 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 89 'load' 'z_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_39" [clefia.c:152]   --->   Operation 90 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152]   --->   Operation 91 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%z_20 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 92 'load' 'z_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_19, i32 7" [clefia.c:131]   --->   Operation 93 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_19, i8 14" [clefia.c:132]   --->   Operation 94 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_19" [clefia.c:131]   --->   Operation 95 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 96 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 97 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_130" [clefia.c:134]   --->   Operation 98 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_65)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 99 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_65)   --->   "%xor_ln132_65 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 100 'xor' 'xor_ln132_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_65 = select i1 %tmp_143, i8 %xor_ln132_65, i8 %x_assign_s" [clefia.c:131]   --->   Operation 101 'select' 'select_ln131_65' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln134_65 = trunc i8 %select_ln131_65" [clefia.c:134]   --->   Operation 102 'trunc' 'trunc_ln134_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_65, i32 7" [clefia.c:134]   --->   Operation 103 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.75>
ST_6 : Operation 104 [1/2] (3.25ns)   --->   "%z_20 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 104 'load' 'z_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_40" [clefia.c:153]   --->   Operation 105 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153]   --->   Operation 106 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (3.25ns)   --->   "%z_21 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 107 'load' 'z_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_59)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_20, i32 7" [clefia.c:131]   --->   Operation 108 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_59)   --->   "%xor_ln132_59 = xor i8 %z_20, i8 14" [clefia.c:132]   --->   Operation 109 'xor' 'xor_ln132_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_59 = select i1 %tmp_131, i8 %xor_ln132_59, i8 %z_20" [clefia.c:131]   --->   Operation 110 'select' 'select_ln131_59' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln134_59 = trunc i8 %select_ln131_59" [clefia.c:134]   --->   Operation 111 'trunc' 'trunc_ln134_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_59, i32 7" [clefia.c:134]   --->   Operation 112 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%x_assign_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_59, i1 %tmp_132" [clefia.c:134]   --->   Operation 113 'bitconcatenate' 'x_assign_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_60)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_59, i32 6" [clefia.c:131]   --->   Operation 114 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_60)   --->   "%xor_ln132_60 = xor i8 %x_assign_26, i8 14" [clefia.c:132]   --->   Operation 115 'xor' 'xor_ln132_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_60 = select i1 %tmp_133, i8 %xor_ln132_60, i8 %x_assign_26" [clefia.c:131]   --->   Operation 116 'select' 'select_ln131_60' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln134_60 = trunc i8 %select_ln131_60" [clefia.c:134]   --->   Operation 117 'trunc' 'trunc_ln134_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_60, i32 7" [clefia.c:134]   --->   Operation 118 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.74>
ST_7 : Operation 119 [1/2] (3.25ns)   --->   "%z_21 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 119 'load' 'z_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_60, i1 %tmp_134" [clefia.c:134]   --->   Operation 120 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_61)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_21, i32 7" [clefia.c:131]   --->   Operation 121 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_61)   --->   "%xor_ln132_61 = xor i8 %z_21, i8 14" [clefia.c:132]   --->   Operation 122 'xor' 'xor_ln132_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_61 = select i1 %tmp_135, i8 %xor_ln132_61, i8 %z_21" [clefia.c:131]   --->   Operation 123 'select' 'select_ln131_61' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln134_61 = trunc i8 %select_ln131_61" [clefia.c:134]   --->   Operation 124 'trunc' 'trunc_ln134_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_61, i32 7" [clefia.c:134]   --->   Operation 125 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%x_assign_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_61, i1 %tmp_136" [clefia.c:134]   --->   Operation 126 'bitconcatenate' 'x_assign_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_62)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_61, i32 6" [clefia.c:131]   --->   Operation 127 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_62)   --->   "%xor_ln132_62 = xor i8 %x_assign_27, i8 14" [clefia.c:132]   --->   Operation 128 'xor' 'xor_ln132_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_62 = select i1 %tmp_137, i8 %xor_ln132_62, i8 %x_assign_27" [clefia.c:131]   --->   Operation 129 'select' 'select_ln131_62' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln134_62 = trunc i8 %select_ln131_62" [clefia.c:134]   --->   Operation 130 'trunc' 'trunc_ln134_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_62, i32 7" [clefia.c:134]   --->   Operation 131 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln134_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_62, i1 %tmp_138" [clefia.c:134]   --->   Operation 132 'bitconcatenate' 'or_ln134_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (1.78ns)   --->   "%add_ln162_2 = add i5 %src_offset_read, i5 4" [clefia.c:162]   --->   Operation 133 'add' 'add_ln162_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln162_2 = zext i5 %add_ln162_2" [clefia.c:162]   --->   Operation 134 'zext' 'zext_ln162_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%src_addr_25 = getelementptr i8 %src, i64 0, i64 %zext_ln162_2" [clefia.c:162]   --->   Operation 135 'getelementptr' 'src_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.78ns)   --->   "%add_ln124_71 = add i5 %src_offset_read, i5 5" [clefia.c:124]   --->   Operation 136 'add' 'add_ln124_71' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln124_74 = zext i5 %add_ln124_71" [clefia.c:124]   --->   Operation 137 'zext' 'zext_ln124_74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%src_addr_26 = getelementptr i8 %src, i64 0, i64 %zext_ln124_74" [clefia.c:124]   --->   Operation 138 'getelementptr' 'src_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [2/2] (2.32ns)   --->   "%src_load_25 = load i5 %src_addr_25" [clefia.c:124]   --->   Operation 139 'load' 'src_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 140 [1/1] (0.99ns)   --->   "%xor_ln124_134 = xor i8 %or_ln134_s, i8 %or_ln134_5" [clefia.c:124]   --->   Operation 140 'xor' 'xor_ln124_134' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [2/2] (2.32ns)   --->   "%src_load_26 = load i5 %src_addr_26" [clefia.c:124]   --->   Operation 141 'load' 'src_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 142 [1/1] (1.78ns)   --->   "%add_ln162 = add i5 %dst_offset_read, i5 4" [clefia.c:162]   --->   Operation 142 'add' 'add_ln162' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i5 %add_ln162" [clefia.c:162]   --->   Operation 143 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%dst_addr_25 = getelementptr i8 %dst, i64 0, i64 %zext_ln162" [clefia.c:162]   --->   Operation 144 'getelementptr' 'dst_addr_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/2] (2.32ns)   --->   "%src_load_25 = load i5 %src_addr_25" [clefia.c:124]   --->   Operation 145 'load' 'src_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_41)   --->   "%xor_ln124_132 = xor i8 %src_load_25, i8 %x_assign_s" [clefia.c:124]   --->   Operation 146 'xor' 'xor_ln124_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_41)   --->   "%xor_ln124_133 = xor i8 %xor_ln124_132, i8 %z" [clefia.c:124]   --->   Operation 147 'xor' 'xor_ln124_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_41)   --->   "%xor_ln124_135 = xor i8 %xor_ln124_134, i8 %x_assign_27" [clefia.c:124]   --->   Operation 148 'xor' 'xor_ln124_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_41 = xor i8 %xor_ln124_135, i8 %xor_ln124_133" [clefia.c:124]   --->   Operation 149 'xor' 'xor_ln124_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (1.78ns)   --->   "%add_ln124_72 = add i5 %dst_offset_read, i5 5" [clefia.c:124]   --->   Operation 150 'add' 'add_ln124_72' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln124_75 = zext i5 %add_ln124_72" [clefia.c:124]   --->   Operation 151 'zext' 'zext_ln124_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%dst_addr_26 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_75" [clefia.c:124]   --->   Operation 152 'getelementptr' 'dst_addr_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_41, i5 %dst_addr_25" [clefia.c:124]   --->   Operation 153 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 154 [1/1] (1.78ns)   --->   "%add_ln124_73 = add i5 %src_offset_read, i5 6" [clefia.c:124]   --->   Operation 154 'add' 'add_ln124_73' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln124_76 = zext i5 %add_ln124_73" [clefia.c:124]   --->   Operation 155 'zext' 'zext_ln124_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%src_addr_27 = getelementptr i8 %src, i64 0, i64 %zext_ln124_76" [clefia.c:124]   --->   Operation 156 'getelementptr' 'src_addr_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/2] (2.32ns)   --->   "%src_load_26 = load i5 %src_addr_26" [clefia.c:124]   --->   Operation 157 'load' 'src_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_42)   --->   "%xor_ln124_136 = xor i8 %src_load_26, i8 %x_assign_28" [clefia.c:124]   --->   Operation 158 'xor' 'xor_ln124_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_42)   --->   "%xor_ln124_137 = xor i8 %xor_ln124_136, i8 %z_19" [clefia.c:124]   --->   Operation 159 'xor' 'xor_ln124_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_42)   --->   "%xor_ln124_138 = xor i8 %xor_ln124_134, i8 %x_assign_26" [clefia.c:124]   --->   Operation 160 'xor' 'xor_ln124_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_42 = xor i8 %xor_ln124_138, i8 %xor_ln124_137" [clefia.c:124]   --->   Operation 161 'xor' 'xor_ln124_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_42, i5 %dst_addr_26" [clefia.c:124]   --->   Operation 162 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 163 [1/1] (1.78ns)   --->   "%add_ln124_75 = add i5 %src_offset_read, i5 7" [clefia.c:124]   --->   Operation 163 'add' 'add_ln124_75' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln124_78 = zext i5 %add_ln124_75" [clefia.c:124]   --->   Operation 164 'zext' 'zext_ln124_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%src_addr_28 = getelementptr i8 %src, i64 0, i64 %zext_ln124_78" [clefia.c:124]   --->   Operation 165 'getelementptr' 'src_addr_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [2/2] (2.32ns)   --->   "%src_load_27 = load i5 %src_addr_27" [clefia.c:124]   --->   Operation 166 'load' 'src_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 167 [2/2] (2.32ns)   --->   "%src_load_28 = load i5 %src_addr_28" [clefia.c:124]   --->   Operation 167 'load' 'src_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln134_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_64, i1 %tmp_142" [clefia.c:134]   --->   Operation 168 'bitconcatenate' 'or_ln134_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_65, i1 %tmp_144" [clefia.c:134]   --->   Operation 169 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (1.78ns)   --->   "%add_ln124_74 = add i5 %dst_offset_read, i5 6" [clefia.c:124]   --->   Operation 170 'add' 'add_ln124_74' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln124_77 = zext i5 %add_ln124_74" [clefia.c:124]   --->   Operation 171 'zext' 'zext_ln124_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%dst_addr_27 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_77" [clefia.c:124]   --->   Operation 172 'getelementptr' 'dst_addr_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/2] (2.32ns)   --->   "%src_load_27 = load i5 %src_addr_27" [clefia.c:124]   --->   Operation 173 'load' 'src_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_139 = xor i8 %src_load_27, i8 %x_assign_s" [clefia.c:124]   --->   Operation 174 'xor' 'xor_ln124_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_140 = xor i8 %xor_ln124_139, i8 %z_20" [clefia.c:124]   --->   Operation 175 'xor' 'xor_ln124_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_141 = xor i8 %or_ln, i8 %x_assign_27" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_142 = xor i8 %xor_ln124_141, i8 %or_ln134_6" [clefia.c:124]   --->   Operation 177 'xor' 'xor_ln124_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_43 = xor i8 %xor_ln124_142, i8 %xor_ln124_140" [clefia.c:124]   --->   Operation 178 'xor' 'xor_ln124_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (1.78ns)   --->   "%add_ln124_76 = add i5 %dst_offset_read, i5 7" [clefia.c:124]   --->   Operation 179 'add' 'add_ln124_76' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln124_79 = zext i5 %add_ln124_76" [clefia.c:124]   --->   Operation 180 'zext' 'zext_ln124_79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%dst_addr_28 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_79" [clefia.c:124]   --->   Operation 181 'getelementptr' 'dst_addr_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_43, i5 %dst_addr_27" [clefia.c:124]   --->   Operation 182 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 183 [1/2] (2.32ns)   --->   "%src_load_28 = load i5 %src_addr_28" [clefia.c:124]   --->   Operation 183 'load' 'src_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_143 = xor i8 %src_load_28, i8 %x_assign_28" [clefia.c:124]   --->   Operation 184 'xor' 'xor_ln124_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_144 = xor i8 %xor_ln124_143, i8 %z_21" [clefia.c:124]   --->   Operation 185 'xor' 'xor_ln124_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_145 = xor i8 %x_assign_26, i8 %or_ln" [clefia.c:124]   --->   Operation 186 'xor' 'xor_ln124_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_44)   --->   "%xor_ln124_146 = xor i8 %xor_ln124_145, i8 %or_ln134_6" [clefia.c:124]   --->   Operation 187 'xor' 'xor_ln124_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_44 = xor i8 %xor_ln124_146, i8 %xor_ln124_144" [clefia.c:124]   --->   Operation 188 'xor' 'xor_ln124_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_44, i5 %dst_addr_28" [clefia.c:124]   --->   Operation 189 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [clefia.c:163]   --->   Operation 190 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.1ns
The critical path consists of the following:
	wire read operation ('src_offset_read') on port 'src_offset' [10]  (0 ns)
	'add' operation ('add_ln124', clefia.c:124) [19]  (1.78 ns)
	'getelementptr' operation ('a', clefia.c:124) [21]  (0 ns)
	'load' operation ('src_load_22', clefia.c:124) on array 'src' [31]  (2.32 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_66', clefia.c:124) [23]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:124) [25]  (0 ns)
	'load' operation ('rk_load_19', clefia.c:124) on array 'rk' [35]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln124_68', clefia.c:124) [32]  (1.92 ns)
	'getelementptr' operation ('b', clefia.c:124) [34]  (0 ns)
	'load' operation ('rk_load_20', clefia.c:124) on array 'rk' [44]  (3.25 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:150) on array 'clefia_s0' [51]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [93]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [99]  (1.25 ns)

 <State 5>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:151) on array 'clefia_s1' [54]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [63]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [105]  (1.25 ns)

 <State 6>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:152) on array 'clefia_s0' [57]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [69]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [75]  (1.25 ns)

 <State 7>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:153) on array 'clefia_s1' [60]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [81]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [87]  (1.25 ns)
	'xor' operation ('xor_ln124_134', clefia.c:124) [134]  (0.99 ns)

 <State 8>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_25', clefia.c:124) on array 'src' [131]  (2.32 ns)
	'xor' operation ('xor_ln124_132', clefia.c:124) [132]  (0 ns)
	'xor' operation ('xor_ln124_133', clefia.c:124) [133]  (0 ns)
	'xor' operation ('xor_ln124_41', clefia.c:124) [136]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_41', clefia.c:124 on array 'dst' [140]  (2.32 ns)

 <State 9>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_27', clefia.c:124) on array 'src' [156]  (2.32 ns)
	'xor' operation ('xor_ln124_139', clefia.c:124) [157]  (0 ns)
	'xor' operation ('xor_ln124_140', clefia.c:124) [158]  (0 ns)
	'xor' operation ('xor_ln124_43', clefia.c:124) [161]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_43', clefia.c:124 on array 'dst' [165]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
