INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XILINX/project/project_2/project_2.srcs/sources_1/new/adder_1_constructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_1_constructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XILINX/project/project_2/project_2.srcs/sim_1/new/test_adder_1_constructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_adder_1_constructure
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XILINX/project/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
