<stg><name>correlator</name>


<trans_list>

<trans id="808" from="1" to="2">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="2" to="3">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="3" to="4">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="4" to="5">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader932.preheader:8  %pnseq_len_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %pnseq_len_V)

]]></Node>
<StgValue><ssdm name="pnseq_len_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader932.preheader:9  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

]]></Node>
<StgValue><ssdm name="start_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1">
<![CDATA[
.preheader932.preheader:21  %currentwrState_load = load i1* @currentwrState, align 1

]]></Node>
<StgValue><ssdm name="currentwrState_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24">
<![CDATA[
.preheader932.preheader:23  %p_Val2_s = load i24* @data_valid_reg_V, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10">
<![CDATA[
.preheader932.preheader:24  %pnseq_len_reg_V_load = load i10* @pnseq_len_reg_V, align 2

]]></Node>
<StgValue><ssdm name="pnseq_len_reg_V_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader932.preheader:25  br i1 %currentwrState_load, label %._crit_edge1009, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="currentwrState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:0  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="currentwrState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_8, label %1, label %._crit_edge1008

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="currentwrState_load" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @currentwrState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge1009:0  %lhs_V_cast = zext i10 %pnseq_len_reg_V_load to i11

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge1009:1  %r_V = add i11 %lhs_V_cast, -1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge1009:2  %out_sample_cnt_V_loa = load i10* @out_sample_cnt_V, align 2

]]></Node>
<StgValue><ssdm name="out_sample_cnt_V_loa"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge1009:3  %tmp_8_cast = zext i10 %out_sample_cnt_V_loa to i11

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge1009:4  %tmp_last_V = icmp eq i11 %tmp_8_cast, %r_V

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1009:5  %tmp_s = add i10 %out_sample_cnt_V_loa, 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge1009:6  %storemerge = select i1 %tmp_last_V, i10 0, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1009:7  store i10 %storemerge, i10* @out_sample_cnt_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
._crit_edge1009:8  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1009:9  store i1 %tmp_6, i1* @currentwrState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="20" op_0_bw="20">
<![CDATA[
._crit_edge1007:6  %sum_reg_i_V_load = load i20* @sum_reg_i_V, align 4

]]></Node>
<StgValue><ssdm name="sum_reg_i_V_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="40" op_0_bw="20">
<![CDATA[
._crit_edge1007:7  %lhs_V_10_cast = sext i20 %sum_reg_i_V_load to i40

]]></Node>
<StgValue><ssdm name="lhs_V_10_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1007:8  %r_V_2 = mul i40 %lhs_V_10_cast, %lhs_V_10_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="20" op_0_bw="20">
<![CDATA[
._crit_edge1007:10  %sum_reg_q_V_load = load i20* @sum_reg_q_V, align 4

]]></Node>
<StgValue><ssdm name="sum_reg_q_V_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="40" op_0_bw="20">
<![CDATA[
._crit_edge1007:11  %lhs_V_11_cast = sext i20 %sum_reg_q_V_load to i40

]]></Node>
<StgValue><ssdm name="lhs_V_11_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1007:12  %r_V_3 = mul i40 %lhs_V_11_cast, %lhs_V_11_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="19" op_0_bw="19">
<![CDATA[
._crit_edge1007:14  %sum3_reg_i_V_0_load = load i19* @sum3_reg_i_V_0, align 4

]]></Node>
<StgValue><ssdm name="sum3_reg_i_V_0_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="20" op_0_bw="19">
<![CDATA[
._crit_edge1007:15  %lhs_V = sext i19 %sum3_reg_i_V_0_load to i20

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="19" op_0_bw="19">
<![CDATA[
._crit_edge1007:16  %sum3_reg_i_V_1_load = load i19* @sum3_reg_i_V_1, align 4

]]></Node>
<StgValue><ssdm name="sum3_reg_i_V_1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="20" op_0_bw="19">
<![CDATA[
._crit_edge1007:17  %rhs_V = sext i19 %sum3_reg_i_V_1_load to i20

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge1007:18  %r_V_4 = add nsw i20 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge1007:19  store i20 %r_V_4, i20* @sum_reg_i_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="19" op_0_bw="19">
<![CDATA[
._crit_edge1007:20  %sum3_reg_q_V_0_load = load i19* @sum3_reg_q_V_0, align 4

]]></Node>
<StgValue><ssdm name="sum3_reg_q_V_0_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="20" op_0_bw="19">
<![CDATA[
._crit_edge1007:21  %lhs_V_1 = sext i19 %sum3_reg_q_V_0_load to i20

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="19" op_0_bw="19">
<![CDATA[
._crit_edge1007:22  %sum3_reg_q_V_1_load = load i19* @sum3_reg_q_V_1, align 4

]]></Node>
<StgValue><ssdm name="sum3_reg_q_V_1_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="20" op_0_bw="19">
<![CDATA[
._crit_edge1007:23  %rhs_V_1 = sext i19 %sum3_reg_q_V_1_load to i20

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge1007:24  %r_V_5 = add nsw i20 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge1007:25  store i20 %r_V_5, i20* @sum_reg_q_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge1007:26  %sum2_reg_i_V_0_load = load i18* @sum2_reg_i_V_0, align 8

]]></Node>
<StgValue><ssdm name="sum2_reg_i_V_0_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge1007:27  %lhs_V_6 = sext i18 %sum2_reg_i_V_0_load to i19

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge1007:28  %sum2_reg_i_V_1_load = load i18* @sum2_reg_i_V_1, align 4

]]></Node>
<StgValue><ssdm name="sum2_reg_i_V_1_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge1007:29  %rhs_V_5 = sext i18 %sum2_reg_i_V_1_load to i19

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1007:30  %r_V_6 = add nsw i19 %rhs_V_5, %lhs_V_6

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1007:31  store i19 %r_V_6, i19* @sum3_reg_i_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge1007:32  %sum2_reg_q_V_0_load = load i18* @sum2_reg_q_V_0, align 8

]]></Node>
<StgValue><ssdm name="sum2_reg_q_V_0_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge1007:33  %lhs_V_7 = sext i18 %sum2_reg_q_V_0_load to i19

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge1007:34  %sum2_reg_q_V_1_load = load i18* @sum2_reg_q_V_1, align 4

]]></Node>
<StgValue><ssdm name="sum2_reg_q_V_1_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge1007:35  %rhs_V_6 = sext i18 %sum2_reg_q_V_1_load to i19

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1007:36  %r_V_7 = add nsw i19 %rhs_V_6, %lhs_V_7

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1007:37  store i19 %r_V_7, i19* @sum3_reg_q_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge1007:38  %sum2_reg_i_V_2_load = load i18* @sum2_reg_i_V_2, align 8

]]></Node>
<StgValue><ssdm name="sum2_reg_i_V_2_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge1007:39  %lhs_V_6_1 = sext i18 %sum2_reg_i_V_2_load to i19

]]></Node>
<StgValue><ssdm name="lhs_V_6_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge1007:40  %sum2_reg_i_V_3_load = load i18* @sum2_reg_i_V_3, align 4

]]></Node>
<StgValue><ssdm name="sum2_reg_i_V_3_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge1007:41  %rhs_V_5_1 = sext i18 %sum2_reg_i_V_3_load to i19

]]></Node>
<StgValue><ssdm name="rhs_V_5_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1007:42  %r_V_6_1 = add nsw i19 %rhs_V_5_1, %lhs_V_6_1

]]></Node>
<StgValue><ssdm name="r_V_6_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1007:43  store i19 %r_V_6_1, i19* @sum3_reg_i_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge1007:44  %sum2_reg_q_V_2_load = load i18* @sum2_reg_q_V_2, align 8

]]></Node>
<StgValue><ssdm name="sum2_reg_q_V_2_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge1007:45  %lhs_V_7_1 = sext i18 %sum2_reg_q_V_2_load to i19

]]></Node>
<StgValue><ssdm name="lhs_V_7_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="18">
<![CDATA[
._crit_edge1007:46  %sum2_reg_q_V_3_load = load i18* @sum2_reg_q_V_3, align 4

]]></Node>
<StgValue><ssdm name="sum2_reg_q_V_3_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge1007:47  %rhs_V_6_1 = sext i18 %sum2_reg_q_V_3_load to i19

]]></Node>
<StgValue><ssdm name="rhs_V_6_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1007:48  %r_V_7_1 = add nsw i19 %rhs_V_6_1, %lhs_V_7_1

]]></Node>
<StgValue><ssdm name="r_V_7_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge1007:49  store i19 %r_V_7_1, i19* @sum3_reg_q_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:50  %sum1_reg_i_V_0_load = load i17* @sum1_reg_i_V_0, align 16

]]></Node>
<StgValue><ssdm name="sum1_reg_i_V_0_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:51  %lhs_V_8 = sext i17 %sum1_reg_i_V_0_load to i18

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:52  %sum1_reg_i_V_1_load = load i17* @sum1_reg_i_V_1, align 4

]]></Node>
<StgValue><ssdm name="sum1_reg_i_V_1_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:53  %rhs_V_7 = sext i17 %sum1_reg_i_V_1_load to i18

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:54  %r_V_8 = add nsw i18 %rhs_V_7, %lhs_V_8

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:55  store i18 %r_V_8, i18* @sum2_reg_i_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:56  %sum1_reg_q_V_0_load = load i17* @sum1_reg_q_V_0, align 16

]]></Node>
<StgValue><ssdm name="sum1_reg_q_V_0_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:57  %lhs_V_9 = sext i17 %sum1_reg_q_V_0_load to i18

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:58  %sum1_reg_q_V_1_load = load i17* @sum1_reg_q_V_1, align 4

]]></Node>
<StgValue><ssdm name="sum1_reg_q_V_1_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:59  %rhs_V_8 = sext i17 %sum1_reg_q_V_1_load to i18

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:60  %r_V_9 = add nsw i18 %rhs_V_8, %lhs_V_9

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:61  store i18 %r_V_9, i18* @sum2_reg_q_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:62  %sum1_reg_i_V_2_load = load i17* @sum1_reg_i_V_2, align 8

]]></Node>
<StgValue><ssdm name="sum1_reg_i_V_2_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:63  %lhs_V_8_1 = sext i17 %sum1_reg_i_V_2_load to i18

]]></Node>
<StgValue><ssdm name="lhs_V_8_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:64  %sum1_reg_i_V_3_load = load i17* @sum1_reg_i_V_3, align 4

]]></Node>
<StgValue><ssdm name="sum1_reg_i_V_3_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:65  %rhs_V_7_1 = sext i17 %sum1_reg_i_V_3_load to i18

]]></Node>
<StgValue><ssdm name="rhs_V_7_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:66  %r_V_8_1 = add nsw i18 %rhs_V_7_1, %lhs_V_8_1

]]></Node>
<StgValue><ssdm name="r_V_8_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:67  store i18 %r_V_8_1, i18* @sum2_reg_i_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:68  %sum1_reg_q_V_2_load = load i17* @sum1_reg_q_V_2, align 8

]]></Node>
<StgValue><ssdm name="sum1_reg_q_V_2_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:69  %lhs_V_9_1 = sext i17 %sum1_reg_q_V_2_load to i18

]]></Node>
<StgValue><ssdm name="lhs_V_9_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:70  %sum1_reg_q_V_3_load = load i17* @sum1_reg_q_V_3, align 4

]]></Node>
<StgValue><ssdm name="sum1_reg_q_V_3_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:71  %rhs_V_8_1 = sext i17 %sum1_reg_q_V_3_load to i18

]]></Node>
<StgValue><ssdm name="rhs_V_8_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:72  %r_V_9_1 = add nsw i18 %rhs_V_8_1, %lhs_V_9_1

]]></Node>
<StgValue><ssdm name="r_V_9_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:73  store i18 %r_V_9_1, i18* @sum2_reg_q_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:74  %sum1_reg_i_V_4_load = load i17* @sum1_reg_i_V_4, align 16

]]></Node>
<StgValue><ssdm name="sum1_reg_i_V_4_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:75  %lhs_V_8_2 = sext i17 %sum1_reg_i_V_4_load to i18

]]></Node>
<StgValue><ssdm name="lhs_V_8_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:76  %sum1_reg_i_V_5_load = load i17* @sum1_reg_i_V_5, align 4

]]></Node>
<StgValue><ssdm name="sum1_reg_i_V_5_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:77  %rhs_V_7_2 = sext i17 %sum1_reg_i_V_5_load to i18

]]></Node>
<StgValue><ssdm name="rhs_V_7_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:78  %r_V_8_2 = add nsw i18 %rhs_V_7_2, %lhs_V_8_2

]]></Node>
<StgValue><ssdm name="r_V_8_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:79  store i18 %r_V_8_2, i18* @sum2_reg_i_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:80  %sum1_reg_q_V_4_load = load i17* @sum1_reg_q_V_4, align 16

]]></Node>
<StgValue><ssdm name="sum1_reg_q_V_4_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:81  %lhs_V_9_2 = sext i17 %sum1_reg_q_V_4_load to i18

]]></Node>
<StgValue><ssdm name="lhs_V_9_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:82  %sum1_reg_q_V_5_load = load i17* @sum1_reg_q_V_5, align 4

]]></Node>
<StgValue><ssdm name="sum1_reg_q_V_5_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:83  %rhs_V_8_2 = sext i17 %sum1_reg_q_V_5_load to i18

]]></Node>
<StgValue><ssdm name="rhs_V_8_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:84  %r_V_9_2 = add nsw i18 %rhs_V_8_2, %lhs_V_9_2

]]></Node>
<StgValue><ssdm name="r_V_9_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:85  store i18 %r_V_9_2, i18* @sum2_reg_q_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:86  %sum1_reg_i_V_6_load = load i17* @sum1_reg_i_V_6, align 8

]]></Node>
<StgValue><ssdm name="sum1_reg_i_V_6_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:87  %lhs_V_8_3 = sext i17 %sum1_reg_i_V_6_load to i18

]]></Node>
<StgValue><ssdm name="lhs_V_8_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:88  %sum1_reg_i_V_7_load = load i17* @sum1_reg_i_V_7, align 4

]]></Node>
<StgValue><ssdm name="sum1_reg_i_V_7_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:89  %rhs_V_7_3 = sext i17 %sum1_reg_i_V_7_load to i18

]]></Node>
<StgValue><ssdm name="rhs_V_7_3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:90  %r_V_8_3 = add nsw i18 %rhs_V_7_3, %lhs_V_8_3

]]></Node>
<StgValue><ssdm name="r_V_8_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:91  store i18 %r_V_8_3, i18* @sum2_reg_i_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:92  %sum1_reg_q_V_6_load = load i17* @sum1_reg_q_V_6, align 8

]]></Node>
<StgValue><ssdm name="sum1_reg_q_V_6_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:93  %lhs_V_9_3 = sext i17 %sum1_reg_q_V_6_load to i18

]]></Node>
<StgValue><ssdm name="lhs_V_9_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="17" op_0_bw="17">
<![CDATA[
._crit_edge1007:94  %sum1_reg_q_V_7_load = load i17* @sum1_reg_q_V_7, align 4

]]></Node>
<StgValue><ssdm name="sum1_reg_q_V_7_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="17">
<![CDATA[
._crit_edge1007:95  %rhs_V_8_3 = sext i17 %sum1_reg_q_V_7_load to i18

]]></Node>
<StgValue><ssdm name="rhs_V_8_3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:96  %r_V_9_3 = add nsw i18 %rhs_V_8_3, %lhs_V_9_3

]]></Node>
<StgValue><ssdm name="r_V_9_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge1007:97  store i18 %r_V_9_3, i18* @sum2_reg_q_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:98  %adder_in_reg_i_V_0_l = load i16* @adder_in_reg_i_V_0, align 16

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_0_l"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:99  %lhs_V_s = sext i16 %adder_in_reg_i_V_0_l to i17

]]></Node>
<StgValue><ssdm name="lhs_V_s"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:100  %adder_in_reg_i_V_1_l = load i16* @adder_in_reg_i_V_1, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_1_l"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:101  %rhs_V_9 = sext i16 %adder_in_reg_i_V_1_l to i17

]]></Node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:102  %r_V_s = add nsw i17 %rhs_V_9, %lhs_V_s

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:103  store i17 %r_V_s, i17* @sum1_reg_i_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:104  %adder_in_reg_q_V_0_l = load i16* @adder_in_reg_q_V_0, align 16

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_0_l"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:105  %lhs_V_2 = sext i16 %adder_in_reg_q_V_0_l to i17

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:106  %adder_in_reg_q_V_1_l = load i16* @adder_in_reg_q_V_1, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_1_l"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:107  %rhs_V_s = sext i16 %adder_in_reg_q_V_1_l to i17

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:108  %r_V_10 = add nsw i17 %rhs_V_s, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:109  store i17 %r_V_10, i17* @sum1_reg_q_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:110  %adder_in_reg_i_V_2_l = load i16* @adder_in_reg_i_V_2, align 4

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_2_l"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:111  %lhs_V_10_1 = sext i16 %adder_in_reg_i_V_2_l to i17

]]></Node>
<StgValue><ssdm name="lhs_V_10_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:112  %adder_in_reg_i_V_3_l = load i16* @adder_in_reg_i_V_3, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_3_l"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:113  %rhs_V_9_1 = sext i16 %adder_in_reg_i_V_3_l to i17

]]></Node>
<StgValue><ssdm name="rhs_V_9_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:114  %r_V_10_1 = add nsw i17 %rhs_V_9_1, %lhs_V_10_1

]]></Node>
<StgValue><ssdm name="r_V_10_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:115  store i17 %r_V_10_1, i17* @sum1_reg_i_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:116  %adder_in_reg_q_V_2_l = load i16* @adder_in_reg_q_V_2, align 4

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_2_l"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:117  %lhs_V_11_1 = sext i16 %adder_in_reg_q_V_2_l to i17

]]></Node>
<StgValue><ssdm name="lhs_V_11_1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:118  %adder_in_reg_q_V_3_l = load i16* @adder_in_reg_q_V_3, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_3_l"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:119  %rhs_V_10_1 = sext i16 %adder_in_reg_q_V_3_l to i17

]]></Node>
<StgValue><ssdm name="rhs_V_10_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:120  %r_V_11_1 = add nsw i17 %rhs_V_10_1, %lhs_V_11_1

]]></Node>
<StgValue><ssdm name="r_V_11_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:121  store i17 %r_V_11_1, i17* @sum1_reg_q_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:122  %adder_in_reg_i_V_4_l = load i16* @adder_in_reg_i_V_4, align 8

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_4_l"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:123  %lhs_V_10_2 = sext i16 %adder_in_reg_i_V_4_l to i17

]]></Node>
<StgValue><ssdm name="lhs_V_10_2"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:124  %adder_in_reg_i_V_5_l = load i16* @adder_in_reg_i_V_5, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_5_l"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:125  %rhs_V_9_2 = sext i16 %adder_in_reg_i_V_5_l to i17

]]></Node>
<StgValue><ssdm name="rhs_V_9_2"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:126  %r_V_10_2 = add nsw i17 %rhs_V_9_2, %lhs_V_10_2

]]></Node>
<StgValue><ssdm name="r_V_10_2"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:127  store i17 %r_V_10_2, i17* @sum1_reg_i_V_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:128  %adder_in_reg_q_V_4_l = load i16* @adder_in_reg_q_V_4, align 8

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_4_l"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:129  %lhs_V_11_2 = sext i16 %adder_in_reg_q_V_4_l to i17

]]></Node>
<StgValue><ssdm name="lhs_V_11_2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:130  %adder_in_reg_q_V_5_l = load i16* @adder_in_reg_q_V_5, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_5_l"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:131  %rhs_V_10_2 = sext i16 %adder_in_reg_q_V_5_l to i17

]]></Node>
<StgValue><ssdm name="rhs_V_10_2"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:132  %r_V_11_2 = add nsw i17 %rhs_V_10_2, %lhs_V_11_2

]]></Node>
<StgValue><ssdm name="r_V_11_2"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:133  store i17 %r_V_11_2, i17* @sum1_reg_q_V_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:134  %adder_in_reg_i_V_6_l = load i16* @adder_in_reg_i_V_6, align 4

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_6_l"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:135  %lhs_V_10_3 = sext i16 %adder_in_reg_i_V_6_l to i17

]]></Node>
<StgValue><ssdm name="lhs_V_10_3"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:136  %adder_in_reg_i_V_7_l = load i16* @adder_in_reg_i_V_7, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_7_l"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:137  %rhs_V_9_3 = sext i16 %adder_in_reg_i_V_7_l to i17

]]></Node>
<StgValue><ssdm name="rhs_V_9_3"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:138  %r_V_10_3 = add nsw i17 %rhs_V_9_3, %lhs_V_10_3

]]></Node>
<StgValue><ssdm name="r_V_10_3"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:139  store i17 %r_V_10_3, i17* @sum1_reg_i_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:140  %adder_in_reg_q_V_6_l = load i16* @adder_in_reg_q_V_6, align 4

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_6_l"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:141  %lhs_V_11_3 = sext i16 %adder_in_reg_q_V_6_l to i17

]]></Node>
<StgValue><ssdm name="lhs_V_11_3"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:142  %adder_in_reg_q_V_7_l = load i16* @adder_in_reg_q_V_7, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_7_l"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:143  %rhs_V_10_3 = sext i16 %adder_in_reg_q_V_7_l to i17

]]></Node>
<StgValue><ssdm name="rhs_V_10_3"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:144  %r_V_11_3 = add nsw i17 %rhs_V_10_3, %lhs_V_11_3

]]></Node>
<StgValue><ssdm name="r_V_11_3"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:145  store i17 %r_V_11_3, i17* @sum1_reg_q_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:146  %adder_in_reg_i_V_8_l = load i16* @adder_in_reg_i_V_8, align 16

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_8_l"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:147  %lhs_V_10_4 = sext i16 %adder_in_reg_i_V_8_l to i17

]]></Node>
<StgValue><ssdm name="lhs_V_10_4"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:148  %adder_in_reg_i_V_9_l = load i16* @adder_in_reg_i_V_9, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_9_l"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:149  %rhs_V_9_4 = sext i16 %adder_in_reg_i_V_9_l to i17

]]></Node>
<StgValue><ssdm name="rhs_V_9_4"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:150  %r_V_10_4 = add nsw i17 %rhs_V_9_4, %lhs_V_10_4

]]></Node>
<StgValue><ssdm name="r_V_10_4"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:151  store i17 %r_V_10_4, i17* @sum1_reg_i_V_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:152  %adder_in_reg_q_V_8_l = load i16* @adder_in_reg_q_V_8, align 16

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_8_l"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:153  %lhs_V_11_4 = sext i16 %adder_in_reg_q_V_8_l to i17

]]></Node>
<StgValue><ssdm name="lhs_V_11_4"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:154  %adder_in_reg_q_V_9_l = load i16* @adder_in_reg_q_V_9, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_9_l"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:155  %rhs_V_10_4 = sext i16 %adder_in_reg_q_V_9_l to i17

]]></Node>
<StgValue><ssdm name="rhs_V_10_4"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:156  %r_V_11_4 = add nsw i17 %rhs_V_10_4, %lhs_V_11_4

]]></Node>
<StgValue><ssdm name="r_V_11_4"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:157  store i17 %r_V_11_4, i17* @sum1_reg_q_V_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:158  %adder_in_reg_i_V_10_s = load i16* @adder_in_reg_i_V_10, align 4

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_10_s"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:159  %lhs_V_10_5 = sext i16 %adder_in_reg_i_V_10_s to i17

]]></Node>
<StgValue><ssdm name="lhs_V_10_5"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:160  %adder_in_reg_i_V_11_s = load i16* @adder_in_reg_i_V_11, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_11_s"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:161  %rhs_V_9_5 = sext i16 %adder_in_reg_i_V_11_s to i17

]]></Node>
<StgValue><ssdm name="rhs_V_9_5"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:162  %r_V_10_5 = add nsw i17 %rhs_V_9_5, %lhs_V_10_5

]]></Node>
<StgValue><ssdm name="r_V_10_5"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:163  store i17 %r_V_10_5, i17* @sum1_reg_i_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:164  %adder_in_reg_q_V_10_s = load i16* @adder_in_reg_q_V_10, align 4

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_10_s"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:165  %lhs_V_11_5 = sext i16 %adder_in_reg_q_V_10_s to i17

]]></Node>
<StgValue><ssdm name="lhs_V_11_5"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:166  %adder_in_reg_q_V_11_s = load i16* @adder_in_reg_q_V_11, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_11_s"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:167  %rhs_V_10_5 = sext i16 %adder_in_reg_q_V_11_s to i17

]]></Node>
<StgValue><ssdm name="rhs_V_10_5"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:168  %r_V_11_5 = add nsw i17 %rhs_V_10_5, %lhs_V_11_5

]]></Node>
<StgValue><ssdm name="r_V_11_5"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:169  store i17 %r_V_11_5, i17* @sum1_reg_q_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:170  %adder_in_reg_i_V_12_s = load i16* @adder_in_reg_i_V_12, align 8

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_12_s"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:171  %lhs_V_10_6 = sext i16 %adder_in_reg_i_V_12_s to i17

]]></Node>
<StgValue><ssdm name="lhs_V_10_6"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:172  %adder_in_reg_i_V_13_s = load i16* @adder_in_reg_i_V_13, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_13_s"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:173  %rhs_V_9_6 = sext i16 %adder_in_reg_i_V_13_s to i17

]]></Node>
<StgValue><ssdm name="rhs_V_9_6"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:174  %r_V_10_6 = add nsw i17 %rhs_V_9_6, %lhs_V_10_6

]]></Node>
<StgValue><ssdm name="r_V_10_6"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:175  store i17 %r_V_10_6, i17* @sum1_reg_i_V_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:176  %adder_in_reg_q_V_12_s = load i16* @adder_in_reg_q_V_12, align 8

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_12_s"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:177  %lhs_V_11_6 = sext i16 %adder_in_reg_q_V_12_s to i17

]]></Node>
<StgValue><ssdm name="lhs_V_11_6"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:178  %adder_in_reg_q_V_13_s = load i16* @adder_in_reg_q_V_13, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_13_s"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:179  %rhs_V_10_6 = sext i16 %adder_in_reg_q_V_13_s to i17

]]></Node>
<StgValue><ssdm name="rhs_V_10_6"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:180  %r_V_11_6 = add nsw i17 %rhs_V_10_6, %lhs_V_11_6

]]></Node>
<StgValue><ssdm name="r_V_11_6"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:181  store i17 %r_V_11_6, i17* @sum1_reg_q_V_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:182  %adder_in_reg_i_V_14_s = load i16* @adder_in_reg_i_V_14, align 4

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_14_s"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:183  %lhs_V_10_7 = sext i16 %adder_in_reg_i_V_14_s to i17

]]></Node>
<StgValue><ssdm name="lhs_V_10_7"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:184  %adder_in_reg_i_V_15_s = load i16* @adder_in_reg_i_V_15, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_i_V_15_s"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:185  %rhs_V_9_7 = sext i16 %adder_in_reg_i_V_15_s to i17

]]></Node>
<StgValue><ssdm name="rhs_V_9_7"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:186  %r_V_10_7 = add nsw i17 %rhs_V_9_7, %lhs_V_10_7

]]></Node>
<StgValue><ssdm name="r_V_10_7"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:187  store i17 %r_V_10_7, i17* @sum1_reg_i_V_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:188  %adder_in_reg_q_V_14_s = load i16* @adder_in_reg_q_V_14, align 4

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_14_s"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:189  %lhs_V_11_7 = sext i16 %adder_in_reg_q_V_14_s to i17

]]></Node>
<StgValue><ssdm name="lhs_V_11_7"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:190  %adder_in_reg_q_V_15_s = load i16* @adder_in_reg_q_V_15, align 2

]]></Node>
<StgValue><ssdm name="adder_in_reg_q_V_15_s"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge1007:191  %rhs_V_10_7 = sext i16 %adder_in_reg_q_V_15_s to i17

]]></Node>
<StgValue><ssdm name="rhs_V_10_7"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:192  %r_V_11_7 = add nsw i17 %rhs_V_10_7, %lhs_V_11_7

]]></Node>
<StgValue><ssdm name="r_V_11_7"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge1007:193  store i17 %r_V_11_7, i17* @sum1_reg_q_V_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge1007:194  %tmp_2 = icmp eq i10 %pnseq_len_reg_V_load, 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge1007:195  %product_reg_i_V_0_lo = load i16* @product_reg_i_V_0, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_0_lo"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1007:196  br i1 %tmp_2, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_0_lo, i16* @adder_in_reg_i_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_0_lo = load i16* @product_reg_q_V_0, align 16

]]></Node>
<StgValue><ssdm name="product_reg_q_V_0_lo"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.1:0  %storemerge3 = phi i16 [ %product_reg_q_V_0_lo, %2 ], [ 0, %3 ]

]]></Node>
<StgValue><ssdm name="storemerge3"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.1:1  store i16 %storemerge3, i16* @adder_in_reg_q_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader896.1:2  %tmp_9 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader896.1:3  %icmp = icmp eq i9 %tmp_9, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.1:4  %product_reg_i_V_1_lo = load i16* @product_reg_i_V_1, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_1_lo"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.1:5  br i1 %icmp, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_1_lo, i16* @adder_in_reg_i_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_1_lo = load i16* @product_reg_q_V_1, align 2

]]></Node>
<StgValue><ssdm name="product_reg_q_V_1_lo"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.2:0  %storemerge4 = phi i16 [ 0, %5 ], [ %product_reg_q_V_1_lo, %4 ]

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.2:1  store i16 %storemerge4, i16* @adder_in_reg_q_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader896.2:2  %tmp_26_2 = icmp ugt i10 %pnseq_len_reg_V_load, 2

]]></Node>
<StgValue><ssdm name="tmp_26_2"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.2:3  %product_reg_i_V_2_lo = load i16* @product_reg_i_V_2, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_2_lo"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.2:4  br i1 %tmp_26_2, label %6, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_26_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_26_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_2_lo, i16* @adder_in_reg_i_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_2_lo = load i16* @product_reg_q_V_2, align 4

]]></Node>
<StgValue><ssdm name="product_reg_q_V_2_lo"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_26_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.3:0  %storemerge5 = phi i16 [ %product_reg_q_V_2_lo, %6 ], [ 0, %7 ]

]]></Node>
<StgValue><ssdm name="storemerge5"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.3:1  store i16 %storemerge5, i16* @adder_in_reg_q_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader896.3:2  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader896.3:3  %icmp6 = icmp eq i8 %tmp_10, 0

]]></Node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.3:4  %product_reg_i_V_3_lo = load i16* @product_reg_i_V_3, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_3_lo"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.3:5  br i1 %icmp6, label %9, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_3_lo, i16* @adder_in_reg_i_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_3_lo = load i16* @product_reg_q_V_3, align 2

]]></Node>
<StgValue><ssdm name="product_reg_q_V_3_lo"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.4:0  %storemerge6 = phi i16 [ 0, %9 ], [ %product_reg_q_V_3_lo, %8 ]

]]></Node>
<StgValue><ssdm name="storemerge6"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.4:1  store i16 %storemerge6, i16* @adder_in_reg_q_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader896.4:2  %tmp_26_4 = icmp ugt i10 %pnseq_len_reg_V_load, 4

]]></Node>
<StgValue><ssdm name="tmp_26_4"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.4:3  %product_reg_i_V_4_lo = load i16* @product_reg_i_V_4, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_4_lo"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.4:4  br i1 %tmp_26_4, label %10, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_26_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_26_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_4_lo, i16* @adder_in_reg_i_V_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_4_lo = load i16* @product_reg_q_V_4, align 8

]]></Node>
<StgValue><ssdm name="product_reg_q_V_4_lo"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_26_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.5:0  %storemerge7 = phi i16 [ %product_reg_q_V_4_lo, %10 ], [ 0, %11 ]

]]></Node>
<StgValue><ssdm name="storemerge7"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.5:1  store i16 %storemerge7, i16* @adder_in_reg_q_V_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader896.5:2  %tmp_26_5 = icmp ugt i10 %pnseq_len_reg_V_load, 5

]]></Node>
<StgValue><ssdm name="tmp_26_5"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.5:3  %product_reg_i_V_5_lo = load i16* @product_reg_i_V_5, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_5_lo"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.5:4  br i1 %tmp_26_5, label %12, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_26_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_26_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_26_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_5_lo, i16* @adder_in_reg_i_V_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_26_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_5_lo = load i16* @product_reg_q_V_5, align 2

]]></Node>
<StgValue><ssdm name="product_reg_q_V_5_lo"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_26_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.6:0  %storemerge8 = phi i16 [ 0, %13 ], [ %product_reg_q_V_5_lo, %12 ]

]]></Node>
<StgValue><ssdm name="storemerge8"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.6:1  store i16 %storemerge8, i16* @adder_in_reg_q_V_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader896.6:2  %tmp_26_6 = icmp ugt i10 %pnseq_len_reg_V_load, 6

]]></Node>
<StgValue><ssdm name="tmp_26_6"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.6:3  %product_reg_i_V_6_lo = load i16* @product_reg_i_V_6, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_6_lo"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.6:4  br i1 %tmp_26_6, label %14, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_26_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_26_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_26_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_6_lo, i16* @adder_in_reg_i_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_26_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_6_lo = load i16* @product_reg_q_V_6, align 4

]]></Node>
<StgValue><ssdm name="product_reg_q_V_6_lo"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_26_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.7:0  %storemerge9 = phi i16 [ %product_reg_q_V_6_lo, %14 ], [ 0, %15 ]

]]></Node>
<StgValue><ssdm name="storemerge9"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.7:1  store i16 %storemerge9, i16* @adder_in_reg_q_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader896.7:2  %tmp_11 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader896.7:3  %icmp9 = icmp eq i7 %tmp_11, 0

]]></Node>
<StgValue><ssdm name="icmp9"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.7:4  %product_reg_i_V_7_lo = load i16* @product_reg_i_V_7, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_7_lo"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.7:5  br i1 %icmp9, label %17, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="icmp9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_7_lo, i16* @adder_in_reg_i_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="icmp9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_7_lo = load i16* @product_reg_q_V_7, align 2

]]></Node>
<StgValue><ssdm name="product_reg_q_V_7_lo"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="icmp9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.8:0  %storemerge2 = phi i16 [ 0, %17 ], [ %product_reg_q_V_7_lo, %16 ]

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.8:1  store i16 %storemerge2, i16* @adder_in_reg_q_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader896.8:2  %tmp_26_8 = icmp ugt i10 %pnseq_len_reg_V_load, 8

]]></Node>
<StgValue><ssdm name="tmp_26_8"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.8:3  %product_reg_i_V_8_lo = load i16* @product_reg_i_V_8, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_8_lo"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.8:4  br i1 %tmp_26_8, label %18, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_26_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_26_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_26_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_8_lo, i16* @adder_in_reg_i_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_26_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_8_lo = load i16* @product_reg_q_V_8, align 16

]]></Node>
<StgValue><ssdm name="product_reg_q_V_8_lo"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_26_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.9:0  %storemerge10 = phi i16 [ %product_reg_q_V_8_lo, %18 ], [ 0, %19 ]

]]></Node>
<StgValue><ssdm name="storemerge10"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.9:1  store i16 %storemerge10, i16* @adder_in_reg_q_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader896.9:2  %tmp_26_9 = icmp ugt i10 %pnseq_len_reg_V_load, 9

]]></Node>
<StgValue><ssdm name="tmp_26_9"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.9:3  %product_reg_i_V_9_lo = load i16* @product_reg_i_V_9, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_9_lo"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.9:4  br i1 %tmp_26_9, label %20, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_26_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_26_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_26_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_9_lo, i16* @adder_in_reg_i_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_26_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_9_lo = load i16* @product_reg_q_V_9, align 2

]]></Node>
<StgValue><ssdm name="product_reg_q_V_9_lo"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_26_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.10:0  %storemerge11 = phi i16 [ 0, %21 ], [ %product_reg_q_V_9_lo, %20 ]

]]></Node>
<StgValue><ssdm name="storemerge11"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.10:1  store i16 %storemerge11, i16* @adder_in_reg_q_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader896.10:2  %tmp_26_s = icmp ugt i10 %pnseq_len_reg_V_load, 10

]]></Node>
<StgValue><ssdm name="tmp_26_s"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.10:3  %product_reg_i_V_10_l = load i16* @product_reg_i_V_10, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_10_l"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.10:4  br i1 %tmp_26_s, label %22, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_26_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_26_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_26_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_10_l, i16* @adder_in_reg_i_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_26_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_10_l = load i16* @product_reg_q_V_10, align 4

]]></Node>
<StgValue><ssdm name="product_reg_q_V_10_l"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_26_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.11:0  %storemerge12 = phi i16 [ %product_reg_q_V_10_l, %22 ], [ 0, %23 ]

]]></Node>
<StgValue><ssdm name="storemerge12"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.11:1  store i16 %storemerge12, i16* @adder_in_reg_q_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader896.11:2  %tmp_26_1 = icmp ugt i10 %pnseq_len_reg_V_load, 11

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.11:3  %product_reg_i_V_11_l = load i16* @product_reg_i_V_11, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_11_l"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.11:4  br i1 %tmp_26_1, label %24, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_26_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_11_l, i16* @adder_in_reg_i_V_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_11_l = load i16* @product_reg_q_V_11, align 2

]]></Node>
<StgValue><ssdm name="product_reg_q_V_11_l"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_26_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.12:0  %storemerge13 = phi i16 [ 0, %25 ], [ %product_reg_q_V_11_l, %24 ]

]]></Node>
<StgValue><ssdm name="storemerge13"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.12:1  store i16 %storemerge13, i16* @adder_in_reg_q_V_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader896.12:2  %tmp_26_3 = icmp ugt i10 %pnseq_len_reg_V_load, 12

]]></Node>
<StgValue><ssdm name="tmp_26_3"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.12:3  %product_reg_i_V_12_l = load i16* @product_reg_i_V_12, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_12_l"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.12:4  br i1 %tmp_26_3, label %26, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_26_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_26_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_26_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_12_l, i16* @adder_in_reg_i_V_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_26_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_12_l = load i16* @product_reg_q_V_12, align 8

]]></Node>
<StgValue><ssdm name="product_reg_q_V_12_l"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_26_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.13:0  %storemerge14 = phi i16 [ %product_reg_q_V_12_l, %26 ], [ 0, %27 ]

]]></Node>
<StgValue><ssdm name="storemerge14"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.13:1  store i16 %storemerge14, i16* @adder_in_reg_q_V_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader896.13:2  %tmp_26_7 = icmp ugt i10 %pnseq_len_reg_V_load, 13

]]></Node>
<StgValue><ssdm name="tmp_26_7"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.13:3  %product_reg_i_V_13_l = load i16* @product_reg_i_V_13, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_13_l"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.13:4  br i1 %tmp_26_7, label %28, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_26_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_26_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_26_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_13_l, i16* @adder_in_reg_i_V_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_26_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_13_l = load i16* @product_reg_q_V_13, align 2

]]></Node>
<StgValue><ssdm name="product_reg_q_V_13_l"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_26_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.14:0  %storemerge15 = phi i16 [ 0, %29 ], [ %product_reg_q_V_13_l, %28 ]

]]></Node>
<StgValue><ssdm name="storemerge15"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.14:1  store i16 %storemerge15, i16* @adder_in_reg_q_V_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader896.14:2  %tmp_26_10 = icmp ugt i10 %pnseq_len_reg_V_load, 14

]]></Node>
<StgValue><ssdm name="tmp_26_10"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.14:3  %product_reg_i_V_14_l = load i16* @product_reg_i_V_14, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_14_l"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.14:4  br i1 %tmp_26_10, label %30, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_26_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_26_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_26_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_14_l, i16* @adder_in_reg_i_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_26_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_14_l = load i16* @product_reg_q_V_14, align 4

]]></Node>
<StgValue><ssdm name="product_reg_q_V_14_l"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_26_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.15:0  %storemerge16 = phi i16 [ %product_reg_q_V_14_l, %30 ], [ 0, %31 ]

]]></Node>
<StgValue><ssdm name="storemerge16"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.15:1  store i16 %storemerge16, i16* @adder_in_reg_q_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader896.15:2  %tmp_12 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader896.15:3  %icmp1 = icmp eq i6 %tmp_12, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.15:4  %product_reg_i_V_15_l = load i16* @product_reg_i_V_15, align 2

]]></Node>
<StgValue><ssdm name="product_reg_i_V_15_l"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.15:5  br i1 %icmp1, label %33, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %product_reg_i_V_15_l, i16* @adder_in_reg_i_V_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16">
<![CDATA[
:1  %product_reg_q_V_15_l = load i16* @product_reg_q_V_15, align 2

]]></Node>
<StgValue><ssdm name="product_reg_q_V_15_l"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader896.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @adder_in_reg_i_V_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader896.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader896.16:0  %storemerge17 = phi i16 [ 0, %33 ], [ %product_reg_q_V_15_l, %32 ]

]]></Node>
<StgValue><ssdm name="storemerge17"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader896.16:1  store i16 %storemerge17, i16* @adder_in_reg_q_V_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1">
<![CDATA[
.preheader896.16:2  %pn_seq_V_0_load = load i1* @pn_seq_V_0, align 16

]]></Node>
<StgValue><ssdm name="pn_seq_V_0_load"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.16:3  %data_reg_i_V_0_load = load i16* @data_reg_i_V_0, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_0_load"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16">
<![CDATA[
.preheader896.16:4  %data_reg_q_V_0_load = load i16* @data_reg_q_V_0, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_0_load"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader896.16:5  br i1 %pn_seq_V_0_load, label %34, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="pn_seq_V_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_5 = sub i16 0, %data_reg_i_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="pn_seq_V_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_5, i16* @product_reg_i_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="pn_seq_V_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="pn_seq_V_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_0_load, i16* @product_reg_i_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="pn_seq_V_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_4 = sub i16 0, %data_reg_q_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="pn_seq_V_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.1:0  %storemerge18 = phi i16 [ %tmp_4, %34 ], [ %data_reg_q_V_0_load, %35 ]

]]></Node>
<StgValue><ssdm name="storemerge18"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.1:1  store i16 %storemerge18, i16* @product_reg_q_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.1:2  %pn_seq_V_1_load = load i1* @pn_seq_V_1, align 1

]]></Node>
<StgValue><ssdm name="pn_seq_V_1_load"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.1:3  %data_reg_i_V_1_load = load i16* @data_reg_i_V_1, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_1_load"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.1:4  %data_reg_q_V_1_load = load i16* @data_reg_q_V_1, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_1_load"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.1:5  br i1 %pn_seq_V_1_load, label %36, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="pn_seq_V_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_1 = sub i16 0, %data_reg_i_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="pn_seq_V_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_1, i16* @product_reg_i_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="pn_seq_V_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="pn_seq_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_1_load, i16* @product_reg_i_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="pn_seq_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_1 = sub i16 0, %data_reg_q_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="pn_seq_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.2:0  %storemerge19 = phi i16 [ %data_reg_q_V_1_load, %37 ], [ %tmp_35_1, %36 ]

]]></Node>
<StgValue><ssdm name="storemerge19"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.2:1  store i16 %storemerge19, i16* @product_reg_q_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.2:2  %pn_seq_V_2_load = load i1* @pn_seq_V_2, align 2

]]></Node>
<StgValue><ssdm name="pn_seq_V_2_load"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.2:3  %data_reg_i_V_2_load = load i16* @data_reg_i_V_2, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_2_load"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.2:4  %data_reg_q_V_2_load = load i16* @data_reg_q_V_2, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_2_load"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.2:5  br i1 %pn_seq_V_2_load, label %38, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="pn_seq_V_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_2 = sub i16 0, %data_reg_i_V_2_load

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="pn_seq_V_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_2, i16* @product_reg_i_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="pn_seq_V_2_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="pn_seq_V_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_2_load, i16* @product_reg_i_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="pn_seq_V_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_2 = sub i16 0, %data_reg_q_V_2_load

]]></Node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="pn_seq_V_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.3:0  %storemerge20 = phi i16 [ %tmp_35_2, %38 ], [ %data_reg_q_V_2_load, %39 ]

]]></Node>
<StgValue><ssdm name="storemerge20"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.3:1  store i16 %storemerge20, i16* @product_reg_q_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.3:2  %pn_seq_V_3_load = load i1* @pn_seq_V_3, align 1

]]></Node>
<StgValue><ssdm name="pn_seq_V_3_load"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.3:3  %data_reg_i_V_3_load = load i16* @data_reg_i_V_3, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_3_load"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.3:4  %data_reg_q_V_3_load = load i16* @data_reg_q_V_3, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_3_load"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.3:5  br i1 %pn_seq_V_3_load, label %40, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="pn_seq_V_3_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_3 = sub i16 0, %data_reg_i_V_3_load

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="pn_seq_V_3_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_3, i16* @product_reg_i_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="pn_seq_V_3_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="pn_seq_V_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_3_load, i16* @product_reg_i_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="pn_seq_V_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_3 = sub i16 0, %data_reg_q_V_3_load

]]></Node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="pn_seq_V_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.4:0  %storemerge21 = phi i16 [ %data_reg_q_V_3_load, %41 ], [ %tmp_35_3, %40 ]

]]></Node>
<StgValue><ssdm name="storemerge21"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.4:1  store i16 %storemerge21, i16* @product_reg_q_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.4:2  %pn_seq_V_4_load = load i1* @pn_seq_V_4, align 4

]]></Node>
<StgValue><ssdm name="pn_seq_V_4_load"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.4:3  %data_reg_i_V_4_load = load i16* @data_reg_i_V_4, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_4_load"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.4:4  %data_reg_q_V_4_load = load i16* @data_reg_q_V_4, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_4_load"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.4:5  br i1 %pn_seq_V_4_load, label %42, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="pn_seq_V_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_4 = sub i16 0, %data_reg_i_V_4_load

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="pn_seq_V_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_4, i16* @product_reg_i_V_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="pn_seq_V_4_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="pn_seq_V_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_4_load, i16* @product_reg_i_V_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="pn_seq_V_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_4 = sub i16 0, %data_reg_q_V_4_load

]]></Node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="pn_seq_V_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.5:0  %storemerge22 = phi i16 [ %tmp_35_4, %42 ], [ %data_reg_q_V_4_load, %43 ]

]]></Node>
<StgValue><ssdm name="storemerge22"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.5:1  store i16 %storemerge22, i16* @product_reg_q_V_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.5:2  %pn_seq_V_5_load = load i1* @pn_seq_V_5, align 1

]]></Node>
<StgValue><ssdm name="pn_seq_V_5_load"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.5:3  %data_reg_i_V_5_load = load i16* @data_reg_i_V_5, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_5_load"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.5:4  %data_reg_q_V_5_load = load i16* @data_reg_q_V_5, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_5_load"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.5:5  br i1 %pn_seq_V_5_load, label %44, label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="pn_seq_V_5_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_5 = sub i16 0, %data_reg_i_V_5_load

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="pn_seq_V_5_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_5, i16* @product_reg_i_V_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="pn_seq_V_5_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="pn_seq_V_5_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_5_load, i16* @product_reg_i_V_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="pn_seq_V_5_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_5 = sub i16 0, %data_reg_q_V_5_load

]]></Node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="pn_seq_V_5_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.6:0  %storemerge23 = phi i16 [ %data_reg_q_V_5_load, %45 ], [ %tmp_35_5, %44 ]

]]></Node>
<StgValue><ssdm name="storemerge23"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.6:1  store i16 %storemerge23, i16* @product_reg_q_V_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.6:2  %pn_seq_V_6_load = load i1* @pn_seq_V_6, align 2

]]></Node>
<StgValue><ssdm name="pn_seq_V_6_load"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.6:3  %data_reg_i_V_6_load = load i16* @data_reg_i_V_6, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_6_load"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.6:4  %data_reg_q_V_6_load = load i16* @data_reg_q_V_6, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_6_load"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.6:5  br i1 %pn_seq_V_6_load, label %46, label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="pn_seq_V_6_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_6 = sub i16 0, %data_reg_i_V_6_load

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="pn_seq_V_6_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_6, i16* @product_reg_i_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="pn_seq_V_6_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="pn_seq_V_6_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_6_load, i16* @product_reg_i_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="pn_seq_V_6_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_6 = sub i16 0, %data_reg_q_V_6_load

]]></Node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="pn_seq_V_6_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.7:0  %storemerge24 = phi i16 [ %tmp_35_6, %46 ], [ %data_reg_q_V_6_load, %47 ]

]]></Node>
<StgValue><ssdm name="storemerge24"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.7:1  store i16 %storemerge24, i16* @product_reg_q_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.7:2  %pn_seq_V_7_load = load i1* @pn_seq_V_7, align 1

]]></Node>
<StgValue><ssdm name="pn_seq_V_7_load"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.7:3  %data_reg_i_V_7_load = load i16* @data_reg_i_V_7, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_7_load"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.7:4  %data_reg_q_V_7_load = load i16* @data_reg_q_V_7, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_7_load"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.7:5  br i1 %pn_seq_V_7_load, label %48, label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="pn_seq_V_7_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_7 = sub i16 0, %data_reg_i_V_7_load

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="pn_seq_V_7_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_7, i16* @product_reg_i_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="pn_seq_V_7_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="pn_seq_V_7_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_7_load, i16* @product_reg_i_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="pn_seq_V_7_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_7 = sub i16 0, %data_reg_q_V_7_load

]]></Node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="pn_seq_V_7_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.8:0  %storemerge25 = phi i16 [ %data_reg_q_V_7_load, %49 ], [ %tmp_35_7, %48 ]

]]></Node>
<StgValue><ssdm name="storemerge25"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.8:1  store i16 %storemerge25, i16* @product_reg_q_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.8:2  %pn_seq_V_8_load = load i1* @pn_seq_V_8, align 8

]]></Node>
<StgValue><ssdm name="pn_seq_V_8_load"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.8:3  %data_reg_i_V_8_load = load i16* @data_reg_i_V_8, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_8_load"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.8:4  %data_reg_q_V_8_load = load i16* @data_reg_q_V_8, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_8_load"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.8:5  br i1 %pn_seq_V_8_load, label %50, label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="pn_seq_V_8_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_8 = sub i16 0, %data_reg_i_V_8_load

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="pn_seq_V_8_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_8, i16* @product_reg_i_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="pn_seq_V_8_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="pn_seq_V_8_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_8_load, i16* @product_reg_i_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="pn_seq_V_8_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_8 = sub i16 0, %data_reg_q_V_8_load

]]></Node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="pn_seq_V_8_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.9:0  %storemerge26 = phi i16 [ %tmp_35_8, %50 ], [ %data_reg_q_V_8_load, %51 ]

]]></Node>
<StgValue><ssdm name="storemerge26"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.9:1  store i16 %storemerge26, i16* @product_reg_q_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.9:2  %pn_seq_V_9_load = load i1* @pn_seq_V_9, align 1

]]></Node>
<StgValue><ssdm name="pn_seq_V_9_load"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.9:3  %data_reg_i_V_9_load = load i16* @data_reg_i_V_9, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_9_load"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.9:4  %data_reg_q_V_9_load = load i16* @data_reg_q_V_9, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_9_load"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.9:5  br i1 %pn_seq_V_9_load, label %52, label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="pn_seq_V_9_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_9 = sub i16 0, %data_reg_i_V_9_load

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="pn_seq_V_9_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_9, i16* @product_reg_i_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="pn_seq_V_9_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="pn_seq_V_9_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_9_load, i16* @product_reg_i_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="pn_seq_V_9_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_9 = sub i16 0, %data_reg_q_V_9_load

]]></Node>
<StgValue><ssdm name="tmp_35_9"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="pn_seq_V_9_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.10:0  %storemerge27 = phi i16 [ %data_reg_q_V_9_load, %53 ], [ %tmp_35_9, %52 ]

]]></Node>
<StgValue><ssdm name="storemerge27"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.10:1  store i16 %storemerge27, i16* @product_reg_q_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.10:2  %pn_seq_V_10_load = load i1* @pn_seq_V_10, align 2

]]></Node>
<StgValue><ssdm name="pn_seq_V_10_load"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.10:3  %data_reg_i_V_10_load = load i16* @data_reg_i_V_10, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_10_load"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.10:4  %data_reg_q_V_10_load = load i16* @data_reg_q_V_10, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_10_load"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.10:5  br i1 %pn_seq_V_10_load, label %54, label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="pn_seq_V_10_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_s = sub i16 0, %data_reg_i_V_10_load

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="pn_seq_V_10_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_s, i16* @product_reg_i_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="pn_seq_V_10_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="pn_seq_V_10_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_10_load, i16* @product_reg_i_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="pn_seq_V_10_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_s = sub i16 0, %data_reg_q_V_10_load

]]></Node>
<StgValue><ssdm name="tmp_35_s"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="pn_seq_V_10_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.11:0  %storemerge28 = phi i16 [ %tmp_35_s, %54 ], [ %data_reg_q_V_10_load, %55 ]

]]></Node>
<StgValue><ssdm name="storemerge28"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.11:1  store i16 %storemerge28, i16* @product_reg_q_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.11:2  %pn_seq_V_11_load = load i1* @pn_seq_V_11, align 1

]]></Node>
<StgValue><ssdm name="pn_seq_V_11_load"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.11:3  %data_reg_i_V_11_load = load i16* @data_reg_i_V_11, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_11_load"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.11:4  %data_reg_q_V_11_load = load i16* @data_reg_q_V_11, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_11_load"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.11:5  br i1 %pn_seq_V_11_load, label %56, label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="pn_seq_V_11_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_10 = sub i16 0, %data_reg_i_V_11_load

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="pn_seq_V_11_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_10, i16* @product_reg_i_V_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="pn_seq_V_11_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="pn_seq_V_11_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_11_load, i16* @product_reg_i_V_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="pn_seq_V_11_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_10 = sub i16 0, %data_reg_q_V_11_load

]]></Node>
<StgValue><ssdm name="tmp_35_10"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="pn_seq_V_11_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.12:0  %storemerge29 = phi i16 [ %data_reg_q_V_11_load, %57 ], [ %tmp_35_10, %56 ]

]]></Node>
<StgValue><ssdm name="storemerge29"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.12:1  store i16 %storemerge29, i16* @product_reg_q_V_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.12:2  %pn_seq_V_12_load = load i1* @pn_seq_V_12, align 4

]]></Node>
<StgValue><ssdm name="pn_seq_V_12_load"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.12:3  %data_reg_i_V_12_load = load i16* @data_reg_i_V_12, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_12_load"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.12:4  %data_reg_q_V_12_load = load i16* @data_reg_q_V_12, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_12_load"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.12:5  br i1 %pn_seq_V_12_load, label %58, label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="pn_seq_V_12_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_11 = sub i16 0, %data_reg_i_V_12_load

]]></Node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="pn_seq_V_12_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_11, i16* @product_reg_i_V_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="pn_seq_V_12_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="pn_seq_V_12_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_12_load, i16* @product_reg_i_V_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="pn_seq_V_12_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_11 = sub i16 0, %data_reg_q_V_12_load

]]></Node>
<StgValue><ssdm name="tmp_35_11"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="pn_seq_V_12_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.13:0  %storemerge30 = phi i16 [ %tmp_35_11, %58 ], [ %data_reg_q_V_12_load, %59 ]

]]></Node>
<StgValue><ssdm name="storemerge30"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.13:1  store i16 %storemerge30, i16* @product_reg_q_V_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.13:2  %pn_seq_V_13_load = load i1* @pn_seq_V_13, align 1

]]></Node>
<StgValue><ssdm name="pn_seq_V_13_load"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.13:3  %data_reg_i_V_13_load = load i16* @data_reg_i_V_13, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_13_load"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.13:4  %data_reg_q_V_13_load = load i16* @data_reg_q_V_13, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_13_load"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.13:5  br i1 %pn_seq_V_13_load, label %60, label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="pn_seq_V_13_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_12 = sub i16 0, %data_reg_i_V_13_load

]]></Node>
<StgValue><ssdm name="tmp_36_12"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="pn_seq_V_13_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_12, i16* @product_reg_i_V_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="pn_seq_V_13_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="pn_seq_V_13_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_13_load, i16* @product_reg_i_V_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="pn_seq_V_13_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_12 = sub i16 0, %data_reg_q_V_13_load

]]></Node>
<StgValue><ssdm name="tmp_35_12"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="pn_seq_V_13_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.14:0  %storemerge31 = phi i16 [ %data_reg_q_V_13_load, %61 ], [ %tmp_35_12, %60 ]

]]></Node>
<StgValue><ssdm name="storemerge31"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.14:1  store i16 %storemerge31, i16* @product_reg_q_V_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.14:2  %pn_seq_V_14_load = load i1* @pn_seq_V_14, align 2

]]></Node>
<StgValue><ssdm name="pn_seq_V_14_load"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.14:3  %data_reg_i_V_14_load = load i16* @data_reg_i_V_14, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_14_load"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.14:4  %data_reg_q_V_14_load = load i16* @data_reg_q_V_14, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_14_load"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.14:5  br i1 %pn_seq_V_14_load, label %62, label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="pn_seq_V_14_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_13 = sub i16 0, %data_reg_i_V_14_load

]]></Node>
<StgValue><ssdm name="tmp_36_13"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="pn_seq_V_14_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_13, i16* @product_reg_i_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="pn_seq_V_14_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="pn_seq_V_14_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_14_load, i16* @product_reg_i_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="pn_seq_V_14_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_13 = sub i16 0, %data_reg_q_V_14_load

]]></Node>
<StgValue><ssdm name="tmp_35_13"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="pn_seq_V_14_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.15:0  %storemerge32 = phi i16 [ %tmp_35_13, %62 ], [ %data_reg_q_V_14_load, %63 ]

]]></Node>
<StgValue><ssdm name="storemerge32"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.15:1  store i16 %storemerge32, i16* @product_reg_q_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1">
<![CDATA[
.preheader895.15:2  %pn_seq_V_15_load = load i1* @pn_seq_V_15, align 1

]]></Node>
<StgValue><ssdm name="pn_seq_V_15_load"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.15:3  %data_reg_i_V_15_load = load i16* @data_reg_i_V_15, align 2

]]></Node>
<StgValue><ssdm name="data_reg_i_V_15_load"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16">
<![CDATA[
.preheader895.15:4  %data_reg_q_V_15_load = load i16* @data_reg_q_V_15, align 2

]]></Node>
<StgValue><ssdm name="data_reg_q_V_15_load"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader895.15:5  br i1 %pn_seq_V_15_load, label %64, label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="pn_seq_V_15_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_36_14 = sub i16 0, %data_reg_i_V_15_load

]]></Node>
<StgValue><ssdm name="tmp_36_14"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="pn_seq_V_15_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %tmp_36_14, i16* @product_reg_i_V_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="pn_seq_V_15_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="pn_seq_V_15_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %data_reg_i_V_15_load, i16* @product_reg_i_V_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="pn_seq_V_15_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_35_14 = sub i16 0, %data_reg_q_V_15_load

]]></Node>
<StgValue><ssdm name="tmp_35_14"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="pn_seq_V_15_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader895.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader895.16:0  %storemerge33 = phi i16 [ %data_reg_q_V_15_load, %65 ], [ %tmp_35_14, %64 ]

]]></Node>
<StgValue><ssdm name="storemerge33"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader895.16:1  store i16 %storemerge33, i16* @product_reg_q_V_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="23" op_0_bw="24">
<![CDATA[
.preheader895.16:2  %tmp_13 = trunc i24 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="23" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader895.16:3  %p_Result_2 = call i24 @llvm.part.set.i24.i23(i24 %p_Val2_s, i23 %tmp_13, i32 1, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="2" op_0_bw="2">
<![CDATA[
.preheader895.16:4  %currentState_load = load i2* @currentState, align 1

]]></Node>
<StgValue><ssdm name="currentState_load"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="10" op_0_bw="10">
<![CDATA[
.preheader895.16:5  %load_cnt_V_load = load i10* @load_cnt_V, align 2

]]></Node>
<StgValue><ssdm name="load_cnt_V_load"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
.preheader895.16:6  switch i2 %currentState_load, label %mergeST [
    i2 0, label %66
    i2 1, label %68
    i2 -2, label %69
    i2 -1, label %70
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %.preheader.0, label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:0  %p_Result_1 = shl i24 %p_Val2_s, 1

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:0  store i16 %data_reg_i_V_14_load, i16* @data_reg_i_V_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  store i16 %data_reg_q_V_14_load, i16* @data_reg_q_V_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:2  store i16 %data_reg_i_V_13_load, i16* @data_reg_i_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:3  store i16 %data_reg_q_V_13_load, i16* @data_reg_q_V_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:4  store i16 %data_reg_i_V_12_load, i16* @data_reg_i_V_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:5  store i16 %data_reg_q_V_12_load, i16* @data_reg_q_V_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:6  store i16 %data_reg_i_V_11_load, i16* @data_reg_i_V_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:7  store i16 %data_reg_q_V_11_load, i16* @data_reg_q_V_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:8  store i16 %data_reg_i_V_10_load, i16* @data_reg_i_V_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:9  store i16 %data_reg_q_V_10_load, i16* @data_reg_q_V_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:10  store i16 %data_reg_i_V_9_load, i16* @data_reg_i_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:11  store i16 %data_reg_q_V_9_load, i16* @data_reg_q_V_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:12  store i16 %data_reg_i_V_8_load, i16* @data_reg_i_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:13  store i16 %data_reg_q_V_8_load, i16* @data_reg_q_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:14  store i16 %data_reg_i_V_7_load, i16* @data_reg_i_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:15  store i16 %data_reg_q_V_7_load, i16* @data_reg_q_V_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:16  store i16 %data_reg_i_V_6_load, i16* @data_reg_i_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:17  store i16 %data_reg_q_V_6_load, i16* @data_reg_q_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:18  store i16 %data_reg_i_V_5_load, i16* @data_reg_i_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:19  store i16 %data_reg_q_V_5_load, i16* @data_reg_q_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:20  store i16 %data_reg_i_V_4_load, i16* @data_reg_i_V_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:21  store i16 %data_reg_q_V_4_load, i16* @data_reg_q_V_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:22  store i16 %data_reg_i_V_3_load, i16* @data_reg_i_V_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:23  store i16 %data_reg_q_V_3_load, i16* @data_reg_q_V_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:24  store i16 %data_reg_i_V_2_load, i16* @data_reg_i_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:25  store i16 %data_reg_q_V_2_load, i16* @data_reg_q_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:26  store i16 %data_reg_i_V_1_load, i16* @data_reg_i_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:27  store i16 %data_reg_q_V_1_load, i16* @data_reg_q_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:28  store i16 %data_reg_i_V_0_load, i16* @data_reg_i_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:29  store i16 %data_reg_q_V_0_load, i16* @data_reg_q_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.preheader.0:30  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="33">
<![CDATA[
.preheader.0:31  %tmp_data_V = extractvalue { i32, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="32">
<![CDATA[
.preheader.0:32  %tmp_15 = trunc i32 %tmp_data_V to i16

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:33  store i16 %tmp_15, i16* @data_reg_q_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0:34  %p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:35  store i16 %p_Result_4, i16* @data_reg_i_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="24" op_0_bw="24" op_1_bw="23" op_2_bw="1">
<![CDATA[
.preheader.0:36  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i23.i1(i23 %tmp_13, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="currentState_load" val="3"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:37  br label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %tmp_V = call i1 @_ssdm_op_Read.ap_hs.volatile.i1P(i1* %pnseq_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="10">
<![CDATA[
:1  %tmp_14 = trunc i10 %load_cnt_V_load to i9

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0" op_20_bw="9" op_21_bw="0" op_22_bw="9" op_23_bw="0" op_24_bw="9" op_25_bw="0" op_26_bw="9" op_27_bw="0" op_28_bw="9" op_29_bw="0" op_30_bw="9" op_31_bw="0" op_32_bw="9" op_33_bw="0">
<![CDATA[
:2  switch i9 %tmp_14, label %branch16 [
    i9 0, label %branch0
    i9 1, label %branch1
    i9 2, label %branch2
    i9 3, label %branch3
    i9 4, label %branch4
    i9 5, label %branch5
    i9 6, label %branch6
    i9 7, label %branch7
    i9 8, label %branch8
    i9 9, label %branch9
    i9 10, label %branch10
    i9 11, label %branch11
    i9 12, label %branch12
    i9 13, label %branch13
    i9 14, label %branch14
    i9 15, label %branch15
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch15:0  store i1 %tmp_V, i1* @pn_seq_V_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch14:0  store i1 %tmp_V, i1* @pn_seq_V_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch13:0  store i1 %tmp_V, i1* @pn_seq_V_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch12:0  store i1 %tmp_V, i1* @pn_seq_V_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch11:0  store i1 %tmp_V, i1* @pn_seq_V_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch10:0  store i1 %tmp_V, i1* @pn_seq_V_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch9:0  store i1 %tmp_V, i1* @pn_seq_V_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch8:0  store i1 %tmp_V, i1* @pn_seq_V_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch7:0  store i1 %tmp_V, i1* @pn_seq_V_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch6:0  store i1 %tmp_V, i1* @pn_seq_V_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch5:0  store i1 %tmp_V, i1* @pn_seq_V_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4:0  store i1 %tmp_V, i1* @pn_seq_V_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch3:0  store i1 %tmp_V, i1* @pn_seq_V_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch2:0  store i1 %tmp_V, i1* @pn_seq_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1:0  store i1 %tmp_V, i1* @pn_seq_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:0  store i1 %tmp_V, i1* @pn_seq_V_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
branch16:0  %tmp_3 = icmp eq i10 %load_cnt_V_load, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
branch16:1  %storemerge34 = select i1 %tmp_3, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="storemerge34"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
branch16:2  %storemerge849_in = select i1 %tmp_3, i10 %pnseq_len_reg_V_load, i10 %load_cnt_V_load

]]></Node>
<StgValue><ssdm name="storemerge849_in"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch16:3  store i2 %storemerge34, i2* @currentState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
branch16:4  %storemerge1 = add i10 %storemerge849_in, -1

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
branch16:5  store i10 %storemerge1, i10* @load_cnt_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
branch16:6  br label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  store i10 %pnseq_len_V_read, i10* @pnseq_len_reg_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %tmp_1 = add i10 %pnseq_len_V_read, -1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  store i10 %tmp_1, i10* @load_cnt_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 -2, i2* @currentState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %start_V_read, label %67, label %._crit_edge1011

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="start_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 1, i2* @currentState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1011:0  br label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0">
<![CDATA[
mergeST:0  %data_valid_reg_V_new = phi i24 [ %p_Result_2, %.preheader895.16 ], [ %p_Result_2, %branch16 ], [ %p_Result_2, %68 ], [ %p_Result_2, %._crit_edge1011 ], [ %p_Result_s, %.preheader.0 ], [ %p_Result_1, %71 ]

]]></Node>
<StgValue><ssdm name="data_valid_reg_V_new"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
mergeST:1  store i24 %data_valid_reg_V_new, i24* @data_valid_reg_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="650" st_id="2" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1007:8  %r_V_2 = mul i40 %lhs_V_10_cast, %lhs_V_10_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1007:12  %r_V_3 = mul i40 %lhs_V_11_cast, %lhs_V_11_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="652" st_id="3" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1007:8  %r_V_2 = mul i40 %lhs_V_10_cast, %lhs_V_10_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1007:12  %r_V_3 = mul i40 %lhs_V_11_cast, %lhs_V_11_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="654" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="41" op_0_bw="41">
<![CDATA[
._crit_edge1009:10  %sq_sum_V_load = load i41* @sq_sum_V, align 8

]]></Node>
<StgValue><ssdm name="sq_sum_V_load"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1009:11  %tmp_7 = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %sq_sum_V_load, i32 17, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="24">
<![CDATA[
._crit_edge1009:12  %out_sample_data_V = sext i24 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="out_sample_data_V"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
._crit_edge1009:13  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %out_sample_data_V, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge1007:0  %sq_reg_i_V_load = load i40* @sq_reg_i_V, align 8

]]></Node>
<StgValue><ssdm name="sq_reg_i_V_load"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="41" op_0_bw="40">
<![CDATA[
._crit_edge1007:1  %lhs_V_1_cast = sext i40 %sq_reg_i_V_load to i41

]]></Node>
<StgValue><ssdm name="lhs_V_1_cast"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="40" op_0_bw="40">
<![CDATA[
._crit_edge1007:2  %sq_reg_q_V_load = load i40* @sq_reg_q_V, align 8

]]></Node>
<StgValue><ssdm name="sq_reg_q_V_load"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="41" op_0_bw="40">
<![CDATA[
._crit_edge1007:3  %rhs_V_cast = sext i40 %sq_reg_q_V_load to i41

]]></Node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge1007:4  %r_V_1 = add i41 %lhs_V_1_cast, %rhs_V_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge1007:5  store i41 %r_V_1, i41* @sq_sum_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1007:8  %r_V_2 = mul i40 %lhs_V_10_cast, %lhs_V_10_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1007:9  store i40 %r_V_2, i40* @sq_reg_i_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1007:12  %r_V_3 = mul i40 %lhs_V_11_cast, %lhs_V_11_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1007:13  store i40 %r_V_3, i40* @sq_reg_q_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader932.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader932.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader932.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader932.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader932.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !157

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader932.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %pnseq_in_V_V), !map !163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
.preheader932.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i10 %pnseq_len_V), !map !167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader932.preheader:7  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader932.preheader:10  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader932.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i1* %pnseq_in_V_V, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader932.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader932.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader932.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader932.preheader:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="32" op_18_bw="0">
<![CDATA[
.preheader932.preheader:16  call void (...)* @_ssdm_op_SpecReset(i16* @data_reg_i_V_0, i16* @data_reg_i_V_1, i16* @data_reg_i_V_2, i16* @data_reg_i_V_3, i16* @data_reg_i_V_4, i16* @data_reg_i_V_5, i16* @data_reg_i_V_6, i16* @data_reg_i_V_7, i16* @data_reg_i_V_8, i16* @data_reg_i_V_9, i16* @data_reg_i_V_10, i16* @data_reg_i_V_11, i16* @data_reg_i_V_12, i16* @data_reg_i_V_13, i16* @data_reg_i_V_14, i16* @data_reg_i_V_15, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="32" op_18_bw="0">
<![CDATA[
.preheader932.preheader:17  call void (...)* @_ssdm_op_SpecReset(i16* @data_reg_q_V_0, i16* @data_reg_q_V_1, i16* @data_reg_q_V_2, i16* @data_reg_q_V_3, i16* @data_reg_q_V_4, i16* @data_reg_q_V_5, i16* @data_reg_q_V_6, i16* @data_reg_q_V_7, i16* @data_reg_q_V_8, i16* @data_reg_q_V_9, i16* @data_reg_q_V_10, i16* @data_reg_q_V_11, i16* @data_reg_q_V_12, i16* @data_reg_q_V_13, i16* @data_reg_q_V_14, i16* @data_reg_q_V_15, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader932.preheader:18  call void (...)* @_ssdm_op_SpecReset(i10* @out_sample_cnt_V, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader932.preheader:19  call void (...)* @_ssdm_op_SpecReset(i10* @load_cnt_V, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader932.preheader:20  call void (...)* @_ssdm_op_SpecReset(i2* @currentState, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader932.preheader:22  call void (...)* @_ssdm_op_SpecReset(i1* @currentwrState, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="currentwrState_load" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1008

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="currentwrState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1008:0  br label %._crit_edge1007

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
._crit_edge1009:13  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %out_sample_data_V, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="currentwrState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1009:14  br label %._crit_edge1007

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="start_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1011

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0">
<![CDATA[
mergeST:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
