// Seed: 117675410
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  wire id_9;
  wor id_10 = 1, id_11, id_12;
  module_0(
      id_11, id_11
  );
  if (id_3) id_13(.id_0(1'd0), .id_1(id_10), .id_2(1), .id_3(1), .id_4(id_9), .id_5(id_7 * id_12));
  always begin
    id_5 = 1'b0;
  end
  wor id_14;
  assign id_10 = id_14;
  wire id_15;
  assign id_1[1] = id_3;
endmodule
