// Seed: 2577112163
module module_0 (
    input wand id_0
    , id_2
);
  always @(posedge id_2) id_2 = 1;
  assign module_1.id_0 = 0;
  assign id_2 = id_0;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1
);
  parameter id_3 = 1 + 1 - -1;
  module_0 modCall_1 (id_0);
endmodule
module module_2 #(
    parameter id_0 = 32'd90
) (
    input supply0 _id_0,
    input tri id_1
);
  logic ["" : -1] id_3;
  module_0 modCall_1 (id_1);
  always @(id_3 & id_3) begin : LABEL_0
    $clog2(14);
    ;
  end
  id_4 :
  assert property (@(posedge (-1)) id_3)
  else $clog2(29);
  ;
  assign id_4 = id_1 + id_3;
  wire id_5;
  for (id_6 = -1; {id_5, id_4}; id_4 = ~-1'b0) begin : LABEL_1
    if (1) begin : LABEL_2
      assign id_4 = -1;
    end else begin : LABEL_3
      assign id_3 = 1;
    end
  end
  logic id_7[-1 : id_0];
  logic [-1 : id_0] id_8;
  wire id_9;
  wire id_10;
  assign id_6 = -1'b0;
  assign id_5 = id_1;
endmodule
