
MQTT_prototype.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006314  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  080064e4  080064e4  000074e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006920  08006920  0000806c  2**0
                  CONTENTS
  4 .ARM          00000008  08006920  08006920  00007920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006928  08006928  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006928  08006928  00007928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800692c  0800692c  0000792c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006930  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007288  2000006c  0800699c  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200072f4  0800699c  000082f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ca73  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d04  00000000  00000000  00024b0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001680  00000000  00000000  00028818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001168  00000000  00000000  00029e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005bb9  00000000  00000000  0002b000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c28a  00000000  00000000  00030bb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d00b  00000000  00000000  0004ce43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00159e4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006680  00000000  00000000  00159e94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00160514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080064cc 	.word	0x080064cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	080064cc 	.word	0x080064cc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b08c      	sub	sp, #48	@ 0x30
 80005a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a6:	f107 031c 	add.w	r3, r7, #28
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
 80005ae:	605a      	str	r2, [r3, #4]
 80005b0:	609a      	str	r2, [r3, #8]
 80005b2:	60da      	str	r2, [r3, #12]
 80005b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005b6:	4b5e      	ldr	r3, [pc, #376]	@ (8000730 <MX_GPIO_Init+0x190>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	4a5d      	ldr	r2, [pc, #372]	@ (8000730 <MX_GPIO_Init+0x190>)
 80005bc:	f043 0304 	orr.w	r3, r3, #4
 80005c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005c2:	4b5b      	ldr	r3, [pc, #364]	@ (8000730 <MX_GPIO_Init+0x190>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	f003 0304 	and.w	r3, r3, #4
 80005ca:	61bb      	str	r3, [r7, #24]
 80005cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ce:	4b58      	ldr	r3, [pc, #352]	@ (8000730 <MX_GPIO_Init+0x190>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	4a57      	ldr	r2, [pc, #348]	@ (8000730 <MX_GPIO_Init+0x190>)
 80005d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005da:	4b55      	ldr	r3, [pc, #340]	@ (8000730 <MX_GPIO_Init+0x190>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005e2:	617b      	str	r3, [r7, #20]
 80005e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e6:	4b52      	ldr	r3, [pc, #328]	@ (8000730 <MX_GPIO_Init+0x190>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ea:	4a51      	ldr	r2, [pc, #324]	@ (8000730 <MX_GPIO_Init+0x190>)
 80005ec:	f043 0301 	orr.w	r3, r3, #1
 80005f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005f2:	4b4f      	ldr	r3, [pc, #316]	@ (8000730 <MX_GPIO_Init+0x190>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	f003 0301 	and.w	r3, r3, #1
 80005fa:	613b      	str	r3, [r7, #16]
 80005fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fe:	4b4c      	ldr	r3, [pc, #304]	@ (8000730 <MX_GPIO_Init+0x190>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000602:	4a4b      	ldr	r2, [pc, #300]	@ (8000730 <MX_GPIO_Init+0x190>)
 8000604:	f043 0302 	orr.w	r3, r3, #2
 8000608:	6313      	str	r3, [r2, #48]	@ 0x30
 800060a:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <MX_GPIO_Init+0x190>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060e:	f003 0302 	and.w	r3, r3, #2
 8000612:	60fb      	str	r3, [r7, #12]
 8000614:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000616:	4b46      	ldr	r3, [pc, #280]	@ (8000730 <MX_GPIO_Init+0x190>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	4a45      	ldr	r2, [pc, #276]	@ (8000730 <MX_GPIO_Init+0x190>)
 800061c:	f043 0308 	orr.w	r3, r3, #8
 8000620:	6313      	str	r3, [r2, #48]	@ 0x30
 8000622:	4b43      	ldr	r3, [pc, #268]	@ (8000730 <MX_GPIO_Init+0x190>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800062e:	4b40      	ldr	r3, [pc, #256]	@ (8000730 <MX_GPIO_Init+0x190>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000632:	4a3f      	ldr	r2, [pc, #252]	@ (8000730 <MX_GPIO_Init+0x190>)
 8000634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000638:	6313      	str	r3, [r2, #48]	@ 0x30
 800063a:	4b3d      	ldr	r3, [pc, #244]	@ (8000730 <MX_GPIO_Init+0x190>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	f244 0181 	movw	r1, #16513	@ 0x4081
 800064c:	4839      	ldr	r0, [pc, #228]	@ (8000734 <MX_GPIO_Init+0x194>)
 800064e:	f001 f881 	bl	8001754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	2140      	movs	r1, #64	@ 0x40
 8000656:	4838      	ldr	r0, [pc, #224]	@ (8000738 <MX_GPIO_Init+0x198>)
 8000658:	f001 f87c 	bl	8001754 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800065c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000660:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000662:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000666:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800066c:	f107 031c 	add.w	r3, r7, #28
 8000670:	4619      	mov	r1, r3
 8000672:	4832      	ldr	r0, [pc, #200]	@ (800073c <MX_GPIO_Init+0x19c>)
 8000674:	f000 fec2 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000678:	f244 0381 	movw	r3, #16513	@ 0x4081
 800067c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800067e:	2301      	movs	r3, #1
 8000680:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000682:	2300      	movs	r3, #0
 8000684:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000686:	2300      	movs	r3, #0
 8000688:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800068a:	f107 031c 	add.w	r3, r7, #28
 800068e:	4619      	mov	r1, r3
 8000690:	4828      	ldr	r0, [pc, #160]	@ (8000734 <MX_GPIO_Init+0x194>)
 8000692:	f000 feb3 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000696:	2340      	movs	r3, #64	@ 0x40
 8000698:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069a:	2301      	movs	r3, #1
 800069c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069e:	2300      	movs	r3, #0
 80006a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a2:	2300      	movs	r3, #0
 80006a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006a6:	f107 031c 	add.w	r3, r7, #28
 80006aa:	4619      	mov	r1, r3
 80006ac:	4822      	ldr	r0, [pc, #136]	@ (8000738 <MX_GPIO_Init+0x198>)
 80006ae:	f000 fea5 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80006b2:	2380      	movs	r3, #128	@ 0x80
 80006b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006b6:	2300      	movs	r3, #0
 80006b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ba:	2300      	movs	r3, #0
 80006bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80006be:	f107 031c 	add.w	r3, r7, #28
 80006c2:	4619      	mov	r1, r3
 80006c4:	481c      	ldr	r0, [pc, #112]	@ (8000738 <MX_GPIO_Init+0x198>)
 80006c6:	f000 fe99 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80006ca:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80006ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006d0:	2302      	movs	r3, #2
 80006d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d4:	2300      	movs	r3, #0
 80006d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006d8:	2303      	movs	r3, #3
 80006da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80006dc:	230a      	movs	r3, #10
 80006de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e0:	f107 031c 	add.w	r3, r7, #28
 80006e4:	4619      	mov	r1, r3
 80006e6:	4816      	ldr	r0, [pc, #88]	@ (8000740 <MX_GPIO_Init+0x1a0>)
 80006e8:	f000 fe88 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80006ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f2:	2300      	movs	r3, #0
 80006f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f107 031c 	add.w	r3, r7, #28
 80006fe:	4619      	mov	r1, r3
 8000700:	480f      	ldr	r0, [pc, #60]	@ (8000740 <MX_GPIO_Init+0x1a0>)
 8000702:	f000 fe7b 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000706:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800070a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800070c:	2312      	movs	r3, #18
 800070e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000710:	2300      	movs	r3, #0
 8000712:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000714:	2303      	movs	r3, #3
 8000716:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000718:	2304      	movs	r3, #4
 800071a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071c:	f107 031c 	add.w	r3, r7, #28
 8000720:	4619      	mov	r1, r3
 8000722:	4804      	ldr	r0, [pc, #16]	@ (8000734 <MX_GPIO_Init+0x194>)
 8000724:	f000 fe6a 	bl	80013fc <HAL_GPIO_Init>

}
 8000728:	bf00      	nop
 800072a:	3730      	adds	r7, #48	@ 0x30
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40023800 	.word	0x40023800
 8000734:	40020400 	.word	0x40020400
 8000738:	40021800 	.word	0x40021800
 800073c:	40020800 	.word	0x40020800
 8000740:	40020000 	.word	0x40020000

08000744 <_write>:

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */
int _write(int file, char *ptr, int len)
	{
 8000744:	b580      	push	{r7, lr}
 8000746:	b084      	sub	sp, #16
 8000748:	af00      	add	r7, sp, #0
 800074a:	60f8      	str	r0, [r7, #12]
 800074c:	60b9      	str	r1, [r7, #8]
 800074e:	607a      	str	r2, [r7, #4]
	    HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	b29a      	uxth	r2, r3
 8000754:	f04f 33ff 	mov.w	r3, #4294967295
 8000758:	68b9      	ldr	r1, [r7, #8]
 800075a:	4804      	ldr	r0, [pc, #16]	@ (800076c <_write+0x28>)
 800075c:	f002 fc7c 	bl	8003058 <HAL_UART_Transmit>
	    return len;
 8000760:	687b      	ldr	r3, [r7, #4]
	}
 8000762:	4618      	mov	r0, r3
 8000764:	3710      	adds	r7, #16
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	20006f78 	.word	0x20006f78

08000770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b088      	sub	sp, #32
 8000774:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000776:	f000 fc5e 	bl	8001036 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800077a:	f000 f865 	bl	8000848 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077e:	f7ff ff0f 	bl	80005a0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000782:	f000 fb9f 	bl	8000ec4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("bop\r\n");
 8000786:	482c      	ldr	r0, [pc, #176]	@ (8000838 <main+0xc8>)
 8000788:	f004 fafa 	bl	8004d80 <puts>
  init_mockup_data();
 800078c:	f000 fa18 	bl	8000bc0 <init_mockup_data>
  for (int i = 0; i < 8; i++) {
 8000790:	2300      	movs	r3, #0
 8000792:	617b      	str	r3, [r7, #20]
 8000794:	e021      	b.n	80007da <main+0x6a>
  for (int j = 0; j < 3; j++) {
 8000796:	2300      	movs	r3, #0
 8000798:	613b      	str	r3, [r7, #16]
 800079a:	e018      	b.n	80007ce <main+0x5e>
	  int idx=i*400+j;
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80007a2:	fb02 f303 	mul.w	r3, r2, r3
 80007a6:	693a      	ldr	r2, [r7, #16]
 80007a8:	4413      	add	r3, r2
 80007aa:	603b      	str	r3, [r7, #0]
	  printf("A[%d]=%ld, B[%d]=%ld\r\n", idx, FullPacketA[idx], idx, FullPacketB[idx]);
 80007ac:	4a23      	ldr	r2, [pc, #140]	@ (800083c <main+0xcc>)
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007b4:	4922      	ldr	r1, [pc, #136]	@ (8000840 <main+0xd0>)
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80007bc:	9300      	str	r3, [sp, #0]
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	6839      	ldr	r1, [r7, #0]
 80007c2:	4820      	ldr	r0, [pc, #128]	@ (8000844 <main+0xd4>)
 80007c4:	f004 fa74 	bl	8004cb0 <iprintf>
  for (int j = 0; j < 3; j++) {
 80007c8:	693b      	ldr	r3, [r7, #16]
 80007ca:	3301      	adds	r3, #1
 80007cc:	613b      	str	r3, [r7, #16]
 80007ce:	693b      	ldr	r3, [r7, #16]
 80007d0:	2b02      	cmp	r3, #2
 80007d2:	dde3      	ble.n	800079c <main+0x2c>
  for (int i = 0; i < 8; i++) {
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	3301      	adds	r3, #1
 80007d8:	617b      	str	r3, [r7, #20]
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	2b07      	cmp	r3, #7
 80007de:	ddda      	ble.n	8000796 <main+0x26>
  }
  }
  for (int i =0; i < 7; i++) {
 80007e0:	2300      	movs	r3, #0
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	e023      	b.n	800082e <main+0xbe>
    for (int j = 0; j < 3; j++) {
 80007e6:	2300      	movs	r3, #0
 80007e8:	60bb      	str	r3, [r7, #8]
 80007ea:	e01a      	b.n	8000822 <main+0xb2>
    	int idx= 8*400+i*20+j;
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	4613      	mov	r3, r2
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	4413      	add	r3, r2
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	f503 6348 	add.w	r3, r3, #3200	@ 0xc80
 80007fa:	68ba      	ldr	r2, [r7, #8]
 80007fc:	4413      	add	r3, r2
 80007fe:	607b      	str	r3, [r7, #4]
    	printf("A[%d]=%ld, B[%d]=%ld\r\n", idx, FullPacketA[idx], idx, FullPacketB[idx]);
 8000800:	4a0e      	ldr	r2, [pc, #56]	@ (800083c <main+0xcc>)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000808:	490d      	ldr	r1, [pc, #52]	@ (8000840 <main+0xd0>)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000810:	9300      	str	r3, [sp, #0]
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	6879      	ldr	r1, [r7, #4]
 8000816:	480b      	ldr	r0, [pc, #44]	@ (8000844 <main+0xd4>)
 8000818:	f004 fa4a 	bl	8004cb0 <iprintf>
    for (int j = 0; j < 3; j++) {
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	3301      	adds	r3, #1
 8000820:	60bb      	str	r3, [r7, #8]
 8000822:	68bb      	ldr	r3, [r7, #8]
 8000824:	2b02      	cmp	r3, #2
 8000826:	dde1      	ble.n	80007ec <main+0x7c>
  for (int i =0; i < 7; i++) {
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	3301      	adds	r3, #1
 800082c:	60fb      	str	r3, [r7, #12]
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	2b06      	cmp	r3, #6
 8000832:	ddd8      	ble.n	80007e6 <main+0x76>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000834:	bf00      	nop
 8000836:	e7fd      	b.n	8000834 <main+0xc4>
 8000838:	080064e4 	.word	0x080064e4
 800083c:	200006c8 	.word	0x200006c8
 8000840:	20003af8 	.word	0x20003af8
 8000844:	080064ec 	.word	0x080064ec

08000848 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b094      	sub	sp, #80	@ 0x50
 800084c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800084e:	f107 0320 	add.w	r3, r7, #32
 8000852:	2230      	movs	r2, #48	@ 0x30
 8000854:	2100      	movs	r1, #0
 8000856:	4618      	mov	r0, r3
 8000858:	f004 fb72 	bl	8004f40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800085c:	f107 030c 	add.w	r3, r7, #12
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800086c:	f000 ff8c 	bl	8001788 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000870:	4b2a      	ldr	r3, [pc, #168]	@ (800091c <SystemClock_Config+0xd4>)
 8000872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000874:	4a29      	ldr	r2, [pc, #164]	@ (800091c <SystemClock_Config+0xd4>)
 8000876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800087a:	6413      	str	r3, [r2, #64]	@ 0x40
 800087c:	4b27      	ldr	r3, [pc, #156]	@ (800091c <SystemClock_Config+0xd4>)
 800087e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000880:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000888:	4b25      	ldr	r3, [pc, #148]	@ (8000920 <SystemClock_Config+0xd8>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a24      	ldr	r2, [pc, #144]	@ (8000920 <SystemClock_Config+0xd8>)
 800088e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000892:	6013      	str	r3, [r2, #0]
 8000894:	4b22      	ldr	r3, [pc, #136]	@ (8000920 <SystemClock_Config+0xd8>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800089c:	607b      	str	r3, [r7, #4]
 800089e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008a0:	2301      	movs	r3, #1
 80008a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80008a4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80008a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008aa:	2302      	movs	r3, #2
 80008ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008b4:	2304      	movs	r3, #4
 80008b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80008b8:	23d8      	movs	r3, #216	@ 0xd8
 80008ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008bc:	2302      	movs	r3, #2
 80008be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80008c0:	2303      	movs	r3, #3
 80008c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c4:	f107 0320 	add.w	r3, r7, #32
 80008c8:	4618      	mov	r0, r3
 80008ca:	f000 ffbd 	bl	8001848 <HAL_RCC_OscConfig>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80008d4:	f000 f838 	bl	8000948 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80008d8:	f000 ff66 	bl	80017a8 <HAL_PWREx_EnableOverDrive>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80008e2:	f000 f831 	bl	8000948 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e6:	230f      	movs	r3, #15
 80008e8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ea:	2302      	movs	r3, #2
 80008ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008f2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008f6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80008fe:	f107 030c 	add.w	r3, r7, #12
 8000902:	2107      	movs	r1, #7
 8000904:	4618      	mov	r0, r3
 8000906:	f001 fa43 	bl	8001d90 <HAL_RCC_ClockConfig>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000910:	f000 f81a 	bl	8000948 <Error_Handler>
  }
}
 8000914:	bf00      	nop
 8000916:	3750      	adds	r7, #80	@ 0x50
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40023800 	.word	0x40023800
 8000920:	40007000 	.word	0x40007000

08000924 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a04      	ldr	r2, [pc, #16]	@ (8000944 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d101      	bne.n	800093a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000936:	f000 fb8b 	bl	8001050 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40001000 	.word	0x40001000

08000948 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800094c:	b672      	cpsid	i
}
 800094e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000950:	bf00      	nop
 8000952:	e7fd      	b.n	8000950 <Error_Handler+0x8>

08000954 <generate_test_data>:

static uint32_t sine_table[SINE_TABLE_SIZE];
int32_t FullPacketA[SEND_BUFFER_SIZE];
int32_t FullPacketB[SEND_BUFFER_SIZE];

void generate_test_data(){
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
	//TODO change to int or change table to float
	for (int i = 0; i < SINE_TABLE_SIZE; i++) {
 800095a:	2300      	movs	r3, #0
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	e025      	b.n	80009ac <generate_test_data+0x58>
	    float angle_rad = 2.0f * PI * ((float)i / SINE_TABLE_SIZE);
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	ee07 3a90 	vmov	s15, r3
 8000966:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800096a:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80009c0 <generate_test_data+0x6c>
 800096e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000972:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80009c4 <generate_test_data+0x70>
 8000976:	ee67 7a87 	vmul.f32	s15, s15, s14
 800097a:	edc7 7a02 	vstr	s15, [r7, #8]
	    float sine_val = sinf(angle_rad);
 800097e:	ed97 0a02 	vldr	s0, [r7, #8]
 8000982:	f005 f869 	bl	8005a58 <sinf>
 8000986:	ed87 0a01 	vstr	s0, [r7, #4]

	    // Scale to 32-bit signed integer range
	    sine_table[i] = (int32_t)(sine_val * 2147483647.0f); // INT32_MAX
 800098a:	edd7 7a01 	vldr	s15, [r7, #4]
 800098e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80009c8 <generate_test_data+0x74>
 8000992:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000996:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800099a:	ee17 1a90 	vmov	r1, s15
 800099e:	4a0b      	ldr	r2, [pc, #44]	@ (80009cc <generate_test_data+0x78>)
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < SINE_TABLE_SIZE; i++) {
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	3301      	adds	r3, #1
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80009b2:	dbd5      	blt.n	8000960 <generate_test_data+0xc>
	}
}
 80009b4:	bf00      	nop
 80009b6:	bf00      	nop
 80009b8:	3710      	adds	r7, #16
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	43c80000 	.word	0x43c80000
 80009c4:	40c90fdb 	.word	0x40c90fdb
 80009c8:	4f000000 	.word	0x4f000000
 80009cc:	20000088 	.word	0x20000088

080009d0 <mockup_data_generator>:


int32_t mockup_data_generator(mockup_sensor_t sensor, int step){
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	6039      	str	r1, [r7, #0]
 80009da:	71fb      	strb	r3, [r7, #7]
switch (sensor){
 80009dc:	79fb      	ldrb	r3, [r7, #7]
 80009de:	2b0e      	cmp	r3, #14
 80009e0:	f200 809f 	bhi.w	8000b22 <mockup_data_generator+0x152>
 80009e4:	a201      	add	r2, pc, #4	@ (adr r2, 80009ec <mockup_data_generator+0x1c>)
 80009e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ea:	bf00      	nop
 80009ec:	08000a29 	.word	0x08000a29
 80009f0:	08000a31 	.word	0x08000a31
 80009f4:	08000a51 	.word	0x08000a51
 80009f8:	08000a71 	.word	0x08000a71
 80009fc:	08000a91 	.word	0x08000a91
 8000a00:	08000a97 	.word	0x08000a97
 8000a04:	08000ab7 	.word	0x08000ab7
 8000a08:	08000ad7 	.word	0x08000ad7
 8000a0c:	08000af7 	.word	0x08000af7
 8000a10:	08000afd 	.word	0x08000afd
 8000a14:	08000b03 	.word	0x08000b03
 8000a18:	08000b09 	.word	0x08000b09
 8000a1c:	08000b0f 	.word	0x08000b0f
 8000a20:	08000b15 	.word	0x08000b15
 8000a24:	08000b1b 	.word	0x08000b1b
case VOLTAGE_DC:
	return 400+step;
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8000a2e:	e079      	b.n	8000b24 <mockup_data_generator+0x154>
case VOLTAGE_A:
	return sine_table[(step% SINE_TABLE_SIZE)];
 8000a30:	683a      	ldr	r2, [r7, #0]
 8000a32:	4b3f      	ldr	r3, [pc, #252]	@ (8000b30 <mockup_data_generator+0x160>)
 8000a34:	fb83 1302 	smull	r1, r3, r3, r2
 8000a38:	11d9      	asrs	r1, r3, #7
 8000a3a:	17d3      	asrs	r3, r2, #31
 8000a3c:	1acb      	subs	r3, r1, r3
 8000a3e:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000a42:	fb01 f303 	mul.w	r3, r1, r3
 8000a46:	1ad3      	subs	r3, r2, r3
 8000a48:	4a3a      	ldr	r2, [pc, #232]	@ (8000b34 <mockup_data_generator+0x164>)
 8000a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a4e:	e069      	b.n	8000b24 <mockup_data_generator+0x154>
case VOLTAGE_B:
	return sine_table[(step% SINE_TABLE_SIZE)];
 8000a50:	683a      	ldr	r2, [r7, #0]
 8000a52:	4b37      	ldr	r3, [pc, #220]	@ (8000b30 <mockup_data_generator+0x160>)
 8000a54:	fb83 1302 	smull	r1, r3, r3, r2
 8000a58:	11d9      	asrs	r1, r3, #7
 8000a5a:	17d3      	asrs	r3, r2, #31
 8000a5c:	1acb      	subs	r3, r1, r3
 8000a5e:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000a62:	fb01 f303 	mul.w	r3, r1, r3
 8000a66:	1ad3      	subs	r3, r2, r3
 8000a68:	4a32      	ldr	r2, [pc, #200]	@ (8000b34 <mockup_data_generator+0x164>)
 8000a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6e:	e059      	b.n	8000b24 <mockup_data_generator+0x154>
case VOLTAGE_C:
	return sine_table[(step% SINE_TABLE_SIZE)];
 8000a70:	683a      	ldr	r2, [r7, #0]
 8000a72:	4b2f      	ldr	r3, [pc, #188]	@ (8000b30 <mockup_data_generator+0x160>)
 8000a74:	fb83 1302 	smull	r1, r3, r3, r2
 8000a78:	11d9      	asrs	r1, r3, #7
 8000a7a:	17d3      	asrs	r3, r2, #31
 8000a7c:	1acb      	subs	r3, r1, r3
 8000a7e:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000a82:	fb01 f303 	mul.w	r3, r1, r3
 8000a86:	1ad3      	subs	r3, r2, r3
 8000a88:	4a2a      	ldr	r2, [pc, #168]	@ (8000b34 <mockup_data_generator+0x164>)
 8000a8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a8e:	e049      	b.n	8000b24 <mockup_data_generator+0x154>
case CURRENT_DC:
	return 20+step;
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	3314      	adds	r3, #20
 8000a94:	e046      	b.n	8000b24 <mockup_data_generator+0x154>
case CURRENT_A:
	return sine_table[(step% SINE_TABLE_SIZE)];
 8000a96:	683a      	ldr	r2, [r7, #0]
 8000a98:	4b25      	ldr	r3, [pc, #148]	@ (8000b30 <mockup_data_generator+0x160>)
 8000a9a:	fb83 1302 	smull	r1, r3, r3, r2
 8000a9e:	11d9      	asrs	r1, r3, #7
 8000aa0:	17d3      	asrs	r3, r2, #31
 8000aa2:	1acb      	subs	r3, r1, r3
 8000aa4:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000aa8:	fb01 f303 	mul.w	r3, r1, r3
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	4a21      	ldr	r2, [pc, #132]	@ (8000b34 <mockup_data_generator+0x164>)
 8000ab0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ab4:	e036      	b.n	8000b24 <mockup_data_generator+0x154>
case CURRENT_B:
	return sine_table[(step% SINE_TABLE_SIZE)];
 8000ab6:	683a      	ldr	r2, [r7, #0]
 8000ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b30 <mockup_data_generator+0x160>)
 8000aba:	fb83 1302 	smull	r1, r3, r3, r2
 8000abe:	11d9      	asrs	r1, r3, #7
 8000ac0:	17d3      	asrs	r3, r2, #31
 8000ac2:	1acb      	subs	r3, r1, r3
 8000ac4:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000ac8:	fb01 f303 	mul.w	r3, r1, r3
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	4a19      	ldr	r2, [pc, #100]	@ (8000b34 <mockup_data_generator+0x164>)
 8000ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ad4:	e026      	b.n	8000b24 <mockup_data_generator+0x154>
case CURRENT_C:
	return sine_table[(step% SINE_TABLE_SIZE)];
 8000ad6:	683a      	ldr	r2, [r7, #0]
 8000ad8:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <mockup_data_generator+0x160>)
 8000ada:	fb83 1302 	smull	r1, r3, r3, r2
 8000ade:	11d9      	asrs	r1, r3, #7
 8000ae0:	17d3      	asrs	r3, r2, #31
 8000ae2:	1acb      	subs	r3, r1, r3
 8000ae4:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000ae8:	fb01 f303 	mul.w	r3, r1, r3
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	4a11      	ldr	r2, [pc, #68]	@ (8000b34 <mockup_data_generator+0x164>)
 8000af0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000af4:	e016      	b.n	8000b24 <mockup_data_generator+0x154>
case ACCE_X:
	return 1+step;
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	3301      	adds	r3, #1
 8000afa:	e013      	b.n	8000b24 <mockup_data_generator+0x154>
case ACCE_Y:
	return 2+step;
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	3302      	adds	r3, #2
 8000b00:	e010      	b.n	8000b24 <mockup_data_generator+0x154>
case ACCE_Z:
	return 3+step;
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	3303      	adds	r3, #3
 8000b06:	e00d      	b.n	8000b24 <mockup_data_generator+0x154>
case GYRO_X:
	return 4+step;
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	3304      	adds	r3, #4
 8000b0c:	e00a      	b.n	8000b24 <mockup_data_generator+0x154>
case GYRO_Y:
	return 5+step;
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	3305      	adds	r3, #5
 8000b12:	e007      	b.n	8000b24 <mockup_data_generator+0x154>
case GYRO_Z:
	return 6+step;
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	3306      	adds	r3, #6
 8000b18:	e004      	b.n	8000b24 <mockup_data_generator+0x154>
case ANOTHER_MEAS:
	return 20-step;
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	f1c3 0314 	rsb	r3, r3, #20
 8000b20:	e000      	b.n	8000b24 <mockup_data_generator+0x154>
default:
	return 0;
 8000b22:	2300      	movs	r3, #0
}
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr
 8000b30:	51eb851f 	.word	0x51eb851f
 8000b34:	20000088 	.word	0x20000088

08000b38 <populate_send_buffer>:

void populate_send_buffer(int32_t* buffer, int phase_offset){
 8000b38:	b590      	push	{r4, r7, lr}
 8000b3a:	b087      	sub	sp, #28
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
 8000b40:	6039      	str	r1, [r7, #0]
	uint32_t offset = 0;
 8000b42:	2300      	movs	r3, #0
 8000b44:	617b      	str	r3, [r7, #20]
	for(int sensor=0;sensor<15;sensor++){
 8000b46:	2300      	movs	r3, #0
 8000b48:	613b      	str	r3, [r7, #16]
 8000b4a:	e02f      	b.n	8000bac <populate_send_buffer+0x74>
		int samples = (sensor < 8) ? 400 : 20; // 20 ms period
 8000b4c:	693b      	ldr	r3, [r7, #16]
 8000b4e:	2b07      	cmp	r3, #7
 8000b50:	dc02      	bgt.n	8000b58 <populate_send_buffer+0x20>
 8000b52:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000b56:	e000      	b.n	8000b5a <populate_send_buffer+0x22>
 8000b58:	2314      	movs	r3, #20
 8000b5a:	60bb      	str	r3, [r7, #8]
        for (int t = 0; t < samples; t++) {
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	e01d      	b.n	8000b9e <populate_send_buffer+0x66>
            buffer[offset++] = mockup_data_generator(sensor, (t + phase_offset) % SINE_TABLE_SIZE);
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	b2d8      	uxtb	r0, r3
 8000b66:	68fa      	ldr	r2, [r7, #12]
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	4a13      	ldr	r2, [pc, #76]	@ (8000bbc <populate_send_buffer+0x84>)
 8000b6e:	fb82 1203 	smull	r1, r2, r2, r3
 8000b72:	11d1      	asrs	r1, r2, #7
 8000b74:	17da      	asrs	r2, r3, #31
 8000b76:	1a8a      	subs	r2, r1, r2
 8000b78:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000b7c:	fb01 f202 	mul.w	r2, r1, r2
 8000b80:	1a9a      	subs	r2, r3, r2
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	1c59      	adds	r1, r3, #1
 8000b86:	6179      	str	r1, [r7, #20]
 8000b88:	009b      	lsls	r3, r3, #2
 8000b8a:	6879      	ldr	r1, [r7, #4]
 8000b8c:	18cc      	adds	r4, r1, r3
 8000b8e:	4611      	mov	r1, r2
 8000b90:	f7ff ff1e 	bl	80009d0 <mockup_data_generator>
 8000b94:	4603      	mov	r3, r0
 8000b96:	6023      	str	r3, [r4, #0]
        for (int t = 0; t < samples; t++) {
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	3301      	adds	r3, #1
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	68fa      	ldr	r2, [r7, #12]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	dbdd      	blt.n	8000b62 <populate_send_buffer+0x2a>
	for(int sensor=0;sensor<15;sensor++){
 8000ba6:	693b      	ldr	r3, [r7, #16]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	613b      	str	r3, [r7, #16]
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	2b0e      	cmp	r3, #14
 8000bb0:	ddcc      	ble.n	8000b4c <populate_send_buffer+0x14>
        }
	}
}
 8000bb2:	bf00      	nop
 8000bb4:	bf00      	nop
 8000bb6:	371c      	adds	r7, #28
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd90      	pop	{r4, r7, pc}
 8000bbc:	51eb851f 	.word	0x51eb851f

08000bc0 <init_mockup_data>:

int init_mockup_data(){
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
	generate_test_data();
 8000bc4:	f7ff fec6 	bl	8000954 <generate_test_data>
	populate_send_buffer(FullPacketA,0);
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4805      	ldr	r0, [pc, #20]	@ (8000be0 <init_mockup_data+0x20>)
 8000bcc:	f7ff ffb4 	bl	8000b38 <populate_send_buffer>
	populate_send_buffer(FullPacketB,50);
 8000bd0:	2132      	movs	r1, #50	@ 0x32
 8000bd2:	4804      	ldr	r0, [pc, #16]	@ (8000be4 <init_mockup_data+0x24>)
 8000bd4:	f7ff ffb0 	bl	8000b38 <populate_send_buffer>
	return 0;
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	200006c8 	.word	0x200006c8
 8000be4:	20003af8 	.word	0x20003af8

08000be8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000bee:	4b11      	ldr	r3, [pc, #68]	@ (8000c34 <HAL_MspInit+0x4c>)
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf2:	4a10      	ldr	r2, [pc, #64]	@ (8000c34 <HAL_MspInit+0x4c>)
 8000bf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000c34 <HAL_MspInit+0x4c>)
 8000bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c02:	607b      	str	r3, [r7, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c06:	4b0b      	ldr	r3, [pc, #44]	@ (8000c34 <HAL_MspInit+0x4c>)
 8000c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c34 <HAL_MspInit+0x4c>)
 8000c0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c12:	4b08      	ldr	r3, [pc, #32]	@ (8000c34 <HAL_MspInit+0x4c>)
 8000c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c1a:	603b      	str	r3, [r7, #0]
 8000c1c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	210f      	movs	r1, #15
 8000c22:	f06f 0001 	mvn.w	r0, #1
 8000c26:	f000 faeb 	bl	8001200 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40023800 	.word	0x40023800

08000c38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b08e      	sub	sp, #56	@ 0x38
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c40:	2300      	movs	r3, #0
 8000c42:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c44:	2300      	movs	r3, #0
 8000c46:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c48:	4b33      	ldr	r3, [pc, #204]	@ (8000d18 <HAL_InitTick+0xe0>)
 8000c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4c:	4a32      	ldr	r2, [pc, #200]	@ (8000d18 <HAL_InitTick+0xe0>)
 8000c4e:	f043 0310 	orr.w	r3, r3, #16
 8000c52:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c54:	4b30      	ldr	r3, [pc, #192]	@ (8000d18 <HAL_InitTick+0xe0>)
 8000c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c58:	f003 0310 	and.w	r3, r3, #16
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c60:	f107 0210 	add.w	r2, r7, #16
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	4611      	mov	r1, r2
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f001 fab6 	bl	80021dc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c70:	6a3b      	ldr	r3, [r7, #32]
 8000c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d103      	bne.n	8000c82 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c7a:	f001 fa87 	bl	800218c <HAL_RCC_GetPCLK1Freq>
 8000c7e:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c80:	e004      	b.n	8000c8c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c82:	f001 fa83 	bl	800218c <HAL_RCC_GetPCLK1Freq>
 8000c86:	4603      	mov	r3, r0
 8000c88:	005b      	lsls	r3, r3, #1
 8000c8a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c8e:	4a23      	ldr	r2, [pc, #140]	@ (8000d1c <HAL_InitTick+0xe4>)
 8000c90:	fba2 2303 	umull	r2, r3, r2, r3
 8000c94:	0c9b      	lsrs	r3, r3, #18
 8000c96:	3b01      	subs	r3, #1
 8000c98:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c9a:	4b21      	ldr	r3, [pc, #132]	@ (8000d20 <HAL_InitTick+0xe8>)
 8000c9c:	4a21      	ldr	r2, [pc, #132]	@ (8000d24 <HAL_InitTick+0xec>)
 8000c9e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d20 <HAL_InitTick+0xe8>)
 8000ca2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ca6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ca8:	4a1d      	ldr	r2, [pc, #116]	@ (8000d20 <HAL_InitTick+0xe8>)
 8000caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cac:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000cae:	4b1c      	ldr	r3, [pc, #112]	@ (8000d20 <HAL_InitTick+0xe8>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d20 <HAL_InitTick+0xe8>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cba:	4b19      	ldr	r3, [pc, #100]	@ (8000d20 <HAL_InitTick+0xe8>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000cc0:	4817      	ldr	r0, [pc, #92]	@ (8000d20 <HAL_InitTick+0xe8>)
 8000cc2:	f001 fead 	bl	8002a20 <HAL_TIM_Base_Init>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ccc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d11b      	bne.n	8000d0c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000cd4:	4812      	ldr	r0, [pc, #72]	@ (8000d20 <HAL_InitTick+0xe8>)
 8000cd6:	f001 ff05 	bl	8002ae4 <HAL_TIM_Base_Start_IT>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000ce0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d111      	bne.n	8000d0c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ce8:	2036      	movs	r0, #54	@ 0x36
 8000cea:	f000 faa5 	bl	8001238 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2b0f      	cmp	r3, #15
 8000cf2:	d808      	bhi.n	8000d06 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	6879      	ldr	r1, [r7, #4]
 8000cf8:	2036      	movs	r0, #54	@ 0x36
 8000cfa:	f000 fa81 	bl	8001200 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000d28 <HAL_InitTick+0xf0>)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6013      	str	r3, [r2, #0]
 8000d04:	e002      	b.n	8000d0c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d0c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3738      	adds	r7, #56	@ 0x38
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	431bde83 	.word	0x431bde83
 8000d20:	20006f28 	.word	0x20006f28
 8000d24:	40001000 	.word	0x40001000
 8000d28:	20000004 	.word	0x20000004

08000d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d30:	bf00      	nop
 8000d32:	e7fd      	b.n	8000d30 <NMI_Handler+0x4>

08000d34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <HardFault_Handler+0x4>

08000d3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <MemManage_Handler+0x4>

08000d44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d48:	bf00      	nop
 8000d4a:	e7fd      	b.n	8000d48 <BusFault_Handler+0x4>

08000d4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <UsageFault_Handler+0x4>

08000d54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d58:	bf00      	nop
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
	...

08000d64 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d68:	4802      	ldr	r0, [pc, #8]	@ (8000d74 <TIM6_DAC_IRQHandler+0x10>)
 8000d6a:	f001 ff33 	bl	8002bd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20006f28 	.word	0x20006f28

08000d78 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8000d7c:	4802      	ldr	r0, [pc, #8]	@ (8000d88 <ETH_IRQHandler+0x10>)
 8000d7e:	f000 fa69 	bl	8001254 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	2000700c 	.word	0x2000700c

08000d8c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	60f8      	str	r0, [r7, #12]
 8000d94:	60b9      	str	r1, [r7, #8]
 8000d96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d98:	2300      	movs	r3, #0
 8000d9a:	617b      	str	r3, [r7, #20]
 8000d9c:	e00a      	b.n	8000db4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d9e:	f3af 8000 	nop.w
 8000da2:	4601      	mov	r1, r0
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	1c5a      	adds	r2, r3, #1
 8000da8:	60ba      	str	r2, [r7, #8]
 8000daa:	b2ca      	uxtb	r2, r1
 8000dac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	3301      	adds	r3, #1
 8000db2:	617b      	str	r3, [r7, #20]
 8000db4:	697a      	ldr	r2, [r7, #20]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	dbf0      	blt.n	8000d9e <_read+0x12>
  }

  return len;
 8000dbc:	687b      	ldr	r3, [r7, #4]
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3718      	adds	r7, #24
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	b083      	sub	sp, #12
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr

08000dde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dde:	b480      	push	{r7}
 8000de0:	b083      	sub	sp, #12
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
 8000de6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dee:	605a      	str	r2, [r3, #4]
  return 0;
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	370c      	adds	r7, #12
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr

08000dfe <_isatty>:

int _isatty(int file)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	b083      	sub	sp, #12
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e06:	2301      	movs	r3, #1
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr

08000e14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	60f8      	str	r0, [r7, #12]
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e20:	2300      	movs	r3, #0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3714      	adds	r7, #20
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
	...

08000e30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b087      	sub	sp, #28
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e38:	4a14      	ldr	r2, [pc, #80]	@ (8000e8c <_sbrk+0x5c>)
 8000e3a:	4b15      	ldr	r3, [pc, #84]	@ (8000e90 <_sbrk+0x60>)
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e44:	4b13      	ldr	r3, [pc, #76]	@ (8000e94 <_sbrk+0x64>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d102      	bne.n	8000e52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e4c:	4b11      	ldr	r3, [pc, #68]	@ (8000e94 <_sbrk+0x64>)
 8000e4e:	4a12      	ldr	r2, [pc, #72]	@ (8000e98 <_sbrk+0x68>)
 8000e50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e52:	4b10      	ldr	r3, [pc, #64]	@ (8000e94 <_sbrk+0x64>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4413      	add	r3, r2
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d205      	bcs.n	8000e6c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8000e60:	4b0e      	ldr	r3, [pc, #56]	@ (8000e9c <_sbrk+0x6c>)
 8000e62:	220c      	movs	r2, #12
 8000e64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e66:	f04f 33ff 	mov.w	r3, #4294967295
 8000e6a:	e009      	b.n	8000e80 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e6c:	4b09      	ldr	r3, [pc, #36]	@ (8000e94 <_sbrk+0x64>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e72:	4b08      	ldr	r3, [pc, #32]	@ (8000e94 <_sbrk+0x64>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4413      	add	r3, r2
 8000e7a:	4a06      	ldr	r2, [pc, #24]	@ (8000e94 <_sbrk+0x64>)
 8000e7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	371c      	adds	r7, #28
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	20050000 	.word	0x20050000
 8000e90:	00000400 	.word	0x00000400
 8000e94:	20006f74 	.word	0x20006f74
 8000e98:	200072f8 	.word	0x200072f8
 8000e9c:	200072e4 	.word	0x200072e4

08000ea0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ea4:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <SystemInit+0x20>)
 8000ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eaa:	4a05      	ldr	r2, [pc, #20]	@ (8000ec0 <SystemInit+0x20>)
 8000eac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000eb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ec8:	4b14      	ldr	r3, [pc, #80]	@ (8000f1c <MX_USART3_UART_Init+0x58>)
 8000eca:	4a15      	ldr	r2, [pc, #84]	@ (8000f20 <MX_USART3_UART_Init+0x5c>)
 8000ecc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ece:	4b13      	ldr	r3, [pc, #76]	@ (8000f1c <MX_USART3_UART_Init+0x58>)
 8000ed0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ed4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ed6:	4b11      	ldr	r3, [pc, #68]	@ (8000f1c <MX_USART3_UART_Init+0x58>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000edc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f1c <MX_USART3_UART_Init+0x58>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ee2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f1c <MX_USART3_UART_Init+0x58>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8000f1c <MX_USART3_UART_Init+0x58>)
 8000eea:	220c      	movs	r2, #12
 8000eec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eee:	4b0b      	ldr	r3, [pc, #44]	@ (8000f1c <MX_USART3_UART_Init+0x58>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ef4:	4b09      	ldr	r3, [pc, #36]	@ (8000f1c <MX_USART3_UART_Init+0x58>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000efa:	4b08      	ldr	r3, [pc, #32]	@ (8000f1c <MX_USART3_UART_Init+0x58>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f00:	4b06      	ldr	r3, [pc, #24]	@ (8000f1c <MX_USART3_UART_Init+0x58>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f06:	4805      	ldr	r0, [pc, #20]	@ (8000f1c <MX_USART3_UART_Init+0x58>)
 8000f08:	f002 f858 	bl	8002fbc <HAL_UART_Init>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000f12:	f7ff fd19 	bl	8000948 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20006f78 	.word	0x20006f78
 8000f20:	40004800 	.word	0x40004800

08000f24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b0aa      	sub	sp, #168	@ 0xa8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f2c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f3c:	f107 0310 	add.w	r3, r7, #16
 8000f40:	2284      	movs	r2, #132	@ 0x84
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f003 fffb 	bl	8004f40 <memset>
  if(uartHandle->Instance==USART3)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a22      	ldr	r2, [pc, #136]	@ (8000fd8 <HAL_UART_MspInit+0xb4>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d13c      	bne.n	8000fce <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f58:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f5e:	f107 0310 	add.w	r3, r7, #16
 8000f62:	4618      	mov	r0, r3
 8000f64:	f001 f96c 	bl	8002240 <HAL_RCCEx_PeriphCLKConfig>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000f6e:	f7ff fceb 	bl	8000948 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f72:	4b1a      	ldr	r3, [pc, #104]	@ (8000fdc <HAL_UART_MspInit+0xb8>)
 8000f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f76:	4a19      	ldr	r2, [pc, #100]	@ (8000fdc <HAL_UART_MspInit+0xb8>)
 8000f78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f7e:	4b17      	ldr	r3, [pc, #92]	@ (8000fdc <HAL_UART_MspInit+0xb8>)
 8000f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f8a:	4b14      	ldr	r3, [pc, #80]	@ (8000fdc <HAL_UART_MspInit+0xb8>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	4a13      	ldr	r2, [pc, #76]	@ (8000fdc <HAL_UART_MspInit+0xb8>)
 8000f90:	f043 0308 	orr.w	r3, r3, #8
 8000f94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f96:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <HAL_UART_MspInit+0xb8>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	f003 0308 	and.w	r3, r3, #8
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000fa2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fa6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000faa:	2302      	movs	r3, #2
 8000fac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000fbc:	2307      	movs	r3, #7
 8000fbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fc2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4805      	ldr	r0, [pc, #20]	@ (8000fe0 <HAL_UART_MspInit+0xbc>)
 8000fca:	f000 fa17 	bl	80013fc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000fce:	bf00      	nop
 8000fd0:	37a8      	adds	r7, #168	@ 0xa8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40004800 	.word	0x40004800
 8000fdc:	40023800 	.word	0x40023800
 8000fe0:	40020c00 	.word	0x40020c00

08000fe4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000fe4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800101c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fe8:	f7ff ff5a 	bl	8000ea0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fec:	480c      	ldr	r0, [pc, #48]	@ (8001020 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fee:	490d      	ldr	r1, [pc, #52]	@ (8001024 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8001028 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ff2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ff4:	e002      	b.n	8000ffc <LoopCopyDataInit>

08000ff6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ff6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ff8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ffa:	3304      	adds	r3, #4

08000ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ffc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ffe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001000:	d3f9      	bcc.n	8000ff6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001002:	4a0a      	ldr	r2, [pc, #40]	@ (800102c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001004:	4c0a      	ldr	r4, [pc, #40]	@ (8001030 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001006:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001008:	e001      	b.n	800100e <LoopFillZerobss>

0800100a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800100a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800100c:	3204      	adds	r2, #4

0800100e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800100e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001010:	d3fb      	bcc.n	800100a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001012:	f003 ffe3 	bl	8004fdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001016:	f7ff fbab 	bl	8000770 <main>
  bx  lr    
 800101a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800101c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001020:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001024:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001028:	08006930 	.word	0x08006930
  ldr r2, =_sbss
 800102c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001030:	200072f4 	.word	0x200072f4

08001034 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001034:	e7fe      	b.n	8001034 <ADC_IRQHandler>

08001036 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800103a:	2003      	movs	r0, #3
 800103c:	f000 f8d5 	bl	80011ea <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001040:	200f      	movs	r0, #15
 8001042:	f7ff fdf9 	bl	8000c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001046:	f7ff fdcf 	bl	8000be8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800104a:	2300      	movs	r3, #0
}
 800104c:	4618      	mov	r0, r3
 800104e:	bd80      	pop	{r7, pc}

08001050 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001054:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <HAL_IncTick+0x20>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	461a      	mov	r2, r3
 800105a:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <HAL_IncTick+0x24>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4413      	add	r3, r2
 8001060:	4a04      	ldr	r2, [pc, #16]	@ (8001074 <HAL_IncTick+0x24>)
 8001062:	6013      	str	r3, [r2, #0]
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20000008 	.word	0x20000008
 8001074:	20007000 	.word	0x20007000

08001078 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  return uwTick;
 800107c:	4b03      	ldr	r3, [pc, #12]	@ (800108c <HAL_GetTick+0x14>)
 800107e:	681b      	ldr	r3, [r3, #0]
}
 8001080:	4618      	mov	r0, r3
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	20007000 	.word	0x20007000

08001090 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f003 0307 	and.w	r3, r3, #7
 800109e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010a0:	4b0b      	ldr	r3, [pc, #44]	@ (80010d0 <__NVIC_SetPriorityGrouping+0x40>)
 80010a2:	68db      	ldr	r3, [r3, #12]
 80010a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010a6:	68ba      	ldr	r2, [r7, #8]
 80010a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010ac:	4013      	ands	r3, r2
 80010ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <__NVIC_SetPriorityGrouping+0x44>)
 80010ba:	4313      	orrs	r3, r2
 80010bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010be:	4a04      	ldr	r2, [pc, #16]	@ (80010d0 <__NVIC_SetPriorityGrouping+0x40>)
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	60d3      	str	r3, [r2, #12]
}
 80010c4:	bf00      	nop
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	e000ed00 	.word	0xe000ed00
 80010d4:	05fa0000 	.word	0x05fa0000

080010d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010dc:	4b04      	ldr	r3, [pc, #16]	@ (80010f0 <__NVIC_GetPriorityGrouping+0x18>)
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	0a1b      	lsrs	r3, r3, #8
 80010e2:	f003 0307 	and.w	r3, r3, #7
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	e000ed00 	.word	0xe000ed00

080010f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001102:	2b00      	cmp	r3, #0
 8001104:	db0b      	blt.n	800111e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	f003 021f 	and.w	r2, r3, #31
 800110c:	4907      	ldr	r1, [pc, #28]	@ (800112c <__NVIC_EnableIRQ+0x38>)
 800110e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001112:	095b      	lsrs	r3, r3, #5
 8001114:	2001      	movs	r0, #1
 8001116:	fa00 f202 	lsl.w	r2, r0, r2
 800111a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	e000e100 	.word	0xe000e100

08001130 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	6039      	str	r1, [r7, #0]
 800113a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800113c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001140:	2b00      	cmp	r3, #0
 8001142:	db0a      	blt.n	800115a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	b2da      	uxtb	r2, r3
 8001148:	490c      	ldr	r1, [pc, #48]	@ (800117c <__NVIC_SetPriority+0x4c>)
 800114a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114e:	0112      	lsls	r2, r2, #4
 8001150:	b2d2      	uxtb	r2, r2
 8001152:	440b      	add	r3, r1
 8001154:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001158:	e00a      	b.n	8001170 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	b2da      	uxtb	r2, r3
 800115e:	4908      	ldr	r1, [pc, #32]	@ (8001180 <__NVIC_SetPriority+0x50>)
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	f003 030f 	and.w	r3, r3, #15
 8001166:	3b04      	subs	r3, #4
 8001168:	0112      	lsls	r2, r2, #4
 800116a:	b2d2      	uxtb	r2, r2
 800116c:	440b      	add	r3, r1
 800116e:	761a      	strb	r2, [r3, #24]
}
 8001170:	bf00      	nop
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	e000e100 	.word	0xe000e100
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001184:	b480      	push	{r7}
 8001186:	b089      	sub	sp, #36	@ 0x24
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f003 0307 	and.w	r3, r3, #7
 8001196:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	f1c3 0307 	rsb	r3, r3, #7
 800119e:	2b04      	cmp	r3, #4
 80011a0:	bf28      	it	cs
 80011a2:	2304      	movcs	r3, #4
 80011a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	3304      	adds	r3, #4
 80011aa:	2b06      	cmp	r3, #6
 80011ac:	d902      	bls.n	80011b4 <NVIC_EncodePriority+0x30>
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	3b03      	subs	r3, #3
 80011b2:	e000      	b.n	80011b6 <NVIC_EncodePriority+0x32>
 80011b4:	2300      	movs	r3, #0
 80011b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b8:	f04f 32ff 	mov.w	r2, #4294967295
 80011bc:	69bb      	ldr	r3, [r7, #24]
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	43da      	mvns	r2, r3
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	401a      	ands	r2, r3
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011cc:	f04f 31ff 	mov.w	r1, #4294967295
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	fa01 f303 	lsl.w	r3, r1, r3
 80011d6:	43d9      	mvns	r1, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011dc:	4313      	orrs	r3, r2
         );
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3724      	adds	r7, #36	@ 0x24
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr

080011ea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff ff4c 	bl	8001090 <__NVIC_SetPriorityGrouping>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
 800120c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800120e:	2300      	movs	r3, #0
 8001210:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001212:	f7ff ff61 	bl	80010d8 <__NVIC_GetPriorityGrouping>
 8001216:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001218:	687a      	ldr	r2, [r7, #4]
 800121a:	68b9      	ldr	r1, [r7, #8]
 800121c:	6978      	ldr	r0, [r7, #20]
 800121e:	f7ff ffb1 	bl	8001184 <NVIC_EncodePriority>
 8001222:	4602      	mov	r2, r0
 8001224:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001228:	4611      	mov	r1, r2
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff ff80 	bl	8001130 <__NVIC_SetPriority>
}
 8001230:	bf00      	nop
 8001232:	3718      	adds	r7, #24
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ff54 	bl	80010f4 <__NVIC_EnableIRQ>
}
 800124c:	bf00      	nop
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001262:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800126c:	695b      	ldr	r3, [r3, #20]
 800126e:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001278:	69db      	ldr	r3, [r3, #28]
 800127a:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 800127c:	4b4b      	ldr	r3, [pc, #300]	@ (80013ac <HAL_ETH_IRQHandler+0x158>)
 800127e:	695b      	ldr	r3, [r3, #20]
 8001280:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001288:	2b00      	cmp	r3, #0
 800128a:	d00e      	beq.n	80012aa <HAL_ETH_IRQHandler+0x56>
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001292:	2b00      	cmp	r3, #0
 8001294:	d009      	beq.n	80012aa <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800129e:	461a      	mov	r2, r3
 80012a0:	4b43      	ldr	r3, [pc, #268]	@ (80013b0 <HAL_ETH_IRQHandler+0x15c>)
 80012a2:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f002 fb8f 	bl	80039c8 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	f003 0301 	and.w	r3, r3, #1
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d00f      	beq.n	80012d4 <HAL_ETH_IRQHandler+0x80>
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d00a      	beq.n	80012d4 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012c6:	461a      	mov	r2, r3
 80012c8:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80012cc:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f002 fb8a 	bl	80039e8 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d042      	beq.n	8001364 <HAL_ETH_IRQHandler+0x110>
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d03d      	beq.n	8001364 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ee:	f043 0208 	orr.w	r2, r3, #8
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d01a      	beq.n	8001338 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800130a:	695a      	ldr	r2, [r3, #20]
 800130c:	4b29      	ldr	r3, [pc, #164]	@ (80013b4 <HAL_ETH_IRQHandler+0x160>)
 800130e:	4013      	ands	r3, r2
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800131e:	69db      	ldr	r3, [r3, #28]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	6812      	ldr	r2, [r2, #0]
 8001324:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8001328:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800132c:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	22e0      	movs	r2, #224	@ 0xe0
 8001332:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001336:	e012      	b.n	800135e <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001340:	695a      	ldr	r2, [r3, #20]
 8001342:	f248 6380 	movw	r3, #34432	@ 0x8680
 8001346:	4013      	ands	r3, r2
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001356:	461a      	mov	r2, r3
 8001358:	f248 6380 	movw	r3, #34432	@ 0x8680
 800135c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f002 fb52 	bl	8003a08 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	f003 0308 	and.w	r3, r3, #8
 800136a:	2b00      	cmp	r3, #0
 800136c:	d00e      	beq.n	800138c <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001374:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f000 f81a 	bl	80013b8 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2200      	movs	r2, #0
 8001388:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d006      	beq.n	80013a4 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8001396:	4b05      	ldr	r3, [pc, #20]	@ (80013ac <HAL_ETH_IRQHandler+0x158>)
 8001398:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800139c:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f000 f814 	bl	80013cc <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 80013a4:	bf00      	nop
 80013a6:	3718      	adds	r7, #24
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40013c00 	.word	0x40013c00
 80013b0:	00010040 	.word	0x00010040
 80013b4:	007e2000 	.word	0x007e2000

080013b8 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80013d4:	bf00      	nop
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
	...

080013fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b089      	sub	sp, #36	@ 0x24
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001406:	2300      	movs	r3, #0
 8001408:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800140a:	2300      	movs	r3, #0
 800140c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001412:	2300      	movs	r3, #0
 8001414:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
 800141a:	e175      	b.n	8001708 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800141c:	2201      	movs	r2, #1
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	fa02 f303 	lsl.w	r3, r2, r3
 8001424:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	4013      	ands	r3, r2
 800142e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	697b      	ldr	r3, [r7, #20]
 8001434:	429a      	cmp	r2, r3
 8001436:	f040 8164 	bne.w	8001702 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f003 0303 	and.w	r3, r3, #3
 8001442:	2b01      	cmp	r3, #1
 8001444:	d005      	beq.n	8001452 <HAL_GPIO_Init+0x56>
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d130      	bne.n	80014b4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	2203      	movs	r2, #3
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	43db      	mvns	r3, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4013      	ands	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	68da      	ldr	r2, [r3, #12]
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	4313      	orrs	r3, r2
 800147a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001488:	2201      	movs	r2, #1
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	43db      	mvns	r3, r3
 8001492:	69ba      	ldr	r2, [r7, #24]
 8001494:	4013      	ands	r3, r2
 8001496:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	091b      	lsrs	r3, r3, #4
 800149e:	f003 0201 	and.w	r2, r3, #1
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	4313      	orrs	r3, r2
 80014ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f003 0303 	and.w	r3, r3, #3
 80014bc:	2b03      	cmp	r3, #3
 80014be:	d017      	beq.n	80014f0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	2203      	movs	r2, #3
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	43db      	mvns	r3, r3
 80014d2:	69ba      	ldr	r2, [r7, #24]
 80014d4:	4013      	ands	r3, r2
 80014d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	689a      	ldr	r2, [r3, #8]
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f003 0303 	and.w	r3, r3, #3
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d123      	bne.n	8001544 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	08da      	lsrs	r2, r3, #3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	3208      	adds	r2, #8
 8001504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	f003 0307 	and.w	r3, r3, #7
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	220f      	movs	r2, #15
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	43db      	mvns	r3, r3
 800151a:	69ba      	ldr	r2, [r7, #24]
 800151c:	4013      	ands	r3, r2
 800151e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	691a      	ldr	r2, [r3, #16]
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	f003 0307 	and.w	r3, r3, #7
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	4313      	orrs	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	08da      	lsrs	r2, r3, #3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	3208      	adds	r2, #8
 800153e:	69b9      	ldr	r1, [r7, #24]
 8001540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	2203      	movs	r2, #3
 8001550:	fa02 f303 	lsl.w	r3, r2, r3
 8001554:	43db      	mvns	r3, r3
 8001556:	69ba      	ldr	r2, [r7, #24]
 8001558:	4013      	ands	r3, r2
 800155a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f003 0203 	and.w	r2, r3, #3
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4313      	orrs	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001580:	2b00      	cmp	r3, #0
 8001582:	f000 80be 	beq.w	8001702 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001586:	4b66      	ldr	r3, [pc, #408]	@ (8001720 <HAL_GPIO_Init+0x324>)
 8001588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158a:	4a65      	ldr	r2, [pc, #404]	@ (8001720 <HAL_GPIO_Init+0x324>)
 800158c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001590:	6453      	str	r3, [r2, #68]	@ 0x44
 8001592:	4b63      	ldr	r3, [pc, #396]	@ (8001720 <HAL_GPIO_Init+0x324>)
 8001594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001596:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800159e:	4a61      	ldr	r2, [pc, #388]	@ (8001724 <HAL_GPIO_Init+0x328>)
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	089b      	lsrs	r3, r3, #2
 80015a4:	3302      	adds	r3, #2
 80015a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	f003 0303 	and.w	r3, r3, #3
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	220f      	movs	r2, #15
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	43db      	mvns	r3, r3
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	4013      	ands	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a58      	ldr	r2, [pc, #352]	@ (8001728 <HAL_GPIO_Init+0x32c>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d037      	beq.n	800163a <HAL_GPIO_Init+0x23e>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a57      	ldr	r2, [pc, #348]	@ (800172c <HAL_GPIO_Init+0x330>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d031      	beq.n	8001636 <HAL_GPIO_Init+0x23a>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a56      	ldr	r2, [pc, #344]	@ (8001730 <HAL_GPIO_Init+0x334>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d02b      	beq.n	8001632 <HAL_GPIO_Init+0x236>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a55      	ldr	r2, [pc, #340]	@ (8001734 <HAL_GPIO_Init+0x338>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d025      	beq.n	800162e <HAL_GPIO_Init+0x232>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a54      	ldr	r2, [pc, #336]	@ (8001738 <HAL_GPIO_Init+0x33c>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d01f      	beq.n	800162a <HAL_GPIO_Init+0x22e>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a53      	ldr	r2, [pc, #332]	@ (800173c <HAL_GPIO_Init+0x340>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d019      	beq.n	8001626 <HAL_GPIO_Init+0x22a>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a52      	ldr	r2, [pc, #328]	@ (8001740 <HAL_GPIO_Init+0x344>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d013      	beq.n	8001622 <HAL_GPIO_Init+0x226>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a51      	ldr	r2, [pc, #324]	@ (8001744 <HAL_GPIO_Init+0x348>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d00d      	beq.n	800161e <HAL_GPIO_Init+0x222>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a50      	ldr	r2, [pc, #320]	@ (8001748 <HAL_GPIO_Init+0x34c>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d007      	beq.n	800161a <HAL_GPIO_Init+0x21e>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a4f      	ldr	r2, [pc, #316]	@ (800174c <HAL_GPIO_Init+0x350>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d101      	bne.n	8001616 <HAL_GPIO_Init+0x21a>
 8001612:	2309      	movs	r3, #9
 8001614:	e012      	b.n	800163c <HAL_GPIO_Init+0x240>
 8001616:	230a      	movs	r3, #10
 8001618:	e010      	b.n	800163c <HAL_GPIO_Init+0x240>
 800161a:	2308      	movs	r3, #8
 800161c:	e00e      	b.n	800163c <HAL_GPIO_Init+0x240>
 800161e:	2307      	movs	r3, #7
 8001620:	e00c      	b.n	800163c <HAL_GPIO_Init+0x240>
 8001622:	2306      	movs	r3, #6
 8001624:	e00a      	b.n	800163c <HAL_GPIO_Init+0x240>
 8001626:	2305      	movs	r3, #5
 8001628:	e008      	b.n	800163c <HAL_GPIO_Init+0x240>
 800162a:	2304      	movs	r3, #4
 800162c:	e006      	b.n	800163c <HAL_GPIO_Init+0x240>
 800162e:	2303      	movs	r3, #3
 8001630:	e004      	b.n	800163c <HAL_GPIO_Init+0x240>
 8001632:	2302      	movs	r3, #2
 8001634:	e002      	b.n	800163c <HAL_GPIO_Init+0x240>
 8001636:	2301      	movs	r3, #1
 8001638:	e000      	b.n	800163c <HAL_GPIO_Init+0x240>
 800163a:	2300      	movs	r3, #0
 800163c:	69fa      	ldr	r2, [r7, #28]
 800163e:	f002 0203 	and.w	r2, r2, #3
 8001642:	0092      	lsls	r2, r2, #2
 8001644:	4093      	lsls	r3, r2
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	4313      	orrs	r3, r2
 800164a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800164c:	4935      	ldr	r1, [pc, #212]	@ (8001724 <HAL_GPIO_Init+0x328>)
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	089b      	lsrs	r3, r3, #2
 8001652:	3302      	adds	r3, #2
 8001654:	69ba      	ldr	r2, [r7, #24]
 8001656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800165a:	4b3d      	ldr	r3, [pc, #244]	@ (8001750 <HAL_GPIO_Init+0x354>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	43db      	mvns	r3, r3
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	4013      	ands	r3, r2
 8001668:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d003      	beq.n	800167e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	4313      	orrs	r3, r2
 800167c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800167e:	4a34      	ldr	r2, [pc, #208]	@ (8001750 <HAL_GPIO_Init+0x354>)
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001684:	4b32      	ldr	r3, [pc, #200]	@ (8001750 <HAL_GPIO_Init+0x354>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	43db      	mvns	r3, r3
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	4013      	ands	r3, r2
 8001692:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d003      	beq.n	80016a8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80016a0:	69ba      	ldr	r2, [r7, #24]
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016a8:	4a29      	ldr	r2, [pc, #164]	@ (8001750 <HAL_GPIO_Init+0x354>)
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016ae:	4b28      	ldr	r3, [pc, #160]	@ (8001750 <HAL_GPIO_Init+0x354>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	43db      	mvns	r3, r3
 80016b8:	69ba      	ldr	r2, [r7, #24]
 80016ba:	4013      	ands	r3, r2
 80016bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d003      	beq.n	80016d2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80016ca:	69ba      	ldr	r2, [r7, #24]
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016d2:	4a1f      	ldr	r2, [pc, #124]	@ (8001750 <HAL_GPIO_Init+0x354>)
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001750 <HAL_GPIO_Init+0x354>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	43db      	mvns	r3, r3
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	4013      	ands	r3, r2
 80016e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d003      	beq.n	80016fc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016fc:	4a14      	ldr	r2, [pc, #80]	@ (8001750 <HAL_GPIO_Init+0x354>)
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	3301      	adds	r3, #1
 8001706:	61fb      	str	r3, [r7, #28]
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	2b0f      	cmp	r3, #15
 800170c:	f67f ae86 	bls.w	800141c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001710:	bf00      	nop
 8001712:	bf00      	nop
 8001714:	3724      	adds	r7, #36	@ 0x24
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800
 8001724:	40013800 	.word	0x40013800
 8001728:	40020000 	.word	0x40020000
 800172c:	40020400 	.word	0x40020400
 8001730:	40020800 	.word	0x40020800
 8001734:	40020c00 	.word	0x40020c00
 8001738:	40021000 	.word	0x40021000
 800173c:	40021400 	.word	0x40021400
 8001740:	40021800 	.word	0x40021800
 8001744:	40021c00 	.word	0x40021c00
 8001748:	40022000 	.word	0x40022000
 800174c:	40022400 	.word	0x40022400
 8001750:	40013c00 	.word	0x40013c00

08001754 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	460b      	mov	r3, r1
 800175e:	807b      	strh	r3, [r7, #2]
 8001760:	4613      	mov	r3, r2
 8001762:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001764:	787b      	ldrb	r3, [r7, #1]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d003      	beq.n	8001772 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800176a:	887a      	ldrh	r2, [r7, #2]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001770:	e003      	b.n	800177a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001772:	887b      	ldrh	r3, [r7, #2]
 8001774:	041a      	lsls	r2, r3, #16
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	619a      	str	r2, [r3, #24]
}
 800177a:	bf00      	nop
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
	...

08001788 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800178c:	4b05      	ldr	r3, [pc, #20]	@ (80017a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a04      	ldr	r2, [pc, #16]	@ (80017a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001792:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001796:	6013      	str	r3, [r2, #0]
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	40007000 	.word	0x40007000

080017a8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80017ae:	2300      	movs	r3, #0
 80017b0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80017b2:	4b23      	ldr	r3, [pc, #140]	@ (8001840 <HAL_PWREx_EnableOverDrive+0x98>)
 80017b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b6:	4a22      	ldr	r2, [pc, #136]	@ (8001840 <HAL_PWREx_EnableOverDrive+0x98>)
 80017b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80017be:	4b20      	ldr	r3, [pc, #128]	@ (8001840 <HAL_PWREx_EnableOverDrive+0x98>)
 80017c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017c6:	603b      	str	r3, [r7, #0]
 80017c8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80017ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001844 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a1d      	ldr	r2, [pc, #116]	@ (8001844 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017d6:	f7ff fc4f 	bl	8001078 <HAL_GetTick>
 80017da:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80017dc:	e009      	b.n	80017f2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80017de:	f7ff fc4b 	bl	8001078 <HAL_GetTick>
 80017e2:	4602      	mov	r2, r0
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017ec:	d901      	bls.n	80017f2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e022      	b.n	8001838 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80017f2:	4b14      	ldr	r3, [pc, #80]	@ (8001844 <HAL_PWREx_EnableOverDrive+0x9c>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017fe:	d1ee      	bne.n	80017de <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001800:	4b10      	ldr	r3, [pc, #64]	@ (8001844 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a0f      	ldr	r2, [pc, #60]	@ (8001844 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001806:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800180a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800180c:	f7ff fc34 	bl	8001078 <HAL_GetTick>
 8001810:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001812:	e009      	b.n	8001828 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001814:	f7ff fc30 	bl	8001078 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001822:	d901      	bls.n	8001828 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e007      	b.n	8001838 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001828:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_PWREx_EnableOverDrive+0x9c>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001830:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001834:	d1ee      	bne.n	8001814 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40023800 	.word	0x40023800
 8001844:	40007000 	.word	0x40007000

08001848 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001850:	2300      	movs	r3, #0
 8001852:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e291      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 8087 	beq.w	800197a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800186c:	4b96      	ldr	r3, [pc, #600]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	f003 030c 	and.w	r3, r3, #12
 8001874:	2b04      	cmp	r3, #4
 8001876:	d00c      	beq.n	8001892 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001878:	4b93      	ldr	r3, [pc, #588]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	f003 030c 	and.w	r3, r3, #12
 8001880:	2b08      	cmp	r3, #8
 8001882:	d112      	bne.n	80018aa <HAL_RCC_OscConfig+0x62>
 8001884:	4b90      	ldr	r3, [pc, #576]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800188c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001890:	d10b      	bne.n	80018aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001892:	4b8d      	ldr	r3, [pc, #564]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d06c      	beq.n	8001978 <HAL_RCC_OscConfig+0x130>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d168      	bne.n	8001978 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e26b      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018b2:	d106      	bne.n	80018c2 <HAL_RCC_OscConfig+0x7a>
 80018b4:	4b84      	ldr	r3, [pc, #528]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a83      	ldr	r2, [pc, #524]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80018ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018be:	6013      	str	r3, [r2, #0]
 80018c0:	e02e      	b.n	8001920 <HAL_RCC_OscConfig+0xd8>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d10c      	bne.n	80018e4 <HAL_RCC_OscConfig+0x9c>
 80018ca:	4b7f      	ldr	r3, [pc, #508]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a7e      	ldr	r2, [pc, #504]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80018d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018d4:	6013      	str	r3, [r2, #0]
 80018d6:	4b7c      	ldr	r3, [pc, #496]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a7b      	ldr	r2, [pc, #492]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80018dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	e01d      	b.n	8001920 <HAL_RCC_OscConfig+0xd8>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018ec:	d10c      	bne.n	8001908 <HAL_RCC_OscConfig+0xc0>
 80018ee:	4b76      	ldr	r3, [pc, #472]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a75      	ldr	r2, [pc, #468]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80018f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018f8:	6013      	str	r3, [r2, #0]
 80018fa:	4b73      	ldr	r3, [pc, #460]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a72      	ldr	r2, [pc, #456]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001900:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	e00b      	b.n	8001920 <HAL_RCC_OscConfig+0xd8>
 8001908:	4b6f      	ldr	r3, [pc, #444]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a6e      	ldr	r2, [pc, #440]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 800190e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001912:	6013      	str	r3, [r2, #0]
 8001914:	4b6c      	ldr	r3, [pc, #432]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a6b      	ldr	r2, [pc, #428]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 800191a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800191e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d013      	beq.n	8001950 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001928:	f7ff fba6 	bl	8001078 <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001930:	f7ff fba2 	bl	8001078 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b64      	cmp	r3, #100	@ 0x64
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e21f      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001942:	4b61      	ldr	r3, [pc, #388]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0f0      	beq.n	8001930 <HAL_RCC_OscConfig+0xe8>
 800194e:	e014      	b.n	800197a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001950:	f7ff fb92 	bl	8001078 <HAL_GetTick>
 8001954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001956:	e008      	b.n	800196a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001958:	f7ff fb8e 	bl	8001078 <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	2b64      	cmp	r3, #100	@ 0x64
 8001964:	d901      	bls.n	800196a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001966:	2303      	movs	r3, #3
 8001968:	e20b      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800196a:	4b57      	ldr	r3, [pc, #348]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1f0      	bne.n	8001958 <HAL_RCC_OscConfig+0x110>
 8001976:	e000      	b.n	800197a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001978:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d069      	beq.n	8001a5a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001986:	4b50      	ldr	r3, [pc, #320]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f003 030c 	and.w	r3, r3, #12
 800198e:	2b00      	cmp	r3, #0
 8001990:	d00b      	beq.n	80019aa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001992:	4b4d      	ldr	r3, [pc, #308]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f003 030c 	and.w	r3, r3, #12
 800199a:	2b08      	cmp	r3, #8
 800199c:	d11c      	bne.n	80019d8 <HAL_RCC_OscConfig+0x190>
 800199e:	4b4a      	ldr	r3, [pc, #296]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d116      	bne.n	80019d8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019aa:	4b47      	ldr	r3, [pc, #284]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d005      	beq.n	80019c2 <HAL_RCC_OscConfig+0x17a>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d001      	beq.n	80019c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e1df      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019c2:	4b41      	ldr	r3, [pc, #260]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	691b      	ldr	r3, [r3, #16]
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	493d      	ldr	r1, [pc, #244]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d6:	e040      	b.n	8001a5a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d023      	beq.n	8001a28 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019e0:	4b39      	ldr	r3, [pc, #228]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a38      	ldr	r2, [pc, #224]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ec:	f7ff fb44 	bl	8001078 <HAL_GetTick>
 80019f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f2:	e008      	b.n	8001a06 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019f4:	f7ff fb40 	bl	8001078 <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	d901      	bls.n	8001a06 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e1bd      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a06:	4b30      	ldr	r3, [pc, #192]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d0f0      	beq.n	80019f4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a12:	4b2d      	ldr	r3, [pc, #180]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	4929      	ldr	r1, [pc, #164]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	600b      	str	r3, [r1, #0]
 8001a26:	e018      	b.n	8001a5a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a28:	4b27      	ldr	r3, [pc, #156]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a26      	ldr	r2, [pc, #152]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001a2e:	f023 0301 	bic.w	r3, r3, #1
 8001a32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a34:	f7ff fb20 	bl	8001078 <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a3c:	f7ff fb1c 	bl	8001078 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e199      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1f0      	bne.n	8001a3c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0308 	and.w	r3, r3, #8
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d038      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	695b      	ldr	r3, [r3, #20]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d019      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a6e:	4b16      	ldr	r3, [pc, #88]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001a70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a72:	4a15      	ldr	r2, [pc, #84]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a7a:	f7ff fafd 	bl	8001078 <HAL_GetTick>
 8001a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a80:	e008      	b.n	8001a94 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a82:	f7ff faf9 	bl	8001078 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e176      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a94:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001a96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a98:	f003 0302 	and.w	r3, r3, #2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d0f0      	beq.n	8001a82 <HAL_RCC_OscConfig+0x23a>
 8001aa0:	e01a      	b.n	8001ad8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aa2:	4b09      	ldr	r3, [pc, #36]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001aa6:	4a08      	ldr	r2, [pc, #32]	@ (8001ac8 <HAL_RCC_OscConfig+0x280>)
 8001aa8:	f023 0301 	bic.w	r3, r3, #1
 8001aac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aae:	f7ff fae3 	bl	8001078 <HAL_GetTick>
 8001ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ab4:	e00a      	b.n	8001acc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ab6:	f7ff fadf 	bl	8001078 <HAL_GetTick>
 8001aba:	4602      	mov	r2, r0
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d903      	bls.n	8001acc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	e15c      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
 8001ac8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001acc:	4b91      	ldr	r3, [pc, #580]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001ace:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d1ee      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0304 	and.w	r3, r3, #4
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	f000 80a4 	beq.w	8001c2e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ae6:	4b8b      	ldr	r3, [pc, #556]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d10d      	bne.n	8001b0e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001af2:	4b88      	ldr	r3, [pc, #544]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af6:	4a87      	ldr	r2, [pc, #540]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001af8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001afc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001afe:	4b85      	ldr	r3, [pc, #532]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b06:	60bb      	str	r3, [r7, #8]
 8001b08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b0e:	4b82      	ldr	r3, [pc, #520]	@ (8001d18 <HAL_RCC_OscConfig+0x4d0>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d118      	bne.n	8001b4c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001b1a:	4b7f      	ldr	r3, [pc, #508]	@ (8001d18 <HAL_RCC_OscConfig+0x4d0>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a7e      	ldr	r2, [pc, #504]	@ (8001d18 <HAL_RCC_OscConfig+0x4d0>)
 8001b20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b26:	f7ff faa7 	bl	8001078 <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b2e:	f7ff faa3 	bl	8001078 <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b64      	cmp	r3, #100	@ 0x64
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e120      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b40:	4b75      	ldr	r3, [pc, #468]	@ (8001d18 <HAL_RCC_OscConfig+0x4d0>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d0f0      	beq.n	8001b2e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d106      	bne.n	8001b62 <HAL_RCC_OscConfig+0x31a>
 8001b54:	4b6f      	ldr	r3, [pc, #444]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001b56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b58:	4a6e      	ldr	r2, [pc, #440]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001b5a:	f043 0301 	orr.w	r3, r3, #1
 8001b5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b60:	e02d      	b.n	8001bbe <HAL_RCC_OscConfig+0x376>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10c      	bne.n	8001b84 <HAL_RCC_OscConfig+0x33c>
 8001b6a:	4b6a      	ldr	r3, [pc, #424]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b6e:	4a69      	ldr	r2, [pc, #420]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001b70:	f023 0301 	bic.w	r3, r3, #1
 8001b74:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b76:	4b67      	ldr	r3, [pc, #412]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b7a:	4a66      	ldr	r2, [pc, #408]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001b7c:	f023 0304 	bic.w	r3, r3, #4
 8001b80:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b82:	e01c      	b.n	8001bbe <HAL_RCC_OscConfig+0x376>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	2b05      	cmp	r3, #5
 8001b8a:	d10c      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x35e>
 8001b8c:	4b61      	ldr	r3, [pc, #388]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001b8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b90:	4a60      	ldr	r2, [pc, #384]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001b92:	f043 0304 	orr.w	r3, r3, #4
 8001b96:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b98:	4b5e      	ldr	r3, [pc, #376]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001b9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b9c:	4a5d      	ldr	r2, [pc, #372]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001b9e:	f043 0301 	orr.w	r3, r3, #1
 8001ba2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ba4:	e00b      	b.n	8001bbe <HAL_RCC_OscConfig+0x376>
 8001ba6:	4b5b      	ldr	r3, [pc, #364]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001ba8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001baa:	4a5a      	ldr	r2, [pc, #360]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001bac:	f023 0301 	bic.w	r3, r3, #1
 8001bb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bb2:	4b58      	ldr	r3, [pc, #352]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bb6:	4a57      	ldr	r2, [pc, #348]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001bb8:	f023 0304 	bic.w	r3, r3, #4
 8001bbc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d015      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc6:	f7ff fa57 	bl	8001078 <HAL_GetTick>
 8001bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bcc:	e00a      	b.n	8001be4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bce:	f7ff fa53 	bl	8001078 <HAL_GetTick>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d901      	bls.n	8001be4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e0ce      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001be4:	4b4b      	ldr	r3, [pc, #300]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001be6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d0ee      	beq.n	8001bce <HAL_RCC_OscConfig+0x386>
 8001bf0:	e014      	b.n	8001c1c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bf2:	f7ff fa41 	bl	8001078 <HAL_GetTick>
 8001bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf8:	e00a      	b.n	8001c10 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bfa:	f7ff fa3d 	bl	8001078 <HAL_GetTick>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d901      	bls.n	8001c10 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e0b8      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c10:	4b40      	ldr	r3, [pc, #256]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c14:	f003 0302 	and.w	r3, r3, #2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d1ee      	bne.n	8001bfa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c1c:	7dfb      	ldrb	r3, [r7, #23]
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d105      	bne.n	8001c2e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c22:	4b3c      	ldr	r3, [pc, #240]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	4a3b      	ldr	r2, [pc, #236]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001c28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c2c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	699b      	ldr	r3, [r3, #24]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	f000 80a4 	beq.w	8001d80 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c38:	4b36      	ldr	r3, [pc, #216]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f003 030c 	and.w	r3, r3, #12
 8001c40:	2b08      	cmp	r3, #8
 8001c42:	d06b      	beq.n	8001d1c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	699b      	ldr	r3, [r3, #24]
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d149      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c4c:	4b31      	ldr	r3, [pc, #196]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a30      	ldr	r2, [pc, #192]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001c52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c58:	f7ff fa0e 	bl	8001078 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c60:	f7ff fa0a 	bl	8001078 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e087      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c72:	4b28      	ldr	r3, [pc, #160]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1f0      	bne.n	8001c60 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	69da      	ldr	r2, [r3, #28]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6a1b      	ldr	r3, [r3, #32]
 8001c86:	431a      	orrs	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c8c:	019b      	lsls	r3, r3, #6
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c94:	085b      	lsrs	r3, r3, #1
 8001c96:	3b01      	subs	r3, #1
 8001c98:	041b      	lsls	r3, r3, #16
 8001c9a:	431a      	orrs	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca0:	061b      	lsls	r3, r3, #24
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	4a1b      	ldr	r2, [pc, #108]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001ca6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001caa:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cac:	4b19      	ldr	r3, [pc, #100]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a18      	ldr	r2, [pc, #96]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001cb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb8:	f7ff f9de 	bl	8001078 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc0:	f7ff f9da 	bl	8001078 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e057      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cd2:	4b10      	ldr	r3, [pc, #64]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0f0      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x478>
 8001cde:	e04f      	b.n	8001d80 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a0b      	ldr	r2, [pc, #44]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001ce6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001cea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cec:	f7ff f9c4 	bl	8001078 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cf4:	f7ff f9c0 	bl	8001078 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e03d      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d06:	4b03      	ldr	r3, [pc, #12]	@ (8001d14 <HAL_RCC_OscConfig+0x4cc>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f0      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x4ac>
 8001d12:	e035      	b.n	8001d80 <HAL_RCC_OscConfig+0x538>
 8001d14:	40023800 	.word	0x40023800
 8001d18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001d1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d8c <HAL_RCC_OscConfig+0x544>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d028      	beq.n	8001d7c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d121      	bne.n	8001d7c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d11a      	bne.n	8001d7c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d46:	68fa      	ldr	r2, [r7, #12]
 8001d48:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d52:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d111      	bne.n	8001d7c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d62:	085b      	lsrs	r3, r3, #1
 8001d64:	3b01      	subs	r3, #1
 8001d66:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d107      	bne.n	8001d7c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d76:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d001      	beq.n	8001d80 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e000      	b.n	8001d82 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3718      	adds	r7, #24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800

08001d90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d101      	bne.n	8001da8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e0d0      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001da8:	4b6a      	ldr	r3, [pc, #424]	@ (8001f54 <HAL_RCC_ClockConfig+0x1c4>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 030f 	and.w	r3, r3, #15
 8001db0:	683a      	ldr	r2, [r7, #0]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d910      	bls.n	8001dd8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001db6:	4b67      	ldr	r3, [pc, #412]	@ (8001f54 <HAL_RCC_ClockConfig+0x1c4>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f023 020f 	bic.w	r2, r3, #15
 8001dbe:	4965      	ldr	r1, [pc, #404]	@ (8001f54 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dc6:	4b63      	ldr	r3, [pc, #396]	@ (8001f54 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	683a      	ldr	r2, [r7, #0]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d001      	beq.n	8001dd8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e0b8      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0302 	and.w	r3, r3, #2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d020      	beq.n	8001e26 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0304 	and.w	r3, r3, #4
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d005      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001df0:	4b59      	ldr	r3, [pc, #356]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	4a58      	ldr	r2, [pc, #352]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001df6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001dfa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0308 	and.w	r3, r3, #8
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d005      	beq.n	8001e14 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e08:	4b53      	ldr	r3, [pc, #332]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	4a52      	ldr	r2, [pc, #328]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001e0e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001e12:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e14:	4b50      	ldr	r3, [pc, #320]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	494d      	ldr	r1, [pc, #308]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001e22:	4313      	orrs	r3, r2
 8001e24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d040      	beq.n	8001eb4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d107      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e3a:	4b47      	ldr	r3, [pc, #284]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d115      	bne.n	8001e72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e07f      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d107      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e52:	4b41      	ldr	r3, [pc, #260]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d109      	bne.n	8001e72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e073      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e62:	4b3d      	ldr	r3, [pc, #244]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d101      	bne.n	8001e72 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e06b      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e72:	4b39      	ldr	r3, [pc, #228]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f023 0203 	bic.w	r2, r3, #3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	4936      	ldr	r1, [pc, #216]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001e80:	4313      	orrs	r3, r2
 8001e82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e84:	f7ff f8f8 	bl	8001078 <HAL_GetTick>
 8001e88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e8a:	e00a      	b.n	8001ea2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e8c:	f7ff f8f4 	bl	8001078 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e053      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ea2:	4b2d      	ldr	r3, [pc, #180]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 020c 	and.w	r2, r3, #12
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d1eb      	bne.n	8001e8c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001eb4:	4b27      	ldr	r3, [pc, #156]	@ (8001f54 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 030f 	and.w	r3, r3, #15
 8001ebc:	683a      	ldr	r2, [r7, #0]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d210      	bcs.n	8001ee4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ec2:	4b24      	ldr	r3, [pc, #144]	@ (8001f54 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f023 020f 	bic.w	r2, r3, #15
 8001eca:	4922      	ldr	r1, [pc, #136]	@ (8001f54 <HAL_RCC_ClockConfig+0x1c4>)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ed2:	4b20      	ldr	r3, [pc, #128]	@ (8001f54 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 030f 	and.w	r3, r3, #15
 8001eda:	683a      	ldr	r2, [r7, #0]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d001      	beq.n	8001ee4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e032      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0304 	and.w	r3, r3, #4
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d008      	beq.n	8001f02 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ef0:	4b19      	ldr	r3, [pc, #100]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	4916      	ldr	r1, [pc, #88]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001efe:	4313      	orrs	r3, r2
 8001f00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0308 	and.w	r3, r3, #8
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d009      	beq.n	8001f22 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f0e:	4b12      	ldr	r3, [pc, #72]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	00db      	lsls	r3, r3, #3
 8001f1c:	490e      	ldr	r1, [pc, #56]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f22:	f000 f821 	bl	8001f68 <HAL_RCC_GetSysClockFreq>
 8001f26:	4602      	mov	r2, r0
 8001f28:	4b0b      	ldr	r3, [pc, #44]	@ (8001f58 <HAL_RCC_ClockConfig+0x1c8>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	091b      	lsrs	r3, r3, #4
 8001f2e:	f003 030f 	and.w	r3, r3, #15
 8001f32:	490a      	ldr	r1, [pc, #40]	@ (8001f5c <HAL_RCC_ClockConfig+0x1cc>)
 8001f34:	5ccb      	ldrb	r3, [r1, r3]
 8001f36:	fa22 f303 	lsr.w	r3, r2, r3
 8001f3a:	4a09      	ldr	r2, [pc, #36]	@ (8001f60 <HAL_RCC_ClockConfig+0x1d0>)
 8001f3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f3e:	4b09      	ldr	r3, [pc, #36]	@ (8001f64 <HAL_RCC_ClockConfig+0x1d4>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7fe fe78 	bl	8000c38 <HAL_InitTick>

  return HAL_OK;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	40023c00 	.word	0x40023c00
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	08006504 	.word	0x08006504
 8001f60:	20000000 	.word	0x20000000
 8001f64:	20000004 	.word	0x20000004

08001f68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f6c:	b094      	sub	sp, #80	@ 0x50
 8001f6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001f70:	2300      	movs	r3, #0
 8001f72:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f74:	2300      	movs	r3, #0
 8001f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f78:	2300      	movs	r3, #0
 8001f7a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f80:	4b79      	ldr	r3, [pc, #484]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f003 030c 	and.w	r3, r3, #12
 8001f88:	2b08      	cmp	r3, #8
 8001f8a:	d00d      	beq.n	8001fa8 <HAL_RCC_GetSysClockFreq+0x40>
 8001f8c:	2b08      	cmp	r3, #8
 8001f8e:	f200 80e1 	bhi.w	8002154 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d002      	beq.n	8001f9c <HAL_RCC_GetSysClockFreq+0x34>
 8001f96:	2b04      	cmp	r3, #4
 8001f98:	d003      	beq.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f9a:	e0db      	b.n	8002154 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f9c:	4b73      	ldr	r3, [pc, #460]	@ (800216c <HAL_RCC_GetSysClockFreq+0x204>)
 8001f9e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001fa0:	e0db      	b.n	800215a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001fa2:	4b73      	ldr	r3, [pc, #460]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x208>)
 8001fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001fa6:	e0d8      	b.n	800215a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001fa8:	4b6f      	ldr	r3, [pc, #444]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x200>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001fb0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001fb2:	4b6d      	ldr	r3, [pc, #436]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x200>)
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d063      	beq.n	8002086 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fbe:	4b6a      	ldr	r3, [pc, #424]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x200>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	099b      	lsrs	r3, r3, #6
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001fc8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fd6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001fda:	4622      	mov	r2, r4
 8001fdc:	462b      	mov	r3, r5
 8001fde:	f04f 0000 	mov.w	r0, #0
 8001fe2:	f04f 0100 	mov.w	r1, #0
 8001fe6:	0159      	lsls	r1, r3, #5
 8001fe8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fec:	0150      	lsls	r0, r2, #5
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	4621      	mov	r1, r4
 8001ff4:	1a51      	subs	r1, r2, r1
 8001ff6:	6139      	str	r1, [r7, #16]
 8001ff8:	4629      	mov	r1, r5
 8001ffa:	eb63 0301 	sbc.w	r3, r3, r1
 8001ffe:	617b      	str	r3, [r7, #20]
 8002000:	f04f 0200 	mov.w	r2, #0
 8002004:	f04f 0300 	mov.w	r3, #0
 8002008:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800200c:	4659      	mov	r1, fp
 800200e:	018b      	lsls	r3, r1, #6
 8002010:	4651      	mov	r1, sl
 8002012:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002016:	4651      	mov	r1, sl
 8002018:	018a      	lsls	r2, r1, #6
 800201a:	4651      	mov	r1, sl
 800201c:	ebb2 0801 	subs.w	r8, r2, r1
 8002020:	4659      	mov	r1, fp
 8002022:	eb63 0901 	sbc.w	r9, r3, r1
 8002026:	f04f 0200 	mov.w	r2, #0
 800202a:	f04f 0300 	mov.w	r3, #0
 800202e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002032:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002036:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800203a:	4690      	mov	r8, r2
 800203c:	4699      	mov	r9, r3
 800203e:	4623      	mov	r3, r4
 8002040:	eb18 0303 	adds.w	r3, r8, r3
 8002044:	60bb      	str	r3, [r7, #8]
 8002046:	462b      	mov	r3, r5
 8002048:	eb49 0303 	adc.w	r3, r9, r3
 800204c:	60fb      	str	r3, [r7, #12]
 800204e:	f04f 0200 	mov.w	r2, #0
 8002052:	f04f 0300 	mov.w	r3, #0
 8002056:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800205a:	4629      	mov	r1, r5
 800205c:	024b      	lsls	r3, r1, #9
 800205e:	4621      	mov	r1, r4
 8002060:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002064:	4621      	mov	r1, r4
 8002066:	024a      	lsls	r2, r1, #9
 8002068:	4610      	mov	r0, r2
 800206a:	4619      	mov	r1, r3
 800206c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800206e:	2200      	movs	r2, #0
 8002070:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002072:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002074:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002078:	f7fe f91a 	bl	80002b0 <__aeabi_uldivmod>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4613      	mov	r3, r2
 8002082:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002084:	e058      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002086:	4b38      	ldr	r3, [pc, #224]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x200>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	099b      	lsrs	r3, r3, #6
 800208c:	2200      	movs	r2, #0
 800208e:	4618      	mov	r0, r3
 8002090:	4611      	mov	r1, r2
 8002092:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002096:	623b      	str	r3, [r7, #32]
 8002098:	2300      	movs	r3, #0
 800209a:	627b      	str	r3, [r7, #36]	@ 0x24
 800209c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80020a0:	4642      	mov	r2, r8
 80020a2:	464b      	mov	r3, r9
 80020a4:	f04f 0000 	mov.w	r0, #0
 80020a8:	f04f 0100 	mov.w	r1, #0
 80020ac:	0159      	lsls	r1, r3, #5
 80020ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020b2:	0150      	lsls	r0, r2, #5
 80020b4:	4602      	mov	r2, r0
 80020b6:	460b      	mov	r3, r1
 80020b8:	4641      	mov	r1, r8
 80020ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80020be:	4649      	mov	r1, r9
 80020c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80020c4:	f04f 0200 	mov.w	r2, #0
 80020c8:	f04f 0300 	mov.w	r3, #0
 80020cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80020d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80020d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80020d8:	ebb2 040a 	subs.w	r4, r2, sl
 80020dc:	eb63 050b 	sbc.w	r5, r3, fp
 80020e0:	f04f 0200 	mov.w	r2, #0
 80020e4:	f04f 0300 	mov.w	r3, #0
 80020e8:	00eb      	lsls	r3, r5, #3
 80020ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020ee:	00e2      	lsls	r2, r4, #3
 80020f0:	4614      	mov	r4, r2
 80020f2:	461d      	mov	r5, r3
 80020f4:	4643      	mov	r3, r8
 80020f6:	18e3      	adds	r3, r4, r3
 80020f8:	603b      	str	r3, [r7, #0]
 80020fa:	464b      	mov	r3, r9
 80020fc:	eb45 0303 	adc.w	r3, r5, r3
 8002100:	607b      	str	r3, [r7, #4]
 8002102:	f04f 0200 	mov.w	r2, #0
 8002106:	f04f 0300 	mov.w	r3, #0
 800210a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800210e:	4629      	mov	r1, r5
 8002110:	028b      	lsls	r3, r1, #10
 8002112:	4621      	mov	r1, r4
 8002114:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002118:	4621      	mov	r1, r4
 800211a:	028a      	lsls	r2, r1, #10
 800211c:	4610      	mov	r0, r2
 800211e:	4619      	mov	r1, r3
 8002120:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002122:	2200      	movs	r2, #0
 8002124:	61bb      	str	r3, [r7, #24]
 8002126:	61fa      	str	r2, [r7, #28]
 8002128:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800212c:	f7fe f8c0 	bl	80002b0 <__aeabi_uldivmod>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4613      	mov	r3, r2
 8002136:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002138:	4b0b      	ldr	r3, [pc, #44]	@ (8002168 <HAL_RCC_GetSysClockFreq+0x200>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	0c1b      	lsrs	r3, r3, #16
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	3301      	adds	r3, #1
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002148:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800214a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800214c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002150:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002152:	e002      	b.n	800215a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002154:	4b05      	ldr	r3, [pc, #20]	@ (800216c <HAL_RCC_GetSysClockFreq+0x204>)
 8002156:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002158:	bf00      	nop
    }
  }
  return sysclockfreq;
 800215a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800215c:	4618      	mov	r0, r3
 800215e:	3750      	adds	r7, #80	@ 0x50
 8002160:	46bd      	mov	sp, r7
 8002162:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	00f42400 	.word	0x00f42400
 8002170:	007a1200 	.word	0x007a1200

08002174 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002178:	4b03      	ldr	r3, [pc, #12]	@ (8002188 <HAL_RCC_GetHCLKFreq+0x14>)
 800217a:	681b      	ldr	r3, [r3, #0]
}
 800217c:	4618      	mov	r0, r3
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	20000000 	.word	0x20000000

0800218c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002190:	f7ff fff0 	bl	8002174 <HAL_RCC_GetHCLKFreq>
 8002194:	4602      	mov	r2, r0
 8002196:	4b05      	ldr	r3, [pc, #20]	@ (80021ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	0a9b      	lsrs	r3, r3, #10
 800219c:	f003 0307 	and.w	r3, r3, #7
 80021a0:	4903      	ldr	r1, [pc, #12]	@ (80021b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021a2:	5ccb      	ldrb	r3, [r1, r3]
 80021a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40023800 	.word	0x40023800
 80021b0:	08006514 	.word	0x08006514

080021b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021b8:	f7ff ffdc 	bl	8002174 <HAL_RCC_GetHCLKFreq>
 80021bc:	4602      	mov	r2, r0
 80021be:	4b05      	ldr	r3, [pc, #20]	@ (80021d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	0b5b      	lsrs	r3, r3, #13
 80021c4:	f003 0307 	and.w	r3, r3, #7
 80021c8:	4903      	ldr	r1, [pc, #12]	@ (80021d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021ca:	5ccb      	ldrb	r3, [r1, r3]
 80021cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	40023800 	.word	0x40023800
 80021d8:	08006514 	.word	0x08006514

080021dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	220f      	movs	r2, #15
 80021ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80021ec:	4b12      	ldr	r3, [pc, #72]	@ (8002238 <HAL_RCC_GetClockConfig+0x5c>)
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f003 0203 	and.w	r2, r3, #3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80021f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002238 <HAL_RCC_GetClockConfig+0x5c>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002204:	4b0c      	ldr	r3, [pc, #48]	@ (8002238 <HAL_RCC_GetClockConfig+0x5c>)
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002210:	4b09      	ldr	r3, [pc, #36]	@ (8002238 <HAL_RCC_GetClockConfig+0x5c>)
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	08db      	lsrs	r3, r3, #3
 8002216:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800221e:	4b07      	ldr	r3, [pc, #28]	@ (800223c <HAL_RCC_GetClockConfig+0x60>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 020f 	and.w	r2, r3, #15
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	601a      	str	r2, [r3, #0]
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	40023800 	.word	0x40023800
 800223c:	40023c00 	.word	0x40023c00

08002240 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b088      	sub	sp, #32
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002248:	2300      	movs	r3, #0
 800224a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800224c:	2300      	movs	r3, #0
 800224e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002250:	2300      	movs	r3, #0
 8002252:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002254:	2300      	movs	r3, #0
 8002256:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0301 	and.w	r3, r3, #1
 8002264:	2b00      	cmp	r3, #0
 8002266:	d012      	beq.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002268:	4b69      	ldr	r3, [pc, #420]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	4a68      	ldr	r2, [pc, #416]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800226e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002272:	6093      	str	r3, [r2, #8]
 8002274:	4b66      	ldr	r3, [pc, #408]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800227c:	4964      	ldr	r1, [pc, #400]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800227e:	4313      	orrs	r3, r2
 8002280:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800228a:	2301      	movs	r3, #1
 800228c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d017      	beq.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800229a:	4b5d      	ldr	r3, [pc, #372]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800229c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022a0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022a8:	4959      	ldr	r1, [pc, #356]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80022b8:	d101      	bne.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80022ba:	2301      	movs	r3, #1
 80022bc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80022c6:	2301      	movs	r3, #1
 80022c8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d017      	beq.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80022d6:	4b4e      	ldr	r3, [pc, #312]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022dc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e4:	494a      	ldr	r1, [pc, #296]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022f4:	d101      	bne.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80022f6:	2301      	movs	r3, #1
 80022f8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002302:	2301      	movs	r3, #1
 8002304:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002312:	2301      	movs	r3, #1
 8002314:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0320 	and.w	r3, r3, #32
 800231e:	2b00      	cmp	r3, #0
 8002320:	f000 808b 	beq.w	800243a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002324:	4b3a      	ldr	r3, [pc, #232]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002328:	4a39      	ldr	r2, [pc, #228]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800232a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800232e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002330:	4b37      	ldr	r3, [pc, #220]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002334:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002338:	60bb      	str	r3, [r7, #8]
 800233a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800233c:	4b35      	ldr	r3, [pc, #212]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a34      	ldr	r2, [pc, #208]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002342:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002346:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002348:	f7fe fe96 	bl	8001078 <HAL_GetTick>
 800234c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800234e:	e008      	b.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002350:	f7fe fe92 	bl	8001078 <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	2b64      	cmp	r3, #100	@ 0x64
 800235c:	d901      	bls.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e357      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002362:	4b2c      	ldr	r3, [pc, #176]	@ (8002414 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800236a:	2b00      	cmp	r3, #0
 800236c:	d0f0      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800236e:	4b28      	ldr	r3, [pc, #160]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002372:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002376:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d035      	beq.n	80023ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002382:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	429a      	cmp	r2, r3
 800238a:	d02e      	beq.n	80023ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800238c:	4b20      	ldr	r3, [pc, #128]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800238e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002390:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002394:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002396:	4b1e      	ldr	r3, [pc, #120]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800239a:	4a1d      	ldr	r2, [pc, #116]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800239c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023a0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023a6:	4a1a      	ldr	r2, [pc, #104]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023ac:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80023ae:	4a18      	ldr	r2, [pc, #96]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80023b4:	4b16      	ldr	r3, [pc, #88]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d114      	bne.n	80023ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c0:	f7fe fe5a 	bl	8001078 <HAL_GetTick>
 80023c4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c6:	e00a      	b.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023c8:	f7fe fe56 	bl	8001078 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d901      	bls.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e319      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023de:	4b0c      	ldr	r3, [pc, #48]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d0ee      	beq.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80023f6:	d111      	bne.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80023f8:	4b05      	ldr	r3, [pc, #20]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002404:	4b04      	ldr	r3, [pc, #16]	@ (8002418 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002406:	400b      	ands	r3, r1
 8002408:	4901      	ldr	r1, [pc, #4]	@ (8002410 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800240a:	4313      	orrs	r3, r2
 800240c:	608b      	str	r3, [r1, #8]
 800240e:	e00b      	b.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002410:	40023800 	.word	0x40023800
 8002414:	40007000 	.word	0x40007000
 8002418:	0ffffcff 	.word	0x0ffffcff
 800241c:	4baa      	ldr	r3, [pc, #680]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	4aa9      	ldr	r2, [pc, #676]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002422:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002426:	6093      	str	r3, [r2, #8]
 8002428:	4ba7      	ldr	r3, [pc, #668]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800242a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002430:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002434:	49a4      	ldr	r1, [pc, #656]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002436:	4313      	orrs	r3, r2
 8002438:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0310 	and.w	r3, r3, #16
 8002442:	2b00      	cmp	r3, #0
 8002444:	d010      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002446:	4ba0      	ldr	r3, [pc, #640]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002448:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800244c:	4a9e      	ldr	r2, [pc, #632]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800244e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002452:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002456:	4b9c      	ldr	r3, [pc, #624]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002458:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002460:	4999      	ldr	r1, [pc, #612]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002462:	4313      	orrs	r3, r2
 8002464:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00a      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002474:	4b94      	ldr	r3, [pc, #592]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800247a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002482:	4991      	ldr	r1, [pc, #580]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002484:	4313      	orrs	r3, r2
 8002486:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00a      	beq.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002496:	4b8c      	ldr	r3, [pc, #560]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800249c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80024a4:	4988      	ldr	r1, [pc, #544]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00a      	beq.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024b8:	4b83      	ldr	r3, [pc, #524]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80024ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024c6:	4980      	ldr	r1, [pc, #512]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80024c8:	4313      	orrs	r3, r2
 80024ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00a      	beq.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80024da:	4b7b      	ldr	r3, [pc, #492]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80024dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024e0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e8:	4977      	ldr	r1, [pc, #476]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d00a      	beq.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80024fc:	4b72      	ldr	r3, [pc, #456]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80024fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002502:	f023 0203 	bic.w	r2, r3, #3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250a:	496f      	ldr	r1, [pc, #444]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800250c:	4313      	orrs	r3, r2
 800250e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00a      	beq.n	8002534 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800251e:	4b6a      	ldr	r3, [pc, #424]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002520:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002524:	f023 020c 	bic.w	r2, r3, #12
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800252c:	4966      	ldr	r1, [pc, #408]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800252e:	4313      	orrs	r3, r2
 8002530:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253c:	2b00      	cmp	r3, #0
 800253e:	d00a      	beq.n	8002556 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002540:	4b61      	ldr	r3, [pc, #388]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002546:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800254e:	495e      	ldr	r1, [pc, #376]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002550:	4313      	orrs	r3, r2
 8002552:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800255e:	2b00      	cmp	r3, #0
 8002560:	d00a      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002562:	4b59      	ldr	r3, [pc, #356]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002568:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002570:	4955      	ldr	r1, [pc, #340]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002572:	4313      	orrs	r3, r2
 8002574:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00a      	beq.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002584:	4b50      	ldr	r3, [pc, #320]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800258a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002592:	494d      	ldr	r1, [pc, #308]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002594:	4313      	orrs	r3, r2
 8002596:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00a      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80025a6:	4b48      	ldr	r3, [pc, #288]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80025a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025ac:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025b4:	4944      	ldr	r1, [pc, #272]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d00a      	beq.n	80025de <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80025c8:	4b3f      	ldr	r3, [pc, #252]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80025ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025ce:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d6:	493c      	ldr	r1, [pc, #240]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d00a      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80025ea:	4b37      	ldr	r3, [pc, #220]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80025ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025f0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025f8:	4933      	ldr	r1, [pc, #204]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00a      	beq.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800260c:	4b2e      	ldr	r3, [pc, #184]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800260e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002612:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800261a:	492b      	ldr	r1, [pc, #172]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800261c:	4313      	orrs	r3, r2
 800261e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d011      	beq.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800262e:	4b26      	ldr	r3, [pc, #152]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002634:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800263c:	4922      	ldr	r1, [pc, #136]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800263e:	4313      	orrs	r3, r2
 8002640:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002648:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800264c:	d101      	bne.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800264e:	2301      	movs	r3, #1
 8002650:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800265e:	2301      	movs	r3, #1
 8002660:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00a      	beq.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800266e:	4b16      	ldr	r3, [pc, #88]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002674:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800267c:	4912      	ldr	r1, [pc, #72]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800267e:	4313      	orrs	r3, r2
 8002680:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d00b      	beq.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002690:	4b0d      	ldr	r3, [pc, #52]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002696:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80026a0:	4909      	ldr	r1, [pc, #36]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d006      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 80d9 	beq.w	800286e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80026bc:	4b02      	ldr	r3, [pc, #8]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a01      	ldr	r2, [pc, #4]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80026c6:	e001      	b.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80026c8:	40023800 	.word	0x40023800
 80026cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026ce:	f7fe fcd3 	bl	8001078 <HAL_GetTick>
 80026d2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80026d4:	e008      	b.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80026d6:	f7fe fccf 	bl	8001078 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b64      	cmp	r3, #100	@ 0x64
 80026e2:	d901      	bls.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e194      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80026e8:	4b6c      	ldr	r3, [pc, #432]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d1f0      	bne.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d021      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002704:	2b00      	cmp	r3, #0
 8002706:	d11d      	bne.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002708:	4b64      	ldr	r3, [pc, #400]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800270a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800270e:	0c1b      	lsrs	r3, r3, #16
 8002710:	f003 0303 	and.w	r3, r3, #3
 8002714:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002716:	4b61      	ldr	r3, [pc, #388]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002718:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800271c:	0e1b      	lsrs	r3, r3, #24
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	019a      	lsls	r2, r3, #6
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	041b      	lsls	r3, r3, #16
 800272e:	431a      	orrs	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	061b      	lsls	r3, r3, #24
 8002734:	431a      	orrs	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	071b      	lsls	r3, r3, #28
 800273c:	4957      	ldr	r1, [pc, #348]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800273e:	4313      	orrs	r3, r2
 8002740:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d004      	beq.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002754:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002758:	d00a      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002762:	2b00      	cmp	r3, #0
 8002764:	d02e      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800276e:	d129      	bne.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002770:	4b4a      	ldr	r3, [pc, #296]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002772:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002776:	0c1b      	lsrs	r3, r3, #16
 8002778:	f003 0303 	and.w	r3, r3, #3
 800277c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800277e:	4b47      	ldr	r3, [pc, #284]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002780:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002784:	0f1b      	lsrs	r3, r3, #28
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	019a      	lsls	r2, r3, #6
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	041b      	lsls	r3, r3, #16
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	061b      	lsls	r3, r3, #24
 800279e:	431a      	orrs	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	071b      	lsls	r3, r3, #28
 80027a4:	493d      	ldr	r1, [pc, #244]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80027ac:	4b3b      	ldr	r3, [pc, #236]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80027ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027b2:	f023 021f 	bic.w	r2, r3, #31
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ba:	3b01      	subs	r3, #1
 80027bc:	4937      	ldr	r1, [pc, #220]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d01d      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80027d0:	4b32      	ldr	r3, [pc, #200]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80027d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80027d6:	0e1b      	lsrs	r3, r3, #24
 80027d8:	f003 030f 	and.w	r3, r3, #15
 80027dc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80027de:	4b2f      	ldr	r3, [pc, #188]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80027e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80027e4:	0f1b      	lsrs	r3, r3, #28
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	019a      	lsls	r2, r3, #6
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	041b      	lsls	r3, r3, #16
 80027f8:	431a      	orrs	r2, r3
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	061b      	lsls	r3, r3, #24
 80027fe:	431a      	orrs	r2, r3
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	071b      	lsls	r3, r3, #28
 8002804:	4925      	ldr	r1, [pc, #148]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002806:	4313      	orrs	r3, r2
 8002808:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d011      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	019a      	lsls	r2, r3, #6
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	041b      	lsls	r3, r3, #16
 8002824:	431a      	orrs	r2, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	061b      	lsls	r3, r3, #24
 800282c:	431a      	orrs	r2, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	071b      	lsls	r3, r3, #28
 8002834:	4919      	ldr	r1, [pc, #100]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002836:	4313      	orrs	r3, r2
 8002838:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800283c:	4b17      	ldr	r3, [pc, #92]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a16      	ldr	r2, [pc, #88]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002842:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002846:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002848:	f7fe fc16 	bl	8001078 <HAL_GetTick>
 800284c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800284e:	e008      	b.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002850:	f7fe fc12 	bl	8001078 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b64      	cmp	r3, #100	@ 0x64
 800285c:	d901      	bls.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e0d7      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002862:	4b0e      	ldr	r3, [pc, #56]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d0f0      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	2b01      	cmp	r3, #1
 8002872:	f040 80cd 	bne.w	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002876:	4b09      	ldr	r3, [pc, #36]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a08      	ldr	r2, [pc, #32]	@ (800289c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800287c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002880:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002882:	f7fe fbf9 	bl	8001078 <HAL_GetTick>
 8002886:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002888:	e00a      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800288a:	f7fe fbf5 	bl	8001078 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b64      	cmp	r3, #100	@ 0x64
 8002896:	d903      	bls.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e0ba      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800289c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80028a0:	4b5e      	ldr	r3, [pc, #376]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80028ac:	d0ed      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d009      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d02e      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d12a      	bne.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80028d6:	4b51      	ldr	r3, [pc, #324]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80028d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028dc:	0c1b      	lsrs	r3, r3, #16
 80028de:	f003 0303 	and.w	r3, r3, #3
 80028e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80028e4:	4b4d      	ldr	r3, [pc, #308]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80028e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028ea:	0f1b      	lsrs	r3, r3, #28
 80028ec:	f003 0307 	and.w	r3, r3, #7
 80028f0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	019a      	lsls	r2, r3, #6
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	041b      	lsls	r3, r3, #16
 80028fc:	431a      	orrs	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	061b      	lsls	r3, r3, #24
 8002904:	431a      	orrs	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	071b      	lsls	r3, r3, #28
 800290a:	4944      	ldr	r1, [pc, #272]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800290c:	4313      	orrs	r3, r2
 800290e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002912:	4b42      	ldr	r3, [pc, #264]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002914:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002918:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002920:	3b01      	subs	r3, #1
 8002922:	021b      	lsls	r3, r3, #8
 8002924:	493d      	ldr	r1, [pc, #244]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002926:	4313      	orrs	r3, r2
 8002928:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d022      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800293c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002940:	d11d      	bne.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002942:	4b36      	ldr	r3, [pc, #216]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002944:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002948:	0e1b      	lsrs	r3, r3, #24
 800294a:	f003 030f 	and.w	r3, r3, #15
 800294e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002950:	4b32      	ldr	r3, [pc, #200]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002956:	0f1b      	lsrs	r3, r3, #28
 8002958:	f003 0307 	and.w	r3, r3, #7
 800295c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	019a      	lsls	r2, r3, #6
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a1b      	ldr	r3, [r3, #32]
 8002968:	041b      	lsls	r3, r3, #16
 800296a:	431a      	orrs	r2, r3
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	061b      	lsls	r3, r3, #24
 8002970:	431a      	orrs	r2, r3
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	071b      	lsls	r3, r3, #28
 8002976:	4929      	ldr	r1, [pc, #164]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002978:	4313      	orrs	r3, r2
 800297a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0308 	and.w	r3, r3, #8
 8002986:	2b00      	cmp	r3, #0
 8002988:	d028      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800298a:	4b24      	ldr	r3, [pc, #144]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800298c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002990:	0e1b      	lsrs	r3, r3, #24
 8002992:	f003 030f 	and.w	r3, r3, #15
 8002996:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002998:	4b20      	ldr	r3, [pc, #128]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800299a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800299e:	0c1b      	lsrs	r3, r3, #16
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	695b      	ldr	r3, [r3, #20]
 80029aa:	019a      	lsls	r2, r3, #6
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	041b      	lsls	r3, r3, #16
 80029b0:	431a      	orrs	r2, r3
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	061b      	lsls	r3, r3, #24
 80029b6:	431a      	orrs	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	69db      	ldr	r3, [r3, #28]
 80029bc:	071b      	lsls	r3, r3, #28
 80029be:	4917      	ldr	r1, [pc, #92]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80029c6:	4b15      	ldr	r3, [pc, #84]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80029c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d4:	4911      	ldr	r1, [pc, #68]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80029d6:	4313      	orrs	r3, r2
 80029d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80029dc:	4b0f      	ldr	r3, [pc, #60]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a0e      	ldr	r2, [pc, #56]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80029e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029e8:	f7fe fb46 	bl	8001078 <HAL_GetTick>
 80029ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80029ee:	e008      	b.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80029f0:	f7fe fb42 	bl	8001078 <HAL_GetTick>
 80029f4:	4602      	mov	r2, r0
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	2b64      	cmp	r3, #100	@ 0x64
 80029fc:	d901      	bls.n	8002a02 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e007      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002a02:	4b06      	ldr	r3, [pc, #24]	@ (8002a1c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002a0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a0e:	d1ef      	bne.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3720      	adds	r7, #32
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	40023800 	.word	0x40023800

08002a20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e049      	b.n	8002ac6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d106      	bne.n	8002a4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 f841 	bl	8002ace <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	3304      	adds	r3, #4
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4610      	mov	r0, r2
 8002a60:	f000 f9e8 	bl	8002e34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	b083      	sub	sp, #12
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002ad6:	bf00      	nop
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr
	...

08002ae4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d001      	beq.n	8002afc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e054      	b.n	8002ba6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2202      	movs	r2, #2
 8002b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68da      	ldr	r2, [r3, #12]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f042 0201 	orr.w	r2, r2, #1
 8002b12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a26      	ldr	r2, [pc, #152]	@ (8002bb4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d022      	beq.n	8002b64 <HAL_TIM_Base_Start_IT+0x80>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b26:	d01d      	beq.n	8002b64 <HAL_TIM_Base_Start_IT+0x80>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a22      	ldr	r2, [pc, #136]	@ (8002bb8 <HAL_TIM_Base_Start_IT+0xd4>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d018      	beq.n	8002b64 <HAL_TIM_Base_Start_IT+0x80>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a21      	ldr	r2, [pc, #132]	@ (8002bbc <HAL_TIM_Base_Start_IT+0xd8>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d013      	beq.n	8002b64 <HAL_TIM_Base_Start_IT+0x80>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a1f      	ldr	r2, [pc, #124]	@ (8002bc0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d00e      	beq.n	8002b64 <HAL_TIM_Base_Start_IT+0x80>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a1e      	ldr	r2, [pc, #120]	@ (8002bc4 <HAL_TIM_Base_Start_IT+0xe0>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d009      	beq.n	8002b64 <HAL_TIM_Base_Start_IT+0x80>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a1c      	ldr	r2, [pc, #112]	@ (8002bc8 <HAL_TIM_Base_Start_IT+0xe4>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d004      	beq.n	8002b64 <HAL_TIM_Base_Start_IT+0x80>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a1b      	ldr	r2, [pc, #108]	@ (8002bcc <HAL_TIM_Base_Start_IT+0xe8>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d115      	bne.n	8002b90 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689a      	ldr	r2, [r3, #8]
 8002b6a:	4b19      	ldr	r3, [pc, #100]	@ (8002bd0 <HAL_TIM_Base_Start_IT+0xec>)
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2b06      	cmp	r3, #6
 8002b74:	d015      	beq.n	8002ba2 <HAL_TIM_Base_Start_IT+0xbe>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b7c:	d011      	beq.n	8002ba2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f042 0201 	orr.w	r2, r2, #1
 8002b8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b8e:	e008      	b.n	8002ba2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f042 0201 	orr.w	r2, r2, #1
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	e000      	b.n	8002ba4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ba2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40010000 	.word	0x40010000
 8002bb8:	40000400 	.word	0x40000400
 8002bbc:	40000800 	.word	0x40000800
 8002bc0:	40000c00 	.word	0x40000c00
 8002bc4:	40010400 	.word	0x40010400
 8002bc8:	40014000 	.word	0x40014000
 8002bcc:	40001800 	.word	0x40001800
 8002bd0:	00010007 	.word	0x00010007

08002bd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d020      	beq.n	8002c38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d01b      	beq.n	8002c38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f06f 0202 	mvn.w	r2, #2
 8002c08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	f003 0303 	and.w	r3, r3, #3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d003      	beq.n	8002c26 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 f8e9 	bl	8002df6 <HAL_TIM_IC_CaptureCallback>
 8002c24:	e005      	b.n	8002c32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f000 f8db 	bl	8002de2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f8ec 	bl	8002e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	f003 0304 	and.w	r3, r3, #4
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d020      	beq.n	8002c84 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f003 0304 	and.w	r3, r3, #4
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d01b      	beq.n	8002c84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f06f 0204 	mvn.w	r2, #4
 8002c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2202      	movs	r2, #2
 8002c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d003      	beq.n	8002c72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 f8c3 	bl	8002df6 <HAL_TIM_IC_CaptureCallback>
 8002c70:	e005      	b.n	8002c7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f8b5 	bl	8002de2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 f8c6 	bl	8002e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	f003 0308 	and.w	r3, r3, #8
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d020      	beq.n	8002cd0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	f003 0308 	and.w	r3, r3, #8
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d01b      	beq.n	8002cd0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f06f 0208 	mvn.w	r2, #8
 8002ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2204      	movs	r2, #4
 8002ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	f003 0303 	and.w	r3, r3, #3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d003      	beq.n	8002cbe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 f89d 	bl	8002df6 <HAL_TIM_IC_CaptureCallback>
 8002cbc:	e005      	b.n	8002cca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 f88f 	bl	8002de2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 f8a0 	bl	8002e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	f003 0310 	and.w	r3, r3, #16
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d020      	beq.n	8002d1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f003 0310 	and.w	r3, r3, #16
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d01b      	beq.n	8002d1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f06f 0210 	mvn.w	r2, #16
 8002cec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2208      	movs	r2, #8
 8002cf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	69db      	ldr	r3, [r3, #28]
 8002cfa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 f877 	bl	8002df6 <HAL_TIM_IC_CaptureCallback>
 8002d08:	e005      	b.n	8002d16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 f869 	bl	8002de2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 f87a 	bl	8002e0a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00c      	beq.n	8002d40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d007      	beq.n	8002d40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f06f 0201 	mvn.w	r2, #1
 8002d38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f7fd fdf2 	bl	8000924 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d104      	bne.n	8002d54 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00c      	beq.n	8002d6e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d007      	beq.n	8002d6e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002d66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f913 	bl	8002f94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00c      	beq.n	8002d92 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d007      	beq.n	8002d92 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002d8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f000 f90b 	bl	8002fa8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d00c      	beq.n	8002db6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d007      	beq.n	8002db6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f000 f834 	bl	8002e1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	f003 0320 	and.w	r3, r3, #32
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d00c      	beq.n	8002dda <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f003 0320 	and.w	r3, r3, #32
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d007      	beq.n	8002dda <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f06f 0220 	mvn.w	r2, #32
 8002dd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 f8d3 	bl	8002f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002dda:	bf00      	nop
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002dea:	bf00      	nop
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002df6:	b480      	push	{r7}
 8002df8:	b083      	sub	sp, #12
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002dfe:	bf00      	nop
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr

08002e1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	b083      	sub	sp, #12
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
	...

08002e34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4a43      	ldr	r2, [pc, #268]	@ (8002f54 <TIM_Base_SetConfig+0x120>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d013      	beq.n	8002e74 <TIM_Base_SetConfig+0x40>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e52:	d00f      	beq.n	8002e74 <TIM_Base_SetConfig+0x40>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	4a40      	ldr	r2, [pc, #256]	@ (8002f58 <TIM_Base_SetConfig+0x124>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d00b      	beq.n	8002e74 <TIM_Base_SetConfig+0x40>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f5c <TIM_Base_SetConfig+0x128>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d007      	beq.n	8002e74 <TIM_Base_SetConfig+0x40>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a3e      	ldr	r2, [pc, #248]	@ (8002f60 <TIM_Base_SetConfig+0x12c>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d003      	beq.n	8002e74 <TIM_Base_SetConfig+0x40>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4a3d      	ldr	r2, [pc, #244]	@ (8002f64 <TIM_Base_SetConfig+0x130>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d108      	bne.n	8002e86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	68fa      	ldr	r2, [r7, #12]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a32      	ldr	r2, [pc, #200]	@ (8002f54 <TIM_Base_SetConfig+0x120>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d02b      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb2>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e94:	d027      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb2>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4a2f      	ldr	r2, [pc, #188]	@ (8002f58 <TIM_Base_SetConfig+0x124>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d023      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb2>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4a2e      	ldr	r2, [pc, #184]	@ (8002f5c <TIM_Base_SetConfig+0x128>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d01f      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb2>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	4a2d      	ldr	r2, [pc, #180]	@ (8002f60 <TIM_Base_SetConfig+0x12c>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d01b      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb2>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	4a2c      	ldr	r2, [pc, #176]	@ (8002f64 <TIM_Base_SetConfig+0x130>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d017      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb2>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a2b      	ldr	r2, [pc, #172]	@ (8002f68 <TIM_Base_SetConfig+0x134>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d013      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb2>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	4a2a      	ldr	r2, [pc, #168]	@ (8002f6c <TIM_Base_SetConfig+0x138>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d00f      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb2>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a29      	ldr	r2, [pc, #164]	@ (8002f70 <TIM_Base_SetConfig+0x13c>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d00b      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb2>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4a28      	ldr	r2, [pc, #160]	@ (8002f74 <TIM_Base_SetConfig+0x140>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d007      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb2>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a27      	ldr	r2, [pc, #156]	@ (8002f78 <TIM_Base_SetConfig+0x144>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d003      	beq.n	8002ee6 <TIM_Base_SetConfig+0xb2>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a26      	ldr	r2, [pc, #152]	@ (8002f7c <TIM_Base_SetConfig+0x148>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d108      	bne.n	8002ef8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002eec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	68fa      	ldr	r2, [r7, #12]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	689a      	ldr	r2, [r3, #8]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a0e      	ldr	r2, [pc, #56]	@ (8002f54 <TIM_Base_SetConfig+0x120>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d003      	beq.n	8002f26 <TIM_Base_SetConfig+0xf2>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a10      	ldr	r2, [pc, #64]	@ (8002f64 <TIM_Base_SetConfig+0x130>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d103      	bne.n	8002f2e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f043 0204 	orr.w	r2, r3, #4
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	68fa      	ldr	r2, [r7, #12]
 8002f44:	601a      	str	r2, [r3, #0]
}
 8002f46:	bf00      	nop
 8002f48:	3714      	adds	r7, #20
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	40010000 	.word	0x40010000
 8002f58:	40000400 	.word	0x40000400
 8002f5c:	40000800 	.word	0x40000800
 8002f60:	40000c00 	.word	0x40000c00
 8002f64:	40010400 	.word	0x40010400
 8002f68:	40014000 	.word	0x40014000
 8002f6c:	40014400 	.word	0x40014400
 8002f70:	40014800 	.word	0x40014800
 8002f74:	40001800 	.word	0x40001800
 8002f78:	40001c00 	.word	0x40001c00
 8002f7c:	40002000 	.word	0x40002000

08002f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e040      	b.n	8003050 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d106      	bne.n	8002fe4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f7fd ffa0 	bl	8000f24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2224      	movs	r2, #36	@ 0x24
 8002fe8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 0201 	bic.w	r2, r2, #1
 8002ff8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d002      	beq.n	8003008 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 fb16 	bl	8003634 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f000 f8af 	bl	800316c <UART_SetConfig>
 800300e:	4603      	mov	r3, r0
 8003010:	2b01      	cmp	r3, #1
 8003012:	d101      	bne.n	8003018 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e01b      	b.n	8003050 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003026:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	689a      	ldr	r2, [r3, #8]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003036:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f042 0201 	orr.w	r2, r2, #1
 8003046:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f000 fb95 	bl	8003778 <UART_CheckIdleState>
 800304e:	4603      	mov	r3, r0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3708      	adds	r7, #8
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b08a      	sub	sp, #40	@ 0x28
 800305c:	af02      	add	r7, sp, #8
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	603b      	str	r3, [r7, #0]
 8003064:	4613      	mov	r3, r2
 8003066:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800306c:	2b20      	cmp	r3, #32
 800306e:	d177      	bne.n	8003160 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d002      	beq.n	800307c <HAL_UART_Transmit+0x24>
 8003076:	88fb      	ldrh	r3, [r7, #6]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d101      	bne.n	8003080 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e070      	b.n	8003162 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2221      	movs	r2, #33	@ 0x21
 800308c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800308e:	f7fd fff3 	bl	8001078 <HAL_GetTick>
 8003092:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	88fa      	ldrh	r2, [r7, #6]
 8003098:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	88fa      	ldrh	r2, [r7, #6]
 80030a0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030ac:	d108      	bne.n	80030c0 <HAL_UART_Transmit+0x68>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d104      	bne.n	80030c0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80030b6:	2300      	movs	r3, #0
 80030b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	61bb      	str	r3, [r7, #24]
 80030be:	e003      	b.n	80030c8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030c4:	2300      	movs	r3, #0
 80030c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030c8:	e02f      	b.n	800312a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	2200      	movs	r2, #0
 80030d2:	2180      	movs	r1, #128	@ 0x80
 80030d4:	68f8      	ldr	r0, [r7, #12]
 80030d6:	f000 fba6 	bl	8003826 <UART_WaitOnFlagUntilTimeout>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d004      	beq.n	80030ea <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2220      	movs	r2, #32
 80030e4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e03b      	b.n	8003162 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d10b      	bne.n	8003108 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	881b      	ldrh	r3, [r3, #0]
 80030f4:	461a      	mov	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030fe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	3302      	adds	r3, #2
 8003104:	61bb      	str	r3, [r7, #24]
 8003106:	e007      	b.n	8003118 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	781a      	ldrb	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	3301      	adds	r3, #1
 8003116:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800311e:	b29b      	uxth	r3, r3
 8003120:	3b01      	subs	r3, #1
 8003122:	b29a      	uxth	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003130:	b29b      	uxth	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d1c9      	bne.n	80030ca <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	9300      	str	r3, [sp, #0]
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	2200      	movs	r2, #0
 800313e:	2140      	movs	r1, #64	@ 0x40
 8003140:	68f8      	ldr	r0, [r7, #12]
 8003142:	f000 fb70 	bl	8003826 <UART_WaitOnFlagUntilTimeout>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d004      	beq.n	8003156 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2220      	movs	r2, #32
 8003150:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e005      	b.n	8003162 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2220      	movs	r2, #32
 800315a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800315c:	2300      	movs	r3, #0
 800315e:	e000      	b.n	8003162 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003160:	2302      	movs	r3, #2
  }
}
 8003162:	4618      	mov	r0, r3
 8003164:	3720      	adds	r7, #32
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
	...

0800316c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b088      	sub	sp, #32
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689a      	ldr	r2, [r3, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	431a      	orrs	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	431a      	orrs	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	4313      	orrs	r3, r2
 800318e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	4ba6      	ldr	r3, [pc, #664]	@ (8003430 <UART_SetConfig+0x2c4>)
 8003198:	4013      	ands	r3, r2
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	6812      	ldr	r2, [r2, #0]
 800319e:	6979      	ldr	r1, [r7, #20]
 80031a0:	430b      	orrs	r3, r1
 80031a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	430a      	orrs	r2, r1
 80031b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a1b      	ldr	r3, [r3, #32]
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	697a      	ldr	r2, [r7, #20]
 80031da:	430a      	orrs	r2, r1
 80031dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a94      	ldr	r2, [pc, #592]	@ (8003434 <UART_SetConfig+0x2c8>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d120      	bne.n	800322a <UART_SetConfig+0xbe>
 80031e8:	4b93      	ldr	r3, [pc, #588]	@ (8003438 <UART_SetConfig+0x2cc>)
 80031ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	d816      	bhi.n	8003224 <UART_SetConfig+0xb8>
 80031f6:	a201      	add	r2, pc, #4	@ (adr r2, 80031fc <UART_SetConfig+0x90>)
 80031f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031fc:	0800320d 	.word	0x0800320d
 8003200:	08003219 	.word	0x08003219
 8003204:	08003213 	.word	0x08003213
 8003208:	0800321f 	.word	0x0800321f
 800320c:	2301      	movs	r3, #1
 800320e:	77fb      	strb	r3, [r7, #31]
 8003210:	e150      	b.n	80034b4 <UART_SetConfig+0x348>
 8003212:	2302      	movs	r3, #2
 8003214:	77fb      	strb	r3, [r7, #31]
 8003216:	e14d      	b.n	80034b4 <UART_SetConfig+0x348>
 8003218:	2304      	movs	r3, #4
 800321a:	77fb      	strb	r3, [r7, #31]
 800321c:	e14a      	b.n	80034b4 <UART_SetConfig+0x348>
 800321e:	2308      	movs	r3, #8
 8003220:	77fb      	strb	r3, [r7, #31]
 8003222:	e147      	b.n	80034b4 <UART_SetConfig+0x348>
 8003224:	2310      	movs	r3, #16
 8003226:	77fb      	strb	r3, [r7, #31]
 8003228:	e144      	b.n	80034b4 <UART_SetConfig+0x348>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a83      	ldr	r2, [pc, #524]	@ (800343c <UART_SetConfig+0x2d0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d132      	bne.n	800329a <UART_SetConfig+0x12e>
 8003234:	4b80      	ldr	r3, [pc, #512]	@ (8003438 <UART_SetConfig+0x2cc>)
 8003236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800323a:	f003 030c 	and.w	r3, r3, #12
 800323e:	2b0c      	cmp	r3, #12
 8003240:	d828      	bhi.n	8003294 <UART_SetConfig+0x128>
 8003242:	a201      	add	r2, pc, #4	@ (adr r2, 8003248 <UART_SetConfig+0xdc>)
 8003244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003248:	0800327d 	.word	0x0800327d
 800324c:	08003295 	.word	0x08003295
 8003250:	08003295 	.word	0x08003295
 8003254:	08003295 	.word	0x08003295
 8003258:	08003289 	.word	0x08003289
 800325c:	08003295 	.word	0x08003295
 8003260:	08003295 	.word	0x08003295
 8003264:	08003295 	.word	0x08003295
 8003268:	08003283 	.word	0x08003283
 800326c:	08003295 	.word	0x08003295
 8003270:	08003295 	.word	0x08003295
 8003274:	08003295 	.word	0x08003295
 8003278:	0800328f 	.word	0x0800328f
 800327c:	2300      	movs	r3, #0
 800327e:	77fb      	strb	r3, [r7, #31]
 8003280:	e118      	b.n	80034b4 <UART_SetConfig+0x348>
 8003282:	2302      	movs	r3, #2
 8003284:	77fb      	strb	r3, [r7, #31]
 8003286:	e115      	b.n	80034b4 <UART_SetConfig+0x348>
 8003288:	2304      	movs	r3, #4
 800328a:	77fb      	strb	r3, [r7, #31]
 800328c:	e112      	b.n	80034b4 <UART_SetConfig+0x348>
 800328e:	2308      	movs	r3, #8
 8003290:	77fb      	strb	r3, [r7, #31]
 8003292:	e10f      	b.n	80034b4 <UART_SetConfig+0x348>
 8003294:	2310      	movs	r3, #16
 8003296:	77fb      	strb	r3, [r7, #31]
 8003298:	e10c      	b.n	80034b4 <UART_SetConfig+0x348>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a68      	ldr	r2, [pc, #416]	@ (8003440 <UART_SetConfig+0x2d4>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d120      	bne.n	80032e6 <UART_SetConfig+0x17a>
 80032a4:	4b64      	ldr	r3, [pc, #400]	@ (8003438 <UART_SetConfig+0x2cc>)
 80032a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032aa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80032ae:	2b30      	cmp	r3, #48	@ 0x30
 80032b0:	d013      	beq.n	80032da <UART_SetConfig+0x16e>
 80032b2:	2b30      	cmp	r3, #48	@ 0x30
 80032b4:	d814      	bhi.n	80032e0 <UART_SetConfig+0x174>
 80032b6:	2b20      	cmp	r3, #32
 80032b8:	d009      	beq.n	80032ce <UART_SetConfig+0x162>
 80032ba:	2b20      	cmp	r3, #32
 80032bc:	d810      	bhi.n	80032e0 <UART_SetConfig+0x174>
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d002      	beq.n	80032c8 <UART_SetConfig+0x15c>
 80032c2:	2b10      	cmp	r3, #16
 80032c4:	d006      	beq.n	80032d4 <UART_SetConfig+0x168>
 80032c6:	e00b      	b.n	80032e0 <UART_SetConfig+0x174>
 80032c8:	2300      	movs	r3, #0
 80032ca:	77fb      	strb	r3, [r7, #31]
 80032cc:	e0f2      	b.n	80034b4 <UART_SetConfig+0x348>
 80032ce:	2302      	movs	r3, #2
 80032d0:	77fb      	strb	r3, [r7, #31]
 80032d2:	e0ef      	b.n	80034b4 <UART_SetConfig+0x348>
 80032d4:	2304      	movs	r3, #4
 80032d6:	77fb      	strb	r3, [r7, #31]
 80032d8:	e0ec      	b.n	80034b4 <UART_SetConfig+0x348>
 80032da:	2308      	movs	r3, #8
 80032dc:	77fb      	strb	r3, [r7, #31]
 80032de:	e0e9      	b.n	80034b4 <UART_SetConfig+0x348>
 80032e0:	2310      	movs	r3, #16
 80032e2:	77fb      	strb	r3, [r7, #31]
 80032e4:	e0e6      	b.n	80034b4 <UART_SetConfig+0x348>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a56      	ldr	r2, [pc, #344]	@ (8003444 <UART_SetConfig+0x2d8>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d120      	bne.n	8003332 <UART_SetConfig+0x1c6>
 80032f0:	4b51      	ldr	r3, [pc, #324]	@ (8003438 <UART_SetConfig+0x2cc>)
 80032f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80032fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80032fc:	d013      	beq.n	8003326 <UART_SetConfig+0x1ba>
 80032fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8003300:	d814      	bhi.n	800332c <UART_SetConfig+0x1c0>
 8003302:	2b80      	cmp	r3, #128	@ 0x80
 8003304:	d009      	beq.n	800331a <UART_SetConfig+0x1ae>
 8003306:	2b80      	cmp	r3, #128	@ 0x80
 8003308:	d810      	bhi.n	800332c <UART_SetConfig+0x1c0>
 800330a:	2b00      	cmp	r3, #0
 800330c:	d002      	beq.n	8003314 <UART_SetConfig+0x1a8>
 800330e:	2b40      	cmp	r3, #64	@ 0x40
 8003310:	d006      	beq.n	8003320 <UART_SetConfig+0x1b4>
 8003312:	e00b      	b.n	800332c <UART_SetConfig+0x1c0>
 8003314:	2300      	movs	r3, #0
 8003316:	77fb      	strb	r3, [r7, #31]
 8003318:	e0cc      	b.n	80034b4 <UART_SetConfig+0x348>
 800331a:	2302      	movs	r3, #2
 800331c:	77fb      	strb	r3, [r7, #31]
 800331e:	e0c9      	b.n	80034b4 <UART_SetConfig+0x348>
 8003320:	2304      	movs	r3, #4
 8003322:	77fb      	strb	r3, [r7, #31]
 8003324:	e0c6      	b.n	80034b4 <UART_SetConfig+0x348>
 8003326:	2308      	movs	r3, #8
 8003328:	77fb      	strb	r3, [r7, #31]
 800332a:	e0c3      	b.n	80034b4 <UART_SetConfig+0x348>
 800332c:	2310      	movs	r3, #16
 800332e:	77fb      	strb	r3, [r7, #31]
 8003330:	e0c0      	b.n	80034b4 <UART_SetConfig+0x348>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a44      	ldr	r2, [pc, #272]	@ (8003448 <UART_SetConfig+0x2dc>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d125      	bne.n	8003388 <UART_SetConfig+0x21c>
 800333c:	4b3e      	ldr	r3, [pc, #248]	@ (8003438 <UART_SetConfig+0x2cc>)
 800333e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003342:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003346:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800334a:	d017      	beq.n	800337c <UART_SetConfig+0x210>
 800334c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003350:	d817      	bhi.n	8003382 <UART_SetConfig+0x216>
 8003352:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003356:	d00b      	beq.n	8003370 <UART_SetConfig+0x204>
 8003358:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800335c:	d811      	bhi.n	8003382 <UART_SetConfig+0x216>
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <UART_SetConfig+0x1fe>
 8003362:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003366:	d006      	beq.n	8003376 <UART_SetConfig+0x20a>
 8003368:	e00b      	b.n	8003382 <UART_SetConfig+0x216>
 800336a:	2300      	movs	r3, #0
 800336c:	77fb      	strb	r3, [r7, #31]
 800336e:	e0a1      	b.n	80034b4 <UART_SetConfig+0x348>
 8003370:	2302      	movs	r3, #2
 8003372:	77fb      	strb	r3, [r7, #31]
 8003374:	e09e      	b.n	80034b4 <UART_SetConfig+0x348>
 8003376:	2304      	movs	r3, #4
 8003378:	77fb      	strb	r3, [r7, #31]
 800337a:	e09b      	b.n	80034b4 <UART_SetConfig+0x348>
 800337c:	2308      	movs	r3, #8
 800337e:	77fb      	strb	r3, [r7, #31]
 8003380:	e098      	b.n	80034b4 <UART_SetConfig+0x348>
 8003382:	2310      	movs	r3, #16
 8003384:	77fb      	strb	r3, [r7, #31]
 8003386:	e095      	b.n	80034b4 <UART_SetConfig+0x348>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a2f      	ldr	r2, [pc, #188]	@ (800344c <UART_SetConfig+0x2e0>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d125      	bne.n	80033de <UART_SetConfig+0x272>
 8003392:	4b29      	ldr	r3, [pc, #164]	@ (8003438 <UART_SetConfig+0x2cc>)
 8003394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003398:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800339c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033a0:	d017      	beq.n	80033d2 <UART_SetConfig+0x266>
 80033a2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80033a6:	d817      	bhi.n	80033d8 <UART_SetConfig+0x26c>
 80033a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033ac:	d00b      	beq.n	80033c6 <UART_SetConfig+0x25a>
 80033ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033b2:	d811      	bhi.n	80033d8 <UART_SetConfig+0x26c>
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d003      	beq.n	80033c0 <UART_SetConfig+0x254>
 80033b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033bc:	d006      	beq.n	80033cc <UART_SetConfig+0x260>
 80033be:	e00b      	b.n	80033d8 <UART_SetConfig+0x26c>
 80033c0:	2301      	movs	r3, #1
 80033c2:	77fb      	strb	r3, [r7, #31]
 80033c4:	e076      	b.n	80034b4 <UART_SetConfig+0x348>
 80033c6:	2302      	movs	r3, #2
 80033c8:	77fb      	strb	r3, [r7, #31]
 80033ca:	e073      	b.n	80034b4 <UART_SetConfig+0x348>
 80033cc:	2304      	movs	r3, #4
 80033ce:	77fb      	strb	r3, [r7, #31]
 80033d0:	e070      	b.n	80034b4 <UART_SetConfig+0x348>
 80033d2:	2308      	movs	r3, #8
 80033d4:	77fb      	strb	r3, [r7, #31]
 80033d6:	e06d      	b.n	80034b4 <UART_SetConfig+0x348>
 80033d8:	2310      	movs	r3, #16
 80033da:	77fb      	strb	r3, [r7, #31]
 80033dc:	e06a      	b.n	80034b4 <UART_SetConfig+0x348>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a1b      	ldr	r2, [pc, #108]	@ (8003450 <UART_SetConfig+0x2e4>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d138      	bne.n	800345a <UART_SetConfig+0x2ee>
 80033e8:	4b13      	ldr	r3, [pc, #76]	@ (8003438 <UART_SetConfig+0x2cc>)
 80033ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ee:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80033f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80033f6:	d017      	beq.n	8003428 <UART_SetConfig+0x2bc>
 80033f8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80033fc:	d82a      	bhi.n	8003454 <UART_SetConfig+0x2e8>
 80033fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003402:	d00b      	beq.n	800341c <UART_SetConfig+0x2b0>
 8003404:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003408:	d824      	bhi.n	8003454 <UART_SetConfig+0x2e8>
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <UART_SetConfig+0x2aa>
 800340e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003412:	d006      	beq.n	8003422 <UART_SetConfig+0x2b6>
 8003414:	e01e      	b.n	8003454 <UART_SetConfig+0x2e8>
 8003416:	2300      	movs	r3, #0
 8003418:	77fb      	strb	r3, [r7, #31]
 800341a:	e04b      	b.n	80034b4 <UART_SetConfig+0x348>
 800341c:	2302      	movs	r3, #2
 800341e:	77fb      	strb	r3, [r7, #31]
 8003420:	e048      	b.n	80034b4 <UART_SetConfig+0x348>
 8003422:	2304      	movs	r3, #4
 8003424:	77fb      	strb	r3, [r7, #31]
 8003426:	e045      	b.n	80034b4 <UART_SetConfig+0x348>
 8003428:	2308      	movs	r3, #8
 800342a:	77fb      	strb	r3, [r7, #31]
 800342c:	e042      	b.n	80034b4 <UART_SetConfig+0x348>
 800342e:	bf00      	nop
 8003430:	efff69f3 	.word	0xefff69f3
 8003434:	40011000 	.word	0x40011000
 8003438:	40023800 	.word	0x40023800
 800343c:	40004400 	.word	0x40004400
 8003440:	40004800 	.word	0x40004800
 8003444:	40004c00 	.word	0x40004c00
 8003448:	40005000 	.word	0x40005000
 800344c:	40011400 	.word	0x40011400
 8003450:	40007800 	.word	0x40007800
 8003454:	2310      	movs	r3, #16
 8003456:	77fb      	strb	r3, [r7, #31]
 8003458:	e02c      	b.n	80034b4 <UART_SetConfig+0x348>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a72      	ldr	r2, [pc, #456]	@ (8003628 <UART_SetConfig+0x4bc>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d125      	bne.n	80034b0 <UART_SetConfig+0x344>
 8003464:	4b71      	ldr	r3, [pc, #452]	@ (800362c <UART_SetConfig+0x4c0>)
 8003466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800346a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800346e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003472:	d017      	beq.n	80034a4 <UART_SetConfig+0x338>
 8003474:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003478:	d817      	bhi.n	80034aa <UART_SetConfig+0x33e>
 800347a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800347e:	d00b      	beq.n	8003498 <UART_SetConfig+0x32c>
 8003480:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003484:	d811      	bhi.n	80034aa <UART_SetConfig+0x33e>
 8003486:	2b00      	cmp	r3, #0
 8003488:	d003      	beq.n	8003492 <UART_SetConfig+0x326>
 800348a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800348e:	d006      	beq.n	800349e <UART_SetConfig+0x332>
 8003490:	e00b      	b.n	80034aa <UART_SetConfig+0x33e>
 8003492:	2300      	movs	r3, #0
 8003494:	77fb      	strb	r3, [r7, #31]
 8003496:	e00d      	b.n	80034b4 <UART_SetConfig+0x348>
 8003498:	2302      	movs	r3, #2
 800349a:	77fb      	strb	r3, [r7, #31]
 800349c:	e00a      	b.n	80034b4 <UART_SetConfig+0x348>
 800349e:	2304      	movs	r3, #4
 80034a0:	77fb      	strb	r3, [r7, #31]
 80034a2:	e007      	b.n	80034b4 <UART_SetConfig+0x348>
 80034a4:	2308      	movs	r3, #8
 80034a6:	77fb      	strb	r3, [r7, #31]
 80034a8:	e004      	b.n	80034b4 <UART_SetConfig+0x348>
 80034aa:	2310      	movs	r3, #16
 80034ac:	77fb      	strb	r3, [r7, #31]
 80034ae:	e001      	b.n	80034b4 <UART_SetConfig+0x348>
 80034b0:	2310      	movs	r3, #16
 80034b2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	69db      	ldr	r3, [r3, #28]
 80034b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034bc:	d15b      	bne.n	8003576 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80034be:	7ffb      	ldrb	r3, [r7, #31]
 80034c0:	2b08      	cmp	r3, #8
 80034c2:	d828      	bhi.n	8003516 <UART_SetConfig+0x3aa>
 80034c4:	a201      	add	r2, pc, #4	@ (adr r2, 80034cc <UART_SetConfig+0x360>)
 80034c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ca:	bf00      	nop
 80034cc:	080034f1 	.word	0x080034f1
 80034d0:	080034f9 	.word	0x080034f9
 80034d4:	08003501 	.word	0x08003501
 80034d8:	08003517 	.word	0x08003517
 80034dc:	08003507 	.word	0x08003507
 80034e0:	08003517 	.word	0x08003517
 80034e4:	08003517 	.word	0x08003517
 80034e8:	08003517 	.word	0x08003517
 80034ec:	0800350f 	.word	0x0800350f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034f0:	f7fe fe4c 	bl	800218c <HAL_RCC_GetPCLK1Freq>
 80034f4:	61b8      	str	r0, [r7, #24]
        break;
 80034f6:	e013      	b.n	8003520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034f8:	f7fe fe5c 	bl	80021b4 <HAL_RCC_GetPCLK2Freq>
 80034fc:	61b8      	str	r0, [r7, #24]
        break;
 80034fe:	e00f      	b.n	8003520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003500:	4b4b      	ldr	r3, [pc, #300]	@ (8003630 <UART_SetConfig+0x4c4>)
 8003502:	61bb      	str	r3, [r7, #24]
        break;
 8003504:	e00c      	b.n	8003520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003506:	f7fe fd2f 	bl	8001f68 <HAL_RCC_GetSysClockFreq>
 800350a:	61b8      	str	r0, [r7, #24]
        break;
 800350c:	e008      	b.n	8003520 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800350e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003512:	61bb      	str	r3, [r7, #24]
        break;
 8003514:	e004      	b.n	8003520 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003516:	2300      	movs	r3, #0
 8003518:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	77bb      	strb	r3, [r7, #30]
        break;
 800351e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d074      	beq.n	8003610 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	005a      	lsls	r2, r3, #1
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	085b      	lsrs	r3, r3, #1
 8003530:	441a      	add	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	fbb2 f3f3 	udiv	r3, r2, r3
 800353a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	2b0f      	cmp	r3, #15
 8003540:	d916      	bls.n	8003570 <UART_SetConfig+0x404>
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003548:	d212      	bcs.n	8003570 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	b29b      	uxth	r3, r3
 800354e:	f023 030f 	bic.w	r3, r3, #15
 8003552:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	085b      	lsrs	r3, r3, #1
 8003558:	b29b      	uxth	r3, r3
 800355a:	f003 0307 	and.w	r3, r3, #7
 800355e:	b29a      	uxth	r2, r3
 8003560:	89fb      	ldrh	r3, [r7, #14]
 8003562:	4313      	orrs	r3, r2
 8003564:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	89fa      	ldrh	r2, [r7, #14]
 800356c:	60da      	str	r2, [r3, #12]
 800356e:	e04f      	b.n	8003610 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	77bb      	strb	r3, [r7, #30]
 8003574:	e04c      	b.n	8003610 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003576:	7ffb      	ldrb	r3, [r7, #31]
 8003578:	2b08      	cmp	r3, #8
 800357a:	d828      	bhi.n	80035ce <UART_SetConfig+0x462>
 800357c:	a201      	add	r2, pc, #4	@ (adr r2, 8003584 <UART_SetConfig+0x418>)
 800357e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003582:	bf00      	nop
 8003584:	080035a9 	.word	0x080035a9
 8003588:	080035b1 	.word	0x080035b1
 800358c:	080035b9 	.word	0x080035b9
 8003590:	080035cf 	.word	0x080035cf
 8003594:	080035bf 	.word	0x080035bf
 8003598:	080035cf 	.word	0x080035cf
 800359c:	080035cf 	.word	0x080035cf
 80035a0:	080035cf 	.word	0x080035cf
 80035a4:	080035c7 	.word	0x080035c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035a8:	f7fe fdf0 	bl	800218c <HAL_RCC_GetPCLK1Freq>
 80035ac:	61b8      	str	r0, [r7, #24]
        break;
 80035ae:	e013      	b.n	80035d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035b0:	f7fe fe00 	bl	80021b4 <HAL_RCC_GetPCLK2Freq>
 80035b4:	61b8      	str	r0, [r7, #24]
        break;
 80035b6:	e00f      	b.n	80035d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80035b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003630 <UART_SetConfig+0x4c4>)
 80035ba:	61bb      	str	r3, [r7, #24]
        break;
 80035bc:	e00c      	b.n	80035d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035be:	f7fe fcd3 	bl	8001f68 <HAL_RCC_GetSysClockFreq>
 80035c2:	61b8      	str	r0, [r7, #24]
        break;
 80035c4:	e008      	b.n	80035d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035ca:	61bb      	str	r3, [r7, #24]
        break;
 80035cc:	e004      	b.n	80035d8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80035ce:	2300      	movs	r3, #0
 80035d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	77bb      	strb	r3, [r7, #30]
        break;
 80035d6:	bf00      	nop
    }

    if (pclk != 0U)
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d018      	beq.n	8003610 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	085a      	lsrs	r2, r3, #1
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	441a      	add	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	2b0f      	cmp	r3, #15
 80035f6:	d909      	bls.n	800360c <UART_SetConfig+0x4a0>
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035fe:	d205      	bcs.n	800360c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	b29a      	uxth	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	60da      	str	r2, [r3, #12]
 800360a:	e001      	b.n	8003610 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800361c:	7fbb      	ldrb	r3, [r7, #30]
}
 800361e:	4618      	mov	r0, r3
 8003620:	3720      	adds	r7, #32
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40007c00 	.word	0x40007c00
 800362c:	40023800 	.word	0x40023800
 8003630:	00f42400 	.word	0x00f42400

08003634 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003640:	f003 0308 	and.w	r3, r3, #8
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00a      	beq.n	800365e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	430a      	orrs	r2, r1
 800365c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00a      	beq.n	8003680 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	430a      	orrs	r2, r1
 800367e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003684:	f003 0302 	and.w	r3, r3, #2
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00a      	beq.n	80036a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	430a      	orrs	r2, r1
 80036c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c8:	f003 0310 	and.w	r3, r3, #16
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00a      	beq.n	80036e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ea:	f003 0320 	and.w	r3, r3, #32
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00a      	beq.n	8003708 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003710:	2b00      	cmp	r3, #0
 8003712:	d01a      	beq.n	800374a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800372e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003732:	d10a      	bne.n	800374a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	430a      	orrs	r2, r1
 8003748:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00a      	beq.n	800376c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	605a      	str	r2, [r3, #4]
  }
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08c      	sub	sp, #48	@ 0x30
 800377c:	af02      	add	r7, sp, #8
 800377e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003788:	f7fd fc76 	bl	8001078 <HAL_GetTick>
 800378c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0308 	and.w	r3, r3, #8
 8003798:	2b08      	cmp	r3, #8
 800379a:	d12e      	bne.n	80037fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800379c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a4:	2200      	movs	r2, #0
 80037a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f000 f83b 	bl	8003826 <UART_WaitOnFlagUntilTimeout>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d021      	beq.n	80037fa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	e853 3f00 	ldrex	r3, [r3]
 80037c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037ca:	623b      	str	r3, [r7, #32]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	461a      	mov	r2, r3
 80037d2:	6a3b      	ldr	r3, [r7, #32]
 80037d4:	61fb      	str	r3, [r7, #28]
 80037d6:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d8:	69b9      	ldr	r1, [r7, #24]
 80037da:	69fa      	ldr	r2, [r7, #28]
 80037dc:	e841 2300 	strex	r3, r2, [r1]
 80037e0:	617b      	str	r3, [r7, #20]
   return(result);
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1e6      	bne.n	80037b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2220      	movs	r2, #32
 80037ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e011      	b.n	800381e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2220      	movs	r2, #32
 80037fe:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2220      	movs	r2, #32
 8003804:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3728      	adds	r7, #40	@ 0x28
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b084      	sub	sp, #16
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	603b      	str	r3, [r7, #0]
 8003832:	4613      	mov	r3, r2
 8003834:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003836:	e04f      	b.n	80038d8 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800383e:	d04b      	beq.n	80038d8 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003840:	f7fd fc1a 	bl	8001078 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	429a      	cmp	r2, r3
 800384e:	d302      	bcc.n	8003856 <UART_WaitOnFlagUntilTimeout+0x30>
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d101      	bne.n	800385a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e04e      	b.n	80038f8 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b00      	cmp	r3, #0
 8003866:	d037      	beq.n	80038d8 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	2b80      	cmp	r3, #128	@ 0x80
 800386c:	d034      	beq.n	80038d8 <UART_WaitOnFlagUntilTimeout+0xb2>
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	2b40      	cmp	r3, #64	@ 0x40
 8003872:	d031      	beq.n	80038d8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	69db      	ldr	r3, [r3, #28]
 800387a:	f003 0308 	and.w	r3, r3, #8
 800387e:	2b08      	cmp	r3, #8
 8003880:	d110      	bne.n	80038a4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	2208      	movs	r2, #8
 8003888:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 f838 	bl	8003900 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2208      	movs	r2, #8
 8003894:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e029      	b.n	80038f8 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	69db      	ldr	r3, [r3, #28]
 80038aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038b2:	d111      	bne.n	80038d8 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80038bc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038be:	68f8      	ldr	r0, [r7, #12]
 80038c0:	f000 f81e 	bl	8003900 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2220      	movs	r2, #32
 80038c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e00f      	b.n	80038f8 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	69da      	ldr	r2, [r3, #28]
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	4013      	ands	r3, r2
 80038e2:	68ba      	ldr	r2, [r7, #8]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	bf0c      	ite	eq
 80038e8:	2301      	moveq	r3, #1
 80038ea:	2300      	movne	r3, #0
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	461a      	mov	r2, r3
 80038f0:	79fb      	ldrb	r3, [r7, #7]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d0a0      	beq.n	8003838 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003900:	b480      	push	{r7}
 8003902:	b095      	sub	sp, #84	@ 0x54
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800390e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003910:	e853 3f00 	ldrex	r3, [r3]
 8003914:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003918:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800391c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	461a      	mov	r2, r3
 8003924:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003926:	643b      	str	r3, [r7, #64]	@ 0x40
 8003928:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800392a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800392c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800392e:	e841 2300 	strex	r3, r2, [r1]
 8003932:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1e6      	bne.n	8003908 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	3308      	adds	r3, #8
 8003940:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003942:	6a3b      	ldr	r3, [r7, #32]
 8003944:	e853 3f00 	ldrex	r3, [r3]
 8003948:	61fb      	str	r3, [r7, #28]
   return(result);
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	f023 0301 	bic.w	r3, r3, #1
 8003950:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	3308      	adds	r3, #8
 8003958:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800395a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800395c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800395e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003960:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003962:	e841 2300 	strex	r3, r2, [r1]
 8003966:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1e5      	bne.n	800393a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003972:	2b01      	cmp	r3, #1
 8003974:	d118      	bne.n	80039a8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	e853 3f00 	ldrex	r3, [r3]
 8003982:	60bb      	str	r3, [r7, #8]
   return(result);
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	f023 0310 	bic.w	r3, r3, #16
 800398a:	647b      	str	r3, [r7, #68]	@ 0x44
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	461a      	mov	r2, r3
 8003992:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003994:	61bb      	str	r3, [r7, #24]
 8003996:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003998:	6979      	ldr	r1, [r7, #20]
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	e841 2300 	strex	r3, r2, [r1]
 80039a0:	613b      	str	r3, [r7, #16]
   return(result);
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d1e6      	bne.n	8003976 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2220      	movs	r2, #32
 80039ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80039bc:	bf00      	nop
 80039be:	3754      	adds	r7, #84	@ 0x54
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 80039d0:	4b04      	ldr	r3, [pc, #16]	@ (80039e4 <HAL_ETH_RxCpltCallback+0x1c>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f000 f841 	bl	8003a5c <osSemaphoreRelease>
}
 80039da:	bf00      	nop
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	20007004 	.word	0x20007004

080039e8 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 80039f0:	4b04      	ldr	r3, [pc, #16]	@ (8003a04 <HAL_ETH_TxCpltCallback+0x1c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f000 f831 	bl	8003a5c <osSemaphoreRelease>
}
 80039fa:	bf00      	nop
 80039fc:	3708      	adds	r7, #8
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	20007008 	.word	0x20007008

08003a08 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f7fd fce5 	bl	80013e0 <HAL_ETH_GetDMAError>
 8003a16:	4603      	mov	r3, r0
 8003a18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1c:	2b80      	cmp	r3, #128	@ 0x80
 8003a1e:	d104      	bne.n	8003a2a <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8003a20:	4b04      	ldr	r3, [pc, #16]	@ (8003a34 <HAL_ETH_ErrorCallback+0x2c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f000 f819 	bl	8003a5c <osSemaphoreRelease>
  }
}
 8003a2a:	bf00      	nop
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	20007004 	.word	0x20007004

08003a38 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a3e:	f3ef 8305 	mrs	r3, IPSR
 8003a42:	607b      	str	r3, [r7, #4]
  return(result);
 8003a44:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	bf14      	ite	ne
 8003a4a:	2301      	movne	r3, #1
 8003a4c:	2300      	moveq	r3, #0
 8003a4e:	b2db      	uxtb	r3, r3
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8003a6c:	f7ff ffe4 	bl	8003a38 <inHandlerMode>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d016      	beq.n	8003aa4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003a76:	f107 0308 	add.w	r3, r7, #8
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f000 f9b5 	bl	8003dec <xQueueGiveFromISR>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d001      	beq.n	8003a8c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8003a88:	23ff      	movs	r3, #255	@ 0xff
 8003a8a:	e017      	b.n	8003abc <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d013      	beq.n	8003aba <osSemaphoreRelease+0x5e>
 8003a92:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac4 <osSemaphoreRelease+0x68>)
 8003a94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a98:	601a      	str	r2, [r3, #0]
 8003a9a:	f3bf 8f4f 	dsb	sy
 8003a9e:	f3bf 8f6f 	isb	sy
 8003aa2:	e00a      	b.n	8003aba <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f000 f894 	bl	8003bd8 <xQueueGenericSend>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d001      	beq.n	8003aba <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8003ab6:	23ff      	movs	r3, #255	@ 0xff
 8003ab8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8003aba:	68fb      	ldr	r3, [r7, #12]
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3710      	adds	r7, #16
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	e000ed04 	.word	0xe000ed04

08003ac8 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b085      	sub	sp, #20
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	68fa      	ldr	r2, [r7, #12]
 8003adc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	689a      	ldr	r2, [r3, #8]
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	1c5a      	adds	r2, r3, #1
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	601a      	str	r2, [r3, #0]
}
 8003b04:	bf00      	nop
 8003b06:	3714      	adds	r7, #20
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b26:	d103      	bne.n	8003b30 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	60fb      	str	r3, [r7, #12]
 8003b2e:	e00c      	b.n	8003b4a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	3308      	adds	r3, #8
 8003b34:	60fb      	str	r3, [r7, #12]
 8003b36:	e002      	b.n	8003b3e <vListInsert+0x2e>
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	60fb      	str	r3, [r7, #12]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68ba      	ldr	r2, [r7, #8]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d2f6      	bcs.n	8003b38 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	683a      	ldr	r2, [r7, #0]
 8003b58:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	683a      	ldr	r2, [r7, #0]
 8003b64:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	1c5a      	adds	r2, r3, #1
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	601a      	str	r2, [r3, #0]
}
 8003b76:	bf00      	nop
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr

08003b82 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003b82:	b480      	push	{r7}
 8003b84:	b085      	sub	sp, #20
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	6892      	ldr	r2, [r2, #8]
 8003b98:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6852      	ldr	r2, [r2, #4]
 8003ba2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d103      	bne.n	8003bb6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	689a      	ldr	r2, [r3, #8]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	1e5a      	subs	r2, r3, #1
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3714      	adds	r7, #20
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
	...

08003bd8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b08e      	sub	sp, #56	@ 0x38
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
 8003be4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003be6:	2300      	movs	r3, #0
 8003be8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10d      	bne.n	8003c10 <xQueueGenericSend+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf8:	b672      	cpsid	i
 8003bfa:	f383 8811 	msr	BASEPRI, r3
 8003bfe:	f3bf 8f6f 	isb	sy
 8003c02:	f3bf 8f4f 	dsb	sy
 8003c06:	b662      	cpsie	i
 8003c08:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003c0a:	bf00      	nop
 8003c0c:	bf00      	nop
 8003c0e:	e7fd      	b.n	8003c0c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d103      	bne.n	8003c1e <xQueueGenericSend+0x46>
 8003c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <xQueueGenericSend+0x4a>
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e000      	b.n	8003c24 <xQueueGenericSend+0x4c>
 8003c22:	2300      	movs	r3, #0
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d10d      	bne.n	8003c44 <xQueueGenericSend+0x6c>
	__asm volatile
 8003c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c2c:	b672      	cpsid	i
 8003c2e:	f383 8811 	msr	BASEPRI, r3
 8003c32:	f3bf 8f6f 	isb	sy
 8003c36:	f3bf 8f4f 	dsb	sy
 8003c3a:	b662      	cpsie	i
 8003c3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003c3e:	bf00      	nop
 8003c40:	bf00      	nop
 8003c42:	e7fd      	b.n	8003c40 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d103      	bne.n	8003c52 <xQueueGenericSend+0x7a>
 8003c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d101      	bne.n	8003c56 <xQueueGenericSend+0x7e>
 8003c52:	2301      	movs	r3, #1
 8003c54:	e000      	b.n	8003c58 <xQueueGenericSend+0x80>
 8003c56:	2300      	movs	r3, #0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10d      	bne.n	8003c78 <xQueueGenericSend+0xa0>
	__asm volatile
 8003c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c60:	b672      	cpsid	i
 8003c62:	f383 8811 	msr	BASEPRI, r3
 8003c66:	f3bf 8f6f 	isb	sy
 8003c6a:	f3bf 8f4f 	dsb	sy
 8003c6e:	b662      	cpsie	i
 8003c70:	623b      	str	r3, [r7, #32]
}
 8003c72:	bf00      	nop
 8003c74:	bf00      	nop
 8003c76:	e7fd      	b.n	8003c74 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c78:	f000 fd2c 	bl	80046d4 <xTaskGetSchedulerState>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d102      	bne.n	8003c88 <xQueueGenericSend+0xb0>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d101      	bne.n	8003c8c <xQueueGenericSend+0xb4>
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e000      	b.n	8003c8e <xQueueGenericSend+0xb6>
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d10d      	bne.n	8003cae <xQueueGenericSend+0xd6>
	__asm volatile
 8003c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c96:	b672      	cpsid	i
 8003c98:	f383 8811 	msr	BASEPRI, r3
 8003c9c:	f3bf 8f6f 	isb	sy
 8003ca0:	f3bf 8f4f 	dsb	sy
 8003ca4:	b662      	cpsie	i
 8003ca6:	61fb      	str	r3, [r7, #28]
}
 8003ca8:	bf00      	nop
 8003caa:	bf00      	nop
 8003cac:	e7fd      	b.n	8003caa <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003cae:	f000 fe3b 	bl	8004928 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d302      	bcc.n	8003cc4 <xQueueGenericSend+0xec>
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d129      	bne.n	8003d18 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003cc4:	683a      	ldr	r2, [r7, #0]
 8003cc6:	68b9      	ldr	r1, [r7, #8]
 8003cc8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003cca:	f000 f927 	bl	8003f1c <prvCopyDataToQueue>
 8003cce:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d010      	beq.n	8003cfa <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cda:	3324      	adds	r3, #36	@ 0x24
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 fbe9 	bl	80044b4 <xTaskRemoveFromEventList>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d013      	beq.n	8003d10 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003ce8:	4b3f      	ldr	r3, [pc, #252]	@ (8003de8 <xQueueGenericSend+0x210>)
 8003cea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cee:	601a      	str	r2, [r3, #0]
 8003cf0:	f3bf 8f4f 	dsb	sy
 8003cf4:	f3bf 8f6f 	isb	sy
 8003cf8:	e00a      	b.n	8003d10 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d007      	beq.n	8003d10 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003d00:	4b39      	ldr	r3, [pc, #228]	@ (8003de8 <xQueueGenericSend+0x210>)
 8003d02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	f3bf 8f4f 	dsb	sy
 8003d0c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003d10:	f000 fe40 	bl	8004994 <vPortExitCritical>
				return pdPASS;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e063      	b.n	8003de0 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d103      	bne.n	8003d26 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003d1e:	f000 fe39 	bl	8004994 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003d22:	2300      	movs	r3, #0
 8003d24:	e05c      	b.n	8003de0 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d106      	bne.n	8003d3a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d2c:	f107 0314 	add.w	r3, r7, #20
 8003d30:	4618      	mov	r0, r3
 8003d32:	f000 fc25 	bl	8004580 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d36:	2301      	movs	r3, #1
 8003d38:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d3a:	f000 fe2b 	bl	8004994 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003d3e:	f000 f9c1 	bl	80040c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003d42:	f000 fdf1 	bl	8004928 <vPortEnterCritical>
 8003d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d4c:	b25b      	sxtb	r3, r3
 8003d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d52:	d103      	bne.n	8003d5c <xQueueGenericSend+0x184>
 8003d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d62:	b25b      	sxtb	r3, r3
 8003d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d68:	d103      	bne.n	8003d72 <xQueueGenericSend+0x19a>
 8003d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d72:	f000 fe0f 	bl	8004994 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d76:	1d3a      	adds	r2, r7, #4
 8003d78:	f107 0314 	add.w	r3, r7, #20
 8003d7c:	4611      	mov	r1, r2
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f000 fc14 	bl	80045ac <xTaskCheckForTimeOut>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d124      	bne.n	8003dd4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003d8a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d8c:	f000 f982 	bl	8004094 <prvIsQueueFull>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d018      	beq.n	8003dc8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d98:	3310      	adds	r3, #16
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	4611      	mov	r1, r2
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f000 fb60 	bl	8004464 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003da4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003da6:	f000 f923 	bl	8003ff0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003daa:	f000 f999 	bl	80040e0 <xTaskResumeAll>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	f47f af7c 	bne.w	8003cae <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8003db6:	4b0c      	ldr	r3, [pc, #48]	@ (8003de8 <xQueueGenericSend+0x210>)
 8003db8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003dbc:	601a      	str	r2, [r3, #0]
 8003dbe:	f3bf 8f4f 	dsb	sy
 8003dc2:	f3bf 8f6f 	isb	sy
 8003dc6:	e772      	b.n	8003cae <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003dc8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003dca:	f000 f911 	bl	8003ff0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003dce:	f000 f987 	bl	80040e0 <xTaskResumeAll>
 8003dd2:	e76c      	b.n	8003cae <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003dd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003dd6:	f000 f90b 	bl	8003ff0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003dda:	f000 f981 	bl	80040e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003dde:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3738      	adds	r7, #56	@ 0x38
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	e000ed04 	.word	0xe000ed04

08003dec <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b08e      	sub	sp, #56	@ 0x38
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d10d      	bne.n	8003e1c <xQueueGiveFromISR+0x30>
	__asm volatile
 8003e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e04:	b672      	cpsid	i
 8003e06:	f383 8811 	msr	BASEPRI, r3
 8003e0a:	f3bf 8f6f 	isb	sy
 8003e0e:	f3bf 8f4f 	dsb	sy
 8003e12:	b662      	cpsie	i
 8003e14:	623b      	str	r3, [r7, #32]
}
 8003e16:	bf00      	nop
 8003e18:	bf00      	nop
 8003e1a:	e7fd      	b.n	8003e18 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00d      	beq.n	8003e40 <xQueueGiveFromISR+0x54>
	__asm volatile
 8003e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e28:	b672      	cpsid	i
 8003e2a:	f383 8811 	msr	BASEPRI, r3
 8003e2e:	f3bf 8f6f 	isb	sy
 8003e32:	f3bf 8f4f 	dsb	sy
 8003e36:	b662      	cpsie	i
 8003e38:	61fb      	str	r3, [r7, #28]
}
 8003e3a:	bf00      	nop
 8003e3c:	bf00      	nop
 8003e3e:	e7fd      	b.n	8003e3c <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d103      	bne.n	8003e50 <xQueueGiveFromISR+0x64>
 8003e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d101      	bne.n	8003e54 <xQueueGiveFromISR+0x68>
 8003e50:	2301      	movs	r3, #1
 8003e52:	e000      	b.n	8003e56 <xQueueGiveFromISR+0x6a>
 8003e54:	2300      	movs	r3, #0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10d      	bne.n	8003e76 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8003e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e5e:	b672      	cpsid	i
 8003e60:	f383 8811 	msr	BASEPRI, r3
 8003e64:	f3bf 8f6f 	isb	sy
 8003e68:	f3bf 8f4f 	dsb	sy
 8003e6c:	b662      	cpsie	i
 8003e6e:	61bb      	str	r3, [r7, #24]
}
 8003e70:	bf00      	nop
 8003e72:	bf00      	nop
 8003e74:	e7fd      	b.n	8003e72 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003e76:	f000 fe13 	bl	8004aa0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003e7a:	f3ef 8211 	mrs	r2, BASEPRI
 8003e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e82:	b672      	cpsid	i
 8003e84:	f383 8811 	msr	BASEPRI, r3
 8003e88:	f3bf 8f6f 	isb	sy
 8003e8c:	f3bf 8f4f 	dsb	sy
 8003e90:	b662      	cpsie	i
 8003e92:	617a      	str	r2, [r7, #20]
 8003e94:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003e96:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d22b      	bcs.n	8003f02 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003eb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eb6:	1c5a      	adds	r2, r3, #1
 8003eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003ebc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec4:	d112      	bne.n	8003eec <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d016      	beq.n	8003efc <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ed0:	3324      	adds	r3, #36	@ 0x24
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 faee 	bl	80044b4 <xTaskRemoveFromEventList>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00e      	beq.n	8003efc <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00b      	beq.n	8003efc <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	e007      	b.n	8003efc <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003eec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	b25a      	sxtb	r2, r3
 8003ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003efc:	2301      	movs	r3, #1
 8003efe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f00:	e001      	b.n	8003f06 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003f02:	2300      	movs	r3, #0
 8003f04:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f08:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003f10:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3738      	adds	r7, #56	@ 0x38
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f30:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d10d      	bne.n	8003f56 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d14d      	bne.n	8003fde <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f000 fbe2 	bl	8004710 <xTaskPriorityDisinherit>
 8003f4c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2200      	movs	r2, #0
 8003f52:	609a      	str	r2, [r3, #8]
 8003f54:	e043      	b.n	8003fde <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d119      	bne.n	8003f90 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6858      	ldr	r0, [r3, #4]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f64:	461a      	mov	r2, r3
 8003f66:	68b9      	ldr	r1, [r7, #8]
 8003f68:	f001 f85f 	bl	800502a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	685a      	ldr	r2, [r3, #4]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f74:	441a      	add	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	685a      	ldr	r2, [r3, #4]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d32b      	bcc.n	8003fde <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	605a      	str	r2, [r3, #4]
 8003f8e:	e026      	b.n	8003fde <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	68d8      	ldr	r0, [r3, #12]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f98:	461a      	mov	r2, r3
 8003f9a:	68b9      	ldr	r1, [r7, #8]
 8003f9c:	f001 f845 	bl	800502a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	68da      	ldr	r2, [r3, #12]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa8:	425b      	negs	r3, r3
 8003faa:	441a      	add	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	68da      	ldr	r2, [r3, #12]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d207      	bcs.n	8003fcc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc4:	425b      	negs	r3, r3
 8003fc6:	441a      	add	r2, r3
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d105      	bne.n	8003fde <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d002      	beq.n	8003fde <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1c5a      	adds	r2, r3, #1
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003fe6:	697b      	ldr	r3, [r7, #20]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3718      	adds	r7, #24
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003ff8:	f000 fc96 	bl	8004928 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004002:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004004:	e011      	b.n	800402a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800400a:	2b00      	cmp	r3, #0
 800400c:	d012      	beq.n	8004034 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	3324      	adds	r3, #36	@ 0x24
 8004012:	4618      	mov	r0, r3
 8004014:	f000 fa4e 	bl	80044b4 <xTaskRemoveFromEventList>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800401e:	f000 fb2d 	bl	800467c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004022:	7bfb      	ldrb	r3, [r7, #15]
 8004024:	3b01      	subs	r3, #1
 8004026:	b2db      	uxtb	r3, r3
 8004028:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800402a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800402e:	2b00      	cmp	r3, #0
 8004030:	dce9      	bgt.n	8004006 <prvUnlockQueue+0x16>
 8004032:	e000      	b.n	8004036 <prvUnlockQueue+0x46>
					break;
 8004034:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	22ff      	movs	r2, #255	@ 0xff
 800403a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800403e:	f000 fca9 	bl	8004994 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004042:	f000 fc71 	bl	8004928 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800404c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800404e:	e011      	b.n	8004074 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d012      	beq.n	800407e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	3310      	adds	r3, #16
 800405c:	4618      	mov	r0, r3
 800405e:	f000 fa29 	bl	80044b4 <xTaskRemoveFromEventList>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d001      	beq.n	800406c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004068:	f000 fb08 	bl	800467c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800406c:	7bbb      	ldrb	r3, [r7, #14]
 800406e:	3b01      	subs	r3, #1
 8004070:	b2db      	uxtb	r3, r3
 8004072:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004074:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004078:	2b00      	cmp	r3, #0
 800407a:	dce9      	bgt.n	8004050 <prvUnlockQueue+0x60>
 800407c:	e000      	b.n	8004080 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800407e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	22ff      	movs	r2, #255	@ 0xff
 8004084:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004088:	f000 fc84 	bl	8004994 <vPortExitCritical>
}
 800408c:	bf00      	nop
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800409c:	f000 fc44 	bl	8004928 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d102      	bne.n	80040b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80040ac:	2301      	movs	r3, #1
 80040ae:	60fb      	str	r3, [r7, #12]
 80040b0:	e001      	b.n	80040b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80040b2:	2300      	movs	r3, #0
 80040b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80040b6:	f000 fc6d 	bl	8004994 <vPortExitCritical>

	return xReturn;
 80040ba:	68fb      	ldr	r3, [r7, #12]
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3710      	adds	r7, #16
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}

080040c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80040c4:	b480      	push	{r7}
 80040c6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80040c8:	4b04      	ldr	r3, [pc, #16]	@ (80040dc <vTaskSuspendAll+0x18>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	3301      	adds	r3, #1
 80040ce:	4a03      	ldr	r2, [pc, #12]	@ (80040dc <vTaskSuspendAll+0x18>)
 80040d0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80040d2:	bf00      	nop
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	2000719c 	.word	0x2000719c

080040e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80040e6:	2300      	movs	r3, #0
 80040e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80040ea:	2300      	movs	r3, #0
 80040ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80040ee:	4b43      	ldr	r3, [pc, #268]	@ (80041fc <xTaskResumeAll+0x11c>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d10d      	bne.n	8004112 <xTaskResumeAll+0x32>
	__asm volatile
 80040f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040fa:	b672      	cpsid	i
 80040fc:	f383 8811 	msr	BASEPRI, r3
 8004100:	f3bf 8f6f 	isb	sy
 8004104:	f3bf 8f4f 	dsb	sy
 8004108:	b662      	cpsie	i
 800410a:	603b      	str	r3, [r7, #0]
}
 800410c:	bf00      	nop
 800410e:	bf00      	nop
 8004110:	e7fd      	b.n	800410e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004112:	f000 fc09 	bl	8004928 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004116:	4b39      	ldr	r3, [pc, #228]	@ (80041fc <xTaskResumeAll+0x11c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	3b01      	subs	r3, #1
 800411c:	4a37      	ldr	r2, [pc, #220]	@ (80041fc <xTaskResumeAll+0x11c>)
 800411e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004120:	4b36      	ldr	r3, [pc, #216]	@ (80041fc <xTaskResumeAll+0x11c>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d161      	bne.n	80041ec <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004128:	4b35      	ldr	r3, [pc, #212]	@ (8004200 <xTaskResumeAll+0x120>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d05d      	beq.n	80041ec <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004130:	e02e      	b.n	8004190 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004132:	4b34      	ldr	r3, [pc, #208]	@ (8004204 <xTaskResumeAll+0x124>)
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	3318      	adds	r3, #24
 800413e:	4618      	mov	r0, r3
 8004140:	f7ff fd1f 	bl	8003b82 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	3304      	adds	r3, #4
 8004148:	4618      	mov	r0, r3
 800414a:	f7ff fd1a 	bl	8003b82 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004152:	2201      	movs	r2, #1
 8004154:	409a      	lsls	r2, r3
 8004156:	4b2c      	ldr	r3, [pc, #176]	@ (8004208 <xTaskResumeAll+0x128>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4313      	orrs	r3, r2
 800415c:	4a2a      	ldr	r2, [pc, #168]	@ (8004208 <xTaskResumeAll+0x128>)
 800415e:	6013      	str	r3, [r2, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004164:	4613      	mov	r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	4413      	add	r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	4a27      	ldr	r2, [pc, #156]	@ (800420c <xTaskResumeAll+0x12c>)
 800416e:	441a      	add	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	3304      	adds	r3, #4
 8004174:	4619      	mov	r1, r3
 8004176:	4610      	mov	r0, r2
 8004178:	f7ff fca6 	bl	8003ac8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004180:	4b23      	ldr	r3, [pc, #140]	@ (8004210 <xTaskResumeAll+0x130>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004186:	429a      	cmp	r2, r3
 8004188:	d302      	bcc.n	8004190 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800418a:	4b22      	ldr	r3, [pc, #136]	@ (8004214 <xTaskResumeAll+0x134>)
 800418c:	2201      	movs	r2, #1
 800418e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004190:	4b1c      	ldr	r3, [pc, #112]	@ (8004204 <xTaskResumeAll+0x124>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1cc      	bne.n	8004132 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800419e:	f000 fa79 	bl	8004694 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80041a2:	4b1d      	ldr	r3, [pc, #116]	@ (8004218 <xTaskResumeAll+0x138>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d010      	beq.n	80041d0 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80041ae:	f000 f837 	bl	8004220 <xTaskIncrementTick>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d002      	beq.n	80041be <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80041b8:	4b16      	ldr	r3, [pc, #88]	@ (8004214 <xTaskResumeAll+0x134>)
 80041ba:	2201      	movs	r2, #1
 80041bc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	3b01      	subs	r3, #1
 80041c2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1f1      	bne.n	80041ae <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80041ca:	4b13      	ldr	r3, [pc, #76]	@ (8004218 <xTaskResumeAll+0x138>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80041d0:	4b10      	ldr	r3, [pc, #64]	@ (8004214 <xTaskResumeAll+0x134>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d009      	beq.n	80041ec <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80041d8:	2301      	movs	r3, #1
 80041da:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80041dc:	4b0f      	ldr	r3, [pc, #60]	@ (800421c <xTaskResumeAll+0x13c>)
 80041de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041e2:	601a      	str	r2, [r3, #0]
 80041e4:	f3bf 8f4f 	dsb	sy
 80041e8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80041ec:	f000 fbd2 	bl	8004994 <vPortExitCritical>

	return xAlreadyYielded;
 80041f0:	68bb      	ldr	r3, [r7, #8]
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3710      	adds	r7, #16
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	2000719c 	.word	0x2000719c
 8004200:	2000717c 	.word	0x2000717c
 8004204:	20007154 	.word	0x20007154
 8004208:	20007184 	.word	0x20007184
 800420c:	200070c0 	.word	0x200070c0
 8004210:	200070bc 	.word	0x200070bc
 8004214:	20007190 	.word	0x20007190
 8004218:	2000718c 	.word	0x2000718c
 800421c:	e000ed04 	.word	0xe000ed04

08004220 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004226:	2300      	movs	r3, #0
 8004228:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800422a:	4b50      	ldr	r3, [pc, #320]	@ (800436c <xTaskIncrementTick+0x14c>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	f040 808b 	bne.w	800434a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004234:	4b4e      	ldr	r3, [pc, #312]	@ (8004370 <xTaskIncrementTick+0x150>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	3301      	adds	r3, #1
 800423a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800423c:	4a4c      	ldr	r2, [pc, #304]	@ (8004370 <xTaskIncrementTick+0x150>)
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d123      	bne.n	8004290 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8004248:	4b4a      	ldr	r3, [pc, #296]	@ (8004374 <xTaskIncrementTick+0x154>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00d      	beq.n	800426e <xTaskIncrementTick+0x4e>
	__asm volatile
 8004252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004256:	b672      	cpsid	i
 8004258:	f383 8811 	msr	BASEPRI, r3
 800425c:	f3bf 8f6f 	isb	sy
 8004260:	f3bf 8f4f 	dsb	sy
 8004264:	b662      	cpsie	i
 8004266:	603b      	str	r3, [r7, #0]
}
 8004268:	bf00      	nop
 800426a:	bf00      	nop
 800426c:	e7fd      	b.n	800426a <xTaskIncrementTick+0x4a>
 800426e:	4b41      	ldr	r3, [pc, #260]	@ (8004374 <xTaskIncrementTick+0x154>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	60fb      	str	r3, [r7, #12]
 8004274:	4b40      	ldr	r3, [pc, #256]	@ (8004378 <xTaskIncrementTick+0x158>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a3e      	ldr	r2, [pc, #248]	@ (8004374 <xTaskIncrementTick+0x154>)
 800427a:	6013      	str	r3, [r2, #0]
 800427c:	4a3e      	ldr	r2, [pc, #248]	@ (8004378 <xTaskIncrementTick+0x158>)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6013      	str	r3, [r2, #0]
 8004282:	4b3e      	ldr	r3, [pc, #248]	@ (800437c <xTaskIncrementTick+0x15c>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	3301      	adds	r3, #1
 8004288:	4a3c      	ldr	r2, [pc, #240]	@ (800437c <xTaskIncrementTick+0x15c>)
 800428a:	6013      	str	r3, [r2, #0]
 800428c:	f000 fa02 	bl	8004694 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004290:	4b3b      	ldr	r3, [pc, #236]	@ (8004380 <xTaskIncrementTick+0x160>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	429a      	cmp	r2, r3
 8004298:	d348      	bcc.n	800432c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800429a:	4b36      	ldr	r3, [pc, #216]	@ (8004374 <xTaskIncrementTick+0x154>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d104      	bne.n	80042ae <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042a4:	4b36      	ldr	r3, [pc, #216]	@ (8004380 <xTaskIncrementTick+0x160>)
 80042a6:	f04f 32ff 	mov.w	r2, #4294967295
 80042aa:	601a      	str	r2, [r3, #0]
					break;
 80042ac:	e03e      	b.n	800432c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042ae:	4b31      	ldr	r3, [pc, #196]	@ (8004374 <xTaskIncrementTick+0x154>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d203      	bcs.n	80042ce <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80042c6:	4a2e      	ldr	r2, [pc, #184]	@ (8004380 <xTaskIncrementTick+0x160>)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80042cc:	e02e      	b.n	800432c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	3304      	adds	r3, #4
 80042d2:	4618      	mov	r0, r3
 80042d4:	f7ff fc55 	bl	8003b82 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d004      	beq.n	80042ea <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	3318      	adds	r3, #24
 80042e4:	4618      	mov	r0, r3
 80042e6:	f7ff fc4c 	bl	8003b82 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ee:	2201      	movs	r2, #1
 80042f0:	409a      	lsls	r2, r3
 80042f2:	4b24      	ldr	r3, [pc, #144]	@ (8004384 <xTaskIncrementTick+0x164>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	4a22      	ldr	r2, [pc, #136]	@ (8004384 <xTaskIncrementTick+0x164>)
 80042fa:	6013      	str	r3, [r2, #0]
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004300:	4613      	mov	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	4a1f      	ldr	r2, [pc, #124]	@ (8004388 <xTaskIncrementTick+0x168>)
 800430a:	441a      	add	r2, r3
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	3304      	adds	r3, #4
 8004310:	4619      	mov	r1, r3
 8004312:	4610      	mov	r0, r2
 8004314:	f7ff fbd8 	bl	8003ac8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800431c:	4b1b      	ldr	r3, [pc, #108]	@ (800438c <xTaskIncrementTick+0x16c>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004322:	429a      	cmp	r2, r3
 8004324:	d3b9      	bcc.n	800429a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8004326:	2301      	movs	r3, #1
 8004328:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800432a:	e7b6      	b.n	800429a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800432c:	4b17      	ldr	r3, [pc, #92]	@ (800438c <xTaskIncrementTick+0x16c>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004332:	4915      	ldr	r1, [pc, #84]	@ (8004388 <xTaskIncrementTick+0x168>)
 8004334:	4613      	mov	r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4413      	add	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	440b      	add	r3, r1
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d907      	bls.n	8004354 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8004344:	2301      	movs	r3, #1
 8004346:	617b      	str	r3, [r7, #20]
 8004348:	e004      	b.n	8004354 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800434a:	4b11      	ldr	r3, [pc, #68]	@ (8004390 <xTaskIncrementTick+0x170>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	3301      	adds	r3, #1
 8004350:	4a0f      	ldr	r2, [pc, #60]	@ (8004390 <xTaskIncrementTick+0x170>)
 8004352:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004354:	4b0f      	ldr	r3, [pc, #60]	@ (8004394 <xTaskIncrementTick+0x174>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800435c:	2301      	movs	r3, #1
 800435e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004360:	697b      	ldr	r3, [r7, #20]
}
 8004362:	4618      	mov	r0, r3
 8004364:	3718      	adds	r7, #24
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	2000719c 	.word	0x2000719c
 8004370:	20007180 	.word	0x20007180
 8004374:	2000714c 	.word	0x2000714c
 8004378:	20007150 	.word	0x20007150
 800437c:	20007194 	.word	0x20007194
 8004380:	20007198 	.word	0x20007198
 8004384:	20007184 	.word	0x20007184
 8004388:	200070c0 	.word	0x200070c0
 800438c:	200070bc 	.word	0x200070bc
 8004390:	2000718c 	.word	0x2000718c
 8004394:	20007190 	.word	0x20007190

08004398 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004398:	b480      	push	{r7}
 800439a:	b087      	sub	sp, #28
 800439c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800439e:	4b2b      	ldr	r3, [pc, #172]	@ (800444c <vTaskSwitchContext+0xb4>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d003      	beq.n	80043ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80043a6:	4b2a      	ldr	r3, [pc, #168]	@ (8004450 <vTaskSwitchContext+0xb8>)
 80043a8:	2201      	movs	r2, #1
 80043aa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80043ac:	e047      	b.n	800443e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80043ae:	4b28      	ldr	r3, [pc, #160]	@ (8004450 <vTaskSwitchContext+0xb8>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043b4:	4b27      	ldr	r3, [pc, #156]	@ (8004454 <vTaskSwitchContext+0xbc>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	fab3 f383 	clz	r3, r3
 80043c0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80043c2:	7afb      	ldrb	r3, [r7, #11]
 80043c4:	f1c3 031f 	rsb	r3, r3, #31
 80043c8:	617b      	str	r3, [r7, #20]
 80043ca:	4923      	ldr	r1, [pc, #140]	@ (8004458 <vTaskSwitchContext+0xc0>)
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	4613      	mov	r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	4413      	add	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	440b      	add	r3, r1
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10d      	bne.n	80043fa <vTaskSwitchContext+0x62>
	__asm volatile
 80043de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043e2:	b672      	cpsid	i
 80043e4:	f383 8811 	msr	BASEPRI, r3
 80043e8:	f3bf 8f6f 	isb	sy
 80043ec:	f3bf 8f4f 	dsb	sy
 80043f0:	b662      	cpsie	i
 80043f2:	607b      	str	r3, [r7, #4]
}
 80043f4:	bf00      	nop
 80043f6:	bf00      	nop
 80043f8:	e7fd      	b.n	80043f6 <vTaskSwitchContext+0x5e>
 80043fa:	697a      	ldr	r2, [r7, #20]
 80043fc:	4613      	mov	r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	4413      	add	r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <vTaskSwitchContext+0xc0>)
 8004406:	4413      	add	r3, r2
 8004408:	613b      	str	r3, [r7, #16]
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	605a      	str	r2, [r3, #4]
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	685a      	ldr	r2, [r3, #4]
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	3308      	adds	r3, #8
 800441c:	429a      	cmp	r2, r3
 800441e:	d104      	bne.n	800442a <vTaskSwitchContext+0x92>
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	685a      	ldr	r2, [r3, #4]
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	605a      	str	r2, [r3, #4]
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	4a0a      	ldr	r2, [pc, #40]	@ (800445c <vTaskSwitchContext+0xc4>)
 8004432:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004434:	4b09      	ldr	r3, [pc, #36]	@ (800445c <vTaskSwitchContext+0xc4>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	334c      	adds	r3, #76	@ 0x4c
 800443a:	4a09      	ldr	r2, [pc, #36]	@ (8004460 <vTaskSwitchContext+0xc8>)
 800443c:	6013      	str	r3, [r2, #0]
}
 800443e:	bf00      	nop
 8004440:	371c      	adds	r7, #28
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr
 800444a:	bf00      	nop
 800444c:	2000719c 	.word	0x2000719c
 8004450:	20007190 	.word	0x20007190
 8004454:	20007184 	.word	0x20007184
 8004458:	200070c0 	.word	0x200070c0
 800445c:	200070bc 	.word	0x200070bc
 8004460:	2000001c 	.word	0x2000001c

08004464 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d10d      	bne.n	8004490 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8004474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004478:	b672      	cpsid	i
 800447a:	f383 8811 	msr	BASEPRI, r3
 800447e:	f3bf 8f6f 	isb	sy
 8004482:	f3bf 8f4f 	dsb	sy
 8004486:	b662      	cpsie	i
 8004488:	60fb      	str	r3, [r7, #12]
}
 800448a:	bf00      	nop
 800448c:	bf00      	nop
 800448e:	e7fd      	b.n	800448c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004490:	4b07      	ldr	r3, [pc, #28]	@ (80044b0 <vTaskPlaceOnEventList+0x4c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	3318      	adds	r3, #24
 8004496:	4619      	mov	r1, r3
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f7ff fb39 	bl	8003b10 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800449e:	2101      	movs	r1, #1
 80044a0:	6838      	ldr	r0, [r7, #0]
 80044a2:	f000 f9c1 	bl	8004828 <prvAddCurrentTaskToDelayedList>
}
 80044a6:	bf00      	nop
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	200070bc 	.word	0x200070bc

080044b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10d      	bne.n	80044e6 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80044ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ce:	b672      	cpsid	i
 80044d0:	f383 8811 	msr	BASEPRI, r3
 80044d4:	f3bf 8f6f 	isb	sy
 80044d8:	f3bf 8f4f 	dsb	sy
 80044dc:	b662      	cpsie	i
 80044de:	60fb      	str	r3, [r7, #12]
}
 80044e0:	bf00      	nop
 80044e2:	bf00      	nop
 80044e4:	e7fd      	b.n	80044e2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	3318      	adds	r3, #24
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7ff fb49 	bl	8003b82 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004568 <xTaskRemoveFromEventList+0xb4>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d11c      	bne.n	8004532 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	3304      	adds	r3, #4
 80044fc:	4618      	mov	r0, r3
 80044fe:	f7ff fb40 	bl	8003b82 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004506:	2201      	movs	r2, #1
 8004508:	409a      	lsls	r2, r3
 800450a:	4b18      	ldr	r3, [pc, #96]	@ (800456c <xTaskRemoveFromEventList+0xb8>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4313      	orrs	r3, r2
 8004510:	4a16      	ldr	r2, [pc, #88]	@ (800456c <xTaskRemoveFromEventList+0xb8>)
 8004512:	6013      	str	r3, [r2, #0]
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004518:	4613      	mov	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	4413      	add	r3, r2
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	4a13      	ldr	r2, [pc, #76]	@ (8004570 <xTaskRemoveFromEventList+0xbc>)
 8004522:	441a      	add	r2, r3
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	3304      	adds	r3, #4
 8004528:	4619      	mov	r1, r3
 800452a:	4610      	mov	r0, r2
 800452c:	f7ff facc 	bl	8003ac8 <vListInsertEnd>
 8004530:	e005      	b.n	800453e <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	3318      	adds	r3, #24
 8004536:	4619      	mov	r1, r3
 8004538:	480e      	ldr	r0, [pc, #56]	@ (8004574 <xTaskRemoveFromEventList+0xc0>)
 800453a:	f7ff fac5 	bl	8003ac8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004542:	4b0d      	ldr	r3, [pc, #52]	@ (8004578 <xTaskRemoveFromEventList+0xc4>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004548:	429a      	cmp	r2, r3
 800454a:	d905      	bls.n	8004558 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800454c:	2301      	movs	r3, #1
 800454e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004550:	4b0a      	ldr	r3, [pc, #40]	@ (800457c <xTaskRemoveFromEventList+0xc8>)
 8004552:	2201      	movs	r2, #1
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	e001      	b.n	800455c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8004558:	2300      	movs	r3, #0
 800455a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800455c:	697b      	ldr	r3, [r7, #20]
}
 800455e:	4618      	mov	r0, r3
 8004560:	3718      	adds	r7, #24
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	2000719c 	.word	0x2000719c
 800456c:	20007184 	.word	0x20007184
 8004570:	200070c0 	.word	0x200070c0
 8004574:	20007154 	.word	0x20007154
 8004578:	200070bc 	.word	0x200070bc
 800457c:	20007190 	.word	0x20007190

08004580 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004588:	4b06      	ldr	r3, [pc, #24]	@ (80045a4 <vTaskInternalSetTimeOutState+0x24>)
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004590:	4b05      	ldr	r3, [pc, #20]	@ (80045a8 <vTaskInternalSetTimeOutState+0x28>)
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	605a      	str	r2, [r3, #4]
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr
 80045a4:	20007194 	.word	0x20007194
 80045a8:	20007180 	.word	0x20007180

080045ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b088      	sub	sp, #32
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d10d      	bne.n	80045d8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80045bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045c0:	b672      	cpsid	i
 80045c2:	f383 8811 	msr	BASEPRI, r3
 80045c6:	f3bf 8f6f 	isb	sy
 80045ca:	f3bf 8f4f 	dsb	sy
 80045ce:	b662      	cpsie	i
 80045d0:	613b      	str	r3, [r7, #16]
}
 80045d2:	bf00      	nop
 80045d4:	bf00      	nop
 80045d6:	e7fd      	b.n	80045d4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d10d      	bne.n	80045fa <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80045de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045e2:	b672      	cpsid	i
 80045e4:	f383 8811 	msr	BASEPRI, r3
 80045e8:	f3bf 8f6f 	isb	sy
 80045ec:	f3bf 8f4f 	dsb	sy
 80045f0:	b662      	cpsie	i
 80045f2:	60fb      	str	r3, [r7, #12]
}
 80045f4:	bf00      	nop
 80045f6:	bf00      	nop
 80045f8:	e7fd      	b.n	80045f6 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80045fa:	f000 f995 	bl	8004928 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80045fe:	4b1d      	ldr	r3, [pc, #116]	@ (8004674 <xTaskCheckForTimeOut+0xc8>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004616:	d102      	bne.n	800461e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004618:	2300      	movs	r3, #0
 800461a:	61fb      	str	r3, [r7, #28]
 800461c:	e023      	b.n	8004666 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	4b15      	ldr	r3, [pc, #84]	@ (8004678 <xTaskCheckForTimeOut+0xcc>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	429a      	cmp	r2, r3
 8004628:	d007      	beq.n	800463a <xTaskCheckForTimeOut+0x8e>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	69ba      	ldr	r2, [r7, #24]
 8004630:	429a      	cmp	r2, r3
 8004632:	d302      	bcc.n	800463a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004634:	2301      	movs	r3, #1
 8004636:	61fb      	str	r3, [r7, #28]
 8004638:	e015      	b.n	8004666 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	429a      	cmp	r2, r3
 8004642:	d20b      	bcs.n	800465c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	1ad2      	subs	r2, r2, r3
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f7ff ff95 	bl	8004580 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004656:	2300      	movs	r3, #0
 8004658:	61fb      	str	r3, [r7, #28]
 800465a:	e004      	b.n	8004666 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	2200      	movs	r2, #0
 8004660:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004662:	2301      	movs	r3, #1
 8004664:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004666:	f000 f995 	bl	8004994 <vPortExitCritical>

	return xReturn;
 800466a:	69fb      	ldr	r3, [r7, #28]
}
 800466c:	4618      	mov	r0, r3
 800466e:	3720      	adds	r7, #32
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	20007180 	.word	0x20007180
 8004678:	20007194 	.word	0x20007194

0800467c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004680:	4b03      	ldr	r3, [pc, #12]	@ (8004690 <vTaskMissedYield+0x14>)
 8004682:	2201      	movs	r2, #1
 8004684:	601a      	str	r2, [r3, #0]
}
 8004686:	bf00      	nop
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	20007190 	.word	0x20007190

08004694 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800469a:	4b0c      	ldr	r3, [pc, #48]	@ (80046cc <prvResetNextTaskUnblockTime+0x38>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d104      	bne.n	80046ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80046a4:	4b0a      	ldr	r3, [pc, #40]	@ (80046d0 <prvResetNextTaskUnblockTime+0x3c>)
 80046a6:	f04f 32ff 	mov.w	r2, #4294967295
 80046aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80046ac:	e008      	b.n	80046c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046ae:	4b07      	ldr	r3, [pc, #28]	@ (80046cc <prvResetNextTaskUnblockTime+0x38>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	4a04      	ldr	r2, [pc, #16]	@ (80046d0 <prvResetNextTaskUnblockTime+0x3c>)
 80046be:	6013      	str	r3, [r2, #0]
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr
 80046cc:	2000714c 	.word	0x2000714c
 80046d0:	20007198 	.word	0x20007198

080046d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80046da:	4b0b      	ldr	r3, [pc, #44]	@ (8004708 <xTaskGetSchedulerState+0x34>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d102      	bne.n	80046e8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80046e2:	2301      	movs	r3, #1
 80046e4:	607b      	str	r3, [r7, #4]
 80046e6:	e008      	b.n	80046fa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046e8:	4b08      	ldr	r3, [pc, #32]	@ (800470c <xTaskGetSchedulerState+0x38>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d102      	bne.n	80046f6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80046f0:	2302      	movs	r3, #2
 80046f2:	607b      	str	r3, [r7, #4]
 80046f4:	e001      	b.n	80046fa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80046f6:	2300      	movs	r3, #0
 80046f8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80046fa:	687b      	ldr	r3, [r7, #4]
	}
 80046fc:	4618      	mov	r0, r3
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	20007188 	.word	0x20007188
 800470c:	2000719c 	.word	0x2000719c

08004710 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004710:	b580      	push	{r7, lr}
 8004712:	b086      	sub	sp, #24
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800471c:	2300      	movs	r3, #0
 800471e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d074      	beq.n	8004810 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004726:	4b3d      	ldr	r3, [pc, #244]	@ (800481c <xTaskPriorityDisinherit+0x10c>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	693a      	ldr	r2, [r7, #16]
 800472c:	429a      	cmp	r2, r3
 800472e:	d00d      	beq.n	800474c <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8004730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004734:	b672      	cpsid	i
 8004736:	f383 8811 	msr	BASEPRI, r3
 800473a:	f3bf 8f6f 	isb	sy
 800473e:	f3bf 8f4f 	dsb	sy
 8004742:	b662      	cpsie	i
 8004744:	60fb      	str	r3, [r7, #12]
}
 8004746:	bf00      	nop
 8004748:	bf00      	nop
 800474a:	e7fd      	b.n	8004748 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004750:	2b00      	cmp	r3, #0
 8004752:	d10d      	bne.n	8004770 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8004754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004758:	b672      	cpsid	i
 800475a:	f383 8811 	msr	BASEPRI, r3
 800475e:	f3bf 8f6f 	isb	sy
 8004762:	f3bf 8f4f 	dsb	sy
 8004766:	b662      	cpsie	i
 8004768:	60bb      	str	r3, [r7, #8]
}
 800476a:	bf00      	nop
 800476c:	bf00      	nop
 800476e:	e7fd      	b.n	800476c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004774:	1e5a      	subs	r2, r3, #1
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004782:	429a      	cmp	r2, r3
 8004784:	d044      	beq.n	8004810 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800478a:	2b00      	cmp	r3, #0
 800478c:	d140      	bne.n	8004810 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	3304      	adds	r3, #4
 8004792:	4618      	mov	r0, r3
 8004794:	f7ff f9f5 	bl	8003b82 <uxListRemove>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d115      	bne.n	80047ca <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047a2:	491f      	ldr	r1, [pc, #124]	@ (8004820 <xTaskPriorityDisinherit+0x110>)
 80047a4:	4613      	mov	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	4413      	add	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	440b      	add	r3, r1
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d10a      	bne.n	80047ca <xTaskPriorityDisinherit+0xba>
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b8:	2201      	movs	r2, #1
 80047ba:	fa02 f303 	lsl.w	r3, r2, r3
 80047be:	43da      	mvns	r2, r3
 80047c0:	4b18      	ldr	r3, [pc, #96]	@ (8004824 <xTaskPriorityDisinherit+0x114>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4013      	ands	r3, r2
 80047c6:	4a17      	ldr	r2, [pc, #92]	@ (8004824 <xTaskPriorityDisinherit+0x114>)
 80047c8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d6:	f1c3 0207 	rsb	r2, r3, #7
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e2:	2201      	movs	r2, #1
 80047e4:	409a      	lsls	r2, r3
 80047e6:	4b0f      	ldr	r3, [pc, #60]	@ (8004824 <xTaskPriorityDisinherit+0x114>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	4a0d      	ldr	r2, [pc, #52]	@ (8004824 <xTaskPriorityDisinherit+0x114>)
 80047ee:	6013      	str	r3, [r2, #0]
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047f4:	4613      	mov	r3, r2
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	4413      	add	r3, r2
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	4a08      	ldr	r2, [pc, #32]	@ (8004820 <xTaskPriorityDisinherit+0x110>)
 80047fe:	441a      	add	r2, r3
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	3304      	adds	r3, #4
 8004804:	4619      	mov	r1, r3
 8004806:	4610      	mov	r0, r2
 8004808:	f7ff f95e 	bl	8003ac8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800480c:	2301      	movs	r3, #1
 800480e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004810:	697b      	ldr	r3, [r7, #20]
	}
 8004812:	4618      	mov	r0, r3
 8004814:	3718      	adds	r7, #24
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	200070bc 	.word	0x200070bc
 8004820:	200070c0 	.word	0x200070c0
 8004824:	20007184 	.word	0x20007184

08004828 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004832:	4b29      	ldr	r3, [pc, #164]	@ (80048d8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004838:	4b28      	ldr	r3, [pc, #160]	@ (80048dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	3304      	adds	r3, #4
 800483e:	4618      	mov	r0, r3
 8004840:	f7ff f99f 	bl	8003b82 <uxListRemove>
 8004844:	4603      	mov	r3, r0
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10b      	bne.n	8004862 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800484a:	4b24      	ldr	r3, [pc, #144]	@ (80048dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004850:	2201      	movs	r2, #1
 8004852:	fa02 f303 	lsl.w	r3, r2, r3
 8004856:	43da      	mvns	r2, r3
 8004858:	4b21      	ldr	r3, [pc, #132]	@ (80048e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4013      	ands	r3, r2
 800485e:	4a20      	ldr	r2, [pc, #128]	@ (80048e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004860:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004868:	d10a      	bne.n	8004880 <prvAddCurrentTaskToDelayedList+0x58>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d007      	beq.n	8004880 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004870:	4b1a      	ldr	r3, [pc, #104]	@ (80048dc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	3304      	adds	r3, #4
 8004876:	4619      	mov	r1, r3
 8004878:	481a      	ldr	r0, [pc, #104]	@ (80048e4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800487a:	f7ff f925 	bl	8003ac8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800487e:	e026      	b.n	80048ce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004880:	68fa      	ldr	r2, [r7, #12]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4413      	add	r3, r2
 8004886:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004888:	4b14      	ldr	r3, [pc, #80]	@ (80048dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	429a      	cmp	r2, r3
 8004896:	d209      	bcs.n	80048ac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004898:	4b13      	ldr	r3, [pc, #76]	@ (80048e8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	4b0f      	ldr	r3, [pc, #60]	@ (80048dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	3304      	adds	r3, #4
 80048a2:	4619      	mov	r1, r3
 80048a4:	4610      	mov	r0, r2
 80048a6:	f7ff f933 	bl	8003b10 <vListInsert>
}
 80048aa:	e010      	b.n	80048ce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048ac:	4b0f      	ldr	r3, [pc, #60]	@ (80048ec <prvAddCurrentTaskToDelayedList+0xc4>)
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	4b0a      	ldr	r3, [pc, #40]	@ (80048dc <prvAddCurrentTaskToDelayedList+0xb4>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	3304      	adds	r3, #4
 80048b6:	4619      	mov	r1, r3
 80048b8:	4610      	mov	r0, r2
 80048ba:	f7ff f929 	bl	8003b10 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80048be:	4b0c      	ldr	r3, [pc, #48]	@ (80048f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d202      	bcs.n	80048ce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80048c8:	4a09      	ldr	r2, [pc, #36]	@ (80048f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	6013      	str	r3, [r2, #0]
}
 80048ce:	bf00      	nop
 80048d0:	3710      	adds	r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	20007180 	.word	0x20007180
 80048dc:	200070bc 	.word	0x200070bc
 80048e0:	20007184 	.word	0x20007184
 80048e4:	20007168 	.word	0x20007168
 80048e8:	20007150 	.word	0x20007150
 80048ec:	2000714c 	.word	0x2000714c
 80048f0:	20007198 	.word	0x20007198
	...

08004900 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004900:	4b07      	ldr	r3, [pc, #28]	@ (8004920 <pxCurrentTCBConst2>)
 8004902:	6819      	ldr	r1, [r3, #0]
 8004904:	6808      	ldr	r0, [r1, #0]
 8004906:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800490a:	f380 8809 	msr	PSP, r0
 800490e:	f3bf 8f6f 	isb	sy
 8004912:	f04f 0000 	mov.w	r0, #0
 8004916:	f380 8811 	msr	BASEPRI, r0
 800491a:	4770      	bx	lr
 800491c:	f3af 8000 	nop.w

08004920 <pxCurrentTCBConst2>:
 8004920:	200070bc 	.word	0x200070bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004924:	bf00      	nop
 8004926:	bf00      	nop

08004928 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
	__asm volatile
 800492e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004932:	b672      	cpsid	i
 8004934:	f383 8811 	msr	BASEPRI, r3
 8004938:	f3bf 8f6f 	isb	sy
 800493c:	f3bf 8f4f 	dsb	sy
 8004940:	b662      	cpsie	i
 8004942:	607b      	str	r3, [r7, #4]
}
 8004944:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004946:	4b11      	ldr	r3, [pc, #68]	@ (800498c <vPortEnterCritical+0x64>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	3301      	adds	r3, #1
 800494c:	4a0f      	ldr	r2, [pc, #60]	@ (800498c <vPortEnterCritical+0x64>)
 800494e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004950:	4b0e      	ldr	r3, [pc, #56]	@ (800498c <vPortEnterCritical+0x64>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b01      	cmp	r3, #1
 8004956:	d112      	bne.n	800497e <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004958:	4b0d      	ldr	r3, [pc, #52]	@ (8004990 <vPortEnterCritical+0x68>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00d      	beq.n	800497e <vPortEnterCritical+0x56>
	__asm volatile
 8004962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004966:	b672      	cpsid	i
 8004968:	f383 8811 	msr	BASEPRI, r3
 800496c:	f3bf 8f6f 	isb	sy
 8004970:	f3bf 8f4f 	dsb	sy
 8004974:	b662      	cpsie	i
 8004976:	603b      	str	r3, [r7, #0]
}
 8004978:	bf00      	nop
 800497a:	bf00      	nop
 800497c:	e7fd      	b.n	800497a <vPortEnterCritical+0x52>
	}
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	2000000c 	.word	0x2000000c
 8004990:	e000ed04 	.word	0xe000ed04

08004994 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800499a:	4b13      	ldr	r3, [pc, #76]	@ (80049e8 <vPortExitCritical+0x54>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d10d      	bne.n	80049be <vPortExitCritical+0x2a>
	__asm volatile
 80049a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a6:	b672      	cpsid	i
 80049a8:	f383 8811 	msr	BASEPRI, r3
 80049ac:	f3bf 8f6f 	isb	sy
 80049b0:	f3bf 8f4f 	dsb	sy
 80049b4:	b662      	cpsie	i
 80049b6:	607b      	str	r3, [r7, #4]
}
 80049b8:	bf00      	nop
 80049ba:	bf00      	nop
 80049bc:	e7fd      	b.n	80049ba <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80049be:	4b0a      	ldr	r3, [pc, #40]	@ (80049e8 <vPortExitCritical+0x54>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	3b01      	subs	r3, #1
 80049c4:	4a08      	ldr	r2, [pc, #32]	@ (80049e8 <vPortExitCritical+0x54>)
 80049c6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80049c8:	4b07      	ldr	r3, [pc, #28]	@ (80049e8 <vPortExitCritical+0x54>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d105      	bne.n	80049dc <vPortExitCritical+0x48>
 80049d0:	2300      	movs	r3, #0
 80049d2:	603b      	str	r3, [r7, #0]
	__asm volatile
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	f383 8811 	msr	BASEPRI, r3
}
 80049da:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr
 80049e8:	2000000c 	.word	0x2000000c
 80049ec:	00000000 	.word	0x00000000

080049f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80049f0:	f3ef 8009 	mrs	r0, PSP
 80049f4:	f3bf 8f6f 	isb	sy
 80049f8:	4b15      	ldr	r3, [pc, #84]	@ (8004a50 <pxCurrentTCBConst>)
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	f01e 0f10 	tst.w	lr, #16
 8004a00:	bf08      	it	eq
 8004a02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004a06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a0a:	6010      	str	r0, [r2, #0]
 8004a0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004a10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004a14:	b672      	cpsid	i
 8004a16:	f380 8811 	msr	BASEPRI, r0
 8004a1a:	f3bf 8f4f 	dsb	sy
 8004a1e:	f3bf 8f6f 	isb	sy
 8004a22:	b662      	cpsie	i
 8004a24:	f7ff fcb8 	bl	8004398 <vTaskSwitchContext>
 8004a28:	f04f 0000 	mov.w	r0, #0
 8004a2c:	f380 8811 	msr	BASEPRI, r0
 8004a30:	bc09      	pop	{r0, r3}
 8004a32:	6819      	ldr	r1, [r3, #0]
 8004a34:	6808      	ldr	r0, [r1, #0]
 8004a36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a3a:	f01e 0f10 	tst.w	lr, #16
 8004a3e:	bf08      	it	eq
 8004a40:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a44:	f380 8809 	msr	PSP, r0
 8004a48:	f3bf 8f6f 	isb	sy
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop

08004a50 <pxCurrentTCBConst>:
 8004a50:	200070bc 	.word	0x200070bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a54:	bf00      	nop
 8004a56:	bf00      	nop

08004a58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a62:	b672      	cpsid	i
 8004a64:	f383 8811 	msr	BASEPRI, r3
 8004a68:	f3bf 8f6f 	isb	sy
 8004a6c:	f3bf 8f4f 	dsb	sy
 8004a70:	b662      	cpsie	i
 8004a72:	607b      	str	r3, [r7, #4]
}
 8004a74:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a76:	f7ff fbd3 	bl	8004220 <xTaskIncrementTick>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d003      	beq.n	8004a88 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a80:	4b06      	ldr	r3, [pc, #24]	@ (8004a9c <SysTick_Handler+0x44>)
 8004a82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a86:	601a      	str	r2, [r3, #0]
 8004a88:	2300      	movs	r3, #0
 8004a8a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	f383 8811 	msr	BASEPRI, r3
}
 8004a92:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a94:	bf00      	nop
 8004a96:	3708      	adds	r7, #8
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	e000ed04 	.word	0xe000ed04

08004aa0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b085      	sub	sp, #20
 8004aa4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004aa6:	f3ef 8305 	mrs	r3, IPSR
 8004aaa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2b0f      	cmp	r3, #15
 8004ab0:	d917      	bls.n	8004ae2 <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004ab2:	4a1a      	ldr	r2, [pc, #104]	@ (8004b1c <vPortValidateInterruptPriority+0x7c>)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	4413      	add	r3, r2
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004abc:	4b18      	ldr	r3, [pc, #96]	@ (8004b20 <vPortValidateInterruptPriority+0x80>)
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	7afa      	ldrb	r2, [r7, #11]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d20d      	bcs.n	8004ae2 <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8004ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aca:	b672      	cpsid	i
 8004acc:	f383 8811 	msr	BASEPRI, r3
 8004ad0:	f3bf 8f6f 	isb	sy
 8004ad4:	f3bf 8f4f 	dsb	sy
 8004ad8:	b662      	cpsie	i
 8004ada:	607b      	str	r3, [r7, #4]
}
 8004adc:	bf00      	nop
 8004ade:	bf00      	nop
 8004ae0:	e7fd      	b.n	8004ade <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004ae2:	4b10      	ldr	r3, [pc, #64]	@ (8004b24 <vPortValidateInterruptPriority+0x84>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004aea:	4b0f      	ldr	r3, [pc, #60]	@ (8004b28 <vPortValidateInterruptPriority+0x88>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d90d      	bls.n	8004b0e <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8004af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af6:	b672      	cpsid	i
 8004af8:	f383 8811 	msr	BASEPRI, r3
 8004afc:	f3bf 8f6f 	isb	sy
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	b662      	cpsie	i
 8004b06:	603b      	str	r3, [r7, #0]
}
 8004b08:	bf00      	nop
 8004b0a:	bf00      	nop
 8004b0c:	e7fd      	b.n	8004b0a <vPortValidateInterruptPriority+0x6a>
	}
 8004b0e:	bf00      	nop
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	e000e3f0 	.word	0xe000e3f0
 8004b20:	200071a0 	.word	0x200071a0
 8004b24:	e000ed0c 	.word	0xe000ed0c
 8004b28:	200071a4 	.word	0x200071a4

08004b2c <std>:
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	b510      	push	{r4, lr}
 8004b30:	4604      	mov	r4, r0
 8004b32:	e9c0 3300 	strd	r3, r3, [r0]
 8004b36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b3a:	6083      	str	r3, [r0, #8]
 8004b3c:	8181      	strh	r1, [r0, #12]
 8004b3e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b40:	81c2      	strh	r2, [r0, #14]
 8004b42:	6183      	str	r3, [r0, #24]
 8004b44:	4619      	mov	r1, r3
 8004b46:	2208      	movs	r2, #8
 8004b48:	305c      	adds	r0, #92	@ 0x5c
 8004b4a:	f000 f9f9 	bl	8004f40 <memset>
 8004b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b84 <std+0x58>)
 8004b50:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b52:	4b0d      	ldr	r3, [pc, #52]	@ (8004b88 <std+0x5c>)
 8004b54:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b56:	4b0d      	ldr	r3, [pc, #52]	@ (8004b8c <std+0x60>)
 8004b58:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b90 <std+0x64>)
 8004b5c:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b94 <std+0x68>)
 8004b60:	6224      	str	r4, [r4, #32]
 8004b62:	429c      	cmp	r4, r3
 8004b64:	d006      	beq.n	8004b74 <std+0x48>
 8004b66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004b6a:	4294      	cmp	r4, r2
 8004b6c:	d002      	beq.n	8004b74 <std+0x48>
 8004b6e:	33d0      	adds	r3, #208	@ 0xd0
 8004b70:	429c      	cmp	r4, r3
 8004b72:	d105      	bne.n	8004b80 <std+0x54>
 8004b74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b7c:	f000 ba52 	b.w	8005024 <__retarget_lock_init_recursive>
 8004b80:	bd10      	pop	{r4, pc}
 8004b82:	bf00      	nop
 8004b84:	08004d91 	.word	0x08004d91
 8004b88:	08004db3 	.word	0x08004db3
 8004b8c:	08004deb 	.word	0x08004deb
 8004b90:	08004e0f 	.word	0x08004e0f
 8004b94:	200071a8 	.word	0x200071a8

08004b98 <stdio_exit_handler>:
 8004b98:	4a02      	ldr	r2, [pc, #8]	@ (8004ba4 <stdio_exit_handler+0xc>)
 8004b9a:	4903      	ldr	r1, [pc, #12]	@ (8004ba8 <stdio_exit_handler+0x10>)
 8004b9c:	4803      	ldr	r0, [pc, #12]	@ (8004bac <stdio_exit_handler+0x14>)
 8004b9e:	f000 b869 	b.w	8004c74 <_fwalk_sglue>
 8004ba2:	bf00      	nop
 8004ba4:	20000010 	.word	0x20000010
 8004ba8:	080058e1 	.word	0x080058e1
 8004bac:	20000020 	.word	0x20000020

08004bb0 <cleanup_stdio>:
 8004bb0:	6841      	ldr	r1, [r0, #4]
 8004bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8004be4 <cleanup_stdio+0x34>)
 8004bb4:	4299      	cmp	r1, r3
 8004bb6:	b510      	push	{r4, lr}
 8004bb8:	4604      	mov	r4, r0
 8004bba:	d001      	beq.n	8004bc0 <cleanup_stdio+0x10>
 8004bbc:	f000 fe90 	bl	80058e0 <_fflush_r>
 8004bc0:	68a1      	ldr	r1, [r4, #8]
 8004bc2:	4b09      	ldr	r3, [pc, #36]	@ (8004be8 <cleanup_stdio+0x38>)
 8004bc4:	4299      	cmp	r1, r3
 8004bc6:	d002      	beq.n	8004bce <cleanup_stdio+0x1e>
 8004bc8:	4620      	mov	r0, r4
 8004bca:	f000 fe89 	bl	80058e0 <_fflush_r>
 8004bce:	68e1      	ldr	r1, [r4, #12]
 8004bd0:	4b06      	ldr	r3, [pc, #24]	@ (8004bec <cleanup_stdio+0x3c>)
 8004bd2:	4299      	cmp	r1, r3
 8004bd4:	d004      	beq.n	8004be0 <cleanup_stdio+0x30>
 8004bd6:	4620      	mov	r0, r4
 8004bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bdc:	f000 be80 	b.w	80058e0 <_fflush_r>
 8004be0:	bd10      	pop	{r4, pc}
 8004be2:	bf00      	nop
 8004be4:	200071a8 	.word	0x200071a8
 8004be8:	20007210 	.word	0x20007210
 8004bec:	20007278 	.word	0x20007278

08004bf0 <global_stdio_init.part.0>:
 8004bf0:	b510      	push	{r4, lr}
 8004bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8004c20 <global_stdio_init.part.0+0x30>)
 8004bf4:	4c0b      	ldr	r4, [pc, #44]	@ (8004c24 <global_stdio_init.part.0+0x34>)
 8004bf6:	4a0c      	ldr	r2, [pc, #48]	@ (8004c28 <global_stdio_init.part.0+0x38>)
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	4620      	mov	r0, r4
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	2104      	movs	r1, #4
 8004c00:	f7ff ff94 	bl	8004b2c <std>
 8004c04:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004c08:	2201      	movs	r2, #1
 8004c0a:	2109      	movs	r1, #9
 8004c0c:	f7ff ff8e 	bl	8004b2c <std>
 8004c10:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004c14:	2202      	movs	r2, #2
 8004c16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c1a:	2112      	movs	r1, #18
 8004c1c:	f7ff bf86 	b.w	8004b2c <std>
 8004c20:	200072e0 	.word	0x200072e0
 8004c24:	200071a8 	.word	0x200071a8
 8004c28:	08004b99 	.word	0x08004b99

08004c2c <__sfp_lock_acquire>:
 8004c2c:	4801      	ldr	r0, [pc, #4]	@ (8004c34 <__sfp_lock_acquire+0x8>)
 8004c2e:	f000 b9fa 	b.w	8005026 <__retarget_lock_acquire_recursive>
 8004c32:	bf00      	nop
 8004c34:	200072e9 	.word	0x200072e9

08004c38 <__sfp_lock_release>:
 8004c38:	4801      	ldr	r0, [pc, #4]	@ (8004c40 <__sfp_lock_release+0x8>)
 8004c3a:	f000 b9f5 	b.w	8005028 <__retarget_lock_release_recursive>
 8004c3e:	bf00      	nop
 8004c40:	200072e9 	.word	0x200072e9

08004c44 <__sinit>:
 8004c44:	b510      	push	{r4, lr}
 8004c46:	4604      	mov	r4, r0
 8004c48:	f7ff fff0 	bl	8004c2c <__sfp_lock_acquire>
 8004c4c:	6a23      	ldr	r3, [r4, #32]
 8004c4e:	b11b      	cbz	r3, 8004c58 <__sinit+0x14>
 8004c50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c54:	f7ff bff0 	b.w	8004c38 <__sfp_lock_release>
 8004c58:	4b04      	ldr	r3, [pc, #16]	@ (8004c6c <__sinit+0x28>)
 8004c5a:	6223      	str	r3, [r4, #32]
 8004c5c:	4b04      	ldr	r3, [pc, #16]	@ (8004c70 <__sinit+0x2c>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d1f5      	bne.n	8004c50 <__sinit+0xc>
 8004c64:	f7ff ffc4 	bl	8004bf0 <global_stdio_init.part.0>
 8004c68:	e7f2      	b.n	8004c50 <__sinit+0xc>
 8004c6a:	bf00      	nop
 8004c6c:	08004bb1 	.word	0x08004bb1
 8004c70:	200072e0 	.word	0x200072e0

08004c74 <_fwalk_sglue>:
 8004c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c78:	4607      	mov	r7, r0
 8004c7a:	4688      	mov	r8, r1
 8004c7c:	4614      	mov	r4, r2
 8004c7e:	2600      	movs	r6, #0
 8004c80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c84:	f1b9 0901 	subs.w	r9, r9, #1
 8004c88:	d505      	bpl.n	8004c96 <_fwalk_sglue+0x22>
 8004c8a:	6824      	ldr	r4, [r4, #0]
 8004c8c:	2c00      	cmp	r4, #0
 8004c8e:	d1f7      	bne.n	8004c80 <_fwalk_sglue+0xc>
 8004c90:	4630      	mov	r0, r6
 8004c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c96:	89ab      	ldrh	r3, [r5, #12]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d907      	bls.n	8004cac <_fwalk_sglue+0x38>
 8004c9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	d003      	beq.n	8004cac <_fwalk_sglue+0x38>
 8004ca4:	4629      	mov	r1, r5
 8004ca6:	4638      	mov	r0, r7
 8004ca8:	47c0      	blx	r8
 8004caa:	4306      	orrs	r6, r0
 8004cac:	3568      	adds	r5, #104	@ 0x68
 8004cae:	e7e9      	b.n	8004c84 <_fwalk_sglue+0x10>

08004cb0 <iprintf>:
 8004cb0:	b40f      	push	{r0, r1, r2, r3}
 8004cb2:	b507      	push	{r0, r1, r2, lr}
 8004cb4:	4906      	ldr	r1, [pc, #24]	@ (8004cd0 <iprintf+0x20>)
 8004cb6:	ab04      	add	r3, sp, #16
 8004cb8:	6808      	ldr	r0, [r1, #0]
 8004cba:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cbe:	6881      	ldr	r1, [r0, #8]
 8004cc0:	9301      	str	r3, [sp, #4]
 8004cc2:	f000 fae3 	bl	800528c <_vfiprintf_r>
 8004cc6:	b003      	add	sp, #12
 8004cc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ccc:	b004      	add	sp, #16
 8004cce:	4770      	bx	lr
 8004cd0:	2000001c 	.word	0x2000001c

08004cd4 <_puts_r>:
 8004cd4:	6a03      	ldr	r3, [r0, #32]
 8004cd6:	b570      	push	{r4, r5, r6, lr}
 8004cd8:	6884      	ldr	r4, [r0, #8]
 8004cda:	4605      	mov	r5, r0
 8004cdc:	460e      	mov	r6, r1
 8004cde:	b90b      	cbnz	r3, 8004ce4 <_puts_r+0x10>
 8004ce0:	f7ff ffb0 	bl	8004c44 <__sinit>
 8004ce4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ce6:	07db      	lsls	r3, r3, #31
 8004ce8:	d405      	bmi.n	8004cf6 <_puts_r+0x22>
 8004cea:	89a3      	ldrh	r3, [r4, #12]
 8004cec:	0598      	lsls	r0, r3, #22
 8004cee:	d402      	bmi.n	8004cf6 <_puts_r+0x22>
 8004cf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004cf2:	f000 f998 	bl	8005026 <__retarget_lock_acquire_recursive>
 8004cf6:	89a3      	ldrh	r3, [r4, #12]
 8004cf8:	0719      	lsls	r1, r3, #28
 8004cfa:	d502      	bpl.n	8004d02 <_puts_r+0x2e>
 8004cfc:	6923      	ldr	r3, [r4, #16]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d135      	bne.n	8004d6e <_puts_r+0x9a>
 8004d02:	4621      	mov	r1, r4
 8004d04:	4628      	mov	r0, r5
 8004d06:	f000 f8c5 	bl	8004e94 <__swsetup_r>
 8004d0a:	b380      	cbz	r0, 8004d6e <_puts_r+0x9a>
 8004d0c:	f04f 35ff 	mov.w	r5, #4294967295
 8004d10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004d12:	07da      	lsls	r2, r3, #31
 8004d14:	d405      	bmi.n	8004d22 <_puts_r+0x4e>
 8004d16:	89a3      	ldrh	r3, [r4, #12]
 8004d18:	059b      	lsls	r3, r3, #22
 8004d1a:	d402      	bmi.n	8004d22 <_puts_r+0x4e>
 8004d1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d1e:	f000 f983 	bl	8005028 <__retarget_lock_release_recursive>
 8004d22:	4628      	mov	r0, r5
 8004d24:	bd70      	pop	{r4, r5, r6, pc}
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	da04      	bge.n	8004d34 <_puts_r+0x60>
 8004d2a:	69a2      	ldr	r2, [r4, #24]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	dc17      	bgt.n	8004d60 <_puts_r+0x8c>
 8004d30:	290a      	cmp	r1, #10
 8004d32:	d015      	beq.n	8004d60 <_puts_r+0x8c>
 8004d34:	6823      	ldr	r3, [r4, #0]
 8004d36:	1c5a      	adds	r2, r3, #1
 8004d38:	6022      	str	r2, [r4, #0]
 8004d3a:	7019      	strb	r1, [r3, #0]
 8004d3c:	68a3      	ldr	r3, [r4, #8]
 8004d3e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004d42:	3b01      	subs	r3, #1
 8004d44:	60a3      	str	r3, [r4, #8]
 8004d46:	2900      	cmp	r1, #0
 8004d48:	d1ed      	bne.n	8004d26 <_puts_r+0x52>
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	da11      	bge.n	8004d72 <_puts_r+0x9e>
 8004d4e:	4622      	mov	r2, r4
 8004d50:	210a      	movs	r1, #10
 8004d52:	4628      	mov	r0, r5
 8004d54:	f000 f85f 	bl	8004e16 <__swbuf_r>
 8004d58:	3001      	adds	r0, #1
 8004d5a:	d0d7      	beq.n	8004d0c <_puts_r+0x38>
 8004d5c:	250a      	movs	r5, #10
 8004d5e:	e7d7      	b.n	8004d10 <_puts_r+0x3c>
 8004d60:	4622      	mov	r2, r4
 8004d62:	4628      	mov	r0, r5
 8004d64:	f000 f857 	bl	8004e16 <__swbuf_r>
 8004d68:	3001      	adds	r0, #1
 8004d6a:	d1e7      	bne.n	8004d3c <_puts_r+0x68>
 8004d6c:	e7ce      	b.n	8004d0c <_puts_r+0x38>
 8004d6e:	3e01      	subs	r6, #1
 8004d70:	e7e4      	b.n	8004d3c <_puts_r+0x68>
 8004d72:	6823      	ldr	r3, [r4, #0]
 8004d74:	1c5a      	adds	r2, r3, #1
 8004d76:	6022      	str	r2, [r4, #0]
 8004d78:	220a      	movs	r2, #10
 8004d7a:	701a      	strb	r2, [r3, #0]
 8004d7c:	e7ee      	b.n	8004d5c <_puts_r+0x88>
	...

08004d80 <puts>:
 8004d80:	4b02      	ldr	r3, [pc, #8]	@ (8004d8c <puts+0xc>)
 8004d82:	4601      	mov	r1, r0
 8004d84:	6818      	ldr	r0, [r3, #0]
 8004d86:	f7ff bfa5 	b.w	8004cd4 <_puts_r>
 8004d8a:	bf00      	nop
 8004d8c:	2000001c 	.word	0x2000001c

08004d90 <__sread>:
 8004d90:	b510      	push	{r4, lr}
 8004d92:	460c      	mov	r4, r1
 8004d94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d98:	f000 f8fc 	bl	8004f94 <_read_r>
 8004d9c:	2800      	cmp	r0, #0
 8004d9e:	bfab      	itete	ge
 8004da0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004da2:	89a3      	ldrhlt	r3, [r4, #12]
 8004da4:	181b      	addge	r3, r3, r0
 8004da6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004daa:	bfac      	ite	ge
 8004dac:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004dae:	81a3      	strhlt	r3, [r4, #12]
 8004db0:	bd10      	pop	{r4, pc}

08004db2 <__swrite>:
 8004db2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004db6:	461f      	mov	r7, r3
 8004db8:	898b      	ldrh	r3, [r1, #12]
 8004dba:	05db      	lsls	r3, r3, #23
 8004dbc:	4605      	mov	r5, r0
 8004dbe:	460c      	mov	r4, r1
 8004dc0:	4616      	mov	r6, r2
 8004dc2:	d505      	bpl.n	8004dd0 <__swrite+0x1e>
 8004dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dc8:	2302      	movs	r3, #2
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f000 f8d0 	bl	8004f70 <_lseek_r>
 8004dd0:	89a3      	ldrh	r3, [r4, #12]
 8004dd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004dd6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004dda:	81a3      	strh	r3, [r4, #12]
 8004ddc:	4632      	mov	r2, r6
 8004dde:	463b      	mov	r3, r7
 8004de0:	4628      	mov	r0, r5
 8004de2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004de6:	f000 b8e7 	b.w	8004fb8 <_write_r>

08004dea <__sseek>:
 8004dea:	b510      	push	{r4, lr}
 8004dec:	460c      	mov	r4, r1
 8004dee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004df2:	f000 f8bd 	bl	8004f70 <_lseek_r>
 8004df6:	1c43      	adds	r3, r0, #1
 8004df8:	89a3      	ldrh	r3, [r4, #12]
 8004dfa:	bf15      	itete	ne
 8004dfc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004dfe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004e02:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004e06:	81a3      	strheq	r3, [r4, #12]
 8004e08:	bf18      	it	ne
 8004e0a:	81a3      	strhne	r3, [r4, #12]
 8004e0c:	bd10      	pop	{r4, pc}

08004e0e <__sclose>:
 8004e0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e12:	f000 b89d 	b.w	8004f50 <_close_r>

08004e16 <__swbuf_r>:
 8004e16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e18:	460e      	mov	r6, r1
 8004e1a:	4614      	mov	r4, r2
 8004e1c:	4605      	mov	r5, r0
 8004e1e:	b118      	cbz	r0, 8004e28 <__swbuf_r+0x12>
 8004e20:	6a03      	ldr	r3, [r0, #32]
 8004e22:	b90b      	cbnz	r3, 8004e28 <__swbuf_r+0x12>
 8004e24:	f7ff ff0e 	bl	8004c44 <__sinit>
 8004e28:	69a3      	ldr	r3, [r4, #24]
 8004e2a:	60a3      	str	r3, [r4, #8]
 8004e2c:	89a3      	ldrh	r3, [r4, #12]
 8004e2e:	071a      	lsls	r2, r3, #28
 8004e30:	d501      	bpl.n	8004e36 <__swbuf_r+0x20>
 8004e32:	6923      	ldr	r3, [r4, #16]
 8004e34:	b943      	cbnz	r3, 8004e48 <__swbuf_r+0x32>
 8004e36:	4621      	mov	r1, r4
 8004e38:	4628      	mov	r0, r5
 8004e3a:	f000 f82b 	bl	8004e94 <__swsetup_r>
 8004e3e:	b118      	cbz	r0, 8004e48 <__swbuf_r+0x32>
 8004e40:	f04f 37ff 	mov.w	r7, #4294967295
 8004e44:	4638      	mov	r0, r7
 8004e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e48:	6823      	ldr	r3, [r4, #0]
 8004e4a:	6922      	ldr	r2, [r4, #16]
 8004e4c:	1a98      	subs	r0, r3, r2
 8004e4e:	6963      	ldr	r3, [r4, #20]
 8004e50:	b2f6      	uxtb	r6, r6
 8004e52:	4283      	cmp	r3, r0
 8004e54:	4637      	mov	r7, r6
 8004e56:	dc05      	bgt.n	8004e64 <__swbuf_r+0x4e>
 8004e58:	4621      	mov	r1, r4
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	f000 fd40 	bl	80058e0 <_fflush_r>
 8004e60:	2800      	cmp	r0, #0
 8004e62:	d1ed      	bne.n	8004e40 <__swbuf_r+0x2a>
 8004e64:	68a3      	ldr	r3, [r4, #8]
 8004e66:	3b01      	subs	r3, #1
 8004e68:	60a3      	str	r3, [r4, #8]
 8004e6a:	6823      	ldr	r3, [r4, #0]
 8004e6c:	1c5a      	adds	r2, r3, #1
 8004e6e:	6022      	str	r2, [r4, #0]
 8004e70:	701e      	strb	r6, [r3, #0]
 8004e72:	6962      	ldr	r2, [r4, #20]
 8004e74:	1c43      	adds	r3, r0, #1
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d004      	beq.n	8004e84 <__swbuf_r+0x6e>
 8004e7a:	89a3      	ldrh	r3, [r4, #12]
 8004e7c:	07db      	lsls	r3, r3, #31
 8004e7e:	d5e1      	bpl.n	8004e44 <__swbuf_r+0x2e>
 8004e80:	2e0a      	cmp	r6, #10
 8004e82:	d1df      	bne.n	8004e44 <__swbuf_r+0x2e>
 8004e84:	4621      	mov	r1, r4
 8004e86:	4628      	mov	r0, r5
 8004e88:	f000 fd2a 	bl	80058e0 <_fflush_r>
 8004e8c:	2800      	cmp	r0, #0
 8004e8e:	d0d9      	beq.n	8004e44 <__swbuf_r+0x2e>
 8004e90:	e7d6      	b.n	8004e40 <__swbuf_r+0x2a>
	...

08004e94 <__swsetup_r>:
 8004e94:	b538      	push	{r3, r4, r5, lr}
 8004e96:	4b29      	ldr	r3, [pc, #164]	@ (8004f3c <__swsetup_r+0xa8>)
 8004e98:	4605      	mov	r5, r0
 8004e9a:	6818      	ldr	r0, [r3, #0]
 8004e9c:	460c      	mov	r4, r1
 8004e9e:	b118      	cbz	r0, 8004ea8 <__swsetup_r+0x14>
 8004ea0:	6a03      	ldr	r3, [r0, #32]
 8004ea2:	b90b      	cbnz	r3, 8004ea8 <__swsetup_r+0x14>
 8004ea4:	f7ff fece 	bl	8004c44 <__sinit>
 8004ea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004eac:	0719      	lsls	r1, r3, #28
 8004eae:	d422      	bmi.n	8004ef6 <__swsetup_r+0x62>
 8004eb0:	06da      	lsls	r2, r3, #27
 8004eb2:	d407      	bmi.n	8004ec4 <__swsetup_r+0x30>
 8004eb4:	2209      	movs	r2, #9
 8004eb6:	602a      	str	r2, [r5, #0]
 8004eb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ebc:	81a3      	strh	r3, [r4, #12]
 8004ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8004ec2:	e033      	b.n	8004f2c <__swsetup_r+0x98>
 8004ec4:	0758      	lsls	r0, r3, #29
 8004ec6:	d512      	bpl.n	8004eee <__swsetup_r+0x5a>
 8004ec8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004eca:	b141      	cbz	r1, 8004ede <__swsetup_r+0x4a>
 8004ecc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ed0:	4299      	cmp	r1, r3
 8004ed2:	d002      	beq.n	8004eda <__swsetup_r+0x46>
 8004ed4:	4628      	mov	r0, r5
 8004ed6:	f000 f8b7 	bl	8005048 <_free_r>
 8004eda:	2300      	movs	r3, #0
 8004edc:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ede:	89a3      	ldrh	r3, [r4, #12]
 8004ee0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004ee4:	81a3      	strh	r3, [r4, #12]
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	6063      	str	r3, [r4, #4]
 8004eea:	6923      	ldr	r3, [r4, #16]
 8004eec:	6023      	str	r3, [r4, #0]
 8004eee:	89a3      	ldrh	r3, [r4, #12]
 8004ef0:	f043 0308 	orr.w	r3, r3, #8
 8004ef4:	81a3      	strh	r3, [r4, #12]
 8004ef6:	6923      	ldr	r3, [r4, #16]
 8004ef8:	b94b      	cbnz	r3, 8004f0e <__swsetup_r+0x7a>
 8004efa:	89a3      	ldrh	r3, [r4, #12]
 8004efc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004f00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f04:	d003      	beq.n	8004f0e <__swsetup_r+0x7a>
 8004f06:	4621      	mov	r1, r4
 8004f08:	4628      	mov	r0, r5
 8004f0a:	f000 fd37 	bl	800597c <__smakebuf_r>
 8004f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f12:	f013 0201 	ands.w	r2, r3, #1
 8004f16:	d00a      	beq.n	8004f2e <__swsetup_r+0x9a>
 8004f18:	2200      	movs	r2, #0
 8004f1a:	60a2      	str	r2, [r4, #8]
 8004f1c:	6962      	ldr	r2, [r4, #20]
 8004f1e:	4252      	negs	r2, r2
 8004f20:	61a2      	str	r2, [r4, #24]
 8004f22:	6922      	ldr	r2, [r4, #16]
 8004f24:	b942      	cbnz	r2, 8004f38 <__swsetup_r+0xa4>
 8004f26:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004f2a:	d1c5      	bne.n	8004eb8 <__swsetup_r+0x24>
 8004f2c:	bd38      	pop	{r3, r4, r5, pc}
 8004f2e:	0799      	lsls	r1, r3, #30
 8004f30:	bf58      	it	pl
 8004f32:	6962      	ldrpl	r2, [r4, #20]
 8004f34:	60a2      	str	r2, [r4, #8]
 8004f36:	e7f4      	b.n	8004f22 <__swsetup_r+0x8e>
 8004f38:	2000      	movs	r0, #0
 8004f3a:	e7f7      	b.n	8004f2c <__swsetup_r+0x98>
 8004f3c:	2000001c 	.word	0x2000001c

08004f40 <memset>:
 8004f40:	4402      	add	r2, r0
 8004f42:	4603      	mov	r3, r0
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d100      	bne.n	8004f4a <memset+0xa>
 8004f48:	4770      	bx	lr
 8004f4a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f4e:	e7f9      	b.n	8004f44 <memset+0x4>

08004f50 <_close_r>:
 8004f50:	b538      	push	{r3, r4, r5, lr}
 8004f52:	4d06      	ldr	r5, [pc, #24]	@ (8004f6c <_close_r+0x1c>)
 8004f54:	2300      	movs	r3, #0
 8004f56:	4604      	mov	r4, r0
 8004f58:	4608      	mov	r0, r1
 8004f5a:	602b      	str	r3, [r5, #0]
 8004f5c:	f7fb ff33 	bl	8000dc6 <_close>
 8004f60:	1c43      	adds	r3, r0, #1
 8004f62:	d102      	bne.n	8004f6a <_close_r+0x1a>
 8004f64:	682b      	ldr	r3, [r5, #0]
 8004f66:	b103      	cbz	r3, 8004f6a <_close_r+0x1a>
 8004f68:	6023      	str	r3, [r4, #0]
 8004f6a:	bd38      	pop	{r3, r4, r5, pc}
 8004f6c:	200072e4 	.word	0x200072e4

08004f70 <_lseek_r>:
 8004f70:	b538      	push	{r3, r4, r5, lr}
 8004f72:	4d07      	ldr	r5, [pc, #28]	@ (8004f90 <_lseek_r+0x20>)
 8004f74:	4604      	mov	r4, r0
 8004f76:	4608      	mov	r0, r1
 8004f78:	4611      	mov	r1, r2
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	602a      	str	r2, [r5, #0]
 8004f7e:	461a      	mov	r2, r3
 8004f80:	f7fb ff48 	bl	8000e14 <_lseek>
 8004f84:	1c43      	adds	r3, r0, #1
 8004f86:	d102      	bne.n	8004f8e <_lseek_r+0x1e>
 8004f88:	682b      	ldr	r3, [r5, #0]
 8004f8a:	b103      	cbz	r3, 8004f8e <_lseek_r+0x1e>
 8004f8c:	6023      	str	r3, [r4, #0]
 8004f8e:	bd38      	pop	{r3, r4, r5, pc}
 8004f90:	200072e4 	.word	0x200072e4

08004f94 <_read_r>:
 8004f94:	b538      	push	{r3, r4, r5, lr}
 8004f96:	4d07      	ldr	r5, [pc, #28]	@ (8004fb4 <_read_r+0x20>)
 8004f98:	4604      	mov	r4, r0
 8004f9a:	4608      	mov	r0, r1
 8004f9c:	4611      	mov	r1, r2
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	602a      	str	r2, [r5, #0]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f7fb fef2 	bl	8000d8c <_read>
 8004fa8:	1c43      	adds	r3, r0, #1
 8004faa:	d102      	bne.n	8004fb2 <_read_r+0x1e>
 8004fac:	682b      	ldr	r3, [r5, #0]
 8004fae:	b103      	cbz	r3, 8004fb2 <_read_r+0x1e>
 8004fb0:	6023      	str	r3, [r4, #0]
 8004fb2:	bd38      	pop	{r3, r4, r5, pc}
 8004fb4:	200072e4 	.word	0x200072e4

08004fb8 <_write_r>:
 8004fb8:	b538      	push	{r3, r4, r5, lr}
 8004fba:	4d07      	ldr	r5, [pc, #28]	@ (8004fd8 <_write_r+0x20>)
 8004fbc:	4604      	mov	r4, r0
 8004fbe:	4608      	mov	r0, r1
 8004fc0:	4611      	mov	r1, r2
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	602a      	str	r2, [r5, #0]
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	f7fb fbbc 	bl	8000744 <_write>
 8004fcc:	1c43      	adds	r3, r0, #1
 8004fce:	d102      	bne.n	8004fd6 <_write_r+0x1e>
 8004fd0:	682b      	ldr	r3, [r5, #0]
 8004fd2:	b103      	cbz	r3, 8004fd6 <_write_r+0x1e>
 8004fd4:	6023      	str	r3, [r4, #0]
 8004fd6:	bd38      	pop	{r3, r4, r5, pc}
 8004fd8:	200072e4 	.word	0x200072e4

08004fdc <__libc_init_array>:
 8004fdc:	b570      	push	{r4, r5, r6, lr}
 8004fde:	4d0d      	ldr	r5, [pc, #52]	@ (8005014 <__libc_init_array+0x38>)
 8004fe0:	4c0d      	ldr	r4, [pc, #52]	@ (8005018 <__libc_init_array+0x3c>)
 8004fe2:	1b64      	subs	r4, r4, r5
 8004fe4:	10a4      	asrs	r4, r4, #2
 8004fe6:	2600      	movs	r6, #0
 8004fe8:	42a6      	cmp	r6, r4
 8004fea:	d109      	bne.n	8005000 <__libc_init_array+0x24>
 8004fec:	4d0b      	ldr	r5, [pc, #44]	@ (800501c <__libc_init_array+0x40>)
 8004fee:	4c0c      	ldr	r4, [pc, #48]	@ (8005020 <__libc_init_array+0x44>)
 8004ff0:	f001 fa6c 	bl	80064cc <_init>
 8004ff4:	1b64      	subs	r4, r4, r5
 8004ff6:	10a4      	asrs	r4, r4, #2
 8004ff8:	2600      	movs	r6, #0
 8004ffa:	42a6      	cmp	r6, r4
 8004ffc:	d105      	bne.n	800500a <__libc_init_array+0x2e>
 8004ffe:	bd70      	pop	{r4, r5, r6, pc}
 8005000:	f855 3b04 	ldr.w	r3, [r5], #4
 8005004:	4798      	blx	r3
 8005006:	3601      	adds	r6, #1
 8005008:	e7ee      	b.n	8004fe8 <__libc_init_array+0xc>
 800500a:	f855 3b04 	ldr.w	r3, [r5], #4
 800500e:	4798      	blx	r3
 8005010:	3601      	adds	r6, #1
 8005012:	e7f2      	b.n	8004ffa <__libc_init_array+0x1e>
 8005014:	08006928 	.word	0x08006928
 8005018:	08006928 	.word	0x08006928
 800501c:	08006928 	.word	0x08006928
 8005020:	0800692c 	.word	0x0800692c

08005024 <__retarget_lock_init_recursive>:
 8005024:	4770      	bx	lr

08005026 <__retarget_lock_acquire_recursive>:
 8005026:	4770      	bx	lr

08005028 <__retarget_lock_release_recursive>:
 8005028:	4770      	bx	lr

0800502a <memcpy>:
 800502a:	440a      	add	r2, r1
 800502c:	4291      	cmp	r1, r2
 800502e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005032:	d100      	bne.n	8005036 <memcpy+0xc>
 8005034:	4770      	bx	lr
 8005036:	b510      	push	{r4, lr}
 8005038:	f811 4b01 	ldrb.w	r4, [r1], #1
 800503c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005040:	4291      	cmp	r1, r2
 8005042:	d1f9      	bne.n	8005038 <memcpy+0xe>
 8005044:	bd10      	pop	{r4, pc}
	...

08005048 <_free_r>:
 8005048:	b538      	push	{r3, r4, r5, lr}
 800504a:	4605      	mov	r5, r0
 800504c:	2900      	cmp	r1, #0
 800504e:	d041      	beq.n	80050d4 <_free_r+0x8c>
 8005050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005054:	1f0c      	subs	r4, r1, #4
 8005056:	2b00      	cmp	r3, #0
 8005058:	bfb8      	it	lt
 800505a:	18e4      	addlt	r4, r4, r3
 800505c:	f000 f8e0 	bl	8005220 <__malloc_lock>
 8005060:	4a1d      	ldr	r2, [pc, #116]	@ (80050d8 <_free_r+0x90>)
 8005062:	6813      	ldr	r3, [r2, #0]
 8005064:	b933      	cbnz	r3, 8005074 <_free_r+0x2c>
 8005066:	6063      	str	r3, [r4, #4]
 8005068:	6014      	str	r4, [r2, #0]
 800506a:	4628      	mov	r0, r5
 800506c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005070:	f000 b8dc 	b.w	800522c <__malloc_unlock>
 8005074:	42a3      	cmp	r3, r4
 8005076:	d908      	bls.n	800508a <_free_r+0x42>
 8005078:	6820      	ldr	r0, [r4, #0]
 800507a:	1821      	adds	r1, r4, r0
 800507c:	428b      	cmp	r3, r1
 800507e:	bf01      	itttt	eq
 8005080:	6819      	ldreq	r1, [r3, #0]
 8005082:	685b      	ldreq	r3, [r3, #4]
 8005084:	1809      	addeq	r1, r1, r0
 8005086:	6021      	streq	r1, [r4, #0]
 8005088:	e7ed      	b.n	8005066 <_free_r+0x1e>
 800508a:	461a      	mov	r2, r3
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	b10b      	cbz	r3, 8005094 <_free_r+0x4c>
 8005090:	42a3      	cmp	r3, r4
 8005092:	d9fa      	bls.n	800508a <_free_r+0x42>
 8005094:	6811      	ldr	r1, [r2, #0]
 8005096:	1850      	adds	r0, r2, r1
 8005098:	42a0      	cmp	r0, r4
 800509a:	d10b      	bne.n	80050b4 <_free_r+0x6c>
 800509c:	6820      	ldr	r0, [r4, #0]
 800509e:	4401      	add	r1, r0
 80050a0:	1850      	adds	r0, r2, r1
 80050a2:	4283      	cmp	r3, r0
 80050a4:	6011      	str	r1, [r2, #0]
 80050a6:	d1e0      	bne.n	800506a <_free_r+0x22>
 80050a8:	6818      	ldr	r0, [r3, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	6053      	str	r3, [r2, #4]
 80050ae:	4408      	add	r0, r1
 80050b0:	6010      	str	r0, [r2, #0]
 80050b2:	e7da      	b.n	800506a <_free_r+0x22>
 80050b4:	d902      	bls.n	80050bc <_free_r+0x74>
 80050b6:	230c      	movs	r3, #12
 80050b8:	602b      	str	r3, [r5, #0]
 80050ba:	e7d6      	b.n	800506a <_free_r+0x22>
 80050bc:	6820      	ldr	r0, [r4, #0]
 80050be:	1821      	adds	r1, r4, r0
 80050c0:	428b      	cmp	r3, r1
 80050c2:	bf04      	itt	eq
 80050c4:	6819      	ldreq	r1, [r3, #0]
 80050c6:	685b      	ldreq	r3, [r3, #4]
 80050c8:	6063      	str	r3, [r4, #4]
 80050ca:	bf04      	itt	eq
 80050cc:	1809      	addeq	r1, r1, r0
 80050ce:	6021      	streq	r1, [r4, #0]
 80050d0:	6054      	str	r4, [r2, #4]
 80050d2:	e7ca      	b.n	800506a <_free_r+0x22>
 80050d4:	bd38      	pop	{r3, r4, r5, pc}
 80050d6:	bf00      	nop
 80050d8:	200072f0 	.word	0x200072f0

080050dc <sbrk_aligned>:
 80050dc:	b570      	push	{r4, r5, r6, lr}
 80050de:	4e0f      	ldr	r6, [pc, #60]	@ (800511c <sbrk_aligned+0x40>)
 80050e0:	460c      	mov	r4, r1
 80050e2:	6831      	ldr	r1, [r6, #0]
 80050e4:	4605      	mov	r5, r0
 80050e6:	b911      	cbnz	r1, 80050ee <sbrk_aligned+0x12>
 80050e8:	f000 fca6 	bl	8005a38 <_sbrk_r>
 80050ec:	6030      	str	r0, [r6, #0]
 80050ee:	4621      	mov	r1, r4
 80050f0:	4628      	mov	r0, r5
 80050f2:	f000 fca1 	bl	8005a38 <_sbrk_r>
 80050f6:	1c43      	adds	r3, r0, #1
 80050f8:	d103      	bne.n	8005102 <sbrk_aligned+0x26>
 80050fa:	f04f 34ff 	mov.w	r4, #4294967295
 80050fe:	4620      	mov	r0, r4
 8005100:	bd70      	pop	{r4, r5, r6, pc}
 8005102:	1cc4      	adds	r4, r0, #3
 8005104:	f024 0403 	bic.w	r4, r4, #3
 8005108:	42a0      	cmp	r0, r4
 800510a:	d0f8      	beq.n	80050fe <sbrk_aligned+0x22>
 800510c:	1a21      	subs	r1, r4, r0
 800510e:	4628      	mov	r0, r5
 8005110:	f000 fc92 	bl	8005a38 <_sbrk_r>
 8005114:	3001      	adds	r0, #1
 8005116:	d1f2      	bne.n	80050fe <sbrk_aligned+0x22>
 8005118:	e7ef      	b.n	80050fa <sbrk_aligned+0x1e>
 800511a:	bf00      	nop
 800511c:	200072ec 	.word	0x200072ec

08005120 <_malloc_r>:
 8005120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005124:	1ccd      	adds	r5, r1, #3
 8005126:	f025 0503 	bic.w	r5, r5, #3
 800512a:	3508      	adds	r5, #8
 800512c:	2d0c      	cmp	r5, #12
 800512e:	bf38      	it	cc
 8005130:	250c      	movcc	r5, #12
 8005132:	2d00      	cmp	r5, #0
 8005134:	4606      	mov	r6, r0
 8005136:	db01      	blt.n	800513c <_malloc_r+0x1c>
 8005138:	42a9      	cmp	r1, r5
 800513a:	d904      	bls.n	8005146 <_malloc_r+0x26>
 800513c:	230c      	movs	r3, #12
 800513e:	6033      	str	r3, [r6, #0]
 8005140:	2000      	movs	r0, #0
 8005142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005146:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800521c <_malloc_r+0xfc>
 800514a:	f000 f869 	bl	8005220 <__malloc_lock>
 800514e:	f8d8 3000 	ldr.w	r3, [r8]
 8005152:	461c      	mov	r4, r3
 8005154:	bb44      	cbnz	r4, 80051a8 <_malloc_r+0x88>
 8005156:	4629      	mov	r1, r5
 8005158:	4630      	mov	r0, r6
 800515a:	f7ff ffbf 	bl	80050dc <sbrk_aligned>
 800515e:	1c43      	adds	r3, r0, #1
 8005160:	4604      	mov	r4, r0
 8005162:	d158      	bne.n	8005216 <_malloc_r+0xf6>
 8005164:	f8d8 4000 	ldr.w	r4, [r8]
 8005168:	4627      	mov	r7, r4
 800516a:	2f00      	cmp	r7, #0
 800516c:	d143      	bne.n	80051f6 <_malloc_r+0xd6>
 800516e:	2c00      	cmp	r4, #0
 8005170:	d04b      	beq.n	800520a <_malloc_r+0xea>
 8005172:	6823      	ldr	r3, [r4, #0]
 8005174:	4639      	mov	r1, r7
 8005176:	4630      	mov	r0, r6
 8005178:	eb04 0903 	add.w	r9, r4, r3
 800517c:	f000 fc5c 	bl	8005a38 <_sbrk_r>
 8005180:	4581      	cmp	r9, r0
 8005182:	d142      	bne.n	800520a <_malloc_r+0xea>
 8005184:	6821      	ldr	r1, [r4, #0]
 8005186:	1a6d      	subs	r5, r5, r1
 8005188:	4629      	mov	r1, r5
 800518a:	4630      	mov	r0, r6
 800518c:	f7ff ffa6 	bl	80050dc <sbrk_aligned>
 8005190:	3001      	adds	r0, #1
 8005192:	d03a      	beq.n	800520a <_malloc_r+0xea>
 8005194:	6823      	ldr	r3, [r4, #0]
 8005196:	442b      	add	r3, r5
 8005198:	6023      	str	r3, [r4, #0]
 800519a:	f8d8 3000 	ldr.w	r3, [r8]
 800519e:	685a      	ldr	r2, [r3, #4]
 80051a0:	bb62      	cbnz	r2, 80051fc <_malloc_r+0xdc>
 80051a2:	f8c8 7000 	str.w	r7, [r8]
 80051a6:	e00f      	b.n	80051c8 <_malloc_r+0xa8>
 80051a8:	6822      	ldr	r2, [r4, #0]
 80051aa:	1b52      	subs	r2, r2, r5
 80051ac:	d420      	bmi.n	80051f0 <_malloc_r+0xd0>
 80051ae:	2a0b      	cmp	r2, #11
 80051b0:	d917      	bls.n	80051e2 <_malloc_r+0xc2>
 80051b2:	1961      	adds	r1, r4, r5
 80051b4:	42a3      	cmp	r3, r4
 80051b6:	6025      	str	r5, [r4, #0]
 80051b8:	bf18      	it	ne
 80051ba:	6059      	strne	r1, [r3, #4]
 80051bc:	6863      	ldr	r3, [r4, #4]
 80051be:	bf08      	it	eq
 80051c0:	f8c8 1000 	streq.w	r1, [r8]
 80051c4:	5162      	str	r2, [r4, r5]
 80051c6:	604b      	str	r3, [r1, #4]
 80051c8:	4630      	mov	r0, r6
 80051ca:	f000 f82f 	bl	800522c <__malloc_unlock>
 80051ce:	f104 000b 	add.w	r0, r4, #11
 80051d2:	1d23      	adds	r3, r4, #4
 80051d4:	f020 0007 	bic.w	r0, r0, #7
 80051d8:	1ac2      	subs	r2, r0, r3
 80051da:	bf1c      	itt	ne
 80051dc:	1a1b      	subne	r3, r3, r0
 80051de:	50a3      	strne	r3, [r4, r2]
 80051e0:	e7af      	b.n	8005142 <_malloc_r+0x22>
 80051e2:	6862      	ldr	r2, [r4, #4]
 80051e4:	42a3      	cmp	r3, r4
 80051e6:	bf0c      	ite	eq
 80051e8:	f8c8 2000 	streq.w	r2, [r8]
 80051ec:	605a      	strne	r2, [r3, #4]
 80051ee:	e7eb      	b.n	80051c8 <_malloc_r+0xa8>
 80051f0:	4623      	mov	r3, r4
 80051f2:	6864      	ldr	r4, [r4, #4]
 80051f4:	e7ae      	b.n	8005154 <_malloc_r+0x34>
 80051f6:	463c      	mov	r4, r7
 80051f8:	687f      	ldr	r7, [r7, #4]
 80051fa:	e7b6      	b.n	800516a <_malloc_r+0x4a>
 80051fc:	461a      	mov	r2, r3
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	42a3      	cmp	r3, r4
 8005202:	d1fb      	bne.n	80051fc <_malloc_r+0xdc>
 8005204:	2300      	movs	r3, #0
 8005206:	6053      	str	r3, [r2, #4]
 8005208:	e7de      	b.n	80051c8 <_malloc_r+0xa8>
 800520a:	230c      	movs	r3, #12
 800520c:	6033      	str	r3, [r6, #0]
 800520e:	4630      	mov	r0, r6
 8005210:	f000 f80c 	bl	800522c <__malloc_unlock>
 8005214:	e794      	b.n	8005140 <_malloc_r+0x20>
 8005216:	6005      	str	r5, [r0, #0]
 8005218:	e7d6      	b.n	80051c8 <_malloc_r+0xa8>
 800521a:	bf00      	nop
 800521c:	200072f0 	.word	0x200072f0

08005220 <__malloc_lock>:
 8005220:	4801      	ldr	r0, [pc, #4]	@ (8005228 <__malloc_lock+0x8>)
 8005222:	f7ff bf00 	b.w	8005026 <__retarget_lock_acquire_recursive>
 8005226:	bf00      	nop
 8005228:	200072e8 	.word	0x200072e8

0800522c <__malloc_unlock>:
 800522c:	4801      	ldr	r0, [pc, #4]	@ (8005234 <__malloc_unlock+0x8>)
 800522e:	f7ff befb 	b.w	8005028 <__retarget_lock_release_recursive>
 8005232:	bf00      	nop
 8005234:	200072e8 	.word	0x200072e8

08005238 <__sfputc_r>:
 8005238:	6893      	ldr	r3, [r2, #8]
 800523a:	3b01      	subs	r3, #1
 800523c:	2b00      	cmp	r3, #0
 800523e:	b410      	push	{r4}
 8005240:	6093      	str	r3, [r2, #8]
 8005242:	da08      	bge.n	8005256 <__sfputc_r+0x1e>
 8005244:	6994      	ldr	r4, [r2, #24]
 8005246:	42a3      	cmp	r3, r4
 8005248:	db01      	blt.n	800524e <__sfputc_r+0x16>
 800524a:	290a      	cmp	r1, #10
 800524c:	d103      	bne.n	8005256 <__sfputc_r+0x1e>
 800524e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005252:	f7ff bde0 	b.w	8004e16 <__swbuf_r>
 8005256:	6813      	ldr	r3, [r2, #0]
 8005258:	1c58      	adds	r0, r3, #1
 800525a:	6010      	str	r0, [r2, #0]
 800525c:	7019      	strb	r1, [r3, #0]
 800525e:	4608      	mov	r0, r1
 8005260:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005264:	4770      	bx	lr

08005266 <__sfputs_r>:
 8005266:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005268:	4606      	mov	r6, r0
 800526a:	460f      	mov	r7, r1
 800526c:	4614      	mov	r4, r2
 800526e:	18d5      	adds	r5, r2, r3
 8005270:	42ac      	cmp	r4, r5
 8005272:	d101      	bne.n	8005278 <__sfputs_r+0x12>
 8005274:	2000      	movs	r0, #0
 8005276:	e007      	b.n	8005288 <__sfputs_r+0x22>
 8005278:	f814 1b01 	ldrb.w	r1, [r4], #1
 800527c:	463a      	mov	r2, r7
 800527e:	4630      	mov	r0, r6
 8005280:	f7ff ffda 	bl	8005238 <__sfputc_r>
 8005284:	1c43      	adds	r3, r0, #1
 8005286:	d1f3      	bne.n	8005270 <__sfputs_r+0xa>
 8005288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800528c <_vfiprintf_r>:
 800528c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005290:	460d      	mov	r5, r1
 8005292:	b09d      	sub	sp, #116	@ 0x74
 8005294:	4614      	mov	r4, r2
 8005296:	4698      	mov	r8, r3
 8005298:	4606      	mov	r6, r0
 800529a:	b118      	cbz	r0, 80052a4 <_vfiprintf_r+0x18>
 800529c:	6a03      	ldr	r3, [r0, #32]
 800529e:	b90b      	cbnz	r3, 80052a4 <_vfiprintf_r+0x18>
 80052a0:	f7ff fcd0 	bl	8004c44 <__sinit>
 80052a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80052a6:	07d9      	lsls	r1, r3, #31
 80052a8:	d405      	bmi.n	80052b6 <_vfiprintf_r+0x2a>
 80052aa:	89ab      	ldrh	r3, [r5, #12]
 80052ac:	059a      	lsls	r2, r3, #22
 80052ae:	d402      	bmi.n	80052b6 <_vfiprintf_r+0x2a>
 80052b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80052b2:	f7ff feb8 	bl	8005026 <__retarget_lock_acquire_recursive>
 80052b6:	89ab      	ldrh	r3, [r5, #12]
 80052b8:	071b      	lsls	r3, r3, #28
 80052ba:	d501      	bpl.n	80052c0 <_vfiprintf_r+0x34>
 80052bc:	692b      	ldr	r3, [r5, #16]
 80052be:	b99b      	cbnz	r3, 80052e8 <_vfiprintf_r+0x5c>
 80052c0:	4629      	mov	r1, r5
 80052c2:	4630      	mov	r0, r6
 80052c4:	f7ff fde6 	bl	8004e94 <__swsetup_r>
 80052c8:	b170      	cbz	r0, 80052e8 <_vfiprintf_r+0x5c>
 80052ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80052cc:	07dc      	lsls	r4, r3, #31
 80052ce:	d504      	bpl.n	80052da <_vfiprintf_r+0x4e>
 80052d0:	f04f 30ff 	mov.w	r0, #4294967295
 80052d4:	b01d      	add	sp, #116	@ 0x74
 80052d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052da:	89ab      	ldrh	r3, [r5, #12]
 80052dc:	0598      	lsls	r0, r3, #22
 80052de:	d4f7      	bmi.n	80052d0 <_vfiprintf_r+0x44>
 80052e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80052e2:	f7ff fea1 	bl	8005028 <__retarget_lock_release_recursive>
 80052e6:	e7f3      	b.n	80052d0 <_vfiprintf_r+0x44>
 80052e8:	2300      	movs	r3, #0
 80052ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80052ec:	2320      	movs	r3, #32
 80052ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80052f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80052f6:	2330      	movs	r3, #48	@ 0x30
 80052f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80054a8 <_vfiprintf_r+0x21c>
 80052fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005300:	f04f 0901 	mov.w	r9, #1
 8005304:	4623      	mov	r3, r4
 8005306:	469a      	mov	sl, r3
 8005308:	f813 2b01 	ldrb.w	r2, [r3], #1
 800530c:	b10a      	cbz	r2, 8005312 <_vfiprintf_r+0x86>
 800530e:	2a25      	cmp	r2, #37	@ 0x25
 8005310:	d1f9      	bne.n	8005306 <_vfiprintf_r+0x7a>
 8005312:	ebba 0b04 	subs.w	fp, sl, r4
 8005316:	d00b      	beq.n	8005330 <_vfiprintf_r+0xa4>
 8005318:	465b      	mov	r3, fp
 800531a:	4622      	mov	r2, r4
 800531c:	4629      	mov	r1, r5
 800531e:	4630      	mov	r0, r6
 8005320:	f7ff ffa1 	bl	8005266 <__sfputs_r>
 8005324:	3001      	adds	r0, #1
 8005326:	f000 80a7 	beq.w	8005478 <_vfiprintf_r+0x1ec>
 800532a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800532c:	445a      	add	r2, fp
 800532e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005330:	f89a 3000 	ldrb.w	r3, [sl]
 8005334:	2b00      	cmp	r3, #0
 8005336:	f000 809f 	beq.w	8005478 <_vfiprintf_r+0x1ec>
 800533a:	2300      	movs	r3, #0
 800533c:	f04f 32ff 	mov.w	r2, #4294967295
 8005340:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005344:	f10a 0a01 	add.w	sl, sl, #1
 8005348:	9304      	str	r3, [sp, #16]
 800534a:	9307      	str	r3, [sp, #28]
 800534c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005350:	931a      	str	r3, [sp, #104]	@ 0x68
 8005352:	4654      	mov	r4, sl
 8005354:	2205      	movs	r2, #5
 8005356:	f814 1b01 	ldrb.w	r1, [r4], #1
 800535a:	4853      	ldr	r0, [pc, #332]	@ (80054a8 <_vfiprintf_r+0x21c>)
 800535c:	f7fa ff58 	bl	8000210 <memchr>
 8005360:	9a04      	ldr	r2, [sp, #16]
 8005362:	b9d8      	cbnz	r0, 800539c <_vfiprintf_r+0x110>
 8005364:	06d1      	lsls	r1, r2, #27
 8005366:	bf44      	itt	mi
 8005368:	2320      	movmi	r3, #32
 800536a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800536e:	0713      	lsls	r3, r2, #28
 8005370:	bf44      	itt	mi
 8005372:	232b      	movmi	r3, #43	@ 0x2b
 8005374:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005378:	f89a 3000 	ldrb.w	r3, [sl]
 800537c:	2b2a      	cmp	r3, #42	@ 0x2a
 800537e:	d015      	beq.n	80053ac <_vfiprintf_r+0x120>
 8005380:	9a07      	ldr	r2, [sp, #28]
 8005382:	4654      	mov	r4, sl
 8005384:	2000      	movs	r0, #0
 8005386:	f04f 0c0a 	mov.w	ip, #10
 800538a:	4621      	mov	r1, r4
 800538c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005390:	3b30      	subs	r3, #48	@ 0x30
 8005392:	2b09      	cmp	r3, #9
 8005394:	d94b      	bls.n	800542e <_vfiprintf_r+0x1a2>
 8005396:	b1b0      	cbz	r0, 80053c6 <_vfiprintf_r+0x13a>
 8005398:	9207      	str	r2, [sp, #28]
 800539a:	e014      	b.n	80053c6 <_vfiprintf_r+0x13a>
 800539c:	eba0 0308 	sub.w	r3, r0, r8
 80053a0:	fa09 f303 	lsl.w	r3, r9, r3
 80053a4:	4313      	orrs	r3, r2
 80053a6:	9304      	str	r3, [sp, #16]
 80053a8:	46a2      	mov	sl, r4
 80053aa:	e7d2      	b.n	8005352 <_vfiprintf_r+0xc6>
 80053ac:	9b03      	ldr	r3, [sp, #12]
 80053ae:	1d19      	adds	r1, r3, #4
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	9103      	str	r1, [sp, #12]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	bfbb      	ittet	lt
 80053b8:	425b      	neglt	r3, r3
 80053ba:	f042 0202 	orrlt.w	r2, r2, #2
 80053be:	9307      	strge	r3, [sp, #28]
 80053c0:	9307      	strlt	r3, [sp, #28]
 80053c2:	bfb8      	it	lt
 80053c4:	9204      	strlt	r2, [sp, #16]
 80053c6:	7823      	ldrb	r3, [r4, #0]
 80053c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80053ca:	d10a      	bne.n	80053e2 <_vfiprintf_r+0x156>
 80053cc:	7863      	ldrb	r3, [r4, #1]
 80053ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80053d0:	d132      	bne.n	8005438 <_vfiprintf_r+0x1ac>
 80053d2:	9b03      	ldr	r3, [sp, #12]
 80053d4:	1d1a      	adds	r2, r3, #4
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	9203      	str	r2, [sp, #12]
 80053da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80053de:	3402      	adds	r4, #2
 80053e0:	9305      	str	r3, [sp, #20]
 80053e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80054b8 <_vfiprintf_r+0x22c>
 80053e6:	7821      	ldrb	r1, [r4, #0]
 80053e8:	2203      	movs	r2, #3
 80053ea:	4650      	mov	r0, sl
 80053ec:	f7fa ff10 	bl	8000210 <memchr>
 80053f0:	b138      	cbz	r0, 8005402 <_vfiprintf_r+0x176>
 80053f2:	9b04      	ldr	r3, [sp, #16]
 80053f4:	eba0 000a 	sub.w	r0, r0, sl
 80053f8:	2240      	movs	r2, #64	@ 0x40
 80053fa:	4082      	lsls	r2, r0
 80053fc:	4313      	orrs	r3, r2
 80053fe:	3401      	adds	r4, #1
 8005400:	9304      	str	r3, [sp, #16]
 8005402:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005406:	4829      	ldr	r0, [pc, #164]	@ (80054ac <_vfiprintf_r+0x220>)
 8005408:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800540c:	2206      	movs	r2, #6
 800540e:	f7fa feff 	bl	8000210 <memchr>
 8005412:	2800      	cmp	r0, #0
 8005414:	d03f      	beq.n	8005496 <_vfiprintf_r+0x20a>
 8005416:	4b26      	ldr	r3, [pc, #152]	@ (80054b0 <_vfiprintf_r+0x224>)
 8005418:	bb1b      	cbnz	r3, 8005462 <_vfiprintf_r+0x1d6>
 800541a:	9b03      	ldr	r3, [sp, #12]
 800541c:	3307      	adds	r3, #7
 800541e:	f023 0307 	bic.w	r3, r3, #7
 8005422:	3308      	adds	r3, #8
 8005424:	9303      	str	r3, [sp, #12]
 8005426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005428:	443b      	add	r3, r7
 800542a:	9309      	str	r3, [sp, #36]	@ 0x24
 800542c:	e76a      	b.n	8005304 <_vfiprintf_r+0x78>
 800542e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005432:	460c      	mov	r4, r1
 8005434:	2001      	movs	r0, #1
 8005436:	e7a8      	b.n	800538a <_vfiprintf_r+0xfe>
 8005438:	2300      	movs	r3, #0
 800543a:	3401      	adds	r4, #1
 800543c:	9305      	str	r3, [sp, #20]
 800543e:	4619      	mov	r1, r3
 8005440:	f04f 0c0a 	mov.w	ip, #10
 8005444:	4620      	mov	r0, r4
 8005446:	f810 2b01 	ldrb.w	r2, [r0], #1
 800544a:	3a30      	subs	r2, #48	@ 0x30
 800544c:	2a09      	cmp	r2, #9
 800544e:	d903      	bls.n	8005458 <_vfiprintf_r+0x1cc>
 8005450:	2b00      	cmp	r3, #0
 8005452:	d0c6      	beq.n	80053e2 <_vfiprintf_r+0x156>
 8005454:	9105      	str	r1, [sp, #20]
 8005456:	e7c4      	b.n	80053e2 <_vfiprintf_r+0x156>
 8005458:	fb0c 2101 	mla	r1, ip, r1, r2
 800545c:	4604      	mov	r4, r0
 800545e:	2301      	movs	r3, #1
 8005460:	e7f0      	b.n	8005444 <_vfiprintf_r+0x1b8>
 8005462:	ab03      	add	r3, sp, #12
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	462a      	mov	r2, r5
 8005468:	4b12      	ldr	r3, [pc, #72]	@ (80054b4 <_vfiprintf_r+0x228>)
 800546a:	a904      	add	r1, sp, #16
 800546c:	4630      	mov	r0, r6
 800546e:	f3af 8000 	nop.w
 8005472:	4607      	mov	r7, r0
 8005474:	1c78      	adds	r0, r7, #1
 8005476:	d1d6      	bne.n	8005426 <_vfiprintf_r+0x19a>
 8005478:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800547a:	07d9      	lsls	r1, r3, #31
 800547c:	d405      	bmi.n	800548a <_vfiprintf_r+0x1fe>
 800547e:	89ab      	ldrh	r3, [r5, #12]
 8005480:	059a      	lsls	r2, r3, #22
 8005482:	d402      	bmi.n	800548a <_vfiprintf_r+0x1fe>
 8005484:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005486:	f7ff fdcf 	bl	8005028 <__retarget_lock_release_recursive>
 800548a:	89ab      	ldrh	r3, [r5, #12]
 800548c:	065b      	lsls	r3, r3, #25
 800548e:	f53f af1f 	bmi.w	80052d0 <_vfiprintf_r+0x44>
 8005492:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005494:	e71e      	b.n	80052d4 <_vfiprintf_r+0x48>
 8005496:	ab03      	add	r3, sp, #12
 8005498:	9300      	str	r3, [sp, #0]
 800549a:	462a      	mov	r2, r5
 800549c:	4b05      	ldr	r3, [pc, #20]	@ (80054b4 <_vfiprintf_r+0x228>)
 800549e:	a904      	add	r1, sp, #16
 80054a0:	4630      	mov	r0, r6
 80054a2:	f000 f879 	bl	8005598 <_printf_i>
 80054a6:	e7e4      	b.n	8005472 <_vfiprintf_r+0x1e6>
 80054a8:	0800651c 	.word	0x0800651c
 80054ac:	08006526 	.word	0x08006526
 80054b0:	00000000 	.word	0x00000000
 80054b4:	08005267 	.word	0x08005267
 80054b8:	08006522 	.word	0x08006522

080054bc <_printf_common>:
 80054bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054c0:	4616      	mov	r6, r2
 80054c2:	4698      	mov	r8, r3
 80054c4:	688a      	ldr	r2, [r1, #8]
 80054c6:	690b      	ldr	r3, [r1, #16]
 80054c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80054cc:	4293      	cmp	r3, r2
 80054ce:	bfb8      	it	lt
 80054d0:	4613      	movlt	r3, r2
 80054d2:	6033      	str	r3, [r6, #0]
 80054d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80054d8:	4607      	mov	r7, r0
 80054da:	460c      	mov	r4, r1
 80054dc:	b10a      	cbz	r2, 80054e2 <_printf_common+0x26>
 80054de:	3301      	adds	r3, #1
 80054e0:	6033      	str	r3, [r6, #0]
 80054e2:	6823      	ldr	r3, [r4, #0]
 80054e4:	0699      	lsls	r1, r3, #26
 80054e6:	bf42      	ittt	mi
 80054e8:	6833      	ldrmi	r3, [r6, #0]
 80054ea:	3302      	addmi	r3, #2
 80054ec:	6033      	strmi	r3, [r6, #0]
 80054ee:	6825      	ldr	r5, [r4, #0]
 80054f0:	f015 0506 	ands.w	r5, r5, #6
 80054f4:	d106      	bne.n	8005504 <_printf_common+0x48>
 80054f6:	f104 0a19 	add.w	sl, r4, #25
 80054fa:	68e3      	ldr	r3, [r4, #12]
 80054fc:	6832      	ldr	r2, [r6, #0]
 80054fe:	1a9b      	subs	r3, r3, r2
 8005500:	42ab      	cmp	r3, r5
 8005502:	dc26      	bgt.n	8005552 <_printf_common+0x96>
 8005504:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005508:	6822      	ldr	r2, [r4, #0]
 800550a:	3b00      	subs	r3, #0
 800550c:	bf18      	it	ne
 800550e:	2301      	movne	r3, #1
 8005510:	0692      	lsls	r2, r2, #26
 8005512:	d42b      	bmi.n	800556c <_printf_common+0xb0>
 8005514:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005518:	4641      	mov	r1, r8
 800551a:	4638      	mov	r0, r7
 800551c:	47c8      	blx	r9
 800551e:	3001      	adds	r0, #1
 8005520:	d01e      	beq.n	8005560 <_printf_common+0xa4>
 8005522:	6823      	ldr	r3, [r4, #0]
 8005524:	6922      	ldr	r2, [r4, #16]
 8005526:	f003 0306 	and.w	r3, r3, #6
 800552a:	2b04      	cmp	r3, #4
 800552c:	bf02      	ittt	eq
 800552e:	68e5      	ldreq	r5, [r4, #12]
 8005530:	6833      	ldreq	r3, [r6, #0]
 8005532:	1aed      	subeq	r5, r5, r3
 8005534:	68a3      	ldr	r3, [r4, #8]
 8005536:	bf0c      	ite	eq
 8005538:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800553c:	2500      	movne	r5, #0
 800553e:	4293      	cmp	r3, r2
 8005540:	bfc4      	itt	gt
 8005542:	1a9b      	subgt	r3, r3, r2
 8005544:	18ed      	addgt	r5, r5, r3
 8005546:	2600      	movs	r6, #0
 8005548:	341a      	adds	r4, #26
 800554a:	42b5      	cmp	r5, r6
 800554c:	d11a      	bne.n	8005584 <_printf_common+0xc8>
 800554e:	2000      	movs	r0, #0
 8005550:	e008      	b.n	8005564 <_printf_common+0xa8>
 8005552:	2301      	movs	r3, #1
 8005554:	4652      	mov	r2, sl
 8005556:	4641      	mov	r1, r8
 8005558:	4638      	mov	r0, r7
 800555a:	47c8      	blx	r9
 800555c:	3001      	adds	r0, #1
 800555e:	d103      	bne.n	8005568 <_printf_common+0xac>
 8005560:	f04f 30ff 	mov.w	r0, #4294967295
 8005564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005568:	3501      	adds	r5, #1
 800556a:	e7c6      	b.n	80054fa <_printf_common+0x3e>
 800556c:	18e1      	adds	r1, r4, r3
 800556e:	1c5a      	adds	r2, r3, #1
 8005570:	2030      	movs	r0, #48	@ 0x30
 8005572:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005576:	4422      	add	r2, r4
 8005578:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800557c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005580:	3302      	adds	r3, #2
 8005582:	e7c7      	b.n	8005514 <_printf_common+0x58>
 8005584:	2301      	movs	r3, #1
 8005586:	4622      	mov	r2, r4
 8005588:	4641      	mov	r1, r8
 800558a:	4638      	mov	r0, r7
 800558c:	47c8      	blx	r9
 800558e:	3001      	adds	r0, #1
 8005590:	d0e6      	beq.n	8005560 <_printf_common+0xa4>
 8005592:	3601      	adds	r6, #1
 8005594:	e7d9      	b.n	800554a <_printf_common+0x8e>
	...

08005598 <_printf_i>:
 8005598:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800559c:	7e0f      	ldrb	r7, [r1, #24]
 800559e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80055a0:	2f78      	cmp	r7, #120	@ 0x78
 80055a2:	4691      	mov	r9, r2
 80055a4:	4680      	mov	r8, r0
 80055a6:	460c      	mov	r4, r1
 80055a8:	469a      	mov	sl, r3
 80055aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80055ae:	d807      	bhi.n	80055c0 <_printf_i+0x28>
 80055b0:	2f62      	cmp	r7, #98	@ 0x62
 80055b2:	d80a      	bhi.n	80055ca <_printf_i+0x32>
 80055b4:	2f00      	cmp	r7, #0
 80055b6:	f000 80d2 	beq.w	800575e <_printf_i+0x1c6>
 80055ba:	2f58      	cmp	r7, #88	@ 0x58
 80055bc:	f000 80b9 	beq.w	8005732 <_printf_i+0x19a>
 80055c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80055c8:	e03a      	b.n	8005640 <_printf_i+0xa8>
 80055ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80055ce:	2b15      	cmp	r3, #21
 80055d0:	d8f6      	bhi.n	80055c0 <_printf_i+0x28>
 80055d2:	a101      	add	r1, pc, #4	@ (adr r1, 80055d8 <_printf_i+0x40>)
 80055d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055d8:	08005631 	.word	0x08005631
 80055dc:	08005645 	.word	0x08005645
 80055e0:	080055c1 	.word	0x080055c1
 80055e4:	080055c1 	.word	0x080055c1
 80055e8:	080055c1 	.word	0x080055c1
 80055ec:	080055c1 	.word	0x080055c1
 80055f0:	08005645 	.word	0x08005645
 80055f4:	080055c1 	.word	0x080055c1
 80055f8:	080055c1 	.word	0x080055c1
 80055fc:	080055c1 	.word	0x080055c1
 8005600:	080055c1 	.word	0x080055c1
 8005604:	08005745 	.word	0x08005745
 8005608:	0800566f 	.word	0x0800566f
 800560c:	080056ff 	.word	0x080056ff
 8005610:	080055c1 	.word	0x080055c1
 8005614:	080055c1 	.word	0x080055c1
 8005618:	08005767 	.word	0x08005767
 800561c:	080055c1 	.word	0x080055c1
 8005620:	0800566f 	.word	0x0800566f
 8005624:	080055c1 	.word	0x080055c1
 8005628:	080055c1 	.word	0x080055c1
 800562c:	08005707 	.word	0x08005707
 8005630:	6833      	ldr	r3, [r6, #0]
 8005632:	1d1a      	adds	r2, r3, #4
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	6032      	str	r2, [r6, #0]
 8005638:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800563c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005640:	2301      	movs	r3, #1
 8005642:	e09d      	b.n	8005780 <_printf_i+0x1e8>
 8005644:	6833      	ldr	r3, [r6, #0]
 8005646:	6820      	ldr	r0, [r4, #0]
 8005648:	1d19      	adds	r1, r3, #4
 800564a:	6031      	str	r1, [r6, #0]
 800564c:	0606      	lsls	r6, r0, #24
 800564e:	d501      	bpl.n	8005654 <_printf_i+0xbc>
 8005650:	681d      	ldr	r5, [r3, #0]
 8005652:	e003      	b.n	800565c <_printf_i+0xc4>
 8005654:	0645      	lsls	r5, r0, #25
 8005656:	d5fb      	bpl.n	8005650 <_printf_i+0xb8>
 8005658:	f9b3 5000 	ldrsh.w	r5, [r3]
 800565c:	2d00      	cmp	r5, #0
 800565e:	da03      	bge.n	8005668 <_printf_i+0xd0>
 8005660:	232d      	movs	r3, #45	@ 0x2d
 8005662:	426d      	negs	r5, r5
 8005664:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005668:	4859      	ldr	r0, [pc, #356]	@ (80057d0 <_printf_i+0x238>)
 800566a:	230a      	movs	r3, #10
 800566c:	e011      	b.n	8005692 <_printf_i+0xfa>
 800566e:	6821      	ldr	r1, [r4, #0]
 8005670:	6833      	ldr	r3, [r6, #0]
 8005672:	0608      	lsls	r0, r1, #24
 8005674:	f853 5b04 	ldr.w	r5, [r3], #4
 8005678:	d402      	bmi.n	8005680 <_printf_i+0xe8>
 800567a:	0649      	lsls	r1, r1, #25
 800567c:	bf48      	it	mi
 800567e:	b2ad      	uxthmi	r5, r5
 8005680:	2f6f      	cmp	r7, #111	@ 0x6f
 8005682:	4853      	ldr	r0, [pc, #332]	@ (80057d0 <_printf_i+0x238>)
 8005684:	6033      	str	r3, [r6, #0]
 8005686:	bf14      	ite	ne
 8005688:	230a      	movne	r3, #10
 800568a:	2308      	moveq	r3, #8
 800568c:	2100      	movs	r1, #0
 800568e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005692:	6866      	ldr	r6, [r4, #4]
 8005694:	60a6      	str	r6, [r4, #8]
 8005696:	2e00      	cmp	r6, #0
 8005698:	bfa2      	ittt	ge
 800569a:	6821      	ldrge	r1, [r4, #0]
 800569c:	f021 0104 	bicge.w	r1, r1, #4
 80056a0:	6021      	strge	r1, [r4, #0]
 80056a2:	b90d      	cbnz	r5, 80056a8 <_printf_i+0x110>
 80056a4:	2e00      	cmp	r6, #0
 80056a6:	d04b      	beq.n	8005740 <_printf_i+0x1a8>
 80056a8:	4616      	mov	r6, r2
 80056aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80056ae:	fb03 5711 	mls	r7, r3, r1, r5
 80056b2:	5dc7      	ldrb	r7, [r0, r7]
 80056b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80056b8:	462f      	mov	r7, r5
 80056ba:	42bb      	cmp	r3, r7
 80056bc:	460d      	mov	r5, r1
 80056be:	d9f4      	bls.n	80056aa <_printf_i+0x112>
 80056c0:	2b08      	cmp	r3, #8
 80056c2:	d10b      	bne.n	80056dc <_printf_i+0x144>
 80056c4:	6823      	ldr	r3, [r4, #0]
 80056c6:	07df      	lsls	r7, r3, #31
 80056c8:	d508      	bpl.n	80056dc <_printf_i+0x144>
 80056ca:	6923      	ldr	r3, [r4, #16]
 80056cc:	6861      	ldr	r1, [r4, #4]
 80056ce:	4299      	cmp	r1, r3
 80056d0:	bfde      	ittt	le
 80056d2:	2330      	movle	r3, #48	@ 0x30
 80056d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80056d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80056dc:	1b92      	subs	r2, r2, r6
 80056de:	6122      	str	r2, [r4, #16]
 80056e0:	f8cd a000 	str.w	sl, [sp]
 80056e4:	464b      	mov	r3, r9
 80056e6:	aa03      	add	r2, sp, #12
 80056e8:	4621      	mov	r1, r4
 80056ea:	4640      	mov	r0, r8
 80056ec:	f7ff fee6 	bl	80054bc <_printf_common>
 80056f0:	3001      	adds	r0, #1
 80056f2:	d14a      	bne.n	800578a <_printf_i+0x1f2>
 80056f4:	f04f 30ff 	mov.w	r0, #4294967295
 80056f8:	b004      	add	sp, #16
 80056fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056fe:	6823      	ldr	r3, [r4, #0]
 8005700:	f043 0320 	orr.w	r3, r3, #32
 8005704:	6023      	str	r3, [r4, #0]
 8005706:	4833      	ldr	r0, [pc, #204]	@ (80057d4 <_printf_i+0x23c>)
 8005708:	2778      	movs	r7, #120	@ 0x78
 800570a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800570e:	6823      	ldr	r3, [r4, #0]
 8005710:	6831      	ldr	r1, [r6, #0]
 8005712:	061f      	lsls	r7, r3, #24
 8005714:	f851 5b04 	ldr.w	r5, [r1], #4
 8005718:	d402      	bmi.n	8005720 <_printf_i+0x188>
 800571a:	065f      	lsls	r7, r3, #25
 800571c:	bf48      	it	mi
 800571e:	b2ad      	uxthmi	r5, r5
 8005720:	6031      	str	r1, [r6, #0]
 8005722:	07d9      	lsls	r1, r3, #31
 8005724:	bf44      	itt	mi
 8005726:	f043 0320 	orrmi.w	r3, r3, #32
 800572a:	6023      	strmi	r3, [r4, #0]
 800572c:	b11d      	cbz	r5, 8005736 <_printf_i+0x19e>
 800572e:	2310      	movs	r3, #16
 8005730:	e7ac      	b.n	800568c <_printf_i+0xf4>
 8005732:	4827      	ldr	r0, [pc, #156]	@ (80057d0 <_printf_i+0x238>)
 8005734:	e7e9      	b.n	800570a <_printf_i+0x172>
 8005736:	6823      	ldr	r3, [r4, #0]
 8005738:	f023 0320 	bic.w	r3, r3, #32
 800573c:	6023      	str	r3, [r4, #0]
 800573e:	e7f6      	b.n	800572e <_printf_i+0x196>
 8005740:	4616      	mov	r6, r2
 8005742:	e7bd      	b.n	80056c0 <_printf_i+0x128>
 8005744:	6833      	ldr	r3, [r6, #0]
 8005746:	6825      	ldr	r5, [r4, #0]
 8005748:	6961      	ldr	r1, [r4, #20]
 800574a:	1d18      	adds	r0, r3, #4
 800574c:	6030      	str	r0, [r6, #0]
 800574e:	062e      	lsls	r6, r5, #24
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	d501      	bpl.n	8005758 <_printf_i+0x1c0>
 8005754:	6019      	str	r1, [r3, #0]
 8005756:	e002      	b.n	800575e <_printf_i+0x1c6>
 8005758:	0668      	lsls	r0, r5, #25
 800575a:	d5fb      	bpl.n	8005754 <_printf_i+0x1bc>
 800575c:	8019      	strh	r1, [r3, #0]
 800575e:	2300      	movs	r3, #0
 8005760:	6123      	str	r3, [r4, #16]
 8005762:	4616      	mov	r6, r2
 8005764:	e7bc      	b.n	80056e0 <_printf_i+0x148>
 8005766:	6833      	ldr	r3, [r6, #0]
 8005768:	1d1a      	adds	r2, r3, #4
 800576a:	6032      	str	r2, [r6, #0]
 800576c:	681e      	ldr	r6, [r3, #0]
 800576e:	6862      	ldr	r2, [r4, #4]
 8005770:	2100      	movs	r1, #0
 8005772:	4630      	mov	r0, r6
 8005774:	f7fa fd4c 	bl	8000210 <memchr>
 8005778:	b108      	cbz	r0, 800577e <_printf_i+0x1e6>
 800577a:	1b80      	subs	r0, r0, r6
 800577c:	6060      	str	r0, [r4, #4]
 800577e:	6863      	ldr	r3, [r4, #4]
 8005780:	6123      	str	r3, [r4, #16]
 8005782:	2300      	movs	r3, #0
 8005784:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005788:	e7aa      	b.n	80056e0 <_printf_i+0x148>
 800578a:	6923      	ldr	r3, [r4, #16]
 800578c:	4632      	mov	r2, r6
 800578e:	4649      	mov	r1, r9
 8005790:	4640      	mov	r0, r8
 8005792:	47d0      	blx	sl
 8005794:	3001      	adds	r0, #1
 8005796:	d0ad      	beq.n	80056f4 <_printf_i+0x15c>
 8005798:	6823      	ldr	r3, [r4, #0]
 800579a:	079b      	lsls	r3, r3, #30
 800579c:	d413      	bmi.n	80057c6 <_printf_i+0x22e>
 800579e:	68e0      	ldr	r0, [r4, #12]
 80057a0:	9b03      	ldr	r3, [sp, #12]
 80057a2:	4298      	cmp	r0, r3
 80057a4:	bfb8      	it	lt
 80057a6:	4618      	movlt	r0, r3
 80057a8:	e7a6      	b.n	80056f8 <_printf_i+0x160>
 80057aa:	2301      	movs	r3, #1
 80057ac:	4632      	mov	r2, r6
 80057ae:	4649      	mov	r1, r9
 80057b0:	4640      	mov	r0, r8
 80057b2:	47d0      	blx	sl
 80057b4:	3001      	adds	r0, #1
 80057b6:	d09d      	beq.n	80056f4 <_printf_i+0x15c>
 80057b8:	3501      	adds	r5, #1
 80057ba:	68e3      	ldr	r3, [r4, #12]
 80057bc:	9903      	ldr	r1, [sp, #12]
 80057be:	1a5b      	subs	r3, r3, r1
 80057c0:	42ab      	cmp	r3, r5
 80057c2:	dcf2      	bgt.n	80057aa <_printf_i+0x212>
 80057c4:	e7eb      	b.n	800579e <_printf_i+0x206>
 80057c6:	2500      	movs	r5, #0
 80057c8:	f104 0619 	add.w	r6, r4, #25
 80057cc:	e7f5      	b.n	80057ba <_printf_i+0x222>
 80057ce:	bf00      	nop
 80057d0:	0800652d 	.word	0x0800652d
 80057d4:	0800653e 	.word	0x0800653e

080057d8 <__sflush_r>:
 80057d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80057dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057e0:	0716      	lsls	r6, r2, #28
 80057e2:	4605      	mov	r5, r0
 80057e4:	460c      	mov	r4, r1
 80057e6:	d454      	bmi.n	8005892 <__sflush_r+0xba>
 80057e8:	684b      	ldr	r3, [r1, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	dc02      	bgt.n	80057f4 <__sflush_r+0x1c>
 80057ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	dd48      	ble.n	8005886 <__sflush_r+0xae>
 80057f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80057f6:	2e00      	cmp	r6, #0
 80057f8:	d045      	beq.n	8005886 <__sflush_r+0xae>
 80057fa:	2300      	movs	r3, #0
 80057fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005800:	682f      	ldr	r7, [r5, #0]
 8005802:	6a21      	ldr	r1, [r4, #32]
 8005804:	602b      	str	r3, [r5, #0]
 8005806:	d030      	beq.n	800586a <__sflush_r+0x92>
 8005808:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800580a:	89a3      	ldrh	r3, [r4, #12]
 800580c:	0759      	lsls	r1, r3, #29
 800580e:	d505      	bpl.n	800581c <__sflush_r+0x44>
 8005810:	6863      	ldr	r3, [r4, #4]
 8005812:	1ad2      	subs	r2, r2, r3
 8005814:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005816:	b10b      	cbz	r3, 800581c <__sflush_r+0x44>
 8005818:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800581a:	1ad2      	subs	r2, r2, r3
 800581c:	2300      	movs	r3, #0
 800581e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005820:	6a21      	ldr	r1, [r4, #32]
 8005822:	4628      	mov	r0, r5
 8005824:	47b0      	blx	r6
 8005826:	1c43      	adds	r3, r0, #1
 8005828:	89a3      	ldrh	r3, [r4, #12]
 800582a:	d106      	bne.n	800583a <__sflush_r+0x62>
 800582c:	6829      	ldr	r1, [r5, #0]
 800582e:	291d      	cmp	r1, #29
 8005830:	d82b      	bhi.n	800588a <__sflush_r+0xb2>
 8005832:	4a2a      	ldr	r2, [pc, #168]	@ (80058dc <__sflush_r+0x104>)
 8005834:	410a      	asrs	r2, r1
 8005836:	07d6      	lsls	r6, r2, #31
 8005838:	d427      	bmi.n	800588a <__sflush_r+0xb2>
 800583a:	2200      	movs	r2, #0
 800583c:	6062      	str	r2, [r4, #4]
 800583e:	04d9      	lsls	r1, r3, #19
 8005840:	6922      	ldr	r2, [r4, #16]
 8005842:	6022      	str	r2, [r4, #0]
 8005844:	d504      	bpl.n	8005850 <__sflush_r+0x78>
 8005846:	1c42      	adds	r2, r0, #1
 8005848:	d101      	bne.n	800584e <__sflush_r+0x76>
 800584a:	682b      	ldr	r3, [r5, #0]
 800584c:	b903      	cbnz	r3, 8005850 <__sflush_r+0x78>
 800584e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005850:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005852:	602f      	str	r7, [r5, #0]
 8005854:	b1b9      	cbz	r1, 8005886 <__sflush_r+0xae>
 8005856:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800585a:	4299      	cmp	r1, r3
 800585c:	d002      	beq.n	8005864 <__sflush_r+0x8c>
 800585e:	4628      	mov	r0, r5
 8005860:	f7ff fbf2 	bl	8005048 <_free_r>
 8005864:	2300      	movs	r3, #0
 8005866:	6363      	str	r3, [r4, #52]	@ 0x34
 8005868:	e00d      	b.n	8005886 <__sflush_r+0xae>
 800586a:	2301      	movs	r3, #1
 800586c:	4628      	mov	r0, r5
 800586e:	47b0      	blx	r6
 8005870:	4602      	mov	r2, r0
 8005872:	1c50      	adds	r0, r2, #1
 8005874:	d1c9      	bne.n	800580a <__sflush_r+0x32>
 8005876:	682b      	ldr	r3, [r5, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d0c6      	beq.n	800580a <__sflush_r+0x32>
 800587c:	2b1d      	cmp	r3, #29
 800587e:	d001      	beq.n	8005884 <__sflush_r+0xac>
 8005880:	2b16      	cmp	r3, #22
 8005882:	d11e      	bne.n	80058c2 <__sflush_r+0xea>
 8005884:	602f      	str	r7, [r5, #0]
 8005886:	2000      	movs	r0, #0
 8005888:	e022      	b.n	80058d0 <__sflush_r+0xf8>
 800588a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800588e:	b21b      	sxth	r3, r3
 8005890:	e01b      	b.n	80058ca <__sflush_r+0xf2>
 8005892:	690f      	ldr	r7, [r1, #16]
 8005894:	2f00      	cmp	r7, #0
 8005896:	d0f6      	beq.n	8005886 <__sflush_r+0xae>
 8005898:	0793      	lsls	r3, r2, #30
 800589a:	680e      	ldr	r6, [r1, #0]
 800589c:	bf08      	it	eq
 800589e:	694b      	ldreq	r3, [r1, #20]
 80058a0:	600f      	str	r7, [r1, #0]
 80058a2:	bf18      	it	ne
 80058a4:	2300      	movne	r3, #0
 80058a6:	eba6 0807 	sub.w	r8, r6, r7
 80058aa:	608b      	str	r3, [r1, #8]
 80058ac:	f1b8 0f00 	cmp.w	r8, #0
 80058b0:	dde9      	ble.n	8005886 <__sflush_r+0xae>
 80058b2:	6a21      	ldr	r1, [r4, #32]
 80058b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80058b6:	4643      	mov	r3, r8
 80058b8:	463a      	mov	r2, r7
 80058ba:	4628      	mov	r0, r5
 80058bc:	47b0      	blx	r6
 80058be:	2800      	cmp	r0, #0
 80058c0:	dc08      	bgt.n	80058d4 <__sflush_r+0xfc>
 80058c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058ca:	81a3      	strh	r3, [r4, #12]
 80058cc:	f04f 30ff 	mov.w	r0, #4294967295
 80058d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058d4:	4407      	add	r7, r0
 80058d6:	eba8 0800 	sub.w	r8, r8, r0
 80058da:	e7e7      	b.n	80058ac <__sflush_r+0xd4>
 80058dc:	dfbffffe 	.word	0xdfbffffe

080058e0 <_fflush_r>:
 80058e0:	b538      	push	{r3, r4, r5, lr}
 80058e2:	690b      	ldr	r3, [r1, #16]
 80058e4:	4605      	mov	r5, r0
 80058e6:	460c      	mov	r4, r1
 80058e8:	b913      	cbnz	r3, 80058f0 <_fflush_r+0x10>
 80058ea:	2500      	movs	r5, #0
 80058ec:	4628      	mov	r0, r5
 80058ee:	bd38      	pop	{r3, r4, r5, pc}
 80058f0:	b118      	cbz	r0, 80058fa <_fflush_r+0x1a>
 80058f2:	6a03      	ldr	r3, [r0, #32]
 80058f4:	b90b      	cbnz	r3, 80058fa <_fflush_r+0x1a>
 80058f6:	f7ff f9a5 	bl	8004c44 <__sinit>
 80058fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d0f3      	beq.n	80058ea <_fflush_r+0xa>
 8005902:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005904:	07d0      	lsls	r0, r2, #31
 8005906:	d404      	bmi.n	8005912 <_fflush_r+0x32>
 8005908:	0599      	lsls	r1, r3, #22
 800590a:	d402      	bmi.n	8005912 <_fflush_r+0x32>
 800590c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800590e:	f7ff fb8a 	bl	8005026 <__retarget_lock_acquire_recursive>
 8005912:	4628      	mov	r0, r5
 8005914:	4621      	mov	r1, r4
 8005916:	f7ff ff5f 	bl	80057d8 <__sflush_r>
 800591a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800591c:	07da      	lsls	r2, r3, #31
 800591e:	4605      	mov	r5, r0
 8005920:	d4e4      	bmi.n	80058ec <_fflush_r+0xc>
 8005922:	89a3      	ldrh	r3, [r4, #12]
 8005924:	059b      	lsls	r3, r3, #22
 8005926:	d4e1      	bmi.n	80058ec <_fflush_r+0xc>
 8005928:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800592a:	f7ff fb7d 	bl	8005028 <__retarget_lock_release_recursive>
 800592e:	e7dd      	b.n	80058ec <_fflush_r+0xc>

08005930 <__swhatbuf_r>:
 8005930:	b570      	push	{r4, r5, r6, lr}
 8005932:	460c      	mov	r4, r1
 8005934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005938:	2900      	cmp	r1, #0
 800593a:	b096      	sub	sp, #88	@ 0x58
 800593c:	4615      	mov	r5, r2
 800593e:	461e      	mov	r6, r3
 8005940:	da0d      	bge.n	800595e <__swhatbuf_r+0x2e>
 8005942:	89a3      	ldrh	r3, [r4, #12]
 8005944:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005948:	f04f 0100 	mov.w	r1, #0
 800594c:	bf14      	ite	ne
 800594e:	2340      	movne	r3, #64	@ 0x40
 8005950:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005954:	2000      	movs	r0, #0
 8005956:	6031      	str	r1, [r6, #0]
 8005958:	602b      	str	r3, [r5, #0]
 800595a:	b016      	add	sp, #88	@ 0x58
 800595c:	bd70      	pop	{r4, r5, r6, pc}
 800595e:	466a      	mov	r2, sp
 8005960:	f000 f848 	bl	80059f4 <_fstat_r>
 8005964:	2800      	cmp	r0, #0
 8005966:	dbec      	blt.n	8005942 <__swhatbuf_r+0x12>
 8005968:	9901      	ldr	r1, [sp, #4]
 800596a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800596e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005972:	4259      	negs	r1, r3
 8005974:	4159      	adcs	r1, r3
 8005976:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800597a:	e7eb      	b.n	8005954 <__swhatbuf_r+0x24>

0800597c <__smakebuf_r>:
 800597c:	898b      	ldrh	r3, [r1, #12]
 800597e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005980:	079d      	lsls	r5, r3, #30
 8005982:	4606      	mov	r6, r0
 8005984:	460c      	mov	r4, r1
 8005986:	d507      	bpl.n	8005998 <__smakebuf_r+0x1c>
 8005988:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800598c:	6023      	str	r3, [r4, #0]
 800598e:	6123      	str	r3, [r4, #16]
 8005990:	2301      	movs	r3, #1
 8005992:	6163      	str	r3, [r4, #20]
 8005994:	b003      	add	sp, #12
 8005996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005998:	ab01      	add	r3, sp, #4
 800599a:	466a      	mov	r2, sp
 800599c:	f7ff ffc8 	bl	8005930 <__swhatbuf_r>
 80059a0:	9f00      	ldr	r7, [sp, #0]
 80059a2:	4605      	mov	r5, r0
 80059a4:	4639      	mov	r1, r7
 80059a6:	4630      	mov	r0, r6
 80059a8:	f7ff fbba 	bl	8005120 <_malloc_r>
 80059ac:	b948      	cbnz	r0, 80059c2 <__smakebuf_r+0x46>
 80059ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059b2:	059a      	lsls	r2, r3, #22
 80059b4:	d4ee      	bmi.n	8005994 <__smakebuf_r+0x18>
 80059b6:	f023 0303 	bic.w	r3, r3, #3
 80059ba:	f043 0302 	orr.w	r3, r3, #2
 80059be:	81a3      	strh	r3, [r4, #12]
 80059c0:	e7e2      	b.n	8005988 <__smakebuf_r+0xc>
 80059c2:	89a3      	ldrh	r3, [r4, #12]
 80059c4:	6020      	str	r0, [r4, #0]
 80059c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059ca:	81a3      	strh	r3, [r4, #12]
 80059cc:	9b01      	ldr	r3, [sp, #4]
 80059ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80059d2:	b15b      	cbz	r3, 80059ec <__smakebuf_r+0x70>
 80059d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059d8:	4630      	mov	r0, r6
 80059da:	f000 f81d 	bl	8005a18 <_isatty_r>
 80059de:	b128      	cbz	r0, 80059ec <__smakebuf_r+0x70>
 80059e0:	89a3      	ldrh	r3, [r4, #12]
 80059e2:	f023 0303 	bic.w	r3, r3, #3
 80059e6:	f043 0301 	orr.w	r3, r3, #1
 80059ea:	81a3      	strh	r3, [r4, #12]
 80059ec:	89a3      	ldrh	r3, [r4, #12]
 80059ee:	431d      	orrs	r5, r3
 80059f0:	81a5      	strh	r5, [r4, #12]
 80059f2:	e7cf      	b.n	8005994 <__smakebuf_r+0x18>

080059f4 <_fstat_r>:
 80059f4:	b538      	push	{r3, r4, r5, lr}
 80059f6:	4d07      	ldr	r5, [pc, #28]	@ (8005a14 <_fstat_r+0x20>)
 80059f8:	2300      	movs	r3, #0
 80059fa:	4604      	mov	r4, r0
 80059fc:	4608      	mov	r0, r1
 80059fe:	4611      	mov	r1, r2
 8005a00:	602b      	str	r3, [r5, #0]
 8005a02:	f7fb f9ec 	bl	8000dde <_fstat>
 8005a06:	1c43      	adds	r3, r0, #1
 8005a08:	d102      	bne.n	8005a10 <_fstat_r+0x1c>
 8005a0a:	682b      	ldr	r3, [r5, #0]
 8005a0c:	b103      	cbz	r3, 8005a10 <_fstat_r+0x1c>
 8005a0e:	6023      	str	r3, [r4, #0]
 8005a10:	bd38      	pop	{r3, r4, r5, pc}
 8005a12:	bf00      	nop
 8005a14:	200072e4 	.word	0x200072e4

08005a18 <_isatty_r>:
 8005a18:	b538      	push	{r3, r4, r5, lr}
 8005a1a:	4d06      	ldr	r5, [pc, #24]	@ (8005a34 <_isatty_r+0x1c>)
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	4604      	mov	r4, r0
 8005a20:	4608      	mov	r0, r1
 8005a22:	602b      	str	r3, [r5, #0]
 8005a24:	f7fb f9eb 	bl	8000dfe <_isatty>
 8005a28:	1c43      	adds	r3, r0, #1
 8005a2a:	d102      	bne.n	8005a32 <_isatty_r+0x1a>
 8005a2c:	682b      	ldr	r3, [r5, #0]
 8005a2e:	b103      	cbz	r3, 8005a32 <_isatty_r+0x1a>
 8005a30:	6023      	str	r3, [r4, #0]
 8005a32:	bd38      	pop	{r3, r4, r5, pc}
 8005a34:	200072e4 	.word	0x200072e4

08005a38 <_sbrk_r>:
 8005a38:	b538      	push	{r3, r4, r5, lr}
 8005a3a:	4d06      	ldr	r5, [pc, #24]	@ (8005a54 <_sbrk_r+0x1c>)
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	4604      	mov	r4, r0
 8005a40:	4608      	mov	r0, r1
 8005a42:	602b      	str	r3, [r5, #0]
 8005a44:	f7fb f9f4 	bl	8000e30 <_sbrk>
 8005a48:	1c43      	adds	r3, r0, #1
 8005a4a:	d102      	bne.n	8005a52 <_sbrk_r+0x1a>
 8005a4c:	682b      	ldr	r3, [r5, #0]
 8005a4e:	b103      	cbz	r3, 8005a52 <_sbrk_r+0x1a>
 8005a50:	6023      	str	r3, [r4, #0]
 8005a52:	bd38      	pop	{r3, r4, r5, pc}
 8005a54:	200072e4 	.word	0x200072e4

08005a58 <sinf>:
 8005a58:	ee10 3a10 	vmov	r3, s0
 8005a5c:	b507      	push	{r0, r1, r2, lr}
 8005a5e:	4a1f      	ldr	r2, [pc, #124]	@ (8005adc <sinf+0x84>)
 8005a60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d807      	bhi.n	8005a78 <sinf+0x20>
 8005a68:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8005ae0 <sinf+0x88>
 8005a6c:	2000      	movs	r0, #0
 8005a6e:	b003      	add	sp, #12
 8005a70:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a74:	f000 b88e 	b.w	8005b94 <__kernel_sinf>
 8005a78:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005a7c:	d304      	bcc.n	8005a88 <sinf+0x30>
 8005a7e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8005a82:	b003      	add	sp, #12
 8005a84:	f85d fb04 	ldr.w	pc, [sp], #4
 8005a88:	4668      	mov	r0, sp
 8005a8a:	f000 f8cb 	bl	8005c24 <__ieee754_rem_pio2f>
 8005a8e:	f000 0003 	and.w	r0, r0, #3
 8005a92:	2801      	cmp	r0, #1
 8005a94:	d00a      	beq.n	8005aac <sinf+0x54>
 8005a96:	2802      	cmp	r0, #2
 8005a98:	d00f      	beq.n	8005aba <sinf+0x62>
 8005a9a:	b9c0      	cbnz	r0, 8005ace <sinf+0x76>
 8005a9c:	eddd 0a01 	vldr	s1, [sp, #4]
 8005aa0:	ed9d 0a00 	vldr	s0, [sp]
 8005aa4:	2001      	movs	r0, #1
 8005aa6:	f000 f875 	bl	8005b94 <__kernel_sinf>
 8005aaa:	e7ea      	b.n	8005a82 <sinf+0x2a>
 8005aac:	eddd 0a01 	vldr	s1, [sp, #4]
 8005ab0:	ed9d 0a00 	vldr	s0, [sp]
 8005ab4:	f000 f816 	bl	8005ae4 <__kernel_cosf>
 8005ab8:	e7e3      	b.n	8005a82 <sinf+0x2a>
 8005aba:	eddd 0a01 	vldr	s1, [sp, #4]
 8005abe:	ed9d 0a00 	vldr	s0, [sp]
 8005ac2:	2001      	movs	r0, #1
 8005ac4:	f000 f866 	bl	8005b94 <__kernel_sinf>
 8005ac8:	eeb1 0a40 	vneg.f32	s0, s0
 8005acc:	e7d9      	b.n	8005a82 <sinf+0x2a>
 8005ace:	eddd 0a01 	vldr	s1, [sp, #4]
 8005ad2:	ed9d 0a00 	vldr	s0, [sp]
 8005ad6:	f000 f805 	bl	8005ae4 <__kernel_cosf>
 8005ada:	e7f5      	b.n	8005ac8 <sinf+0x70>
 8005adc:	3f490fd8 	.word	0x3f490fd8
 8005ae0:	00000000 	.word	0x00000000

08005ae4 <__kernel_cosf>:
 8005ae4:	ee10 3a10 	vmov	r3, s0
 8005ae8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005aec:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005af0:	eef0 6a40 	vmov.f32	s13, s0
 8005af4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005af8:	d204      	bcs.n	8005b04 <__kernel_cosf+0x20>
 8005afa:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8005afe:	ee17 2a90 	vmov	r2, s15
 8005b02:	b342      	cbz	r2, 8005b56 <__kernel_cosf+0x72>
 8005b04:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8005b08:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8005b74 <__kernel_cosf+0x90>
 8005b0c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8005b78 <__kernel_cosf+0x94>
 8005b10:	4a1a      	ldr	r2, [pc, #104]	@ (8005b7c <__kernel_cosf+0x98>)
 8005b12:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005b16:	4293      	cmp	r3, r2
 8005b18:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005b80 <__kernel_cosf+0x9c>
 8005b1c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005b20:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8005b84 <__kernel_cosf+0xa0>
 8005b24:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005b28:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8005b88 <__kernel_cosf+0xa4>
 8005b2c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005b30:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8005b8c <__kernel_cosf+0xa8>
 8005b34:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005b38:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8005b3c:	ee26 6a07 	vmul.f32	s12, s12, s14
 8005b40:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005b44:	eee7 0a06 	vfma.f32	s1, s14, s12
 8005b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b4c:	d804      	bhi.n	8005b58 <__kernel_cosf+0x74>
 8005b4e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005b52:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005b56:	4770      	bx	lr
 8005b58:	4a0d      	ldr	r2, [pc, #52]	@ (8005b90 <__kernel_cosf+0xac>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	bf9a      	itte	ls
 8005b5e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8005b62:	ee07 3a10 	vmovls	s14, r3
 8005b66:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8005b6a:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005b6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005b72:	e7ec      	b.n	8005b4e <__kernel_cosf+0x6a>
 8005b74:	ad47d74e 	.word	0xad47d74e
 8005b78:	310f74f6 	.word	0x310f74f6
 8005b7c:	3e999999 	.word	0x3e999999
 8005b80:	b493f27c 	.word	0xb493f27c
 8005b84:	37d00d01 	.word	0x37d00d01
 8005b88:	bab60b61 	.word	0xbab60b61
 8005b8c:	3d2aaaab 	.word	0x3d2aaaab
 8005b90:	3f480000 	.word	0x3f480000

08005b94 <__kernel_sinf>:
 8005b94:	ee10 3a10 	vmov	r3, s0
 8005b98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b9c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8005ba0:	d204      	bcs.n	8005bac <__kernel_sinf+0x18>
 8005ba2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005ba6:	ee17 3a90 	vmov	r3, s15
 8005baa:	b35b      	cbz	r3, 8005c04 <__kernel_sinf+0x70>
 8005bac:	ee20 7a00 	vmul.f32	s14, s0, s0
 8005bb0:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8005c08 <__kernel_sinf+0x74>
 8005bb4:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8005c0c <__kernel_sinf+0x78>
 8005bb8:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005bbc:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8005c10 <__kernel_sinf+0x7c>
 8005bc0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005bc4:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8005c14 <__kernel_sinf+0x80>
 8005bc8:	eea7 6a87 	vfma.f32	s12, s15, s14
 8005bcc:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8005c18 <__kernel_sinf+0x84>
 8005bd0:	ee60 6a07 	vmul.f32	s13, s0, s14
 8005bd4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8005bd8:	b930      	cbnz	r0, 8005be8 <__kernel_sinf+0x54>
 8005bda:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8005c1c <__kernel_sinf+0x88>
 8005bde:	eea7 6a27 	vfma.f32	s12, s14, s15
 8005be2:	eea6 0a26 	vfma.f32	s0, s12, s13
 8005be6:	4770      	bx	lr
 8005be8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005bec:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8005bf0:	eee0 7a86 	vfma.f32	s15, s1, s12
 8005bf4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8005bf8:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8005c20 <__kernel_sinf+0x8c>
 8005bfc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8005c00:	ee30 0a60 	vsub.f32	s0, s0, s1
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	2f2ec9d3 	.word	0x2f2ec9d3
 8005c0c:	b2d72f34 	.word	0xb2d72f34
 8005c10:	3638ef1b 	.word	0x3638ef1b
 8005c14:	b9500d01 	.word	0xb9500d01
 8005c18:	3c088889 	.word	0x3c088889
 8005c1c:	be2aaaab 	.word	0xbe2aaaab
 8005c20:	3e2aaaab 	.word	0x3e2aaaab

08005c24 <__ieee754_rem_pio2f>:
 8005c24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c26:	ee10 6a10 	vmov	r6, s0
 8005c2a:	4b88      	ldr	r3, [pc, #544]	@ (8005e4c <__ieee754_rem_pio2f+0x228>)
 8005c2c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8005c30:	429d      	cmp	r5, r3
 8005c32:	b087      	sub	sp, #28
 8005c34:	4604      	mov	r4, r0
 8005c36:	d805      	bhi.n	8005c44 <__ieee754_rem_pio2f+0x20>
 8005c38:	2300      	movs	r3, #0
 8005c3a:	ed80 0a00 	vstr	s0, [r0]
 8005c3e:	6043      	str	r3, [r0, #4]
 8005c40:	2000      	movs	r0, #0
 8005c42:	e022      	b.n	8005c8a <__ieee754_rem_pio2f+0x66>
 8005c44:	4b82      	ldr	r3, [pc, #520]	@ (8005e50 <__ieee754_rem_pio2f+0x22c>)
 8005c46:	429d      	cmp	r5, r3
 8005c48:	d83a      	bhi.n	8005cc0 <__ieee754_rem_pio2f+0x9c>
 8005c4a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005c4e:	2e00      	cmp	r6, #0
 8005c50:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8005e54 <__ieee754_rem_pio2f+0x230>
 8005c54:	4a80      	ldr	r2, [pc, #512]	@ (8005e58 <__ieee754_rem_pio2f+0x234>)
 8005c56:	f023 030f 	bic.w	r3, r3, #15
 8005c5a:	dd18      	ble.n	8005c8e <__ieee754_rem_pio2f+0x6a>
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8005c62:	bf09      	itett	eq
 8005c64:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8005e5c <__ieee754_rem_pio2f+0x238>
 8005c68:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8005e60 <__ieee754_rem_pio2f+0x23c>
 8005c6c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8005e64 <__ieee754_rem_pio2f+0x240>
 8005c70:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8005c74:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8005c78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005c7c:	ed80 7a00 	vstr	s14, [r0]
 8005c80:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005c84:	edc0 7a01 	vstr	s15, [r0, #4]
 8005c88:	2001      	movs	r0, #1
 8005c8a:	b007      	add	sp, #28
 8005c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	ee70 7a07 	vadd.f32	s15, s0, s14
 8005c94:	bf09      	itett	eq
 8005c96:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8005e5c <__ieee754_rem_pio2f+0x238>
 8005c9a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8005e60 <__ieee754_rem_pio2f+0x23c>
 8005c9e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8005e64 <__ieee754_rem_pio2f+0x240>
 8005ca2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8005ca6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005caa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005cae:	ed80 7a00 	vstr	s14, [r0]
 8005cb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cb6:	edc0 7a01 	vstr	s15, [r0, #4]
 8005cba:	f04f 30ff 	mov.w	r0, #4294967295
 8005cbe:	e7e4      	b.n	8005c8a <__ieee754_rem_pio2f+0x66>
 8005cc0:	4b69      	ldr	r3, [pc, #420]	@ (8005e68 <__ieee754_rem_pio2f+0x244>)
 8005cc2:	429d      	cmp	r5, r3
 8005cc4:	d873      	bhi.n	8005dae <__ieee754_rem_pio2f+0x18a>
 8005cc6:	f000 f8dd 	bl	8005e84 <fabsf>
 8005cca:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8005e6c <__ieee754_rem_pio2f+0x248>
 8005cce:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005cd2:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005cd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005cda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005cde:	ee17 0a90 	vmov	r0, s15
 8005ce2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005e54 <__ieee754_rem_pio2f+0x230>
 8005ce6:	eea7 0a67 	vfms.f32	s0, s14, s15
 8005cea:	281f      	cmp	r0, #31
 8005cec:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005e60 <__ieee754_rem_pio2f+0x23c>
 8005cf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cf4:	eeb1 6a47 	vneg.f32	s12, s14
 8005cf8:	ee70 6a67 	vsub.f32	s13, s0, s15
 8005cfc:	ee16 1a90 	vmov	r1, s13
 8005d00:	dc09      	bgt.n	8005d16 <__ieee754_rem_pio2f+0xf2>
 8005d02:	4a5b      	ldr	r2, [pc, #364]	@ (8005e70 <__ieee754_rem_pio2f+0x24c>)
 8005d04:	1e47      	subs	r7, r0, #1
 8005d06:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005d0a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8005d0e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d107      	bne.n	8005d26 <__ieee754_rem_pio2f+0x102>
 8005d16:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8005d1a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8005d1e:	2a08      	cmp	r2, #8
 8005d20:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8005d24:	dc14      	bgt.n	8005d50 <__ieee754_rem_pio2f+0x12c>
 8005d26:	6021      	str	r1, [r4, #0]
 8005d28:	ed94 7a00 	vldr	s14, [r4]
 8005d2c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005d30:	2e00      	cmp	r6, #0
 8005d32:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005d36:	ed84 0a01 	vstr	s0, [r4, #4]
 8005d3a:	daa6      	bge.n	8005c8a <__ieee754_rem_pio2f+0x66>
 8005d3c:	eeb1 7a47 	vneg.f32	s14, s14
 8005d40:	eeb1 0a40 	vneg.f32	s0, s0
 8005d44:	ed84 7a00 	vstr	s14, [r4]
 8005d48:	ed84 0a01 	vstr	s0, [r4, #4]
 8005d4c:	4240      	negs	r0, r0
 8005d4e:	e79c      	b.n	8005c8a <__ieee754_rem_pio2f+0x66>
 8005d50:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8005e5c <__ieee754_rem_pio2f+0x238>
 8005d54:	eef0 6a40 	vmov.f32	s13, s0
 8005d58:	eee6 6a25 	vfma.f32	s13, s12, s11
 8005d5c:	ee70 7a66 	vsub.f32	s15, s0, s13
 8005d60:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005d64:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005e64 <__ieee754_rem_pio2f+0x240>
 8005d68:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8005d6c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8005d70:	ee15 2a90 	vmov	r2, s11
 8005d74:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8005d78:	1a5b      	subs	r3, r3, r1
 8005d7a:	2b19      	cmp	r3, #25
 8005d7c:	dc04      	bgt.n	8005d88 <__ieee754_rem_pio2f+0x164>
 8005d7e:	edc4 5a00 	vstr	s11, [r4]
 8005d82:	eeb0 0a66 	vmov.f32	s0, s13
 8005d86:	e7cf      	b.n	8005d28 <__ieee754_rem_pio2f+0x104>
 8005d88:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8005e74 <__ieee754_rem_pio2f+0x250>
 8005d8c:	eeb0 0a66 	vmov.f32	s0, s13
 8005d90:	eea6 0a25 	vfma.f32	s0, s12, s11
 8005d94:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8005d98:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8005e78 <__ieee754_rem_pio2f+0x254>
 8005d9c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8005da0:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8005da4:	ee30 7a67 	vsub.f32	s14, s0, s15
 8005da8:	ed84 7a00 	vstr	s14, [r4]
 8005dac:	e7bc      	b.n	8005d28 <__ieee754_rem_pio2f+0x104>
 8005dae:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8005db2:	d306      	bcc.n	8005dc2 <__ieee754_rem_pio2f+0x19e>
 8005db4:	ee70 7a40 	vsub.f32	s15, s0, s0
 8005db8:	edc0 7a01 	vstr	s15, [r0, #4]
 8005dbc:	edc0 7a00 	vstr	s15, [r0]
 8005dc0:	e73e      	b.n	8005c40 <__ieee754_rem_pio2f+0x1c>
 8005dc2:	15ea      	asrs	r2, r5, #23
 8005dc4:	3a86      	subs	r2, #134	@ 0x86
 8005dc6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8005dca:	ee07 3a90 	vmov	s15, r3
 8005dce:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005dd2:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8005e7c <__ieee754_rem_pio2f+0x258>
 8005dd6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005dda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005dde:	ed8d 7a03 	vstr	s14, [sp, #12]
 8005de2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005de6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8005dea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005dee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005df2:	ed8d 7a04 	vstr	s14, [sp, #16]
 8005df6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005dfa:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e02:	edcd 7a05 	vstr	s15, [sp, #20]
 8005e06:	d11e      	bne.n	8005e46 <__ieee754_rem_pio2f+0x222>
 8005e08:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8005e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e10:	bf0c      	ite	eq
 8005e12:	2301      	moveq	r3, #1
 8005e14:	2302      	movne	r3, #2
 8005e16:	491a      	ldr	r1, [pc, #104]	@ (8005e80 <__ieee754_rem_pio2f+0x25c>)
 8005e18:	9101      	str	r1, [sp, #4]
 8005e1a:	2102      	movs	r1, #2
 8005e1c:	9100      	str	r1, [sp, #0]
 8005e1e:	a803      	add	r0, sp, #12
 8005e20:	4621      	mov	r1, r4
 8005e22:	f000 f837 	bl	8005e94 <__kernel_rem_pio2f>
 8005e26:	2e00      	cmp	r6, #0
 8005e28:	f6bf af2f 	bge.w	8005c8a <__ieee754_rem_pio2f+0x66>
 8005e2c:	edd4 7a00 	vldr	s15, [r4]
 8005e30:	eef1 7a67 	vneg.f32	s15, s15
 8005e34:	edc4 7a00 	vstr	s15, [r4]
 8005e38:	edd4 7a01 	vldr	s15, [r4, #4]
 8005e3c:	eef1 7a67 	vneg.f32	s15, s15
 8005e40:	edc4 7a01 	vstr	s15, [r4, #4]
 8005e44:	e782      	b.n	8005d4c <__ieee754_rem_pio2f+0x128>
 8005e46:	2303      	movs	r3, #3
 8005e48:	e7e5      	b.n	8005e16 <__ieee754_rem_pio2f+0x1f2>
 8005e4a:	bf00      	nop
 8005e4c:	3f490fd8 	.word	0x3f490fd8
 8005e50:	4016cbe3 	.word	0x4016cbe3
 8005e54:	3fc90f80 	.word	0x3fc90f80
 8005e58:	3fc90fd0 	.word	0x3fc90fd0
 8005e5c:	37354400 	.word	0x37354400
 8005e60:	37354443 	.word	0x37354443
 8005e64:	2e85a308 	.word	0x2e85a308
 8005e68:	43490f80 	.word	0x43490f80
 8005e6c:	3f22f984 	.word	0x3f22f984
 8005e70:	08006550 	.word	0x08006550
 8005e74:	2e85a300 	.word	0x2e85a300
 8005e78:	248d3132 	.word	0x248d3132
 8005e7c:	43800000 	.word	0x43800000
 8005e80:	080065d0 	.word	0x080065d0

08005e84 <fabsf>:
 8005e84:	ee10 3a10 	vmov	r3, s0
 8005e88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e8c:	ee00 3a10 	vmov	s0, r3
 8005e90:	4770      	bx	lr
	...

08005e94 <__kernel_rem_pio2f>:
 8005e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e98:	ed2d 8b04 	vpush	{d8-d9}
 8005e9c:	b0d9      	sub	sp, #356	@ 0x164
 8005e9e:	4690      	mov	r8, r2
 8005ea0:	9001      	str	r0, [sp, #4]
 8005ea2:	4ab9      	ldr	r2, [pc, #740]	@ (8006188 <__kernel_rem_pio2f+0x2f4>)
 8005ea4:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8005ea6:	f118 0f04 	cmn.w	r8, #4
 8005eaa:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8005eae:	460f      	mov	r7, r1
 8005eb0:	f103 3bff 	add.w	fp, r3, #4294967295
 8005eb4:	db27      	blt.n	8005f06 <__kernel_rem_pio2f+0x72>
 8005eb6:	f1b8 0203 	subs.w	r2, r8, #3
 8005eba:	bf48      	it	mi
 8005ebc:	f108 0204 	addmi.w	r2, r8, #4
 8005ec0:	10d2      	asrs	r2, r2, #3
 8005ec2:	1c55      	adds	r5, r2, #1
 8005ec4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8005ec6:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8006198 <__kernel_rem_pio2f+0x304>
 8005eca:	00e8      	lsls	r0, r5, #3
 8005ecc:	eba2 060b 	sub.w	r6, r2, fp
 8005ed0:	9002      	str	r0, [sp, #8]
 8005ed2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8005ed6:	eb0a 0c0b 	add.w	ip, sl, fp
 8005eda:	ac1c      	add	r4, sp, #112	@ 0x70
 8005edc:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8005ee0:	2000      	movs	r0, #0
 8005ee2:	4560      	cmp	r0, ip
 8005ee4:	dd11      	ble.n	8005f0a <__kernel_rem_pio2f+0x76>
 8005ee6:	a91c      	add	r1, sp, #112	@ 0x70
 8005ee8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8005eec:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8005ef0:	f04f 0c00 	mov.w	ip, #0
 8005ef4:	45d4      	cmp	ip, sl
 8005ef6:	dc27      	bgt.n	8005f48 <__kernel_rem_pio2f+0xb4>
 8005ef8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8005efc:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8006198 <__kernel_rem_pio2f+0x304>
 8005f00:	4606      	mov	r6, r0
 8005f02:	2400      	movs	r4, #0
 8005f04:	e016      	b.n	8005f34 <__kernel_rem_pio2f+0xa0>
 8005f06:	2200      	movs	r2, #0
 8005f08:	e7db      	b.n	8005ec2 <__kernel_rem_pio2f+0x2e>
 8005f0a:	42c6      	cmn	r6, r0
 8005f0c:	bf5d      	ittte	pl
 8005f0e:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8005f12:	ee07 1a90 	vmovpl	s15, r1
 8005f16:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8005f1a:	eef0 7a47 	vmovmi.f32	s15, s14
 8005f1e:	ece4 7a01 	vstmia	r4!, {s15}
 8005f22:	3001      	adds	r0, #1
 8005f24:	e7dd      	b.n	8005ee2 <__kernel_rem_pio2f+0x4e>
 8005f26:	ecfe 6a01 	vldmia	lr!, {s13}
 8005f2a:	ed96 7a00 	vldr	s14, [r6]
 8005f2e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005f32:	3401      	adds	r4, #1
 8005f34:	455c      	cmp	r4, fp
 8005f36:	f1a6 0604 	sub.w	r6, r6, #4
 8005f3a:	ddf4      	ble.n	8005f26 <__kernel_rem_pio2f+0x92>
 8005f3c:	ece9 7a01 	vstmia	r9!, {s15}
 8005f40:	f10c 0c01 	add.w	ip, ip, #1
 8005f44:	3004      	adds	r0, #4
 8005f46:	e7d5      	b.n	8005ef4 <__kernel_rem_pio2f+0x60>
 8005f48:	a908      	add	r1, sp, #32
 8005f4a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005f4e:	9104      	str	r1, [sp, #16]
 8005f50:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8005f52:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8006194 <__kernel_rem_pio2f+0x300>
 8005f56:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8006190 <__kernel_rem_pio2f+0x2fc>
 8005f5a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8005f5e:	9203      	str	r2, [sp, #12]
 8005f60:	4654      	mov	r4, sl
 8005f62:	00a2      	lsls	r2, r4, #2
 8005f64:	9205      	str	r2, [sp, #20]
 8005f66:	aa58      	add	r2, sp, #352	@ 0x160
 8005f68:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8005f6c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8005f70:	a944      	add	r1, sp, #272	@ 0x110
 8005f72:	aa08      	add	r2, sp, #32
 8005f74:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8005f78:	4694      	mov	ip, r2
 8005f7a:	4626      	mov	r6, r4
 8005f7c:	2e00      	cmp	r6, #0
 8005f7e:	f1a0 0004 	sub.w	r0, r0, #4
 8005f82:	dc4c      	bgt.n	800601e <__kernel_rem_pio2f+0x18a>
 8005f84:	4628      	mov	r0, r5
 8005f86:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005f8a:	f000 f9f5 	bl	8006378 <scalbnf>
 8005f8e:	eeb0 8a40 	vmov.f32	s16, s0
 8005f92:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8005f96:	ee28 0a00 	vmul.f32	s0, s16, s0
 8005f9a:	f000 fa53 	bl	8006444 <floorf>
 8005f9e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8005fa2:	eea0 8a67 	vfms.f32	s16, s0, s15
 8005fa6:	2d00      	cmp	r5, #0
 8005fa8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005fac:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8005fb0:	ee17 9a90 	vmov	r9, s15
 8005fb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005fb8:	ee38 8a67 	vsub.f32	s16, s16, s15
 8005fbc:	dd41      	ble.n	8006042 <__kernel_rem_pio2f+0x1ae>
 8005fbe:	f104 3cff 	add.w	ip, r4, #4294967295
 8005fc2:	a908      	add	r1, sp, #32
 8005fc4:	f1c5 0e08 	rsb	lr, r5, #8
 8005fc8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8005fcc:	fa46 f00e 	asr.w	r0, r6, lr
 8005fd0:	4481      	add	r9, r0
 8005fd2:	fa00 f00e 	lsl.w	r0, r0, lr
 8005fd6:	1a36      	subs	r6, r6, r0
 8005fd8:	f1c5 0007 	rsb	r0, r5, #7
 8005fdc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8005fe0:	4106      	asrs	r6, r0
 8005fe2:	2e00      	cmp	r6, #0
 8005fe4:	dd3c      	ble.n	8006060 <__kernel_rem_pio2f+0x1cc>
 8005fe6:	f04f 0e00 	mov.w	lr, #0
 8005fea:	f109 0901 	add.w	r9, r9, #1
 8005fee:	4670      	mov	r0, lr
 8005ff0:	4574      	cmp	r4, lr
 8005ff2:	dc68      	bgt.n	80060c6 <__kernel_rem_pio2f+0x232>
 8005ff4:	2d00      	cmp	r5, #0
 8005ff6:	dd03      	ble.n	8006000 <__kernel_rem_pio2f+0x16c>
 8005ff8:	2d01      	cmp	r5, #1
 8005ffa:	d074      	beq.n	80060e6 <__kernel_rem_pio2f+0x252>
 8005ffc:	2d02      	cmp	r5, #2
 8005ffe:	d07d      	beq.n	80060fc <__kernel_rem_pio2f+0x268>
 8006000:	2e02      	cmp	r6, #2
 8006002:	d12d      	bne.n	8006060 <__kernel_rem_pio2f+0x1cc>
 8006004:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006008:	ee30 8a48 	vsub.f32	s16, s0, s16
 800600c:	b340      	cbz	r0, 8006060 <__kernel_rem_pio2f+0x1cc>
 800600e:	4628      	mov	r0, r5
 8006010:	9306      	str	r3, [sp, #24]
 8006012:	f000 f9b1 	bl	8006378 <scalbnf>
 8006016:	9b06      	ldr	r3, [sp, #24]
 8006018:	ee38 8a40 	vsub.f32	s16, s16, s0
 800601c:	e020      	b.n	8006060 <__kernel_rem_pio2f+0x1cc>
 800601e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8006022:	3e01      	subs	r6, #1
 8006024:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800602c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006030:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006034:	ecac 0a01 	vstmia	ip!, {s0}
 8006038:	ed90 0a00 	vldr	s0, [r0]
 800603c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006040:	e79c      	b.n	8005f7c <__kernel_rem_pio2f+0xe8>
 8006042:	d105      	bne.n	8006050 <__kernel_rem_pio2f+0x1bc>
 8006044:	1e60      	subs	r0, r4, #1
 8006046:	a908      	add	r1, sp, #32
 8006048:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800604c:	11f6      	asrs	r6, r6, #7
 800604e:	e7c8      	b.n	8005fe2 <__kernel_rem_pio2f+0x14e>
 8006050:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006054:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800605c:	da31      	bge.n	80060c2 <__kernel_rem_pio2f+0x22e>
 800605e:	2600      	movs	r6, #0
 8006060:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006068:	f040 8098 	bne.w	800619c <__kernel_rem_pio2f+0x308>
 800606c:	1e60      	subs	r0, r4, #1
 800606e:	2200      	movs	r2, #0
 8006070:	4550      	cmp	r0, sl
 8006072:	da4b      	bge.n	800610c <__kernel_rem_pio2f+0x278>
 8006074:	2a00      	cmp	r2, #0
 8006076:	d065      	beq.n	8006144 <__kernel_rem_pio2f+0x2b0>
 8006078:	3c01      	subs	r4, #1
 800607a:	ab08      	add	r3, sp, #32
 800607c:	3d08      	subs	r5, #8
 800607e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d0f8      	beq.n	8006078 <__kernel_rem_pio2f+0x1e4>
 8006086:	4628      	mov	r0, r5
 8006088:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800608c:	f000 f974 	bl	8006378 <scalbnf>
 8006090:	1c63      	adds	r3, r4, #1
 8006092:	aa44      	add	r2, sp, #272	@ 0x110
 8006094:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8006194 <__kernel_rem_pio2f+0x300>
 8006098:	0099      	lsls	r1, r3, #2
 800609a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800609e:	4623      	mov	r3, r4
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	f280 80a9 	bge.w	80061f8 <__kernel_rem_pio2f+0x364>
 80060a6:	4623      	mov	r3, r4
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f2c0 80c7 	blt.w	800623c <__kernel_rem_pio2f+0x3a8>
 80060ae:	aa44      	add	r2, sp, #272	@ 0x110
 80060b0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80060b4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800618c <__kernel_rem_pio2f+0x2f8>
 80060b8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8006198 <__kernel_rem_pio2f+0x304>
 80060bc:	2000      	movs	r0, #0
 80060be:	1ae2      	subs	r2, r4, r3
 80060c0:	e0b1      	b.n	8006226 <__kernel_rem_pio2f+0x392>
 80060c2:	2602      	movs	r6, #2
 80060c4:	e78f      	b.n	8005fe6 <__kernel_rem_pio2f+0x152>
 80060c6:	f852 1b04 	ldr.w	r1, [r2], #4
 80060ca:	b948      	cbnz	r0, 80060e0 <__kernel_rem_pio2f+0x24c>
 80060cc:	b121      	cbz	r1, 80060d8 <__kernel_rem_pio2f+0x244>
 80060ce:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80060d2:	f842 1c04 	str.w	r1, [r2, #-4]
 80060d6:	2101      	movs	r1, #1
 80060d8:	f10e 0e01 	add.w	lr, lr, #1
 80060dc:	4608      	mov	r0, r1
 80060de:	e787      	b.n	8005ff0 <__kernel_rem_pio2f+0x15c>
 80060e0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80060e4:	e7f5      	b.n	80060d2 <__kernel_rem_pio2f+0x23e>
 80060e6:	f104 3cff 	add.w	ip, r4, #4294967295
 80060ea:	aa08      	add	r2, sp, #32
 80060ec:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80060f0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80060f4:	a908      	add	r1, sp, #32
 80060f6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80060fa:	e781      	b.n	8006000 <__kernel_rem_pio2f+0x16c>
 80060fc:	f104 3cff 	add.w	ip, r4, #4294967295
 8006100:	aa08      	add	r2, sp, #32
 8006102:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8006106:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800610a:	e7f3      	b.n	80060f4 <__kernel_rem_pio2f+0x260>
 800610c:	a908      	add	r1, sp, #32
 800610e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8006112:	3801      	subs	r0, #1
 8006114:	430a      	orrs	r2, r1
 8006116:	e7ab      	b.n	8006070 <__kernel_rem_pio2f+0x1dc>
 8006118:	3201      	adds	r2, #1
 800611a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800611e:	2e00      	cmp	r6, #0
 8006120:	d0fa      	beq.n	8006118 <__kernel_rem_pio2f+0x284>
 8006122:	9905      	ldr	r1, [sp, #20]
 8006124:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8006128:	eb0d 0001 	add.w	r0, sp, r1
 800612c:	18e6      	adds	r6, r4, r3
 800612e:	a91c      	add	r1, sp, #112	@ 0x70
 8006130:	f104 0c01 	add.w	ip, r4, #1
 8006134:	384c      	subs	r0, #76	@ 0x4c
 8006136:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800613a:	4422      	add	r2, r4
 800613c:	4562      	cmp	r2, ip
 800613e:	da04      	bge.n	800614a <__kernel_rem_pio2f+0x2b6>
 8006140:	4614      	mov	r4, r2
 8006142:	e70e      	b.n	8005f62 <__kernel_rem_pio2f+0xce>
 8006144:	9804      	ldr	r0, [sp, #16]
 8006146:	2201      	movs	r2, #1
 8006148:	e7e7      	b.n	800611a <__kernel_rem_pio2f+0x286>
 800614a:	9903      	ldr	r1, [sp, #12]
 800614c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006150:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8006154:	9105      	str	r1, [sp, #20]
 8006156:	ee07 1a90 	vmov	s15, r1
 800615a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800615e:	2400      	movs	r4, #0
 8006160:	ece6 7a01 	vstmia	r6!, {s15}
 8006164:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8006198 <__kernel_rem_pio2f+0x304>
 8006168:	46b1      	mov	r9, r6
 800616a:	455c      	cmp	r4, fp
 800616c:	dd04      	ble.n	8006178 <__kernel_rem_pio2f+0x2e4>
 800616e:	ece0 7a01 	vstmia	r0!, {s15}
 8006172:	f10c 0c01 	add.w	ip, ip, #1
 8006176:	e7e1      	b.n	800613c <__kernel_rem_pio2f+0x2a8>
 8006178:	ecfe 6a01 	vldmia	lr!, {s13}
 800617c:	ed39 7a01 	vldmdb	r9!, {s14}
 8006180:	3401      	adds	r4, #1
 8006182:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006186:	e7f0      	b.n	800616a <__kernel_rem_pio2f+0x2d6>
 8006188:	08006914 	.word	0x08006914
 800618c:	080068e8 	.word	0x080068e8
 8006190:	43800000 	.word	0x43800000
 8006194:	3b800000 	.word	0x3b800000
 8006198:	00000000 	.word	0x00000000
 800619c:	9b02      	ldr	r3, [sp, #8]
 800619e:	eeb0 0a48 	vmov.f32	s0, s16
 80061a2:	eba3 0008 	sub.w	r0, r3, r8
 80061a6:	f000 f8e7 	bl	8006378 <scalbnf>
 80061aa:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8006190 <__kernel_rem_pio2f+0x2fc>
 80061ae:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80061b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061b6:	db19      	blt.n	80061ec <__kernel_rem_pio2f+0x358>
 80061b8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8006194 <__kernel_rem_pio2f+0x300>
 80061bc:	ee60 7a27 	vmul.f32	s15, s0, s15
 80061c0:	aa08      	add	r2, sp, #32
 80061c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80061c6:	3508      	adds	r5, #8
 80061c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061cc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80061d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80061d4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80061d8:	ee10 3a10 	vmov	r3, s0
 80061dc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80061e0:	ee17 3a90 	vmov	r3, s15
 80061e4:	3401      	adds	r4, #1
 80061e6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80061ea:	e74c      	b.n	8006086 <__kernel_rem_pio2f+0x1f2>
 80061ec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80061f0:	aa08      	add	r2, sp, #32
 80061f2:	ee10 3a10 	vmov	r3, s0
 80061f6:	e7f6      	b.n	80061e6 <__kernel_rem_pio2f+0x352>
 80061f8:	a808      	add	r0, sp, #32
 80061fa:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80061fe:	9001      	str	r0, [sp, #4]
 8006200:	ee07 0a90 	vmov	s15, r0
 8006204:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006208:	3b01      	subs	r3, #1
 800620a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800620e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006212:	ed62 7a01 	vstmdb	r2!, {s15}
 8006216:	e743      	b.n	80060a0 <__kernel_rem_pio2f+0x20c>
 8006218:	ecfc 6a01 	vldmia	ip!, {s13}
 800621c:	ecb5 7a01 	vldmia	r5!, {s14}
 8006220:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006224:	3001      	adds	r0, #1
 8006226:	4550      	cmp	r0, sl
 8006228:	dc01      	bgt.n	800622e <__kernel_rem_pio2f+0x39a>
 800622a:	4282      	cmp	r2, r0
 800622c:	daf4      	bge.n	8006218 <__kernel_rem_pio2f+0x384>
 800622e:	a858      	add	r0, sp, #352	@ 0x160
 8006230:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006234:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8006238:	3b01      	subs	r3, #1
 800623a:	e735      	b.n	80060a8 <__kernel_rem_pio2f+0x214>
 800623c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800623e:	2b02      	cmp	r3, #2
 8006240:	dc09      	bgt.n	8006256 <__kernel_rem_pio2f+0x3c2>
 8006242:	2b00      	cmp	r3, #0
 8006244:	dc2b      	bgt.n	800629e <__kernel_rem_pio2f+0x40a>
 8006246:	d044      	beq.n	80062d2 <__kernel_rem_pio2f+0x43e>
 8006248:	f009 0007 	and.w	r0, r9, #7
 800624c:	b059      	add	sp, #356	@ 0x164
 800624e:	ecbd 8b04 	vpop	{d8-d9}
 8006252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006256:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8006258:	2b03      	cmp	r3, #3
 800625a:	d1f5      	bne.n	8006248 <__kernel_rem_pio2f+0x3b4>
 800625c:	aa30      	add	r2, sp, #192	@ 0xc0
 800625e:	1f0b      	subs	r3, r1, #4
 8006260:	4413      	add	r3, r2
 8006262:	461a      	mov	r2, r3
 8006264:	4620      	mov	r0, r4
 8006266:	2800      	cmp	r0, #0
 8006268:	f1a2 0204 	sub.w	r2, r2, #4
 800626c:	dc52      	bgt.n	8006314 <__kernel_rem_pio2f+0x480>
 800626e:	4622      	mov	r2, r4
 8006270:	2a01      	cmp	r2, #1
 8006272:	f1a3 0304 	sub.w	r3, r3, #4
 8006276:	dc5d      	bgt.n	8006334 <__kernel_rem_pio2f+0x4a0>
 8006278:	ab30      	add	r3, sp, #192	@ 0xc0
 800627a:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8006198 <__kernel_rem_pio2f+0x304>
 800627e:	440b      	add	r3, r1
 8006280:	2c01      	cmp	r4, #1
 8006282:	dc67      	bgt.n	8006354 <__kernel_rem_pio2f+0x4c0>
 8006284:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8006288:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800628c:	2e00      	cmp	r6, #0
 800628e:	d167      	bne.n	8006360 <__kernel_rem_pio2f+0x4cc>
 8006290:	edc7 6a00 	vstr	s13, [r7]
 8006294:	ed87 7a01 	vstr	s14, [r7, #4]
 8006298:	edc7 7a02 	vstr	s15, [r7, #8]
 800629c:	e7d4      	b.n	8006248 <__kernel_rem_pio2f+0x3b4>
 800629e:	ab30      	add	r3, sp, #192	@ 0xc0
 80062a0:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8006198 <__kernel_rem_pio2f+0x304>
 80062a4:	440b      	add	r3, r1
 80062a6:	4622      	mov	r2, r4
 80062a8:	2a00      	cmp	r2, #0
 80062aa:	da24      	bge.n	80062f6 <__kernel_rem_pio2f+0x462>
 80062ac:	b34e      	cbz	r6, 8006302 <__kernel_rem_pio2f+0x46e>
 80062ae:	eef1 7a47 	vneg.f32	s15, s14
 80062b2:	edc7 7a00 	vstr	s15, [r7]
 80062b6:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80062ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80062be:	aa31      	add	r2, sp, #196	@ 0xc4
 80062c0:	2301      	movs	r3, #1
 80062c2:	429c      	cmp	r4, r3
 80062c4:	da20      	bge.n	8006308 <__kernel_rem_pio2f+0x474>
 80062c6:	b10e      	cbz	r6, 80062cc <__kernel_rem_pio2f+0x438>
 80062c8:	eef1 7a67 	vneg.f32	s15, s15
 80062cc:	edc7 7a01 	vstr	s15, [r7, #4]
 80062d0:	e7ba      	b.n	8006248 <__kernel_rem_pio2f+0x3b4>
 80062d2:	ab30      	add	r3, sp, #192	@ 0xc0
 80062d4:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8006198 <__kernel_rem_pio2f+0x304>
 80062d8:	440b      	add	r3, r1
 80062da:	2c00      	cmp	r4, #0
 80062dc:	da05      	bge.n	80062ea <__kernel_rem_pio2f+0x456>
 80062de:	b10e      	cbz	r6, 80062e4 <__kernel_rem_pio2f+0x450>
 80062e0:	eef1 7a67 	vneg.f32	s15, s15
 80062e4:	edc7 7a00 	vstr	s15, [r7]
 80062e8:	e7ae      	b.n	8006248 <__kernel_rem_pio2f+0x3b4>
 80062ea:	ed33 7a01 	vldmdb	r3!, {s14}
 80062ee:	3c01      	subs	r4, #1
 80062f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80062f4:	e7f1      	b.n	80062da <__kernel_rem_pio2f+0x446>
 80062f6:	ed73 7a01 	vldmdb	r3!, {s15}
 80062fa:	3a01      	subs	r2, #1
 80062fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006300:	e7d2      	b.n	80062a8 <__kernel_rem_pio2f+0x414>
 8006302:	eef0 7a47 	vmov.f32	s15, s14
 8006306:	e7d4      	b.n	80062b2 <__kernel_rem_pio2f+0x41e>
 8006308:	ecb2 7a01 	vldmia	r2!, {s14}
 800630c:	3301      	adds	r3, #1
 800630e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006312:	e7d6      	b.n	80062c2 <__kernel_rem_pio2f+0x42e>
 8006314:	edd2 7a00 	vldr	s15, [r2]
 8006318:	edd2 6a01 	vldr	s13, [r2, #4]
 800631c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006320:	3801      	subs	r0, #1
 8006322:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006326:	ed82 7a00 	vstr	s14, [r2]
 800632a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800632e:	edc2 7a01 	vstr	s15, [r2, #4]
 8006332:	e798      	b.n	8006266 <__kernel_rem_pio2f+0x3d2>
 8006334:	edd3 7a00 	vldr	s15, [r3]
 8006338:	edd3 6a01 	vldr	s13, [r3, #4]
 800633c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006340:	3a01      	subs	r2, #1
 8006342:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006346:	ed83 7a00 	vstr	s14, [r3]
 800634a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800634e:	edc3 7a01 	vstr	s15, [r3, #4]
 8006352:	e78d      	b.n	8006270 <__kernel_rem_pio2f+0x3dc>
 8006354:	ed33 7a01 	vldmdb	r3!, {s14}
 8006358:	3c01      	subs	r4, #1
 800635a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800635e:	e78f      	b.n	8006280 <__kernel_rem_pio2f+0x3ec>
 8006360:	eef1 6a66 	vneg.f32	s13, s13
 8006364:	eeb1 7a47 	vneg.f32	s14, s14
 8006368:	edc7 6a00 	vstr	s13, [r7]
 800636c:	ed87 7a01 	vstr	s14, [r7, #4]
 8006370:	eef1 7a67 	vneg.f32	s15, s15
 8006374:	e790      	b.n	8006298 <__kernel_rem_pio2f+0x404>
 8006376:	bf00      	nop

08006378 <scalbnf>:
 8006378:	ee10 3a10 	vmov	r3, s0
 800637c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8006380:	d02b      	beq.n	80063da <scalbnf+0x62>
 8006382:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006386:	d302      	bcc.n	800638e <scalbnf+0x16>
 8006388:	ee30 0a00 	vadd.f32	s0, s0, s0
 800638c:	4770      	bx	lr
 800638e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8006392:	d123      	bne.n	80063dc <scalbnf+0x64>
 8006394:	4b24      	ldr	r3, [pc, #144]	@ (8006428 <scalbnf+0xb0>)
 8006396:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800642c <scalbnf+0xb4>
 800639a:	4298      	cmp	r0, r3
 800639c:	ee20 0a27 	vmul.f32	s0, s0, s15
 80063a0:	db17      	blt.n	80063d2 <scalbnf+0x5a>
 80063a2:	ee10 3a10 	vmov	r3, s0
 80063a6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80063aa:	3a19      	subs	r2, #25
 80063ac:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80063b0:	4288      	cmp	r0, r1
 80063b2:	dd15      	ble.n	80063e0 <scalbnf+0x68>
 80063b4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006430 <scalbnf+0xb8>
 80063b8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8006434 <scalbnf+0xbc>
 80063bc:	ee10 3a10 	vmov	r3, s0
 80063c0:	eeb0 7a67 	vmov.f32	s14, s15
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	bfb8      	it	lt
 80063c8:	eef0 7a66 	vmovlt.f32	s15, s13
 80063cc:	ee27 0a87 	vmul.f32	s0, s15, s14
 80063d0:	4770      	bx	lr
 80063d2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006438 <scalbnf+0xc0>
 80063d6:	ee27 0a80 	vmul.f32	s0, s15, s0
 80063da:	4770      	bx	lr
 80063dc:	0dd2      	lsrs	r2, r2, #23
 80063de:	e7e5      	b.n	80063ac <scalbnf+0x34>
 80063e0:	4410      	add	r0, r2
 80063e2:	28fe      	cmp	r0, #254	@ 0xfe
 80063e4:	dce6      	bgt.n	80063b4 <scalbnf+0x3c>
 80063e6:	2800      	cmp	r0, #0
 80063e8:	dd06      	ble.n	80063f8 <scalbnf+0x80>
 80063ea:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80063ee:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80063f2:	ee00 3a10 	vmov	s0, r3
 80063f6:	4770      	bx	lr
 80063f8:	f110 0f16 	cmn.w	r0, #22
 80063fc:	da09      	bge.n	8006412 <scalbnf+0x9a>
 80063fe:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006438 <scalbnf+0xc0>
 8006402:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800643c <scalbnf+0xc4>
 8006406:	ee10 3a10 	vmov	r3, s0
 800640a:	eeb0 7a67 	vmov.f32	s14, s15
 800640e:	2b00      	cmp	r3, #0
 8006410:	e7d9      	b.n	80063c6 <scalbnf+0x4e>
 8006412:	3019      	adds	r0, #25
 8006414:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006418:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800641c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006440 <scalbnf+0xc8>
 8006420:	ee07 3a90 	vmov	s15, r3
 8006424:	e7d7      	b.n	80063d6 <scalbnf+0x5e>
 8006426:	bf00      	nop
 8006428:	ffff3cb0 	.word	0xffff3cb0
 800642c:	4c000000 	.word	0x4c000000
 8006430:	7149f2ca 	.word	0x7149f2ca
 8006434:	f149f2ca 	.word	0xf149f2ca
 8006438:	0da24260 	.word	0x0da24260
 800643c:	8da24260 	.word	0x8da24260
 8006440:	33000000 	.word	0x33000000

08006444 <floorf>:
 8006444:	ee10 3a10 	vmov	r3, s0
 8006448:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800644c:	3a7f      	subs	r2, #127	@ 0x7f
 800644e:	2a16      	cmp	r2, #22
 8006450:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006454:	dc2b      	bgt.n	80064ae <floorf+0x6a>
 8006456:	2a00      	cmp	r2, #0
 8006458:	da12      	bge.n	8006480 <floorf+0x3c>
 800645a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80064c0 <floorf+0x7c>
 800645e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006462:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800646a:	dd06      	ble.n	800647a <floorf+0x36>
 800646c:	2b00      	cmp	r3, #0
 800646e:	da24      	bge.n	80064ba <floorf+0x76>
 8006470:	2900      	cmp	r1, #0
 8006472:	4b14      	ldr	r3, [pc, #80]	@ (80064c4 <floorf+0x80>)
 8006474:	bf08      	it	eq
 8006476:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800647a:	ee00 3a10 	vmov	s0, r3
 800647e:	4770      	bx	lr
 8006480:	4911      	ldr	r1, [pc, #68]	@ (80064c8 <floorf+0x84>)
 8006482:	4111      	asrs	r1, r2
 8006484:	420b      	tst	r3, r1
 8006486:	d0fa      	beq.n	800647e <floorf+0x3a>
 8006488:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80064c0 <floorf+0x7c>
 800648c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006490:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006498:	ddef      	ble.n	800647a <floorf+0x36>
 800649a:	2b00      	cmp	r3, #0
 800649c:	bfbe      	ittt	lt
 800649e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80064a2:	fa40 f202 	asrlt.w	r2, r0, r2
 80064a6:	189b      	addlt	r3, r3, r2
 80064a8:	ea23 0301 	bic.w	r3, r3, r1
 80064ac:	e7e5      	b.n	800647a <floorf+0x36>
 80064ae:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80064b2:	d3e4      	bcc.n	800647e <floorf+0x3a>
 80064b4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80064b8:	4770      	bx	lr
 80064ba:	2300      	movs	r3, #0
 80064bc:	e7dd      	b.n	800647a <floorf+0x36>
 80064be:	bf00      	nop
 80064c0:	7149f2ca 	.word	0x7149f2ca
 80064c4:	bf800000 	.word	0xbf800000
 80064c8:	007fffff 	.word	0x007fffff

080064cc <_init>:
 80064cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064ce:	bf00      	nop
 80064d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064d2:	bc08      	pop	{r3}
 80064d4:	469e      	mov	lr, r3
 80064d6:	4770      	bx	lr

080064d8 <_fini>:
 80064d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064da:	bf00      	nop
 80064dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064de:	bc08      	pop	{r3}
 80064e0:	469e      	mov	lr, r3
 80064e2:	4770      	bx	lr
