Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 21:02:40 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.659     -235.404                     95                  685        0.140        0.000                      0                  685        4.500        0.000                       0                   283  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.659     -235.404                     95                  685        0.140        0.000                      0                  685        4.500        0.000                       0                   283  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           95  Failing Endpoints,  Worst Slack       -3.659ns,  Total Violation     -235.404ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.659ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.419ns  (logic 5.414ns (40.345%)  route 8.005ns (59.655%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.135    alu_auto/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/Q
                         net (fo=10, routed)          0.686     6.340    alu_auto/alu/multiplier/Q[39]
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.464 r  alu_auto/alu/multiplier/p0_i_54/O
                         net (fo=2, routed)           0.720     7.184    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[49]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  alu_auto/alu/multiplier/p0_i_29/O
                         net (fo=4, routed)           0.339     7.647    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[38]_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.771 r  alu_auto/alu/multiplier/p0_i_30/O
                         net (fo=2, routed)           0.175     7.947    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.071 r  alu_auto/alu/multiplier/p0_i_3/O
                         net (fo=1, routed)           0.542     8.613    alu_auto/alu/multiplier/M_alu_y[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    12.269 r  alu_auto/alu/multiplier/p0/P[0]
                         net (fo=2, routed)           0.683    12.952    alu_auto/alu/multiplier/p0_n_105
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    13.076 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8/O
                         net (fo=3, routed)           0.594    13.670    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.794 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_replica/O
                         net (fo=22, routed)          0.961    14.755    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_n_0_repN
    SLICE_X52Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.879 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2/O
                         net (fo=21, routed)          0.914    15.793    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.917 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2/O
                         net (fo=3, routed)           0.689    16.606    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.730 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6/O
                         net (fo=1, routed)           0.939    17.669    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.793 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=55, routed)          0.761    18.555    alu_auto/alu_n_83
    SLICE_X54Y25         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.435    14.840    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[45]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y25         FDRE (Setup_fdre_C_CE)      -0.169    14.895    alu_auto/FSM_onehot_M_testCase_q_reg[45]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                 -3.659    

Slack (VIOLATED) :        -3.654ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 5.414ns (40.462%)  route 7.967ns (59.538%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.135    alu_auto/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/Q
                         net (fo=10, routed)          0.686     6.340    alu_auto/alu/multiplier/Q[39]
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.464 r  alu_auto/alu/multiplier/p0_i_54/O
                         net (fo=2, routed)           0.720     7.184    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[49]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  alu_auto/alu/multiplier/p0_i_29/O
                         net (fo=4, routed)           0.339     7.647    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[38]_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.771 r  alu_auto/alu/multiplier/p0_i_30/O
                         net (fo=2, routed)           0.175     7.947    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.071 r  alu_auto/alu/multiplier/p0_i_3/O
                         net (fo=1, routed)           0.542     8.613    alu_auto/alu/multiplier/M_alu_y[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    12.269 r  alu_auto/alu/multiplier/p0/P[0]
                         net (fo=2, routed)           0.683    12.952    alu_auto/alu/multiplier/p0_n_105
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    13.076 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8/O
                         net (fo=3, routed)           0.594    13.670    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.794 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_replica/O
                         net (fo=22, routed)          0.961    14.755    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_n_0_repN
    SLICE_X52Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.879 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2/O
                         net (fo=21, routed)          0.914    15.793    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.917 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2/O
                         net (fo=3, routed)           0.689    16.606    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.730 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6/O
                         net (fo=1, routed)           0.939    17.669    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.793 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=55, routed)          0.723    18.516    alu_auto/alu_n_83
    SLICE_X55Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.438    14.843    alu_auto/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[14]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X55Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.862    alu_auto/FSM_onehot_M_testCase_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -18.516    
  -------------------------------------------------------------------
                         slack                                 -3.654    

Slack (VIOLATED) :        -3.654ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 5.414ns (40.462%)  route 7.967ns (59.538%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.135    alu_auto/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/Q
                         net (fo=10, routed)          0.686     6.340    alu_auto/alu/multiplier/Q[39]
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.464 r  alu_auto/alu/multiplier/p0_i_54/O
                         net (fo=2, routed)           0.720     7.184    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[49]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  alu_auto/alu/multiplier/p0_i_29/O
                         net (fo=4, routed)           0.339     7.647    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[38]_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.771 r  alu_auto/alu/multiplier/p0_i_30/O
                         net (fo=2, routed)           0.175     7.947    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.071 r  alu_auto/alu/multiplier/p0_i_3/O
                         net (fo=1, routed)           0.542     8.613    alu_auto/alu/multiplier/M_alu_y[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    12.269 r  alu_auto/alu/multiplier/p0/P[0]
                         net (fo=2, routed)           0.683    12.952    alu_auto/alu/multiplier/p0_n_105
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    13.076 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8/O
                         net (fo=3, routed)           0.594    13.670    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.794 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_replica/O
                         net (fo=22, routed)          0.961    14.755    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_n_0_repN
    SLICE_X52Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.879 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2/O
                         net (fo=21, routed)          0.914    15.793    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.917 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2/O
                         net (fo=3, routed)           0.689    16.606    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.730 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6/O
                         net (fo=1, routed)           0.939    17.669    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.793 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=55, routed)          0.723    18.516    alu_auto/alu_n_83
    SLICE_X55Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.438    14.843    alu_auto/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[15]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X55Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.862    alu_auto/FSM_onehot_M_testCase_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -18.516    
  -------------------------------------------------------------------
                         slack                                 -3.654    

Slack (VIOLATED) :        -3.654ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 5.414ns (40.462%)  route 7.967ns (59.538%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.135    alu_auto/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/Q
                         net (fo=10, routed)          0.686     6.340    alu_auto/alu/multiplier/Q[39]
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.464 r  alu_auto/alu/multiplier/p0_i_54/O
                         net (fo=2, routed)           0.720     7.184    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[49]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  alu_auto/alu/multiplier/p0_i_29/O
                         net (fo=4, routed)           0.339     7.647    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[38]_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.771 r  alu_auto/alu/multiplier/p0_i_30/O
                         net (fo=2, routed)           0.175     7.947    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.071 r  alu_auto/alu/multiplier/p0_i_3/O
                         net (fo=1, routed)           0.542     8.613    alu_auto/alu/multiplier/M_alu_y[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    12.269 r  alu_auto/alu/multiplier/p0/P[0]
                         net (fo=2, routed)           0.683    12.952    alu_auto/alu/multiplier/p0_n_105
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    13.076 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8/O
                         net (fo=3, routed)           0.594    13.670    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.794 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_replica/O
                         net (fo=22, routed)          0.961    14.755    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_n_0_repN
    SLICE_X52Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.879 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2/O
                         net (fo=21, routed)          0.914    15.793    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.917 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2/O
                         net (fo=3, routed)           0.689    16.606    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.730 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6/O
                         net (fo=1, routed)           0.939    17.669    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.793 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=55, routed)          0.723    18.516    alu_auto/alu_n_83
    SLICE_X55Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.438    14.843    alu_auto/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[19]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X55Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.862    alu_auto/FSM_onehot_M_testCase_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -18.516    
  -------------------------------------------------------------------
                         slack                                 -3.654    

Slack (VIOLATED) :        -3.654ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 5.414ns (40.462%)  route 7.967ns (59.538%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.135    alu_auto/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/Q
                         net (fo=10, routed)          0.686     6.340    alu_auto/alu/multiplier/Q[39]
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.464 r  alu_auto/alu/multiplier/p0_i_54/O
                         net (fo=2, routed)           0.720     7.184    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[49]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  alu_auto/alu/multiplier/p0_i_29/O
                         net (fo=4, routed)           0.339     7.647    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[38]_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.771 r  alu_auto/alu/multiplier/p0_i_30/O
                         net (fo=2, routed)           0.175     7.947    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.071 r  alu_auto/alu/multiplier/p0_i_3/O
                         net (fo=1, routed)           0.542     8.613    alu_auto/alu/multiplier/M_alu_y[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    12.269 r  alu_auto/alu/multiplier/p0/P[0]
                         net (fo=2, routed)           0.683    12.952    alu_auto/alu/multiplier/p0_n_105
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    13.076 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8/O
                         net (fo=3, routed)           0.594    13.670    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.794 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_replica/O
                         net (fo=22, routed)          0.961    14.755    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_n_0_repN
    SLICE_X52Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.879 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2/O
                         net (fo=21, routed)          0.914    15.793    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.917 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2/O
                         net (fo=3, routed)           0.689    16.606    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.730 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6/O
                         net (fo=1, routed)           0.939    17.669    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.793 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=55, routed)          0.723    18.516    alu_auto/alu_n_83
    SLICE_X55Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.438    14.843    alu_auto/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[34]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X55Y22         FDRE (Setup_fdre_C_CE)      -0.205    14.862    alu_auto/FSM_onehot_M_testCase_q_reg[34]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -18.516    
  -------------------------------------------------------------------
                         slack                                 -3.654    

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 5.414ns (40.462%)  route 7.967ns (59.538%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.135    alu_auto/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/Q
                         net (fo=10, routed)          0.686     6.340    alu_auto/alu/multiplier/Q[39]
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.464 r  alu_auto/alu/multiplier/p0_i_54/O
                         net (fo=2, routed)           0.720     7.184    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[49]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  alu_auto/alu/multiplier/p0_i_29/O
                         net (fo=4, routed)           0.339     7.647    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[38]_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.771 r  alu_auto/alu/multiplier/p0_i_30/O
                         net (fo=2, routed)           0.175     7.947    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.071 r  alu_auto/alu/multiplier/p0_i_3/O
                         net (fo=1, routed)           0.542     8.613    alu_auto/alu/multiplier/M_alu_y[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    12.269 r  alu_auto/alu/multiplier/p0/P[0]
                         net (fo=2, routed)           0.683    12.952    alu_auto/alu/multiplier/p0_n_105
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    13.076 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8/O
                         net (fo=3, routed)           0.594    13.670    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.794 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_replica/O
                         net (fo=22, routed)          0.961    14.755    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_n_0_repN
    SLICE_X52Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.879 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2/O
                         net (fo=21, routed)          0.914    15.793    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.917 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2/O
                         net (fo=3, routed)           0.689    16.606    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.730 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6/O
                         net (fo=1, routed)           0.939    17.669    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.793 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=55, routed)          0.723    18.516    alu_auto/alu_n_83
    SLICE_X54Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.438    14.843    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[17]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X54Y22         FDRE (Setup_fdre_C_CE)      -0.169    14.898    alu_auto/FSM_onehot_M_testCase_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -18.516    
  -------------------------------------------------------------------
                         slack                                 -3.618    

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 5.414ns (40.462%)  route 7.967ns (59.538%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.135    alu_auto/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/Q
                         net (fo=10, routed)          0.686     6.340    alu_auto/alu/multiplier/Q[39]
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.464 r  alu_auto/alu/multiplier/p0_i_54/O
                         net (fo=2, routed)           0.720     7.184    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[49]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  alu_auto/alu/multiplier/p0_i_29/O
                         net (fo=4, routed)           0.339     7.647    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[38]_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.771 r  alu_auto/alu/multiplier/p0_i_30/O
                         net (fo=2, routed)           0.175     7.947    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.071 r  alu_auto/alu/multiplier/p0_i_3/O
                         net (fo=1, routed)           0.542     8.613    alu_auto/alu/multiplier/M_alu_y[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    12.269 r  alu_auto/alu/multiplier/p0/P[0]
                         net (fo=2, routed)           0.683    12.952    alu_auto/alu/multiplier/p0_n_105
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    13.076 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8/O
                         net (fo=3, routed)           0.594    13.670    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.794 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_replica/O
                         net (fo=22, routed)          0.961    14.755    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_n_0_repN
    SLICE_X52Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.879 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2/O
                         net (fo=21, routed)          0.914    15.793    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.917 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2/O
                         net (fo=3, routed)           0.689    16.606    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.730 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6/O
                         net (fo=1, routed)           0.939    17.669    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.793 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=55, routed)          0.723    18.516    alu_auto/alu_n_83
    SLICE_X54Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.438    14.843    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[20]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X54Y22         FDRE (Setup_fdre_C_CE)      -0.169    14.898    alu_auto/FSM_onehot_M_testCase_q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -18.516    
  -------------------------------------------------------------------
                         slack                                 -3.618    

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.381ns  (logic 5.414ns (40.462%)  route 7.967ns (59.538%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.135    alu_auto/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/Q
                         net (fo=10, routed)          0.686     6.340    alu_auto/alu/multiplier/Q[39]
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.464 r  alu_auto/alu/multiplier/p0_i_54/O
                         net (fo=2, routed)           0.720     7.184    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[49]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  alu_auto/alu/multiplier/p0_i_29/O
                         net (fo=4, routed)           0.339     7.647    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[38]_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.771 r  alu_auto/alu/multiplier/p0_i_30/O
                         net (fo=2, routed)           0.175     7.947    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.071 r  alu_auto/alu/multiplier/p0_i_3/O
                         net (fo=1, routed)           0.542     8.613    alu_auto/alu/multiplier/M_alu_y[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    12.269 r  alu_auto/alu/multiplier/p0/P[0]
                         net (fo=2, routed)           0.683    12.952    alu_auto/alu/multiplier/p0_n_105
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    13.076 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8/O
                         net (fo=3, routed)           0.594    13.670    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.794 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_replica/O
                         net (fo=22, routed)          0.961    14.755    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_n_0_repN
    SLICE_X52Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.879 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2/O
                         net (fo=21, routed)          0.914    15.793    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.917 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2/O
                         net (fo=3, routed)           0.689    16.606    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.730 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6/O
                         net (fo=1, routed)           0.939    17.669    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.793 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=55, routed)          0.723    18.516    alu_auto/alu_n_83
    SLICE_X54Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.438    14.843    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[23]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X54Y22         FDRE (Setup_fdre_C_CE)      -0.169    14.898    alu_auto/FSM_onehot_M_testCase_q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -18.516    
  -------------------------------------------------------------------
                         slack                                 -3.618    

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.382ns  (logic 5.414ns (40.456%)  route 7.968ns (59.544%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.135    alu_auto/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/Q
                         net (fo=10, routed)          0.686     6.340    alu_auto/alu/multiplier/Q[39]
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.464 r  alu_auto/alu/multiplier/p0_i_54/O
                         net (fo=2, routed)           0.720     7.184    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[49]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  alu_auto/alu/multiplier/p0_i_29/O
                         net (fo=4, routed)           0.339     7.647    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[38]_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.771 r  alu_auto/alu/multiplier/p0_i_30/O
                         net (fo=2, routed)           0.175     7.947    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.071 r  alu_auto/alu/multiplier/p0_i_3/O
                         net (fo=1, routed)           0.542     8.613    alu_auto/alu/multiplier/M_alu_y[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    12.269 r  alu_auto/alu/multiplier/p0/P[0]
                         net (fo=2, routed)           0.683    12.952    alu_auto/alu/multiplier/p0_n_105
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    13.076 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8/O
                         net (fo=3, routed)           0.594    13.670    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.794 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_replica/O
                         net (fo=22, routed)          0.961    14.755    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_n_0_repN
    SLICE_X52Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.879 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2/O
                         net (fo=21, routed)          0.914    15.793    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.917 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2/O
                         net (fo=3, routed)           0.689    16.606    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.730 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6/O
                         net (fo=1, routed)           0.939    17.669    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.793 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=55, routed)          0.724    18.518    alu_auto/alu_n_83
    SLICE_X54Y21         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.440    14.845    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[12]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.900    alu_auto/FSM_onehot_M_testCase_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -18.518    
  -------------------------------------------------------------------
                         slack                                 -3.618    

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.382ns  (logic 5.414ns (40.456%)  route 7.968ns (59.544%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.551     5.135    alu_auto/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  alu_auto/FSM_onehot_M_testCase_q_reg[39]/Q
                         net (fo=10, routed)          0.686     6.340    alu_auto/alu/multiplier/Q[39]
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.464 r  alu_auto/alu/multiplier/p0_i_54/O
                         net (fo=2, routed)           0.720     7.184    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[49]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.308 f  alu_auto/alu/multiplier/p0_i_29/O
                         net (fo=4, routed)           0.339     7.647    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[38]_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.771 r  alu_auto/alu/multiplier/p0_i_30/O
                         net (fo=2, routed)           0.175     7.947    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q_reg[5]
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.071 r  alu_auto/alu/multiplier/p0_i_3/O
                         net (fo=1, routed)           0.542     8.613    alu_auto/alu/multiplier/M_alu_y[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    12.269 r  alu_auto/alu/multiplier/p0/P[0]
                         net (fo=2, routed)           0.683    12.952    alu_auto/alu/multiplier/p0_n_105
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.124    13.076 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8/O
                         net (fo=3, routed)           0.594    13.670    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_8_n_0
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.794 f  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_replica/O
                         net (fo=22, routed)          0.961    14.755    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[49]_i_3_n_0_repN
    SLICE_X52Y21         LUT4 (Prop_lut4_I3_O)        0.124    14.879 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2/O
                         net (fo=21, routed)          0.914    15.793    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[51]_i_2_n_0
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.917 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2/O
                         net (fo=3, routed)           0.689    16.606    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[16]_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    16.730 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6/O
                         net (fo=1, routed)           0.939    17.669    alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_6_n_0
    SLICE_X57Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.793 r  alu_auto/alu/multiplier/FSM_onehot_M_testCase_q[53]_i_1/O
                         net (fo=55, routed)          0.724    18.518    alu_auto/alu_n_83
    SLICE_X54Y21         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         1.440    14.845    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[13]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.900    alu_auto/FSM_onehot_M_testCase_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -18.518    
  -------------------------------------------------------------------
                         slack                                 -3.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.558     1.502    alu_auto/clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  alu_auto/FSM_onehot_M_testCase_q_reg[52]/Q
                         net (fo=2, routed)           0.070     1.713    alu_auto/FSM_onehot_M_testCase_q_reg_n_0_[52]
    SLICE_X57Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.824     2.014    alu_auto/clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[53]/C
                         clock pessimism             -0.512     1.502    
    SLICE_X57Y22         FDRE (Hold_fdre_C_D)         0.071     1.573    alu_auto/FSM_onehot_M_testCase_q_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.582     1.526    reset_cond/CLK
    SLICE_X60Y23         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDSE (Prop_fdse_C_Q)         0.164     1.690 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.143     1.833    reset_cond/M_stage_d[2]
    SLICE_X60Y23         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.849     2.039    reset_cond/CLK
    SLICE_X60Y23         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X60Y23         FDSE (Hold_fdse_C_D)         0.083     1.609    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 alu_manual/M_store_b_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/M_store_zvn_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.743%)  route 0.148ns (44.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.584     1.528    alu_manual/CLK
    SLICE_X59Y27         FDRE                                         r  alu_manual/M_store_b_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  alu_manual/M_store_b_q_reg[15]/Q
                         net (fo=4, routed)           0.148     1.816    alu_manual/alu/adder/M_store_zvn_q_reg[1]_0[12]
    SLICE_X61Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.861 r  alu_manual/alu/adder/M_store_zvn_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    alu_manual/M_store_zvn_d[1]
    SLICE_X61Y26         FDRE                                         r  alu_manual/M_store_zvn_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.849     2.039    alu_manual/CLK
    SLICE_X61Y26         FDRE                                         r  alu_manual/M_store_zvn_q_reg[1]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.091     1.630    alu_manual/M_store_zvn_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.582     1.526    reset_cond/CLK
    SLICE_X60Y23         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDSE (Prop_fdse_C_Q)         0.164     1.690 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.163     1.853    reset_cond/M_stage_d[1]
    SLICE_X60Y23         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.849     2.039    reset_cond/CLK
    SLICE_X60Y23         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X60Y23         FDSE (Hold_fdse_C_D)         0.090     1.616    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alu_auto/M_s_reg_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_s_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.187ns (49.320%)  route 0.192ns (50.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.584     1.528    alu_auto/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  alu_auto/M_s_reg_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  alu_auto/M_s_reg_q_reg[14]/Q
                         net (fo=1, routed)           0.192     1.861    alu_auto/M_alu_auto_s[14]
    SLICE_X63Y27         LUT3 (Prop_lut3_I0_O)        0.046     1.907 r  alu_auto/M_store_s_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.907    M_store_s_d[14]
    SLICE_X63Y27         FDRE                                         r  M_store_s_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.853     2.043    clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  M_store_s_q_reg[14]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.107     1.670    M_store_s_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 alu_auto/FSM_onehot_M_testCase_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_onehot_M_testCase_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.905%)  route 0.188ns (57.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.558     1.502    alu_auto/clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  alu_auto/FSM_onehot_M_testCase_q_reg[11]/Q
                         net (fo=14, routed)          0.188     1.830    alu_auto/FSM_onehot_M_testCase_q_reg_n_0_[11]
    SLICE_X54Y21         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.825     2.015    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  alu_auto/FSM_onehot_M_testCase_q_reg[12]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.052     1.587    alu_auto/FSM_onehot_M_testCase_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alu_auto/slowClock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/slowClock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.556     1.500    alu_auto/slowClock/clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  alu_auto/slowClock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.749    alu_auto/slowClock/M_ctr_q_reg_n_0_[11]
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  alu_auto/slowClock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    alu_auto/slowClock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X55Y28         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.825     2.015    alu_auto/slowClock/clk_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.105     1.605    alu_auto/slowClock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alu_auto/slowClock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/slowClock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.559     1.503    alu_auto/slowClock/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  alu_auto/slowClock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.752    alu_auto/slowClock/M_ctr_q_reg_n_0_[23]
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  alu_auto/slowClock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    alu_auto/slowClock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X55Y31         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.828     2.018    alu_auto/slowClock/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X55Y31         FDRE (Hold_fdre_C_D)         0.105     1.608    alu_auto/slowClock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alu_auto/slowClock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/slowClock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.557     1.501    alu_auto/slowClock/clk_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  alu_auto/slowClock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.750    alu_auto/slowClock/M_ctr_q_reg_n_0_[15]
    SLICE_X55Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  alu_auto/slowClock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    alu_auto/slowClock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X55Y29         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.826     2.016    alu_auto/slowClock/clk_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.105     1.606    alu_auto/slowClock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 alu_auto/slowClock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/slowClock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.554     1.498    alu_auto/slowClock/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  alu_auto/slowClock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.747    alu_auto/slowClock/M_ctr_q_reg_n_0_[3]
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  alu_auto/slowClock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    alu_auto/slowClock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X55Y26         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=283, routed)         0.822     2.012    alu_auto/slowClock/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  alu_auto/slowClock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.105     1.603    alu_auto/slowClock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   M_store_s_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   M_store_s_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   M_store_s_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   M_store_s_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   M_store_s_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   M_store_s_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   M_store_s_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   M_store_s_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   M_store_s_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y26   alu_auto/slowClock/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y26   alu_auto/slowClock/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y26   alu_auto/slowClock/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y26   alu_auto/slowClock/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y23   alu_auto/FSM_onehot_M_testCase_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   alu_auto/FSM_onehot_M_testCase_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   M_store_s_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   M_store_s_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   M_store_s_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   M_store_s_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   M_store_s_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   M_store_s_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   M_store_s_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   M_store_s_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   M_store_s_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   M_store_s_q_reg[7]/C



