# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../vhd/top.vhd" \
"../../../../../vhd/tb.vhd" \

# Do not sort compile order
nosort
