D:\FPGA\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt   -part iCE40LP8K  -package CM81    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synlog\report\template_premap.xml  -oedif  C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf  -conchk_prepass  C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_cck.rpt   -autoconstraint  -freq 1.000   C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_prem.srd  -qsap  C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap  -devicelib  D:\FPGA\synpbase\lib\generic\sb_ice40.v  -ologparam  C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\syntmp\template.plg  -osyn  C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_prem.srd  -prjdir  C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\  -prjname  template_syn  -log  C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synlog\template_premap.srr 
rc:1 success:1 runtime:1
file:C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf|io:o|time:0|size:0|exec:0
file:C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_cck.rpt|io:o|time:1608173850|size:2128|exec:0
file:C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_mult.srs|io:i|time:1608173849|size:3141|exec:0
file:C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_prem.srd|io:o|time:1608173850|size:15390|exec:0
file:C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap|io:o|time:1608173850|size:1405|exec:0
file:D:\FPGA\synpbase\lib\generic\sb_ice40.v|io:i|time:1607133115|size:224837|exec:0
file:C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\syntmp\template.plg|io:o|time:1608173849|size:0|exec:0
file:C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_prem.srd|io:o|time:1608173850|size:15390|exec:0
file:C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synlog\template_premap.srr|io:o|time:1608173850|size:6633|exec:0
file:D:\FPGA\synpbase\bin\m_generic.exe|io:i|time:1607133102|size:17853440|exec:1
file:D:\FPGA\synpbase\bin64\m_generic.exe|io:i|time:1607133108|size:32355840|exec:1
