#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 25 13:05:21 2021
# Process ID: 15268
# Current directory: F:/MyTest/EDA/FPGA/HDMI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7192 F:\MyTest\EDA\FPGA\HDMI\HDMI.xpr
# Log file: F:/MyTest/EDA/FPGA/HDMI/vivado.log
# Journal file: F:/MyTest/EDA/FPGA/HDMI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/MyTest/EDA/FPGA/HDMI/HDMI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Program_Files/Xilinx/Vivado/2018.3/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Program_Files/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 722.773 ; gain = 139.445
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 748.086 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A939A8A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1667.453 ; gain = 919.367
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
[Thu Mar 25 13:07:29 2021] Launched clk_wiz_0_synth_1, rgb2dvi_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: F:/MyTest/EDA/FPGA/HDMI/HDMI.runs/clk_wiz_0_synth_1/runme.log
rgb2dvi_0_synth_1: F:/MyTest/EDA/FPGA/HDMI/HDMI.runs/rgb2dvi_0_synth_1/runme.log
synth_1: F:/MyTest/EDA/FPGA/HDMI/HDMI.runs/synth_1/runme.log
[Thu Mar 25 13:07:29 2021] Launched impl_1...
Run output will be captured here: F:/MyTest/EDA/FPGA/HDMI/HDMI.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/MyTest/EDA/FPGA/HDMI/HDMI.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 13:17:59 2021...
