0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/Multicycle CPU/Multicycle CPU.sim/sim_1/synth/func/xsim/testbench_func_synth.v,1667226463,verilog,,/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/tb.v,,alu;control;datapath;flopen;flopen_3;flopr;flopr_0;flopr_1;flopr_2;glbl;maindec;memory;mips;regfile,,,,,,,,
/afs/ee.cooper.edu/user/h/halil.turan/Documents/ECE311/Midterm/tb.v,1667187037,verilog,,,,testbench,,,,,,,,
