
*** Running vivado
    with args -log design_1_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_clk_wiz_0_0.tcl -notrace
INFO: Dispatch client connection id - 44115
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1727.574 ; gain = 87.961 ; free physical = 543 ; free virtual = 21303
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_sfm_xrt_top_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/logictronix/ML_WORKSPACE/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
Command: synth_design -top design_1_clk_wiz_0_0 -part xczu9eg-ffvb1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10390
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.449 ; gain = 242.797 ; free physical = 158 ; free virtual = 11881
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 51.164
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3685.480; parent = 2942.422; children = 743.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80245]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.001000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80245]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3009.387 ; gain = 312.734 ; free physical = 851 ; free virtual = 11825
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 85.981
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3775.570; parent = 3009.391; children = 766.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3027.199 ; gain = 330.547 ; free physical = 953 ; free virtual = 11935
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 87.029
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3793.383; parent = 3027.203; children = 766.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3027.199 ; gain = 330.547 ; free physical = 979 ; free virtual = 11959
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 87.068
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3793.383; parent = 3027.203; children = 766.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.137 ; gain = 0.000 ; free physical = 852 ; free virtual = 11881
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3074.859 ; gain = 0.000 ; free physical = 744 ; free virtual = 10068
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_clk_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_clk_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_clk_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3074.859 ; gain = 0.000 ; free physical = 739 ; free virtual = 10062
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3074.859 ; gain = 0.000 ; free physical = 738 ; free virtual = 10061
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/logictronix/ML_WORKSPACE/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3074.859 ; gain = 378.207 ; free physical = 1107 ; free virtual = 10464
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.117; parent = 3074.863; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 3074.859 ; gain = 378.207 ; free physical = 1101 ; free virtual = 10460
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.117; parent = 3074.863; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_clk_wiz_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 3074.859 ; gain = 378.207 ; free physical = 1094 ; free virtual = 10456
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.117; parent = 3074.863; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 3074.859 ; gain = 378.207 ; free physical = 1094 ; free virtual = 10459
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.117; parent = 3074.863; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3074.859 ; gain = 378.207 ; free physical = 1011 ; free virtual = 10403
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4094.117; parent = 3074.863; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 3533.062 ; gain = 836.410 ; free physical = 154 ; free virtual = 6198
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4552.320; parent = 3533.066; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 3533.062 ; gain = 836.410 ; free physical = 153 ; free virtual = 6197
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4552.320; parent = 3533.066; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 3553.102 ; gain = 856.449 ; free physical = 171 ; free virtual = 6197
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4572.359; parent = 3553.105; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 3557.070 ; gain = 860.418 ; free physical = 149 ; free virtual = 5497
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4576.328; parent = 3557.074; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 3557.070 ; gain = 860.418 ; free physical = 149 ; free virtual = 5497
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4576.328; parent = 3557.074; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 3557.070 ; gain = 860.418 ; free physical = 148 ; free virtual = 5499
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4576.328; parent = 3557.074; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 3557.070 ; gain = 860.418 ; free physical = 147 ; free virtual = 5499
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4576.328; parent = 3557.074; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 3557.070 ; gain = 860.418 ; free physical = 147 ; free virtual = 5499
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4576.328; parent = 3557.074; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 3557.070 ; gain = 860.418 ; free physical = 147 ; free virtual = 5498
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4576.328; parent = 3557.074; children = 1019.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |LUT1       |     1|
|3     |MMCME4_ADV |     1|
|4     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 3557.070 ; gain = 860.418 ; free physical = 158 ; free virtual = 5511
Synthesis current peak Physical Memory [PSS] (MB): peak = 2021.775; parent = 1971.902; children = 148.579
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4576.328; parent = 3557.074; children = 1019.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3557.070 ; gain = 812.758 ; free physical = 318 ; free virtual = 5725
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:02 . Memory (MB): peak = 3557.078 ; gain = 860.418 ; free physical = 312 ; free virtual = 5728
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3557.078 ; gain = 0.000 ; free physical = 296 ; free virtual = 5785
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3601.695 ; gain = 0.000 ; free physical = 155 ; free virtual = 5555
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete, checksum: ad35e2a3
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:35 . Memory (MB): peak = 3601.695 ; gain = 1801.309 ; free physical = 1172 ; free virtual = 6588
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_clk_wiz_0_0_synth_1/design_1_clk_wiz_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_clk_wiz_0_0, cache-ID = 92566b53ab7d71c2
INFO: [Common 17-1381] The checkpoint '/media/logictronix/ML_WORKSPACE/Abhidan/Platforms/Workspace/zcu102_dpu_vitis/dpu_system_system_hw_link/Hardware/dpu.build/link/vivado/vpl/prj/prj.runs/design_1_clk_wiz_0_0_synth_1/design_1_clk_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_clk_wiz_0_0_utilization_synth.rpt -pb design_1_clk_wiz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 19 13:23:25 2023...
