#ifndef __CMUCAL_VCLKLUT_H__
#define __CMUCAL_VCLKLUT_H__

#include "../cmucal.h"

extern unsigned int vdd_int_uud_lut_params[];
extern unsigned int vdd_int_ud_lut_params[];
extern unsigned int vdd_int_sud_lut_params[];
extern unsigned int vdd_int_nm_lut_params[];
extern unsigned int vdd_mif_od_lut_params[];
extern unsigned int vdd_mif_sud_lut_params[];
extern unsigned int vdd_mif_ud_lut_params[];
extern unsigned int vdd_mif_uud_lut_params[];
extern unsigned int vdd_mif_nm_lut_params[];
extern unsigned int vdd_g3d_nm_lut_params[];
extern unsigned int vdd_g3d_ud_lut_params[];
extern unsigned int vdd_g3d_sud_lut_params[];
extern unsigned int vdd_g3d_uud_lut_params[];
extern unsigned int vdd_cpucl0_sod_lut_params[];
extern unsigned int vdd_cpucl0_od_lut_params[];
extern unsigned int vdd_cpucl0_nm_lut_params[];
extern unsigned int vdd_cpucl0_ud_lut_params[];
extern unsigned int vdd_cpucl0_sud_lut_params[];
extern unsigned int vdd_cpucl0_uud_lut_params[];
extern unsigned int vdd_cpucl1_sod_lut_params[];
extern unsigned int vdd_cpucl1_od_lut_params[];
extern unsigned int vdd_cpucl1_nm_lut_params[];
extern unsigned int vdd_cpucl1_ud_lut_params[];
extern unsigned int vdd_cpucl1_sud_lut_params[];
extern unsigned int vdd_cpucl1_uud_lut_params[];
extern unsigned int vdd_tpu_od_lut_params[];
extern unsigned int vdd_tpu_ud_lut_params[];
extern unsigned int vdd_tpu_uud_lut_params[];
extern unsigned int vdd_cpucl2_sod_lut_params[];
extern unsigned int vdd_cpucl2_od_lut_params[];
extern unsigned int vdd_cpucl2_nm_lut_params[];
extern unsigned int vdd_cpucl2_ud_lut_params[];
extern unsigned int vdd_cpucl2_sud_lut_params[];
extern unsigned int vdd_cpucl2_uud_lut_params[];
extern unsigned int mux_bus0_cmuref_uud_lut_params[];
extern unsigned int mux_bus1_cmuref_uud_lut_params[];
extern unsigned int mux_cmu_cmuref_nm_lut_params[];
extern unsigned int mux_cmu_cmuref_ud_lut_params[];
extern unsigned int mux_cmu_cmuref_sud_lut_params[];
extern unsigned int mux_cmu_cmuref_uud_lut_params[];
extern unsigned int mux_core_cmuref_uud_lut_params[];
extern unsigned int mux_cpucl1_cmuref_uud_lut_params[];
extern unsigned int mux_cpucl2_cmuref_uud_lut_params[];
extern unsigned int mux_clk_hsi0_usb20_ref_nm_lut_params[];
extern unsigned int mux_clkcmu_hsi0_usbdpdbg_uud_lut_params[];
extern unsigned int mux_mif_cmuref_uud_lut_params[];
extern unsigned int clkcmu_hsi0_dpgtc_uud_lut_params[];
extern unsigned int mux_clkcmu_hsi1_pcie_uud_lut_params[];
extern unsigned int mux_clkcmu_hsi2_pcie_uud_lut_params[];
extern unsigned int clkcmu_tpu_uart_uud_lut_params[];
extern unsigned int div_clk_apm_usi0_usi_nm_lut_params[];
extern unsigned int div_clk_apm_usi0_uart_nm_lut_params[];
extern unsigned int div_clk_apm_usi1_uart_nm_lut_params[];
extern unsigned int mux_clkcmu_hpm_uud_lut_params[];
extern unsigned int mux_clkcmu_cis_clk0_uud_lut_params[];
extern unsigned int mux_clkcmu_cis_clk1_uud_lut_params[];
extern unsigned int mux_clkcmu_cis_clk2_uud_lut_params[];
extern unsigned int mux_clkcmu_cis_clk3_uud_lut_params[];
extern unsigned int mux_clkcmu_cis_clk4_uud_lut_params[];
extern unsigned int mux_clkcmu_cis_clk5_uud_lut_params[];
extern unsigned int mux_clkcmu_cis_clk6_uud_lut_params[];
extern unsigned int mux_clkcmu_cis_clk7_uud_lut_params[];
extern unsigned int div_clk_slc_dclk_od_lut_params[];
extern unsigned int div_clk_slc_dclk_uud_lut_params[];
extern unsigned int div_clk_slc_dclk_nm_lut_params[];
extern unsigned int div_clk_slc1_dclk_od_lut_params[];
extern unsigned int div_clk_slc1_dclk_uud_lut_params[];
extern unsigned int div_clk_slc1_dclk_nm_lut_params[];
extern unsigned int div_clk_slc2_dclk_od_lut_params[];
extern unsigned int div_clk_slc2_dclk_uud_lut_params[];
extern unsigned int div_clk_slc2_dclk_nm_lut_params[];
extern unsigned int div_clk_slc3_dclk_od_lut_params[];
extern unsigned int div_clk_slc3_dclk_uud_lut_params[];
extern unsigned int div_clk_slc3_dclk_nm_lut_params[];
extern unsigned int div_clk_cpucl0_cmuref_sod_lut_params[];
extern unsigned int div_clk_cpucl0_cmuref_od_lut_params[];
extern unsigned int div_clk_cpucl0_cmuref_nm_lut_params[];
extern unsigned int div_clk_cpucl0_cmuref_ud_lut_params[];
extern unsigned int div_clk_cpucl0_cmuref_sud_lut_params[];
extern unsigned int div_clk_cpucl0_cmuref_uud_lut_params[];
extern unsigned int div_clk_cluster0_periphclk_sod_lut_params[];
extern unsigned int div_clk_cluster0_periphclk_od_lut_params[];
extern unsigned int div_clk_cluster0_periphclk_nm_lut_params[];
extern unsigned int div_clk_cluster0_periphclk_ud_lut_params[];
extern unsigned int div_clk_cluster0_periphclk_sud_lut_params[];
extern unsigned int div_clk_cluster0_periphclk_uud_lut_params[];
extern unsigned int div_clk_cpucl1_cmuref_sod_lut_params[];
extern unsigned int div_clk_cpucl1_cmuref_od_lut_params[];
extern unsigned int div_clk_cpucl1_cmuref_nm_lut_params[];
extern unsigned int div_clk_cpucl1_cmuref_ud_lut_params[];
extern unsigned int div_clk_cpucl1_cmuref_sud_lut_params[];
extern unsigned int div_clk_cpucl1_cmuref_uud_lut_params[];
extern unsigned int div_clk_cpucl2_cmuref_sod_lut_params[];
extern unsigned int div_clk_cpucl2_cmuref_od_lut_params[];
extern unsigned int div_clk_cpucl2_cmuref_nm_lut_params[];
extern unsigned int div_clk_cpucl2_cmuref_ud_lut_params[];
extern unsigned int div_clk_cpucl2_cmuref_sud_lut_params[];
extern unsigned int div_clk_cpucl2_cmuref_uud_lut_params[];
extern unsigned int div_clk_peric_400_lut_params[];
extern unsigned int div_clk_peric_200_lut_params[];
extern unsigned int div_clk_peric_133_lut_params[];
extern unsigned int div_clk_peric_100_lut_params[];
extern unsigned int div_clk_peric_66_lut_params[];
extern unsigned int div_clk_peric_50_lut_params[];
extern unsigned int div_clk_peric_40_lut_params[];
extern unsigned int div_clk_peric_24_lut_params[];
extern unsigned int div_clk_peric_12_lut_params[];
extern unsigned int div_clk_peric_8_lut_params[];
extern unsigned int div_clk_peric_6_lut_params[];
extern unsigned int div_clk_peric_4_lut_params[];
extern unsigned int mux_clkcmu_peric0_ip_uud_lut_params[];
extern unsigned int div_clk_peric0_usi14_usi_uud_lut_params[];
extern unsigned int div_clk_peric1_usi11_usi_uud_lut_params[];
extern unsigned int mux_clkcmu_peric1_ip_uud_lut_params[];
extern unsigned int blk_cmu_uud_lut_params[];
extern unsigned int blk_hsi0_nm_lut_params[];
extern unsigned int blk_s2d_nm_lut_params[];
extern unsigned int blk_apm_nm_lut_params[];
extern unsigned int blk_bus0_uud_lut_params[];
extern unsigned int blk_core_od_lut_params[];
extern unsigned int blk_core_uud_lut_params[];
extern unsigned int blk_core_nm_lut_params[];
extern unsigned int blk_cpucl0_sod_lut_params[];
extern unsigned int blk_cpucl0_od_lut_params[];
extern unsigned int blk_cpucl0_nm_lut_params[];
extern unsigned int blk_cpucl0_ud_lut_params[];
extern unsigned int blk_cpucl0_sud_lut_params[];
extern unsigned int blk_cpucl0_uud_lut_params[];
extern unsigned int blk_cpucl1_sod_lut_params[];
extern unsigned int blk_cpucl1_od_lut_params[];
extern unsigned int blk_cpucl1_nm_lut_params[];
extern unsigned int blk_cpucl1_ud_lut_params[];
extern unsigned int blk_cpucl1_sud_lut_params[];
extern unsigned int blk_cpucl1_uud_lut_params[];
extern unsigned int blk_cpucl2_sod_lut_params[];
extern unsigned int blk_cpucl2_od_lut_params[];
extern unsigned int blk_cpucl2_nm_lut_params[];
extern unsigned int blk_cpucl2_ud_lut_params[];
extern unsigned int blk_cpucl2_sud_lut_params[];
extern unsigned int blk_cpucl2_uud_lut_params[];
extern unsigned int blk_g3d_nm_lut_params[];
extern unsigned int blk_g3d_ud_lut_params[];
extern unsigned int blk_g3d_sud_lut_params[];
extern unsigned int blk_g3d_uud_lut_params[];
extern unsigned int blk_bo_uud_lut_params[];
extern unsigned int blk_bus1_uud_lut_params[];
extern unsigned int blk_csis_uud_lut_params[];
extern unsigned int blk_disp_uud_lut_params[];
extern unsigned int blk_dns_uud_lut_params[];
extern unsigned int blk_dpu_uud_lut_params[];
extern unsigned int blk_eh_uud_lut_params[];
extern unsigned int blk_eh_od_lut_params[];
extern unsigned int blk_g2d_uud_lut_params[];
extern unsigned int blk_g3aa_uud_lut_params[];
extern unsigned int blk_gdc_uud_lut_params[];
extern unsigned int blk_ipp_uud_lut_params[];
extern unsigned int blk_itp_uud_lut_params[];
extern unsigned int blk_mcsc_uud_lut_params[];
extern unsigned int blk_mfc_uud_lut_params[];
extern unsigned int blk_pdp_uud_lut_params[];
extern unsigned int blk_tnr_uud_lut_params[];
extern unsigned int blk_tpu_od_lut_params[];
extern unsigned int blk_tpu_ud_lut_params[];
extern unsigned int div_clk_top_hsi0_bus_266_params[];
extern unsigned int div_clk_top_hsi0_bus_177_params[];
extern unsigned int div_clk_top_hsi0_bus_106_params[];
extern unsigned int div_clk_top_hsi0_bus_80_params[];
extern unsigned int div_clk_top_hsi0_bus_66_params[];
#endif
