Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Jan 16 22:51:02 2022
| Host         : WIN-544SHHHOI8Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_reciever_wrapper_control_sets_placed.rpt
| Design       : design_reciever_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1111 |
|    Minimum number of control sets                        |  1111 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3589 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1111 |
| >= 0 to < 4        |   220 |
| >= 4 to < 6        |   169 |
| >= 6 to < 8        |    62 |
| >= 8 to < 10       |   134 |
| >= 10 to < 12      |    29 |
| >= 12 to < 14      |    85 |
| >= 14 to < 16      |    11 |
| >= 16              |   401 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2760 |          933 |
| No           | No                    | Yes                    |             448 |          143 |
| No           | Yes                   | No                     |            2001 |          796 |
| Yes          | No                    | No                     |            4856 |         1286 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |            8128 |         2398 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                   Clock Signal                                                                   |                                                                                                                                       Enable Signal                                                                                                                                       |                                                                                                                                   Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                          | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                          | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                             |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                            | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                   | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                             |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                         | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[6]_0                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                         | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_split_state_reg_0                                                                                                           |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                     | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]     |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                      |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                              |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift                                                      |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                                                             |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift                                                      |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                             |                2 |              3 |         1.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                        |                2 |              3 |         1.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                         | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                      |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                    |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                        |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                               |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                        |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                        |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                        |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                           |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                      |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                      |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i        |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                   | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[2].r_unshelve_reg[2][0]                                                                                        | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                     | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                               |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                            |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                   | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                            |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__6_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                                                                            |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                   | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                          | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg                                                                                                               |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            | design_reciever_i/urllc_core_0/data_area/reciever/FrameTriggerWrapper_0/inst/module_/triggerDelay[3]_i_1_n_0                                                                                                                                                                              | design_reciever_i/urllc_core_0/data_area/reciever/FrameTriggerWrapper_0/inst/module_/module__reset                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                 |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                                                                          |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                                            |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                                                                            |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                         | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              4 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                    | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_120M                                                                     |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                   | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              4 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                             | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                         |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                         | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                                                  | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                         | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                                                                          |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                      | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                                            |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                             | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                                  | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                                                                          |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0]                                                          | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                         |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                         | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                 |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                            |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                 | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                     | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                               |                                                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                                                                              |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                         | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                            | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                   | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                                            |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                            |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                       | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                                 |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                          | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                                          |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                                  | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                                          |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                                          |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                               |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0                                                        | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              4 |         1.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                                                             | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              5 |         1.67 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[9]_i_1_n_0                                                                                                                                         | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                             |                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                                                                 |                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[4]_i_1_n_0                                                                                                                                      | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                                                                 |                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/b_sreg/E[0]                                                                                                                                                                                        | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                     | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[9]_i_1_n_0                                                                                                                                         | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[4]_i_1_n_0                                                                                                                                      | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                 | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                               | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                        | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                    | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                              |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/E[0]                                                                                                                                                                                        | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                   | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/E[0]                                                                                                                                                                                        | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                               | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              5 |         1.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                3 |              5 |         1.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                             | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[5].srl_nx1/shift_qual                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                            |                1 |              5 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_120M                                                                     | design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | design_reciever_i/urllc_core_0/data_area/sender/rst_ps7_0_120M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | design_reciever_i/urllc_core_0/multi_clock/proc_clock_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push134_out                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[4]_i_1_n_0                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/proc_data_reset_8M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              6 |         1.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[4]_i_1_n_0                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            | design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | design_reciever_i/urllc_core_0/data_area/reciever/rst_ps7_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                             | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/switchboards/b_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe[1][12]_i_1_n_0                                                                                                                                   |                1 |              7 |         7.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/switchboards/b_switchboard/inst/gen_mi[4].inst_opipe_payld/gen_pipe[1].pipe[1][12]_i_1_n_0                                                                                                                                   |                1 |              7 |         7.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                    | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                       | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                    | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                    | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              7 |         1.75 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                       |                                                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_qual                                                 |                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                        |                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              7 |         1.75 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[6]_i_1_n_0                                                                                                                          | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                         | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                      |                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M_urllc_core_inst_0_clk_wiz_static_0_en_clk                            |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/reset_high                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                              |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_120M_urllc_core_inst_0_clk_wiz_static_0_en_clk                           |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/reset_high                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                         |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                         |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                         | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                         | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                 | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                 | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                           |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].r_packing_boundary_reg[3][0]                                                                                  | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                |                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                      | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                         | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                           |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                                  | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                |                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_thread_loop[1].r_unshelve_reg[1][0]                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                |                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_thread_loop[2].r_packing_boundary_reg[2][0]                                                                                  | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                |                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                        |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                         | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                             |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                   | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                             |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                   | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                         | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                          |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                         | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                  |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M_urllc_core_inst_0_clk_wiz_dynamic_0_en_clk |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/AR[0]                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                              |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            | design_reciever_i/urllc_core_0/data_area/reciever/FrameTriggerWrapper_0/inst/module_/buf_0[7]_i_1_n_0                                                                                                                                                                                     | design_reciever_i/urllc_core_0/data_area/reciever/FrameTriggerWrapper_0/inst/module_/module__reset                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            | design_reciever_i/urllc_core_0/data_area/reciever/FrameTriggerWrapper_0/inst/module_/cnt0                                                                                                                                                                                                 | design_reciever_i/urllc_core_0/data_area/reciever/FrameTriggerWrapper_0/inst/module_/cnt[7]_i_1_n_0                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            | design_reciever_i/urllc_core_0/data_area/reciever/FrameTriggerWrapper_0/inst/module_/p_0_in                                                                                                                                                                                               | design_reciever_i/urllc_core_0/data_area/reciever/FrameTriggerWrapper_0/inst/module_/module__reset                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_120M                                                                     | design_reciever_i/urllc_core_0/data_area/sender/DUCWrapper_0/inst/module_/run_reg_n_0                                                                                                                                                                                                     | design_reciever_i/urllc_core_0/data_area/sender/DUCWrapper_0/inst/module_/cnt[7]_i_1_n_0                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M_urllc_core_inst_0_clk_wiz_static_0_en_clk                             |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/reset_high                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                |                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                   | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                      |                2 |              9 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                     | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                     | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                6 |              9 |         1.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0] |                2 |              9 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                  | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]   |                2 |              9 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              9 |         1.80 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                      | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                     |                2 |              9 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                            |                                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                            |                                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                     | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo              |                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                     | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                            |                                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                        | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                      | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                     |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]             | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                6 |              9 |         1.50 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                      | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                     |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                    | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                     | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              9 |         1.80 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                5 |              9 |         1.80 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              9 |         1.80 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              9 |         1.80 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              9 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].r_cmd_active_reg[0][0]                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                      | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                      | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             10 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                              | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_cmd_active_reg[1][0]                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[9]_i_1_n_0                                                                                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                        |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[9]_i_1_n_0                                                                                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_cmd_active_reg[2][0]                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                      |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                                                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                6 |             10 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                              |                2 |             10 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                              |                                                                                                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                     |                6 |             11 |         1.83 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                      | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                        | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                     |                                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                     |                                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                     | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                     | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                            | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                     | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                6 |             12 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                              |                2 |             12 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                         |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                         |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                         |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                        | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             12 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                          | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                               | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |                2 |             12 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                     | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                              |                3 |             12 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |             13 |         6.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                     | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                 |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                         | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                   | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                        |                6 |             13 |         2.17 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]     |                7 |             13 |         1.86 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                   | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                             |                7 |             13 |         1.86 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                           |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                           |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                 | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d_reg[3]                                                                                                          |                                                                                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                       |                                                                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d_reg[2]                                                                                                          |                                                                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d_reg[1]                                                                                                          |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                  | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                               |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                                                                               |                                                                                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                 | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                8 |             13 |         1.62 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                           |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                   | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                               |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                           |                                                                                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                               |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                               |                                                                                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                     |                                                                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                                                                               |                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en             | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |             13 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                5 |             14 |         2.80 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                       |                4 |             14 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                             | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                         |                4 |             14 |         3.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                        |                6 |             14 |         2.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                   | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |                4 |             15 |         3.75 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0/inst/module_/cnt[15]_i_1_n_0                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                           |                7 |             15 |         2.14 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                4 |             15 |         3.75 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E_0                                                                                                                                                     | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A_0                                                                                                                                             |                4 |             15 |         3.75 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                  |                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                               | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                               | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                      | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             16 |         3.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                            | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |                8 |             16 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/ad2dma_rtl_0/inst/axis_tready_i_1_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                         | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                        | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                         |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                              | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                         |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                              |                3 |             16 |         5.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                              |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                               | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                 | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            | design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0/inst/module_/yListMul_4_1                                                                                                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0/inst/module_/module__reset                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                 | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            | design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0/inst/module_/yListMul_3_3                                                                                                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0/inst/module_/module__reset                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            | design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0/inst/module_/yListMul_2_0                                                                                                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0/inst/module_/module__reset                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            | design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0/inst/module_/yListMul_1_2                                                                                                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0/inst/module_/module__reset                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            | design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0/inst/module_/p_1_in                                                                                                                                                                                                        | design_reciever_i/urllc_core_0/data_area/reciever/DDCWrapper_0/inst/module_/cnt[15]_i_1_n_0                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/ad2dma_rtl_0/inst/axis_tready_i_1_n_0                                                                                                                                                                                               |                6 |             17 |         2.83 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                              |                4 |             18 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                            |                5 |             18 |         3.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                7 |             18 |         2.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                              |                4 |             18 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                         | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                          |                5 |             18 |         3.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]           |                                                                                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]             |                                                                                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                             |                3 |             18 |         6.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |               10 |             19 |         1.90 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                7 |             20 |         2.86 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                7 |             20 |         2.86 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                                     |                3 |             20 |         6.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                    |                                                                                                                                                                                                                                                                                     |                3 |             20 |         6.67 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                4 |             21 |         5.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                     |                5 |             21 |         4.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                5 |             21 |         4.20 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                           |               11 |             21 |         1.91 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |               11 |             22 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]               | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                6 |             22 |         3.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]             | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                6 |             22 |         3.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                6 |             22 |         3.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                         | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                6 |             22 |         3.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                       |                9 |             23 |         2.56 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                6 |             23 |         3.83 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                6 |             23 |         3.83 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                6 |             23 |         3.83 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                6 |             23 |         3.83 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                8 |             24 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                9 |             24 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |               10 |             24 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                   | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                6 |             24 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                   | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |               10 |             24 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                9 |             24 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                   | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |               12 |             24 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |             24 |         4.80 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                   | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                9 |             24 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                9 |             24 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |               10 |             24 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                8 |             24 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                   | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                8 |             24 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |               10 |             24 |         2.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                    | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                |                8 |             24 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                                   | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                         | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                         |                7 |             25 |         3.57 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                         |                9 |             25 |         2.78 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                7 |             25 |         3.57 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                         | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                9 |             25 |         2.78 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                            | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                8 |             26 |         3.25 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                     |                5 |             26 |         5.20 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                   | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |               10 |             26 |         2.60 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_120M                                                                     |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                              | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                         |                8 |             26 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                 | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                5 |             26 |         5.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |               11 |             26 |         2.36 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |                7 |             26 |         3.71 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                            | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                8 |             26 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |               13 |             26 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                         | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |                7 |             26 |         3.71 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                 | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                4 |             26 |         6.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                   | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                        |                5 |             26 |         5.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                   | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                        |                4 |             26 |         6.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                              | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                         |                8 |             26 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                     |                                                                                                                                                                                                                                                                                     |                4 |             27 |         6.75 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                             |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                             |                4 |             28 |         7.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |                6 |             29 |         4.83 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                   |                                                                                                                                                                                                                                                                                     |                4 |             29 |         7.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                                                                                     |                5 |             29 |         5.80 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                 |                                                                                                                                                                                                                                                                                     |                4 |             29 |         7.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                              |                                                                                                                                                                                                                                                                                     |                5 |             29 |         5.80 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                7 |             30 |         4.29 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/clk_inst/clk_out_200M                                            |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               11 |             30 |         2.73 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                7 |             30 |         4.29 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                               | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |                5 |             31 |         6.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |                5 |             31 |         6.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                         | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                       |                9 |             31 |         3.44 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                         |                9 |             31 |         3.44 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                              |                7 |             31 |         4.43 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                         | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                6 |             31 |         5.17 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                      | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                     |                                                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                      | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                 |                                                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                               | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                             |                8 |             32 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                             | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                           |                8 |             32 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                           |                                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                      | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                        |               16 |             32 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                               |                                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                               |                                                                                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                    | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                               | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                             |                8 |             32 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                             |                                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                  | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                         |                                                                                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                                                                                             | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                           |                8 |             32 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                    | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                      | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                    | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                          |               16 |             32 |         2.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                      | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1140]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                  | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                         | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                  | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                    | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1140]_i_1__0_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                     |                7 |             33 |         4.71 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                                  |                                                                                                                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___5_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                     |                9 |             33 |         3.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                         |               11 |             33 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                     |                7 |             33 |         4.71 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                    | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               10 |             33 |         3.30 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                            |               13 |             33 |         2.54 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                         |                                                                                                                                                                                                                                                                                     |                9 |             33 |         3.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                         |                                                                                                                                                                                                                                                                                     |               11 |             33 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                            |                6 |             33 |         5.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg   | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                              |                6 |             33 |         5.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |                9 |             33 |         3.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                                  |                                                                                                                                                                                                                                                                                     |                6 |             33 |         5.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               11 |             34 |         3.09 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               12 |             34 |         2.83 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                             |                                                                                                                                                                                                                                                                                     |               11 |             34 |         3.09 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                           |               13 |             35 |         2.69 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |               13 |             35 |         2.69 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                7 |             35 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                         | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                  |                7 |             35 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/switchboards/r_switchboard/inst/gen_mi[3].inst_opipe_payld/gen_pipe[1].pipe[1][58]_i_1_n_0                                                                                                                                   |                9 |             35 |         3.89 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                9 |             35 |         3.89 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                    |                9 |             35 |         3.89 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe[1][58]_i_1_n_0                                                                                                                                   |                9 |             35 |         3.89 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               13 |             35 |         2.69 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                5 |             35 |         7.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               12 |             35 |         2.92 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                9 |             35 |         3.89 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[42].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[42].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[42].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[42].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                             | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                      |                8 |             36 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                                                                             |                                                                                                                                                                                                                                                                                     |                8 |             36 |         4.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                               | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                        |                9 |             36 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                                                                             |                                                                                                                                                                                                                                                                                     |               11 |             36 |         3.27 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                        | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                          |               14 |             37 |         2.64 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                5 |             37 |         7.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |                8 |             37 |         4.62 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                8 |             37 |         4.62 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                          | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                            |               14 |             37 |         2.64 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                5 |             37 |         7.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                    | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               15 |             37 |         2.47 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                                                                                    |                                                                                                                                                                                                                                                                                     |               29 |             37 |         1.28 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               15 |             37 |         2.47 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               10 |             37 |         3.70 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                          |                                                                                                                                                                                                                                                                                     |               10 |             38 |         3.80 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                          |                                                                                                                                                                                                                                                                                     |                8 |             38 |         4.75 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                        |                                                                                                                                                                                                                                                                                     |               11 |             38 |         3.45 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                      | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |               12 |             39 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                        | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                         |               12 |             39 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                      | design_reciever_i/urllc_core_0/data_area/reciever/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |               12 |             39 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                           |                                                                                                                                                                                                                                                                                     |               12 |             39 |         3.25 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                           |                                                                                                                                                                                                                                                                                     |                9 |             39 |         4.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                        | design_reciever_i/urllc_core_0/data_area/sender/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                         |               12 |             39 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               13 |             39 |         3.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                             |               10 |             41 |         4.10 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                          | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               16 |             41 |         2.56 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                  | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                8 |             41 |         5.12 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                            | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               18 |             41 |         2.28 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                9 |             41 |         4.56 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                             |               17 |             41 |         2.41 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               15 |             41 |         2.73 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                8 |             41 |         5.12 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                              | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               13 |             41 |         3.15 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |                8 |             41 |         5.12 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                9 |             42 |         4.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                8 |             42 |         5.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                8 |             42 |         5.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               13 |             42 |         3.23 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                9 |             42 |         4.67 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                             | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                         |               13 |             42 |         3.23 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |               10 |             43 |         4.30 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                9 |             43 |         4.78 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                     |                6 |             43 |         7.17 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                9 |             43 |         4.78 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                9 |             43 |         4.78 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               12 |             43 |         3.58 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                9 |             43 |         4.78 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                                     |                6 |             43 |         7.17 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                     |                7 |             43 |         6.14 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                                     |                6 |             43 |         7.17 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |                7 |             43 |         6.14 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                                     |                6 |             43 |         7.17 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                9 |             43 |         4.78 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                     |               10 |             43 |         4.30 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                    | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                          |                9 |             44 |         4.89 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                     |                8 |             44 |         5.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                8 |             44 |         5.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |               10 |             44 |         4.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |               10 |             44 |         4.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                7 |             44 |         6.29 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |               10 |             44 |         4.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                  | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                        |               13 |             44 |         3.38 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                8 |             44 |         5.50 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |               10 |             44 |         4.40 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1140]_i_1__1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |                9 |             46 |         5.11 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |               11 |             46 |         4.18 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1140]_i_1__2_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                     |               11 |             46 |         4.18 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                            | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                     |                7 |             46 |         6.57 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                    | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                   |                7 |             46 |         6.57 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                     |                9 |             46 |         5.11 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                      | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                     |                7 |             46 |         6.57 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                          | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                   |                7 |             46 |         6.57 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |               14 |             47 |         3.36 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               10 |             47 |         4.70 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               10 |             47 |         4.70 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                     |               11 |             47 |         4.27 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               14 |             47 |         3.36 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |               21 |             48 |         2.29 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                  | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                9 |             48 |         5.33 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |               12 |             49 |         4.08 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                     |                9 |             49 |         5.44 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |                9 |             49 |         5.44 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                     |               12 |             49 |         4.08 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               10 |             49 |         4.90 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[14]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               16 |             51 |         3.19 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                         | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                         |               15 |             52 |         3.47 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                     |               13 |             52 |         4.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                           |               16 |             52 |         3.25 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               22 |             54 |         2.45 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                     |               22 |             54 |         2.45 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               22 |             54 |         2.45 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/smartconnect_outer/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                     |               11 |             56 |         5.09 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                              | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                             |               11 |             59 |         5.36 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                         | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |               10 |             59 |         5.90 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                           | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                             |               11 |             59 |         5.36 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                            | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                           |                9 |             59 |         6.56 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                           | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               10 |             60 |         6.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                             | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               14 |             60 |         4.29 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                               | design_reciever_i/urllc_core_0/data_area/reciever/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                    |               12 |             60 |         5.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                 | design_reciever_i/urllc_core_0/data_area/sender/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               13 |             60 |         4.62 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                         |                                                                                                                                                                                                                                                                                     |               20 |             61 |         3.05 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___2_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               14 |             61 |         4.36 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___2_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                     |               16 |             63 |         3.94 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                         |                                                                                                                                                                                                                                                                                     |               23 |             63 |         2.74 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                          |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |               26 |             63 |         2.42 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               16 |             71 |         4.44 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               17 |             73 |         4.29 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |               39 |             81 |         2.08 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               17 |             87 |         5.12 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               17 |             87 |         5.12 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               17 |             87 |         5.12 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               16 |             87 |         5.44 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           | design_reciever_i/urllc_core_0/debug_ports/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                   |               28 |             94 |         3.36 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      | design_reciever_i/urllc_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                     |               27 |            103 |         3.81 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |               14 |            112 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |               14 |            112 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |               14 |            112 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/m02_nodes/m02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |               14 |            112 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |               14 |            112 |         8.00 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       | design_reciever_i/urllc_core_0/smartconnect_outer/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                     |               14 |            112 |         8.00 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              | design_reciever_i/urllc_core_0/multi_clock/clk_wiz_dynamic/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                     |               68 |            153 |         2.25 |
|  design_reciever_i/urllc_core_0/processing_system7_0/inst/FCLK_CLK0                                                                              |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |              127 |            390 |         3.07 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_40M                                                                      |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |              233 |            918 |         3.94 |
|  design_reciever_i/urllc_core_0/multi_clock/clk_wiz_static/inst/clk_out_8M                                                                       |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                     |              536 |           1402 |         2.62 |
+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


