INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.srcs/sources_1/new/mult_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_25
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.srcs/sources_1/new/ex_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.srcs/sources_1/new/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.srcs/sources_1/new/accumulator_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.srcs/sources_1/new/accumulator_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.srcs/sources_1/new/accumulator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.srcs/sources_1/new/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rkvp/Desktop/DOP/core/core.srcs/sources_1/new/route.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module route
