<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: GPIO_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_g_p_i_o___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">GPIO_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>General Purpose IO (GPIO)  
 <a href="struct_g_p_i_o___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a498a23f6e6cd7c53b3f8ff13022642bf"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1ba41a3fce0cc121c2e57cf99dafc3e6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ba41a3fce0cc121c2e57cf99dafc3e6">PINCFG0</a></td></tr>
<tr class="separator:a1ba41a3fce0cc121c2e57cf99dafc3e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fc9dd63cea8fd8e607cb93758aa101"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8be1c6a910c5b4563b00399c968a52c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8be1c6a910c5b4563b00399c968a52c8">FNCSEL0</a>: 4</td></tr>
<tr class="separator:a8be1c6a910c5b4563b00399c968a52c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0837a64ebce7c2da278188e1c20adcd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad0837a64ebce7c2da278188e1c20adcd">INPEN0</a>: 1</td></tr>
<tr class="separator:ad0837a64ebce7c2da278188e1c20adcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14396f1c5a947bf017cbda3ea7db556e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a14396f1c5a947bf017cbda3ea7db556e">RDZERO0</a>: 1</td></tr>
<tr class="separator:a14396f1c5a947bf017cbda3ea7db556e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d5a096a0fd1420a16cda7fc46583de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25d5a096a0fd1420a16cda7fc46583de">IRPTEN0</a>: 2</td></tr>
<tr class="separator:a25d5a096a0fd1420a16cda7fc46583de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26596800f05df584421bb2d6b253033e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26596800f05df584421bb2d6b253033e">OUTCFG0</a>: 2</td></tr>
<tr class="separator:a26596800f05df584421bb2d6b253033e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b242ac3d0b2a98574e284ba9c9e710"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a70b242ac3d0b2a98574e284ba9c9e710">DS0</a>: 2</td></tr>
<tr class="separator:a70b242ac3d0b2a98574e284ba9c9e710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960fbd49d363b75c1cdd24aad8ae302d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a960fbd49d363b75c1cdd24aad8ae302d">SR0</a>: 1</td></tr>
<tr class="separator:a960fbd49d363b75c1cdd24aad8ae302d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad470ba345db84700108d27aec2730e77"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad470ba345db84700108d27aec2730e77">PULLCFG0</a>: 3</td></tr>
<tr class="separator:ad470ba345db84700108d27aec2730e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9da83daa41f61e77db21dd25ba16ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8c9da83daa41f61e77db21dd25ba16ff">NCESRC0</a>: 6</td></tr>
<tr class="separator:a8c9da83daa41f61e77db21dd25ba16ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7346f1acbcca70b0124de58d7579ea2a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7346f1acbcca70b0124de58d7579ea2a">NCEPOL0</a>: 1</td></tr>
<tr class="separator:a7346f1acbcca70b0124de58d7579ea2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c889adb6822f4dc343050aacab37271"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1c889adb6822f4dc343050aacab37271">FIEN0</a>: 1</td></tr>
<tr class="separator:a1c889adb6822f4dc343050aacab37271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aca9994fff8c215d3f0964e6b950c9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2aca9994fff8c215d3f0964e6b950c9c">FOEN0</a>: 1</td></tr>
<tr class="separator:a2aca9994fff8c215d3f0964e6b950c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fc9dd63cea8fd8e607cb93758aa101"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af4fc9dd63cea8fd8e607cb93758aa101">PINCFG0_b</a></td></tr>
<tr class="separator:af4fc9dd63cea8fd8e607cb93758aa101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a498a23f6e6cd7c53b3f8ff13022642bf"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a498a23f6e6cd7c53b3f8ff13022642bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee866e08ed12e9899633d5cc1dae0071"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a39ee1e32eb0a89560e8fb3532de310e2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a39ee1e32eb0a89560e8fb3532de310e2">PINCFG1</a></td></tr>
<tr class="separator:a39ee1e32eb0a89560e8fb3532de310e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433f84384cffe8c8e3dbc21ec51d5150"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abcd4135fdfd6bb12aede5d6c2273b61b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abcd4135fdfd6bb12aede5d6c2273b61b">FNCSEL1</a>: 4</td></tr>
<tr class="separator:abcd4135fdfd6bb12aede5d6c2273b61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2714362c348e7854f5efa20fe3fa10e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2714362c348e7854f5efa20fe3fa10e">INPEN1</a>: 1</td></tr>
<tr class="separator:ae2714362c348e7854f5efa20fe3fa10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e888a694bb9a1e1efb651cd265b1086"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e888a694bb9a1e1efb651cd265b1086">RDZERO1</a>: 1</td></tr>
<tr class="separator:a2e888a694bb9a1e1efb651cd265b1086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6e3038cbe7a2f59945bda418cd4624"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9b6e3038cbe7a2f59945bda418cd4624">IRPTEN1</a>: 2</td></tr>
<tr class="separator:a9b6e3038cbe7a2f59945bda418cd4624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb5d220f0e46409a567c89ea27227d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8eb5d220f0e46409a567c89ea27227d7">OUTCFG1</a>: 2</td></tr>
<tr class="separator:a8eb5d220f0e46409a567c89ea27227d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62f50e143bf3e453a795ccdc88f80bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab62f50e143bf3e453a795ccdc88f80bc">DS1</a>: 2</td></tr>
<tr class="separator:ab62f50e143bf3e453a795ccdc88f80bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bddb42ebabe38fc4df58dbf248a3cd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bddb42ebabe38fc4df58dbf248a3cd0">SR1</a>: 1</td></tr>
<tr class="separator:a9bddb42ebabe38fc4df58dbf248a3cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b5dbe0c2afde3ab0e6ea5c57cff472"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a33b5dbe0c2afde3ab0e6ea5c57cff472">PULLCFG1</a>: 3</td></tr>
<tr class="separator:a33b5dbe0c2afde3ab0e6ea5c57cff472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee620146c5fff150da123d5cd082b6c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8ee620146c5fff150da123d5cd082b6c">NCESRC1</a>: 6</td></tr>
<tr class="separator:a8ee620146c5fff150da123d5cd082b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c039453404f5793e7a37dbab4a8a18b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8c039453404f5793e7a37dbab4a8a18b">NCEPOL1</a>: 1</td></tr>
<tr class="separator:a8c039453404f5793e7a37dbab4a8a18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef62307669f252e28bd36fec05592ac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2ef62307669f252e28bd36fec05592ac">FIEN1</a>: 1</td></tr>
<tr class="separator:a2ef62307669f252e28bd36fec05592ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba316e4d0398bfa5ac5cf9975426dfdd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba316e4d0398bfa5ac5cf9975426dfdd">FOEN1</a>: 1</td></tr>
<tr class="separator:aba316e4d0398bfa5ac5cf9975426dfdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433f84384cffe8c8e3dbc21ec51d5150"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a433f84384cffe8c8e3dbc21ec51d5150">PINCFG1_b</a></td></tr>
<tr class="separator:a433f84384cffe8c8e3dbc21ec51d5150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee866e08ed12e9899633d5cc1dae0071"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aee866e08ed12e9899633d5cc1dae0071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4b564c4ad6e8f46d6edcc51e65d6e5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9b9fbd2ca9c4a8f95696905a83e30c14"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9b9fbd2ca9c4a8f95696905a83e30c14">PINCFG2</a></td></tr>
<tr class="separator:a9b9fbd2ca9c4a8f95696905a83e30c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af706d7dfa27cadad3a6a1ae3bc231217"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6e75486e3ef2f23d627d07c86cebf202"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6e75486e3ef2f23d627d07c86cebf202">FNCSEL2</a>: 4</td></tr>
<tr class="separator:a6e75486e3ef2f23d627d07c86cebf202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adefcec4a5820053027f85a5a1c68e57f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adefcec4a5820053027f85a5a1c68e57f">INPEN2</a>: 1</td></tr>
<tr class="separator:adefcec4a5820053027f85a5a1c68e57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0541eeabd88fe07e2dbb4481a9ac04ab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0541eeabd88fe07e2dbb4481a9ac04ab">RDZERO2</a>: 1</td></tr>
<tr class="separator:a0541eeabd88fe07e2dbb4481a9ac04ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293ef29867a3f22fef6012b7ad783caa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a293ef29867a3f22fef6012b7ad783caa">IRPTEN2</a>: 2</td></tr>
<tr class="separator:a293ef29867a3f22fef6012b7ad783caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365891e7e4070018289e42b492d34f37"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a365891e7e4070018289e42b492d34f37">OUTCFG2</a>: 2</td></tr>
<tr class="separator:a365891e7e4070018289e42b492d34f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0bc6c2f04785e81d7b15095afb3457e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae0bc6c2f04785e81d7b15095afb3457e">DS2</a>: 2</td></tr>
<tr class="separator:ae0bc6c2f04785e81d7b15095afb3457e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2db50df40743b67d4f9576a3c0cccd62"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2db50df40743b67d4f9576a3c0cccd62">SR2</a>: 1</td></tr>
<tr class="separator:a2db50df40743b67d4f9576a3c0cccd62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c4cdf3e7f9fde6ea2e6c223d8a24cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa3c4cdf3e7f9fde6ea2e6c223d8a24cd">PULLCFG2</a>: 3</td></tr>
<tr class="separator:aa3c4cdf3e7f9fde6ea2e6c223d8a24cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ecf341ae7f4a10c81d6ac1fe6708be6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ecf341ae7f4a10c81d6ac1fe6708be6">NCESRC2</a>: 6</td></tr>
<tr class="separator:a3ecf341ae7f4a10c81d6ac1fe6708be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57b38da61be6fd48ecfd13013e6a559"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac57b38da61be6fd48ecfd13013e6a559">NCEPOL2</a>: 1</td></tr>
<tr class="separator:ac57b38da61be6fd48ecfd13013e6a559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62e6d524ddaa8cea6060751bc111d7e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab62e6d524ddaa8cea6060751bc111d7e">FIEN2</a>: 1</td></tr>
<tr class="separator:ab62e6d524ddaa8cea6060751bc111d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b385ebb29d979ee257bc396e8b9e2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa5b385ebb29d979ee257bc396e8b9e2b">FOEN2</a>: 1</td></tr>
<tr class="separator:aa5b385ebb29d979ee257bc396e8b9e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af706d7dfa27cadad3a6a1ae3bc231217"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af706d7dfa27cadad3a6a1ae3bc231217">PINCFG2_b</a></td></tr>
<tr class="separator:af706d7dfa27cadad3a6a1ae3bc231217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4b564c4ad6e8f46d6edcc51e65d6e5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7b4b564c4ad6e8f46d6edcc51e65d6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2effa3092279c67226bcdd642dfd765"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a95e509565eb74c98c17785c55a5e9923"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a95e509565eb74c98c17785c55a5e9923">PINCFG3</a></td></tr>
<tr class="separator:a95e509565eb74c98c17785c55a5e9923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531130a92084b0b46f3b24c785affb36"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6e47faa11f866879718d21292443f8b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6e47faa11f866879718d21292443f8b9">FNCSEL3</a>: 4</td></tr>
<tr class="separator:a6e47faa11f866879718d21292443f8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3526a66b10081da6a7412d1ad6f9bc70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3526a66b10081da6a7412d1ad6f9bc70">INPEN3</a>: 1</td></tr>
<tr class="separator:a3526a66b10081da6a7412d1ad6f9bc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6c70b15f79f1854a290ac56a5119ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb6c70b15f79f1854a290ac56a5119ba">RDZERO3</a>: 1</td></tr>
<tr class="separator:adb6c70b15f79f1854a290ac56a5119ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe80c9656a9b1f5366028fb1f4a11fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0fe80c9656a9b1f5366028fb1f4a11fd">IRPTEN3</a>: 2</td></tr>
<tr class="separator:a0fe80c9656a9b1f5366028fb1f4a11fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a736939d01c1fcc94bed99cfdb5072ff5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a736939d01c1fcc94bed99cfdb5072ff5">OUTCFG3</a>: 2</td></tr>
<tr class="separator:a736939d01c1fcc94bed99cfdb5072ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea456972b6aa278ce3073ffb83f42d72"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea456972b6aa278ce3073ffb83f42d72">DS3</a>: 2</td></tr>
<tr class="separator:aea456972b6aa278ce3073ffb83f42d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c22d78318106829caca6c8b7d605a8f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4c22d78318106829caca6c8b7d605a8f">SR3</a>: 1</td></tr>
<tr class="separator:a4c22d78318106829caca6c8b7d605a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f464aa384b566250a9fba46870243a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f464aa384b566250a9fba46870243a8">PULLCFG3</a>: 3</td></tr>
<tr class="separator:a6f464aa384b566250a9fba46870243a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a484178d0bc77d4f953f1b37c30239473"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a484178d0bc77d4f953f1b37c30239473">NCESRC3</a>: 6</td></tr>
<tr class="separator:a484178d0bc77d4f953f1b37c30239473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52bb23aa7969ae950ba924363a8b878c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a52bb23aa7969ae950ba924363a8b878c">NCEPOL3</a>: 1</td></tr>
<tr class="separator:a52bb23aa7969ae950ba924363a8b878c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b3d6372feda60721d09d5ca3626883"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a99b3d6372feda60721d09d5ca3626883">FIEN3</a>: 1</td></tr>
<tr class="separator:a99b3d6372feda60721d09d5ca3626883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b24241bfc609108bb5d8e0a9b8039a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a35b24241bfc609108bb5d8e0a9b8039a">FOEN3</a>: 1</td></tr>
<tr class="separator:a35b24241bfc609108bb5d8e0a9b8039a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531130a92084b0b46f3b24c785affb36"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a531130a92084b0b46f3b24c785affb36">PINCFG3_b</a></td></tr>
<tr class="separator:a531130a92084b0b46f3b24c785affb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2effa3092279c67226bcdd642dfd765"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac2effa3092279c67226bcdd642dfd765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35bb62d8fee6d1e2d89c2e68b8f5e444"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa85ab2ab99fca3a4c5f43a2c2e467183"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa85ab2ab99fca3a4c5f43a2c2e467183">PINCFG4</a></td></tr>
<tr class="separator:aa85ab2ab99fca3a4c5f43a2c2e467183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1c93dc8e6057c3c34409107a50106b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a79f10afb988f323992391b6ed0c32432"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79f10afb988f323992391b6ed0c32432">FNCSEL4</a>: 4</td></tr>
<tr class="separator:a79f10afb988f323992391b6ed0c32432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170c9f205eb6b61a9a082b2754dbbab3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a170c9f205eb6b61a9a082b2754dbbab3">INPEN4</a>: 1</td></tr>
<tr class="separator:a170c9f205eb6b61a9a082b2754dbbab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90fb918757a4d06301d3394b81d160e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90fb918757a4d06301d3394b81d160e3">RDZERO4</a>: 1</td></tr>
<tr class="separator:a90fb918757a4d06301d3394b81d160e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af826a867e1327ef247c5d73548926ded"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af826a867e1327ef247c5d73548926ded">IRPTEN4</a>: 2</td></tr>
<tr class="separator:af826a867e1327ef247c5d73548926ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49a3bb5583d1f542fdffd4454fc6bef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af49a3bb5583d1f542fdffd4454fc6bef">OUTCFG4</a>: 2</td></tr>
<tr class="separator:af49a3bb5583d1f542fdffd4454fc6bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48639406954628502eb48c8fe271caf0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48639406954628502eb48c8fe271caf0">DS4</a>: 2</td></tr>
<tr class="separator:a48639406954628502eb48c8fe271caf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7703f8a3d0a1c75b4958fa4550e15c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7703f8a3d0a1c75b4958fa4550e15c1">SR4</a>: 1</td></tr>
<tr class="separator:ac7703f8a3d0a1c75b4958fa4550e15c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac16d9fec497f84566a7fcbe3f3ba1c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ac16d9fec497f84566a7fcbe3f3ba1c">PULLCFG4</a>: 3</td></tr>
<tr class="separator:a9ac16d9fec497f84566a7fcbe3f3ba1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9d61f243e575bfae3e13d03493c826"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7e9d61f243e575bfae3e13d03493c826">NCESRC4</a>: 6</td></tr>
<tr class="separator:a7e9d61f243e575bfae3e13d03493c826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4652aff329a5a27a4c2a56d0ce5956e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4652aff329a5a27a4c2a56d0ce5956e6">NCEPOL4</a>: 1</td></tr>
<tr class="separator:a4652aff329a5a27a4c2a56d0ce5956e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0539af2c46e0ae726d4c28c9779bfe4a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0539af2c46e0ae726d4c28c9779bfe4a">FIEN4</a>: 1</td></tr>
<tr class="separator:a0539af2c46e0ae726d4c28c9779bfe4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a043005156bed2e97ee46c6672da9a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a043005156bed2e97ee46c6672da9a1">FOEN4</a>: 1</td></tr>
<tr class="separator:a2a043005156bed2e97ee46c6672da9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1c93dc8e6057c3c34409107a50106b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade1c93dc8e6057c3c34409107a50106b">PINCFG4_b</a></td></tr>
<tr class="separator:ade1c93dc8e6057c3c34409107a50106b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35bb62d8fee6d1e2d89c2e68b8f5e444"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a35bb62d8fee6d1e2d89c2e68b8f5e444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048b6d27c1b4107e191d8ad3208cdd15"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4a71342d5523bd9ab3bfc7bc2efa5922"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a71342d5523bd9ab3bfc7bc2efa5922">PINCFG5</a></td></tr>
<tr class="separator:a4a71342d5523bd9ab3bfc7bc2efa5922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1252a5114062fa81193f18b9c65eecf2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8eccba2af879f792761ff9653606abe6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8eccba2af879f792761ff9653606abe6">FNCSEL5</a>: 4</td></tr>
<tr class="separator:a8eccba2af879f792761ff9653606abe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03724f788c7c7079725df794ebc6bcbb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03724f788c7c7079725df794ebc6bcbb">INPEN5</a>: 1</td></tr>
<tr class="separator:a03724f788c7c7079725df794ebc6bcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ae9b17d681dd8a0a48cfa5372ec640"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a22ae9b17d681dd8a0a48cfa5372ec640">RDZERO5</a>: 1</td></tr>
<tr class="separator:a22ae9b17d681dd8a0a48cfa5372ec640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2177987f9e718129aa7091f35fd75450"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2177987f9e718129aa7091f35fd75450">IRPTEN5</a>: 2</td></tr>
<tr class="separator:a2177987f9e718129aa7091f35fd75450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c2d6697ff3e7efae26b5ddaebd933a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88c2d6697ff3e7efae26b5ddaebd933a">OUTCFG5</a>: 2</td></tr>
<tr class="separator:a88c2d6697ff3e7efae26b5ddaebd933a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c68f2ea686ac91fd6cd2468af766268"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1c68f2ea686ac91fd6cd2468af766268">DS5</a>: 2</td></tr>
<tr class="separator:a1c68f2ea686ac91fd6cd2468af766268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd214d4e3e7b878e39a221cb48ba7b0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd214d4e3e7b878e39a221cb48ba7b0c">SR5</a>: 1</td></tr>
<tr class="separator:acd214d4e3e7b878e39a221cb48ba7b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4546ceda0ba20c07491f3bc29b463c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0b4546ceda0ba20c07491f3bc29b463c">PULLCFG5</a>: 3</td></tr>
<tr class="separator:a0b4546ceda0ba20c07491f3bc29b463c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08430252fb68fbe2af11c9e8f7fbe276"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08430252fb68fbe2af11c9e8f7fbe276">NCESRC5</a>: 6</td></tr>
<tr class="separator:a08430252fb68fbe2af11c9e8f7fbe276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac44c0275fff430f4627d5f2c4a05833b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac44c0275fff430f4627d5f2c4a05833b">NCEPOL5</a>: 1</td></tr>
<tr class="separator:ac44c0275fff430f4627d5f2c4a05833b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656179a5d07e553a7ed2de5601ce4766"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a656179a5d07e553a7ed2de5601ce4766">FIEN5</a>: 1</td></tr>
<tr class="separator:a656179a5d07e553a7ed2de5601ce4766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4c1f9a36351c6ea1497bb4a18a1d7f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e4c1f9a36351c6ea1497bb4a18a1d7f">FOEN5</a>: 1</td></tr>
<tr class="separator:a5e4c1f9a36351c6ea1497bb4a18a1d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1252a5114062fa81193f18b9c65eecf2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1252a5114062fa81193f18b9c65eecf2">PINCFG5_b</a></td></tr>
<tr class="separator:a1252a5114062fa81193f18b9c65eecf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048b6d27c1b4107e191d8ad3208cdd15"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a048b6d27c1b4107e191d8ad3208cdd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea60d5d0bfc1aebc2cce39dfec57de2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a77215c7dd86537aef548165f7d7de114"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a77215c7dd86537aef548165f7d7de114">PINCFG6</a></td></tr>
<tr class="separator:a77215c7dd86537aef548165f7d7de114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66daf334367f4150027d12db1ff03a83"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abaf476ddbcf2be784f79b4094d8793d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abaf476ddbcf2be784f79b4094d8793d5">FNCSEL6</a>: 4</td></tr>
<tr class="separator:abaf476ddbcf2be784f79b4094d8793d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc5247d378af3a4a5ff61ea07e2fa01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8cc5247d378af3a4a5ff61ea07e2fa01">INPEN6</a>: 1</td></tr>
<tr class="separator:a8cc5247d378af3a4a5ff61ea07e2fa01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fd8344e1220010786e586bcfa9b02f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a11fd8344e1220010786e586bcfa9b02f">RDZERO6</a>: 1</td></tr>
<tr class="separator:a11fd8344e1220010786e586bcfa9b02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea98a2b3926b67084365d9453a548c48"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea98a2b3926b67084365d9453a548c48">IRPTEN6</a>: 2</td></tr>
<tr class="separator:aea98a2b3926b67084365d9453a548c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d9eb37617cdad75608320587640d86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7d9eb37617cdad75608320587640d86">OUTCFG6</a>: 2</td></tr>
<tr class="separator:ab7d9eb37617cdad75608320587640d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e528b8f4d07382ee8988e88d37670e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20e528b8f4d07382ee8988e88d37670e">DS6</a>: 2</td></tr>
<tr class="separator:a20e528b8f4d07382ee8988e88d37670e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397df822b1139f6620d4c1fc8bec777b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a397df822b1139f6620d4c1fc8bec777b">SR6</a>: 1</td></tr>
<tr class="separator:a397df822b1139f6620d4c1fc8bec777b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41531596c9a94b211806b30fdb0242ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a41531596c9a94b211806b30fdb0242ca">PULLCFG6</a>: 3</td></tr>
<tr class="separator:a41531596c9a94b211806b30fdb0242ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0336a5786a3c3dac27d61e6c6154ca4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0336a5786a3c3dac27d61e6c6154ca4">NCESRC6</a>: 6</td></tr>
<tr class="separator:ab0336a5786a3c3dac27d61e6c6154ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1267ceeaae76248f31bc797f8df9c4b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac1267ceeaae76248f31bc797f8df9c4b">NCEPOL6</a>: 1</td></tr>
<tr class="separator:ac1267ceeaae76248f31bc797f8df9c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f7f5dad2722bd0900b0745a24581af"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad4f7f5dad2722bd0900b0745a24581af">FIEN6</a>: 1</td></tr>
<tr class="separator:ad4f7f5dad2722bd0900b0745a24581af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a336da1f65dfea72d69cf99a6f140ff19"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a336da1f65dfea72d69cf99a6f140ff19">FOEN6</a>: 1</td></tr>
<tr class="separator:a336da1f65dfea72d69cf99a6f140ff19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66daf334367f4150027d12db1ff03a83"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66daf334367f4150027d12db1ff03a83">PINCFG6_b</a></td></tr>
<tr class="separator:a66daf334367f4150027d12db1ff03a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea60d5d0bfc1aebc2cce39dfec57de2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4ea60d5d0bfc1aebc2cce39dfec57de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646d83528dcbb948ec4c2f56e782af83"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2f5267dfbf0a05b71bfa398ccdd3b4b6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f5267dfbf0a05b71bfa398ccdd3b4b6">PINCFG7</a></td></tr>
<tr class="separator:a2f5267dfbf0a05b71bfa398ccdd3b4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d1661e35711c7de88e3bcc2aa8aed1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aae31a315f598b161c08ce10de5e176b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae31a315f598b161c08ce10de5e176b1">FNCSEL7</a>: 4</td></tr>
<tr class="separator:aae31a315f598b161c08ce10de5e176b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c81fd0902af47f9650acc1ed58ef358"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c81fd0902af47f9650acc1ed58ef358">INPEN7</a>: 1</td></tr>
<tr class="separator:a0c81fd0902af47f9650acc1ed58ef358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57d2bf70631568e2c2e8bb3c04a5e1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa57d2bf70631568e2c2e8bb3c04a5e1d">RDZERO7</a>: 1</td></tr>
<tr class="separator:aa57d2bf70631568e2c2e8bb3c04a5e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a625f7c49e5274b83765cac2fe753ced4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a625f7c49e5274b83765cac2fe753ced4">IRPTEN7</a>: 2</td></tr>
<tr class="separator:a625f7c49e5274b83765cac2fe753ced4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf68df260e802893a00b7d4a0cd37b20"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acf68df260e802893a00b7d4a0cd37b20">OUTCFG7</a>: 2</td></tr>
<tr class="separator:acf68df260e802893a00b7d4a0cd37b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a2370ce559b1dd8c6aabcbfa71c7c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2a2370ce559b1dd8c6aabcbfa71c7c3">DS7</a>: 2</td></tr>
<tr class="separator:ae2a2370ce559b1dd8c6aabcbfa71c7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1398f2599e6d088cd537dc9390aba54e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1398f2599e6d088cd537dc9390aba54e">SR7</a>: 1</td></tr>
<tr class="separator:a1398f2599e6d088cd537dc9390aba54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b6dbd8270bad3f05c212e8e8b8594c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01b6dbd8270bad3f05c212e8e8b8594c">PULLCFG7</a>: 3</td></tr>
<tr class="separator:a01b6dbd8270bad3f05c212e8e8b8594c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b19ecbef55d085b931a46da708a2544"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2b19ecbef55d085b931a46da708a2544">NCESRC7</a>: 6</td></tr>
<tr class="separator:a2b19ecbef55d085b931a46da708a2544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58369d60f7eec004dc4d6d6d51f04cb1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58369d60f7eec004dc4d6d6d51f04cb1">NCEPOL7</a>: 1</td></tr>
<tr class="separator:a58369d60f7eec004dc4d6d6d51f04cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5467fc0f81840b9a89b0b965249b6cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af5467fc0f81840b9a89b0b965249b6cb">FIEN7</a>: 1</td></tr>
<tr class="separator:af5467fc0f81840b9a89b0b965249b6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8399ba27728bcf8d4d885bf034d3f738"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8399ba27728bcf8d4d885bf034d3f738">FOEN7</a>: 1</td></tr>
<tr class="separator:a8399ba27728bcf8d4d885bf034d3f738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d1661e35711c7de88e3bcc2aa8aed1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a38d1661e35711c7de88e3bcc2aa8aed1">PINCFG7_b</a></td></tr>
<tr class="separator:a38d1661e35711c7de88e3bcc2aa8aed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646d83528dcbb948ec4c2f56e782af83"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a646d83528dcbb948ec4c2f56e782af83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4cb9456d510625e6fdc2a320de4d96"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac0af10a8a80c6271b1202567d1f859dc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0af10a8a80c6271b1202567d1f859dc">PINCFG8</a></td></tr>
<tr class="separator:ac0af10a8a80c6271b1202567d1f859dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7180d67faa80c92d334e05410b66063"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a40387ad1ac9aef87f8bf5e77bf6043fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a40387ad1ac9aef87f8bf5e77bf6043fa">FNCSEL8</a>: 4</td></tr>
<tr class="separator:a40387ad1ac9aef87f8bf5e77bf6043fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357e56bf0fc7a7890a037da61b8f50cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a357e56bf0fc7a7890a037da61b8f50cd">INPEN8</a>: 1</td></tr>
<tr class="separator:a357e56bf0fc7a7890a037da61b8f50cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed73a390c0fbfcdd20e89408233cd70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeed73a390c0fbfcdd20e89408233cd70">RDZERO8</a>: 1</td></tr>
<tr class="separator:aeed73a390c0fbfcdd20e89408233cd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98947b88d0bf1c879ced737620f5af5a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98947b88d0bf1c879ced737620f5af5a">IRPTEN8</a>: 2</td></tr>
<tr class="separator:a98947b88d0bf1c879ced737620f5af5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0195b23dc853da9e84c384cc257c1ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0195b23dc853da9e84c384cc257c1ad">OUTCFG8</a>: 2</td></tr>
<tr class="separator:ab0195b23dc853da9e84c384cc257c1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4510c9a18929ceb499a3d42db2fcfb8a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4510c9a18929ceb499a3d42db2fcfb8a">DS8</a>: 2</td></tr>
<tr class="separator:a4510c9a18929ceb499a3d42db2fcfb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97442f509e2101986a47672f28f9ac9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab97442f509e2101986a47672f28f9ac9">SR8</a>: 1</td></tr>
<tr class="separator:ab97442f509e2101986a47672f28f9ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fc1dc7a43bac47925967acefa72f88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8fc1dc7a43bac47925967acefa72f88">PULLCFG8</a>: 3</td></tr>
<tr class="separator:ab8fc1dc7a43bac47925967acefa72f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b291e97c8fe33a39cd37b58c8bfa88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50b291e97c8fe33a39cd37b58c8bfa88">NCESRC8</a>: 6</td></tr>
<tr class="separator:a50b291e97c8fe33a39cd37b58c8bfa88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca6099d75348866a47ec817eedc918c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4ca6099d75348866a47ec817eedc918c">NCEPOL8</a>: 1</td></tr>
<tr class="separator:a4ca6099d75348866a47ec817eedc918c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44211580d2ad5ae1f2671494522f9894"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a44211580d2ad5ae1f2671494522f9894">FIEN8</a>: 1</td></tr>
<tr class="separator:a44211580d2ad5ae1f2671494522f9894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab545d2895c75a66b9c188173fc8261"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afab545d2895c75a66b9c188173fc8261">FOEN8</a>: 1</td></tr>
<tr class="separator:afab545d2895c75a66b9c188173fc8261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7180d67faa80c92d334e05410b66063"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7180d67faa80c92d334e05410b66063">PINCFG8_b</a></td></tr>
<tr class="separator:ac7180d67faa80c92d334e05410b66063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4cb9456d510625e6fdc2a320de4d96"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acd4cb9456d510625e6fdc2a320de4d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9a7ddcfaa0a59a349e165bdcc074df9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a23249e2c16b08e684d83dac57075fdc3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23249e2c16b08e684d83dac57075fdc3">PINCFG9</a></td></tr>
<tr class="separator:a23249e2c16b08e684d83dac57075fdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76a81b944a07a2db7687c6ed3f54d74"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a915c4eb2c779fb38a95d85732638ae5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a915c4eb2c779fb38a95d85732638ae5d">FNCSEL9</a>: 4</td></tr>
<tr class="separator:a915c4eb2c779fb38a95d85732638ae5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b06d80b67b2a0deabd9623a864a4af"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad5b06d80b67b2a0deabd9623a864a4af">INPEN9</a>: 1</td></tr>
<tr class="separator:ad5b06d80b67b2a0deabd9623a864a4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ccf15f61e72f3b5656c20bcc5055f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a17ccf15f61e72f3b5656c20bcc5055f3">RDZERO9</a>: 1</td></tr>
<tr class="separator:a17ccf15f61e72f3b5656c20bcc5055f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca15786bc09a420f94b94421b419eb9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acca15786bc09a420f94b94421b419eb9">IRPTEN9</a>: 2</td></tr>
<tr class="separator:acca15786bc09a420f94b94421b419eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc3dfdb3ffbbc5d54dd0bb586db7de6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0bc3dfdb3ffbbc5d54dd0bb586db7de6">OUTCFG9</a>: 2</td></tr>
<tr class="separator:a0bc3dfdb3ffbbc5d54dd0bb586db7de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69cf4d2bdc493f5473272f1c38a8bab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac69cf4d2bdc493f5473272f1c38a8bab">DS9</a>: 2</td></tr>
<tr class="separator:ac69cf4d2bdc493f5473272f1c38a8bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a498a2fbcebcd681fc2fac96bbec03eb8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a498a2fbcebcd681fc2fac96bbec03eb8">SR9</a>: 1</td></tr>
<tr class="separator:a498a2fbcebcd681fc2fac96bbec03eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0defd3aca8aa283be428453f594c73a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0defd3aca8aa283be428453f594c73a">PULLCFG9</a>: 3</td></tr>
<tr class="separator:af0defd3aca8aa283be428453f594c73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b5b02703a0f49e92c3e60c74aa5c2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a78b5b02703a0f49e92c3e60c74aa5c2c">NCESRC9</a>: 6</td></tr>
<tr class="separator:a78b5b02703a0f49e92c3e60c74aa5c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f2e3dea088ca71bd6a6e5cf258785f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53f2e3dea088ca71bd6a6e5cf258785f">NCEPOL9</a>: 1</td></tr>
<tr class="separator:a53f2e3dea088ca71bd6a6e5cf258785f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc0d5c32fb784d0b5cf7599af9ba253"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6cc0d5c32fb784d0b5cf7599af9ba253">FIEN9</a>: 1</td></tr>
<tr class="separator:a6cc0d5c32fb784d0b5cf7599af9ba253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6bb45ead6447a547a3a2f53b4502a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abe6bb45ead6447a547a3a2f53b4502a8">FOEN9</a>: 1</td></tr>
<tr class="separator:abe6bb45ead6447a547a3a2f53b4502a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76a81b944a07a2db7687c6ed3f54d74"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af76a81b944a07a2db7687c6ed3f54d74">PINCFG9_b</a></td></tr>
<tr class="separator:af76a81b944a07a2db7687c6ed3f54d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9a7ddcfaa0a59a349e165bdcc074df9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac9a7ddcfaa0a59a349e165bdcc074df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8420ed403d2f4d7d2034002c7ed160e4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac660e9037d09cf6690481a7b223182f3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac660e9037d09cf6690481a7b223182f3">PINCFG10</a></td></tr>
<tr class="separator:ac660e9037d09cf6690481a7b223182f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c218b3b01d26bdf663b2c09dbc8b3aa"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a365ed3b328cf1a10bca687f85e1d8431"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a365ed3b328cf1a10bca687f85e1d8431">FNCSEL10</a>: 4</td></tr>
<tr class="separator:a365ed3b328cf1a10bca687f85e1d8431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4eed3362a2b54fd95b72d32f7de4a7c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4eed3362a2b54fd95b72d32f7de4a7c">INPEN10</a>: 1</td></tr>
<tr class="separator:ab4eed3362a2b54fd95b72d32f7de4a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3a2be3d5127a1105dc0dd75c6625ce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afc3a2be3d5127a1105dc0dd75c6625ce">RDZERO10</a>: 1</td></tr>
<tr class="separator:afc3a2be3d5127a1105dc0dd75c6625ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57925c47fb6b372fde9a8746148f7217"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a57925c47fb6b372fde9a8746148f7217">IRPTEN10</a>: 2</td></tr>
<tr class="separator:a57925c47fb6b372fde9a8746148f7217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac57d5f0c9bd3b5f2fc7b1b95d9d8f43b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac57d5f0c9bd3b5f2fc7b1b95d9d8f43b">OUTCFG10</a>: 2</td></tr>
<tr class="separator:ac57d5f0c9bd3b5f2fc7b1b95d9d8f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b0984d74e7b40b1a3ce44bc94c0f7a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad6b0984d74e7b40b1a3ce44bc94c0f7a">DS10</a>: 2</td></tr>
<tr class="separator:ad6b0984d74e7b40b1a3ce44bc94c0f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c3fd1f9fae967c068d3253a94b89ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7c3fd1f9fae967c068d3253a94b89ef">SR10</a>: 1</td></tr>
<tr class="separator:af7c3fd1f9fae967c068d3253a94b89ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47bf7055ce00ef2a51522db99aeaabbc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47bf7055ce00ef2a51522db99aeaabbc">PULLCFG10</a>: 3</td></tr>
<tr class="separator:a47bf7055ce00ef2a51522db99aeaabbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47db07cd285d347ace9aad1ce4652a4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac47db07cd285d347ace9aad1ce4652a4">NCESRC10</a>: 6</td></tr>
<tr class="separator:ac47db07cd285d347ace9aad1ce4652a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610507c33ad3fd05151d7735bb1021ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a610507c33ad3fd05151d7735bb1021ed">NCEPOL10</a>: 1</td></tr>
<tr class="separator:a610507c33ad3fd05151d7735bb1021ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff2ea431b6c8f56d68c497c0a9204d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5ff2ea431b6c8f56d68c497c0a9204d7">FIEN10</a>: 1</td></tr>
<tr class="separator:a5ff2ea431b6c8f56d68c497c0a9204d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4351b6c60374e8639f497fef35db2e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b4351b6c60374e8639f497fef35db2e">FOEN10</a>: 1</td></tr>
<tr class="separator:a5b4351b6c60374e8639f497fef35db2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c218b3b01d26bdf663b2c09dbc8b3aa"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c218b3b01d26bdf663b2c09dbc8b3aa">PINCFG10_b</a></td></tr>
<tr class="separator:a7c218b3b01d26bdf663b2c09dbc8b3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8420ed403d2f4d7d2034002c7ed160e4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8420ed403d2f4d7d2034002c7ed160e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd1838149e2cbc775dc0475b8a8390f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a65cf93f29acc7a922e70e71901f1e8c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65cf93f29acc7a922e70e71901f1e8c5">PINCFG11</a></td></tr>
<tr class="separator:a65cf93f29acc7a922e70e71901f1e8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c5bd1c7aa2dd91c76a842ce07a84f7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac2e85794555d727124a9dc062ed73dad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2e85794555d727124a9dc062ed73dad">FNCSEL11</a>: 4</td></tr>
<tr class="separator:ac2e85794555d727124a9dc062ed73dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bef933b2d83de3b4917829096f9f5c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0bef933b2d83de3b4917829096f9f5c1">INPEN11</a>: 1</td></tr>
<tr class="separator:a0bef933b2d83de3b4917829096f9f5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b5f0ee6a5678a3978bb5ed852fdae3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad2b5f0ee6a5678a3978bb5ed852fdae3">RDZERO11</a>: 1</td></tr>
<tr class="separator:ad2b5f0ee6a5678a3978bb5ed852fdae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759868155d26ecb658c950d32d1c97b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a759868155d26ecb658c950d32d1c97b9">IRPTEN11</a>: 2</td></tr>
<tr class="separator:a759868155d26ecb658c950d32d1c97b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e54b1c93e9445e60e12d0d0d587956"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86e54b1c93e9445e60e12d0d0d587956">OUTCFG11</a>: 2</td></tr>
<tr class="separator:a86e54b1c93e9445e60e12d0d0d587956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a11e8480c11d5771aedc10d1411ab1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a11a11e8480c11d5771aedc10d1411ab1">DS11</a>: 2</td></tr>
<tr class="separator:a11a11e8480c11d5771aedc10d1411ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b9b9e992022ae0eca6c7b939f7053fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9b9b9e992022ae0eca6c7b939f7053fe">SR11</a>: 1</td></tr>
<tr class="separator:a9b9b9e992022ae0eca6c7b939f7053fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f88cd415cd5374c57853ac4c7e4d5c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f88cd415cd5374c57853ac4c7e4d5c2">PULLCFG11</a>: 3</td></tr>
<tr class="separator:a3f88cd415cd5374c57853ac4c7e4d5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb2c96e237d027b07182586ab2c4cdd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aceb2c96e237d027b07182586ab2c4cdd">NCESRC11</a>: 6</td></tr>
<tr class="separator:aceb2c96e237d027b07182586ab2c4cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fd2a3762daeacf6d9d2932e7b1df6b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2fd2a3762daeacf6d9d2932e7b1df6b">NCEPOL11</a>: 1</td></tr>
<tr class="separator:ae2fd2a3762daeacf6d9d2932e7b1df6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed1c8f600365aa5793f6665dd8803ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4ed1c8f600365aa5793f6665dd8803ea">FIEN11</a>: 1</td></tr>
<tr class="separator:a4ed1c8f600365aa5793f6665dd8803ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f15afde08346d9f20c5e911d53d3eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a51f15afde08346d9f20c5e911d53d3eb">FOEN11</a>: 1</td></tr>
<tr class="separator:a51f15afde08346d9f20c5e911d53d3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c5bd1c7aa2dd91c76a842ce07a84f7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac1c5bd1c7aa2dd91c76a842ce07a84f7">PINCFG11_b</a></td></tr>
<tr class="separator:ac1c5bd1c7aa2dd91c76a842ce07a84f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd1838149e2cbc775dc0475b8a8390f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adfd1838149e2cbc775dc0475b8a8390f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226dab615ff8ef2c022f5a3c47674f4b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad9843c9b4ec212cb882c01026e5723b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad9843c9b4ec212cb882c01026e5723b9">PINCFG12</a></td></tr>
<tr class="separator:ad9843c9b4ec212cb882c01026e5723b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ed52aaf108fba16fd5a7327981d2fb9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0c7719be1f43cf0c6b3555536b9f8297"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c7719be1f43cf0c6b3555536b9f8297">FNCSEL12</a>: 4</td></tr>
<tr class="separator:a0c7719be1f43cf0c6b3555536b9f8297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b70787d4e6b29534bb5a7268b1ba0ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4b70787d4e6b29534bb5a7268b1ba0ca">INPEN12</a>: 1</td></tr>
<tr class="separator:a4b70787d4e6b29534bb5a7268b1ba0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f7e76d18b28828a3048eba5ae690f7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7f7e76d18b28828a3048eba5ae690f7">RDZERO12</a>: 1</td></tr>
<tr class="separator:ab7f7e76d18b28828a3048eba5ae690f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45c6246ae143dc63860e30e50c276a3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa45c6246ae143dc63860e30e50c276a3">IRPTEN12</a>: 2</td></tr>
<tr class="separator:aa45c6246ae143dc63860e30e50c276a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd3ab8f3a545912957aab7a51f63ae3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bd3ab8f3a545912957aab7a51f63ae3">OUTCFG12</a>: 2</td></tr>
<tr class="separator:a7bd3ab8f3a545912957aab7a51f63ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aca59d60698bd2d35bc234c0078f7aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1aca59d60698bd2d35bc234c0078f7aa">DS12</a>: 2</td></tr>
<tr class="separator:a1aca59d60698bd2d35bc234c0078f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a29df87f769386e6913b9260b2118ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a29df87f769386e6913b9260b2118ec">SR12</a>: 1</td></tr>
<tr class="separator:a3a29df87f769386e6913b9260b2118ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35b3efa25f25c9014bf3a7adfee5c1bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a35b3efa25f25c9014bf3a7adfee5c1bd">PULLCFG12</a>: 3</td></tr>
<tr class="separator:a35b3efa25f25c9014bf3a7adfee5c1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9b2f472a68e1a078c4ca8f35a3b92b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f9b2f472a68e1a078c4ca8f35a3b92b">NCESRC12</a>: 6</td></tr>
<tr class="separator:a1f9b2f472a68e1a078c4ca8f35a3b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28460c8c7f1828ad7a8ef59f813b4eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac28460c8c7f1828ad7a8ef59f813b4eb">NCEPOL12</a>: 1</td></tr>
<tr class="separator:ac28460c8c7f1828ad7a8ef59f813b4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7bafbf3b963f51614d219ce65bfcfc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f7bafbf3b963f51614d219ce65bfcfc">FIEN12</a>: 1</td></tr>
<tr class="separator:a6f7bafbf3b963f51614d219ce65bfcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922ad54b7a281c4648d0890e03c46585"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a922ad54b7a281c4648d0890e03c46585">FOEN12</a>: 1</td></tr>
<tr class="separator:a922ad54b7a281c4648d0890e03c46585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ed52aaf108fba16fd5a7327981d2fb9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ed52aaf108fba16fd5a7327981d2fb9">PINCFG12_b</a></td></tr>
<tr class="separator:a3ed52aaf108fba16fd5a7327981d2fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226dab615ff8ef2c022f5a3c47674f4b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a226dab615ff8ef2c022f5a3c47674f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9476f466886101c9144e226583ee125d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2e33f67ce733f26061e6e182188988d7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e33f67ce733f26061e6e182188988d7">PINCFG13</a></td></tr>
<tr class="separator:a2e33f67ce733f26061e6e182188988d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e6249b74b3eb9782d7004f6a41fa00"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aebbcc77f849bca0d5b6eeb6931f4602f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aebbcc77f849bca0d5b6eeb6931f4602f">FNCSEL13</a>: 4</td></tr>
<tr class="separator:aebbcc77f849bca0d5b6eeb6931f4602f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a466af32dff37e850886a5c94fb23c4c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a466af32dff37e850886a5c94fb23c4c8">INPEN13</a>: 1</td></tr>
<tr class="separator:a466af32dff37e850886a5c94fb23c4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61c7bc3662bdf51247f8e12addf0750"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad61c7bc3662bdf51247f8e12addf0750">RDZERO13</a>: 1</td></tr>
<tr class="separator:ad61c7bc3662bdf51247f8e12addf0750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed75be7dd95edf6fa7c4fe80d2dda27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afed75be7dd95edf6fa7c4fe80d2dda27">IRPTEN13</a>: 2</td></tr>
<tr class="separator:afed75be7dd95edf6fa7c4fe80d2dda27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade24c4955f41824715518648c3e1795d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade24c4955f41824715518648c3e1795d">OUTCFG13</a>: 2</td></tr>
<tr class="separator:ade24c4955f41824715518648c3e1795d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a92bb70a6421df2e30301f07471464b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5a92bb70a6421df2e30301f07471464b">DS13</a>: 2</td></tr>
<tr class="separator:a5a92bb70a6421df2e30301f07471464b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95b04358a9c999e0eda0f60c1b624e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad95b04358a9c999e0eda0f60c1b624e6">SR13</a>: 1</td></tr>
<tr class="separator:ad95b04358a9c999e0eda0f60c1b624e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978b0ec68a174dfb625729bcae5048ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a978b0ec68a174dfb625729bcae5048ba">PULLCFG13</a>: 3</td></tr>
<tr class="separator:a978b0ec68a174dfb625729bcae5048ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acffca8402c7cc1935340ab884e243e79"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acffca8402c7cc1935340ab884e243e79">NCESRC13</a>: 6</td></tr>
<tr class="separator:acffca8402c7cc1935340ab884e243e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6982c869a17738b20be9697aa5a656b5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6982c869a17738b20be9697aa5a656b5">NCEPOL13</a>: 1</td></tr>
<tr class="separator:a6982c869a17738b20be9697aa5a656b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418a19833df4043fe65d6947913d41e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a418a19833df4043fe65d6947913d41e1">FIEN13</a>: 1</td></tr>
<tr class="separator:a418a19833df4043fe65d6947913d41e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bfa52e3f8ba01c764a052e75d00e38e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4bfa52e3f8ba01c764a052e75d00e38e">FOEN13</a>: 1</td></tr>
<tr class="separator:a4bfa52e3f8ba01c764a052e75d00e38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e6249b74b3eb9782d7004f6a41fa00"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56e6249b74b3eb9782d7004f6a41fa00">PINCFG13_b</a></td></tr>
<tr class="separator:a56e6249b74b3eb9782d7004f6a41fa00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9476f466886101c9144e226583ee125d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9476f466886101c9144e226583ee125d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf26cc7a7a362fe4c047dcf6afed31de"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4fc96f2be35af9119e59be66f614478e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4fc96f2be35af9119e59be66f614478e">PINCFG14</a></td></tr>
<tr class="separator:a4fc96f2be35af9119e59be66f614478e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff38b08fe30d318e1cc285ff99a4bc1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a461f4c58e4fb44fd90eaecb098865289"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a461f4c58e4fb44fd90eaecb098865289">FNCSEL14</a>: 4</td></tr>
<tr class="separator:a461f4c58e4fb44fd90eaecb098865289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c51192192bf709dc6e4b96ddeb820ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c51192192bf709dc6e4b96ddeb820ba">INPEN14</a>: 1</td></tr>
<tr class="separator:a6c51192192bf709dc6e4b96ddeb820ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104aa909c83b66c0b25513f0e753c579"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a104aa909c83b66c0b25513f0e753c579">RDZERO14</a>: 1</td></tr>
<tr class="separator:a104aa909c83b66c0b25513f0e753c579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7cc7628fa92f3310980df51e6e37bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acb7cc7628fa92f3310980df51e6e37bb">IRPTEN14</a>: 2</td></tr>
<tr class="separator:acb7cc7628fa92f3310980df51e6e37bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b85a4d59b720c967e2306af822ccc8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9b85a4d59b720c967e2306af822ccc8b">OUTCFG14</a>: 2</td></tr>
<tr class="separator:a9b85a4d59b720c967e2306af822ccc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82232302fa630ea750cc0ce10c96e3ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a82232302fa630ea750cc0ce10c96e3ed">DS14</a>: 2</td></tr>
<tr class="separator:a82232302fa630ea750cc0ce10c96e3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde5b29dd4cdfd9419e61dfb16bfc716"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abde5b29dd4cdfd9419e61dfb16bfc716">SR14</a>: 1</td></tr>
<tr class="separator:abde5b29dd4cdfd9419e61dfb16bfc716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68352d4616ba10676b479c9cdb61e3b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac68352d4616ba10676b479c9cdb61e3b">PULLCFG14</a>: 3</td></tr>
<tr class="separator:ac68352d4616ba10676b479c9cdb61e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c591b7a969a4721537ebfd24d3e31d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a44c591b7a969a4721537ebfd24d3e31d">NCESRC14</a>: 6</td></tr>
<tr class="separator:a44c591b7a969a4721537ebfd24d3e31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b0e87e711f77dfc3d04b7a41a5d3de0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b0e87e711f77dfc3d04b7a41a5d3de0">NCEPOL14</a>: 1</td></tr>
<tr class="separator:a3b0e87e711f77dfc3d04b7a41a5d3de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b20bef8e76459514c02fa9b7571fe9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6b20bef8e76459514c02fa9b7571fe9e">FIEN14</a>: 1</td></tr>
<tr class="separator:a6b20bef8e76459514c02fa9b7571fe9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa320dcc2693bdff17a2ec2e1ccd696e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa320dcc2693bdff17a2ec2e1ccd696e0">FOEN14</a>: 1</td></tr>
<tr class="separator:aa320dcc2693bdff17a2ec2e1ccd696e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff38b08fe30d318e1cc285ff99a4bc1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ff38b08fe30d318e1cc285ff99a4bc1">PINCFG14_b</a></td></tr>
<tr class="separator:a9ff38b08fe30d318e1cc285ff99a4bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf26cc7a7a362fe4c047dcf6afed31de"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abf26cc7a7a362fe4c047dcf6afed31de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a510763d2e064e73aa0bdd2f9cc809206"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4ab3d1bf4e4984ff26b46113a131633e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4ab3d1bf4e4984ff26b46113a131633e">PINCFG15</a></td></tr>
<tr class="separator:a4ab3d1bf4e4984ff26b46113a131633e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b311e7d444cca4b2a267a58f8d9a88"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a946060f1a066ea91673e72e661b41de2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a946060f1a066ea91673e72e661b41de2">FNCSEL15</a>: 4</td></tr>
<tr class="separator:a946060f1a066ea91673e72e661b41de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74e9340b23854f80b2b6b8d9f0f4cec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac74e9340b23854f80b2b6b8d9f0f4cec">INPEN15</a>: 1</td></tr>
<tr class="separator:ac74e9340b23854f80b2b6b8d9f0f4cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a24f8a4bbb563db4419e9cbe52879fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7a24f8a4bbb563db4419e9cbe52879fb">RDZERO15</a>: 1</td></tr>
<tr class="separator:a7a24f8a4bbb563db4419e9cbe52879fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17c5a42cf538d6c9823cdfdabf3cae5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab17c5a42cf538d6c9823cdfdabf3cae5">IRPTEN15</a>: 2</td></tr>
<tr class="separator:ab17c5a42cf538d6c9823cdfdabf3cae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae458277ed881b38174d2dff26f3afbeb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae458277ed881b38174d2dff26f3afbeb">OUTCFG15</a>: 2</td></tr>
<tr class="separator:ae458277ed881b38174d2dff26f3afbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea6aebecf788a0e1e33ea27dae8c225"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abea6aebecf788a0e1e33ea27dae8c225">DS15</a>: 2</td></tr>
<tr class="separator:abea6aebecf788a0e1e33ea27dae8c225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1238f58bb398f7bc193399002b57240"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab1238f58bb398f7bc193399002b57240">SR15</a>: 1</td></tr>
<tr class="separator:ab1238f58bb398f7bc193399002b57240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae79c6ef78cba68cd56af44febac72871"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae79c6ef78cba68cd56af44febac72871">PULLCFG15</a>: 3</td></tr>
<tr class="separator:ae79c6ef78cba68cd56af44febac72871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d9a76c7cb800c21cce6bee3c7232b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac3d9a76c7cb800c21cce6bee3c7232b7">NCESRC15</a>: 6</td></tr>
<tr class="separator:ac3d9a76c7cb800c21cce6bee3c7232b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3ca7c533d7c9858589ef461c937deb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca3ca7c533d7c9858589ef461c937deb">NCEPOL15</a>: 1</td></tr>
<tr class="separator:aca3ca7c533d7c9858589ef461c937deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ab17e623b71b22f0f2ad88229e609d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a57ab17e623b71b22f0f2ad88229e609d">FIEN15</a>: 1</td></tr>
<tr class="separator:a57ab17e623b71b22f0f2ad88229e609d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad11f8b49609540a79d4b3ca03255766"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad11f8b49609540a79d4b3ca03255766">FOEN15</a>: 1</td></tr>
<tr class="separator:aad11f8b49609540a79d4b3ca03255766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b311e7d444cca4b2a267a58f8d9a88"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49b311e7d444cca4b2a267a58f8d9a88">PINCFG15_b</a></td></tr>
<tr class="separator:a49b311e7d444cca4b2a267a58f8d9a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a510763d2e064e73aa0bdd2f9cc809206"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a510763d2e064e73aa0bdd2f9cc809206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57efafbe3687bf23c50daaab25b7ce29"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2fb9a9fdbb02c941721667ec0700b99c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2fb9a9fdbb02c941721667ec0700b99c">PINCFG16</a></td></tr>
<tr class="separator:a2fb9a9fdbb02c941721667ec0700b99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bcd5d384cfbb957dcb6a167144084de"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae3073070a075bbb4d6717d54dd312623"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae3073070a075bbb4d6717d54dd312623">FNCSEL16</a>: 4</td></tr>
<tr class="separator:ae3073070a075bbb4d6717d54dd312623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad694c64d320b8e4eeeb9f5065863b8db"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad694c64d320b8e4eeeb9f5065863b8db">INPEN16</a>: 1</td></tr>
<tr class="separator:ad694c64d320b8e4eeeb9f5065863b8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539f95d0b64613d6cd86ade1f35272bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a539f95d0b64613d6cd86ade1f35272bd">RDZERO16</a>: 1</td></tr>
<tr class="separator:a539f95d0b64613d6cd86ade1f35272bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad650c9b88a263c193c5f58921d26d46a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad650c9b88a263c193c5f58921d26d46a">IRPTEN16</a>: 2</td></tr>
<tr class="separator:ad650c9b88a263c193c5f58921d26d46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c8f05278eed385c64c4e1b41a7e98c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a10c8f05278eed385c64c4e1b41a7e98c">OUTCFG16</a>: 2</td></tr>
<tr class="separator:a10c8f05278eed385c64c4e1b41a7e98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09b68438d0225d9743684d21d79ebd7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab09b68438d0225d9743684d21d79ebd7">DS16</a>: 2</td></tr>
<tr class="separator:ab09b68438d0225d9743684d21d79ebd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9672fb3f6b250526d65bec7589f07bd8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9672fb3f6b250526d65bec7589f07bd8">SR16</a>: 1</td></tr>
<tr class="separator:a9672fb3f6b250526d65bec7589f07bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7159531c853073a5d3ded82f6a7f2ec9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7159531c853073a5d3ded82f6a7f2ec9">PULLCFG16</a>: 3</td></tr>
<tr class="separator:a7159531c853073a5d3ded82f6a7f2ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347197d8b4c5e9ed9a3581b912830013"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a347197d8b4c5e9ed9a3581b912830013">NCESRC16</a>: 6</td></tr>
<tr class="separator:a347197d8b4c5e9ed9a3581b912830013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1997ab0d43e2051cf0ba9cf3295db818"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1997ab0d43e2051cf0ba9cf3295db818">NCEPOL16</a>: 1</td></tr>
<tr class="separator:a1997ab0d43e2051cf0ba9cf3295db818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205963e2855cdc03642da72b894a6a6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a205963e2855cdc03642da72b894a6a6a">FIEN16</a>: 1</td></tr>
<tr class="separator:a205963e2855cdc03642da72b894a6a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e7a7ec2f0da4f091c7e7a49bd44d362"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e7a7ec2f0da4f091c7e7a49bd44d362">FOEN16</a>: 1</td></tr>
<tr class="separator:a5e7a7ec2f0da4f091c7e7a49bd44d362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bcd5d384cfbb957dcb6a167144084de"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0bcd5d384cfbb957dcb6a167144084de">PINCFG16_b</a></td></tr>
<tr class="separator:a0bcd5d384cfbb957dcb6a167144084de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57efafbe3687bf23c50daaab25b7ce29"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a57efafbe3687bf23c50daaab25b7ce29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32df8afc8c6c9d4e187612e15fe2853b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae4062d0a19a41506b9095e6fb0ad0b3c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae4062d0a19a41506b9095e6fb0ad0b3c">PINCFG17</a></td></tr>
<tr class="separator:ae4062d0a19a41506b9095e6fb0ad0b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae835cf5edc9535b3af9fe9b87297b794"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8b3ea1cd267511e0c6632fe744a74b20"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b3ea1cd267511e0c6632fe744a74b20">FNCSEL17</a>: 4</td></tr>
<tr class="separator:a8b3ea1cd267511e0c6632fe744a74b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d3b5f25aa36f6efe62ccfe200c14a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03d3b5f25aa36f6efe62ccfe200c14a2">INPEN17</a>: 1</td></tr>
<tr class="separator:a03d3b5f25aa36f6efe62ccfe200c14a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf991070dccac0e72418ce2368eea09a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abf991070dccac0e72418ce2368eea09a">RDZERO17</a>: 1</td></tr>
<tr class="separator:abf991070dccac0e72418ce2368eea09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb54fbbb330c83aee28adfd6db9ce224"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acb54fbbb330c83aee28adfd6db9ce224">IRPTEN17</a>: 2</td></tr>
<tr class="separator:acb54fbbb330c83aee28adfd6db9ce224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ec1f954f6bf31da4ba9b2228d2b1ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a16ec1f954f6bf31da4ba9b2228d2b1ef">OUTCFG17</a>: 2</td></tr>
<tr class="separator:a16ec1f954f6bf31da4ba9b2228d2b1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a94f640a5ae056ae24ae84e6b9595c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a94f640a5ae056ae24ae84e6b9595c6">DS17</a>: 2</td></tr>
<tr class="separator:a1a94f640a5ae056ae24ae84e6b9595c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d0aad16059a652bef89e956f76b9fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a59d0aad16059a652bef89e956f76b9fe">SR17</a>: 1</td></tr>
<tr class="separator:a59d0aad16059a652bef89e956f76b9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ece8578e2d0edfff3c45998554ada2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a72ece8578e2d0edfff3c45998554ada2">PULLCFG17</a>: 3</td></tr>
<tr class="separator:a72ece8578e2d0edfff3c45998554ada2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5e470aa71d72ab1c0572215522289c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f5e470aa71d72ab1c0572215522289c">NCESRC17</a>: 6</td></tr>
<tr class="separator:a2f5e470aa71d72ab1c0572215522289c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e24f07b2888b6f79792299fdd48326"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a29e24f07b2888b6f79792299fdd48326">NCEPOL17</a>: 1</td></tr>
<tr class="separator:a29e24f07b2888b6f79792299fdd48326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed2c6b7353184e868e4a5d253abbe9de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aed2c6b7353184e868e4a5d253abbe9de">FIEN17</a>: 1</td></tr>
<tr class="separator:aed2c6b7353184e868e4a5d253abbe9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55e1858c5a4ed5f5dcb9e1eacc2f21b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa55e1858c5a4ed5f5dcb9e1eacc2f21b">FOEN17</a>: 1</td></tr>
<tr class="separator:aa55e1858c5a4ed5f5dcb9e1eacc2f21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae835cf5edc9535b3af9fe9b87297b794"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae835cf5edc9535b3af9fe9b87297b794">PINCFG17_b</a></td></tr>
<tr class="separator:ae835cf5edc9535b3af9fe9b87297b794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32df8afc8c6c9d4e187612e15fe2853b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a32df8afc8c6c9d4e187612e15fe2853b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec4d726ed4aa02b6384d1bd69cca226"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a632f33ac0c8d65913f309f9339ba7fc3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a632f33ac0c8d65913f309f9339ba7fc3">PINCFG18</a></td></tr>
<tr class="separator:a632f33ac0c8d65913f309f9339ba7fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2e7d94edfa6b9d57f98d79d526329d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab657793bac34117d194e4aaba9e24064"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab657793bac34117d194e4aaba9e24064">FNCSEL18</a>: 4</td></tr>
<tr class="separator:ab657793bac34117d194e4aaba9e24064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f8df03e9feead52b10692f84634c0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65f8df03e9feead52b10692f84634c0a">INPEN18</a>: 1</td></tr>
<tr class="separator:a65f8df03e9feead52b10692f84634c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4433ea3caaa4d79953f985936fcda79"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4433ea3caaa4d79953f985936fcda79">RDZERO18</a>: 1</td></tr>
<tr class="separator:aa4433ea3caaa4d79953f985936fcda79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3565689ba4aaefb9fced68699819f868"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3565689ba4aaefb9fced68699819f868">IRPTEN18</a>: 2</td></tr>
<tr class="separator:a3565689ba4aaefb9fced68699819f868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6655ba172c69c2fbc19a395211cacc8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6655ba172c69c2fbc19a395211cacc8">OUTCFG18</a>: 2</td></tr>
<tr class="separator:af6655ba172c69c2fbc19a395211cacc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f9be8916f611b2f05f4bf5a0c89c5f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9f9be8916f611b2f05f4bf5a0c89c5f4">DS18</a>: 2</td></tr>
<tr class="separator:a9f9be8916f611b2f05f4bf5a0c89c5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fea930161687b9980f459f4c4e78954"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6fea930161687b9980f459f4c4e78954">SR18</a>: 1</td></tr>
<tr class="separator:a6fea930161687b9980f459f4c4e78954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f37241851b443944004ef98857500e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa9f37241851b443944004ef98857500e">PULLCFG18</a>: 3</td></tr>
<tr class="separator:aa9f37241851b443944004ef98857500e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610cd557f8d5cdf6de96b38396580121"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a610cd557f8d5cdf6de96b38396580121">NCESRC18</a>: 6</td></tr>
<tr class="separator:a610cd557f8d5cdf6de96b38396580121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa123479312526af5c4290ed456757cef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa123479312526af5c4290ed456757cef">NCEPOL18</a>: 1</td></tr>
<tr class="separator:aa123479312526af5c4290ed456757cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdc1f1f8a4b01b6b46ea7c090d1083f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3bdc1f1f8a4b01b6b46ea7c090d1083f">FIEN18</a>: 1</td></tr>
<tr class="separator:a3bdc1f1f8a4b01b6b46ea7c090d1083f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a735b4a872d1b34dd86288a9605094"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2a735b4a872d1b34dd86288a9605094">FOEN18</a>: 1</td></tr>
<tr class="separator:ae2a735b4a872d1b34dd86288a9605094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2e7d94edfa6b9d57f98d79d526329d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6e2e7d94edfa6b9d57f98d79d526329d">PINCFG18_b</a></td></tr>
<tr class="separator:a6e2e7d94edfa6b9d57f98d79d526329d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec4d726ed4aa02b6384d1bd69cca226"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4ec4d726ed4aa02b6384d1bd69cca226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7fae752c63a9a0e76b8cd28ae4b29c7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af6f98ac69dfcbbd9d9ca009bc5fba924"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6f98ac69dfcbbd9d9ca009bc5fba924">PINCFG19</a></td></tr>
<tr class="separator:af6f98ac69dfcbbd9d9ca009bc5fba924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d22588f16b95c5b8fa4943a4ff374ee"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3fe9b53bed0bbd3c41810b812e32fb58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3fe9b53bed0bbd3c41810b812e32fb58">FNCSEL19</a>: 4</td></tr>
<tr class="separator:a3fe9b53bed0bbd3c41810b812e32fb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa4eafbdfdba7321a35064f43df6ced"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0aa4eafbdfdba7321a35064f43df6ced">INPEN19</a>: 1</td></tr>
<tr class="separator:a0aa4eafbdfdba7321a35064f43df6ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a3a69a2c212e156b3eb09ca59f4a0f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a59a3a69a2c212e156b3eb09ca59f4a0f">RDZERO19</a>: 1</td></tr>
<tr class="separator:a59a3a69a2c212e156b3eb09ca59f4a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f3d649d2b857087012836a14b3c7525"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9f3d649d2b857087012836a14b3c7525">IRPTEN19</a>: 2</td></tr>
<tr class="separator:a9f3d649d2b857087012836a14b3c7525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1d020c73bfa7ceae3e8696abb7d323"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac1d020c73bfa7ceae3e8696abb7d323">OUTCFG19</a>: 2</td></tr>
<tr class="separator:aac1d020c73bfa7ceae3e8696abb7d323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dde53146060546baff1fad2cbdddcc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5dde53146060546baff1fad2cbdddcc5">DS19</a>: 2</td></tr>
<tr class="separator:a5dde53146060546baff1fad2cbdddcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a423286d557570424781028c30c5fe08e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a423286d557570424781028c30c5fe08e">SR19</a>: 1</td></tr>
<tr class="separator:a423286d557570424781028c30c5fe08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273dd69bdcecd1f3278174e182a2a983"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a273dd69bdcecd1f3278174e182a2a983">PULLCFG19</a>: 3</td></tr>
<tr class="separator:a273dd69bdcecd1f3278174e182a2a983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4027f30dc04c8f6e63bb33b93b62024"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae4027f30dc04c8f6e63bb33b93b62024">NCESRC19</a>: 6</td></tr>
<tr class="separator:ae4027f30dc04c8f6e63bb33b93b62024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf28e20c7bb4ac69ec40c881ddc7089"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acbf28e20c7bb4ac69ec40c881ddc7089">NCEPOL19</a>: 1</td></tr>
<tr class="separator:acbf28e20c7bb4ac69ec40c881ddc7089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230c460c1cc306fa15ab9f4533ae3f8a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a230c460c1cc306fa15ab9f4533ae3f8a">FIEN19</a>: 1</td></tr>
<tr class="separator:a230c460c1cc306fa15ab9f4533ae3f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c3410bed85aabc7de4bf549221b5d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a29c3410bed85aabc7de4bf549221b5d4">FOEN19</a>: 1</td></tr>
<tr class="separator:a29c3410bed85aabc7de4bf549221b5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d22588f16b95c5b8fa4943a4ff374ee"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d22588f16b95c5b8fa4943a4ff374ee">PINCFG19_b</a></td></tr>
<tr class="separator:a8d22588f16b95c5b8fa4943a4ff374ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7fae752c63a9a0e76b8cd28ae4b29c7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab7fae752c63a9a0e76b8cd28ae4b29c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4afa37080774ac69d1b440170f61a88"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3916fdea5caf507ca8dbf2b4acc9bd4e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3916fdea5caf507ca8dbf2b4acc9bd4e">PINCFG20</a></td></tr>
<tr class="separator:a3916fdea5caf507ca8dbf2b4acc9bd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb9eb90920b26d6a6f472763d62e7a6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8db9ce8c470ceaf1e083479f69532225"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8db9ce8c470ceaf1e083479f69532225">FNCSEL20</a>: 4</td></tr>
<tr class="separator:a8db9ce8c470ceaf1e083479f69532225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0b7e77284cb483cff471412fc66c93"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e0b7e77284cb483cff471412fc66c93">INPEN20</a>: 1</td></tr>
<tr class="separator:a3e0b7e77284cb483cff471412fc66c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a027c45714383061e72cbbea0d0b2d7bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a027c45714383061e72cbbea0d0b2d7bc">RDZERO20</a>: 1</td></tr>
<tr class="separator:a027c45714383061e72cbbea0d0b2d7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b9cd9e0d7f34c3a41be602742e7f20"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad1b9cd9e0d7f34c3a41be602742e7f20">IRPTEN20</a>: 2</td></tr>
<tr class="separator:ad1b9cd9e0d7f34c3a41be602742e7f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a2799204f754b2f860c81ee22a153a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa9a2799204f754b2f860c81ee22a153a">OUTCFG20</a>: 2</td></tr>
<tr class="separator:aa9a2799204f754b2f860c81ee22a153a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e78018643d122ec672985e54e70612"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2e78018643d122ec672985e54e70612">DS20</a>: 2</td></tr>
<tr class="separator:ae2e78018643d122ec672985e54e70612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178955a8603d83a51bed19444476382a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a178955a8603d83a51bed19444476382a">SR20</a>: 1</td></tr>
<tr class="separator:a178955a8603d83a51bed19444476382a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633347f87198918ab8086e1f54a420e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a633347f87198918ab8086e1f54a420e2">PULLCFG20</a>: 3</td></tr>
<tr class="separator:a633347f87198918ab8086e1f54a420e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7d07181cc69c89dec0881c1ab59c27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c7d07181cc69c89dec0881c1ab59c27">NCESRC20</a>: 6</td></tr>
<tr class="separator:a0c7d07181cc69c89dec0881c1ab59c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8556c78d8101a708c92059350fd4330"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8556c78d8101a708c92059350fd4330">NCEPOL20</a>: 1</td></tr>
<tr class="separator:ab8556c78d8101a708c92059350fd4330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf36979e93c39e5473cf1c355cc7fb6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adf36979e93c39e5473cf1c355cc7fb6e">FIEN20</a>: 1</td></tr>
<tr class="separator:adf36979e93c39e5473cf1c355cc7fb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4069ce9951a1f03cef51d20602404a07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4069ce9951a1f03cef51d20602404a07">FOEN20</a>: 1</td></tr>
<tr class="separator:a4069ce9951a1f03cef51d20602404a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb9eb90920b26d6a6f472763d62e7a6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfb9eb90920b26d6a6f472763d62e7a6">PINCFG20_b</a></td></tr>
<tr class="separator:adfb9eb90920b26d6a6f472763d62e7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4afa37080774ac69d1b440170f61a88"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa4afa37080774ac69d1b440170f61a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2ef6b34137c7ec0f2d339aacb554ad"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae79c8d87fb689289c35e4406701c1d84"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae79c8d87fb689289c35e4406701c1d84">PINCFG21</a></td></tr>
<tr class="separator:ae79c8d87fb689289c35e4406701c1d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a08e7e2327e137f12fa15f76516109"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a365352275728be95d3b65d7bf8a93540"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a365352275728be95d3b65d7bf8a93540">FNCSEL21</a>: 4</td></tr>
<tr class="separator:a365352275728be95d3b65d7bf8a93540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ab7f06118c8bc42362d2b93eb826c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa3ab7f06118c8bc42362d2b93eb826c1">INPEN21</a>: 1</td></tr>
<tr class="separator:aa3ab7f06118c8bc42362d2b93eb826c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e32cddc066431abc8ef7da8b8d902d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a36e32cddc066431abc8ef7da8b8d902d">RDZERO21</a>: 1</td></tr>
<tr class="separator:a36e32cddc066431abc8ef7da8b8d902d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c50ccb63a9d4a07d923152e2e69cf97"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c50ccb63a9d4a07d923152e2e69cf97">IRPTEN21</a>: 2</td></tr>
<tr class="separator:a0c50ccb63a9d4a07d923152e2e69cf97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b2ecb6763fc8077402b1c49799d455"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47b2ecb6763fc8077402b1c49799d455">OUTCFG21</a>: 2</td></tr>
<tr class="separator:a47b2ecb6763fc8077402b1c49799d455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5960aeb85dc6fae415f8e6906fc2f3e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5960aeb85dc6fae415f8e6906fc2f3e3">DS21</a>: 2</td></tr>
<tr class="separator:a5960aeb85dc6fae415f8e6906fc2f3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe5114a29547a677b9600a268c3584e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0fe5114a29547a677b9600a268c3584e">SR21</a>: 1</td></tr>
<tr class="separator:a0fe5114a29547a677b9600a268c3584e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0889a8cb3af9f62f79822324a3e1a9c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0889a8cb3af9f62f79822324a3e1a9c7">PULLCFG21</a>: 3</td></tr>
<tr class="separator:a0889a8cb3af9f62f79822324a3e1a9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22bdac6e3ccd7694e6bb6104c21a6767"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a22bdac6e3ccd7694e6bb6104c21a6767">NCESRC21</a>: 6</td></tr>
<tr class="separator:a22bdac6e3ccd7694e6bb6104c21a6767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c111f6e0814c884b2a8a4b7645dabd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a27c111f6e0814c884b2a8a4b7645dabd">NCEPOL21</a>: 1</td></tr>
<tr class="separator:a27c111f6e0814c884b2a8a4b7645dabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2010af029b4d80861e6cc53f180186df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2010af029b4d80861e6cc53f180186df">FIEN21</a>: 1</td></tr>
<tr class="separator:a2010af029b4d80861e6cc53f180186df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72db04df3dee7a58962aafa8014c192"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab72db04df3dee7a58962aafa8014c192">FOEN21</a>: 1</td></tr>
<tr class="separator:ab72db04df3dee7a58962aafa8014c192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a08e7e2327e137f12fa15f76516109"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a70a08e7e2327e137f12fa15f76516109">PINCFG21_b</a></td></tr>
<tr class="separator:a70a08e7e2327e137f12fa15f76516109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2ef6b34137c7ec0f2d339aacb554ad"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aba2ef6b34137c7ec0f2d339aacb554ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74206459e60f17dc4150b2fef8f4ac8a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8b5e85ea576700a0332669a2956d47dd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b5e85ea576700a0332669a2956d47dd">PINCFG22</a></td></tr>
<tr class="separator:a8b5e85ea576700a0332669a2956d47dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6e13a06939db56c7f55d6bf0bd8939"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa6007dc62fcd15a2b75576c0fb3d4aef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6007dc62fcd15a2b75576c0fb3d4aef">FNCSEL22</a>: 4</td></tr>
<tr class="separator:aa6007dc62fcd15a2b75576c0fb3d4aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9c1c69f4a9c41b49b8f27d32e7dd26"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a9c1c69f4a9c41b49b8f27d32e7dd26">INPEN22</a>: 1</td></tr>
<tr class="separator:a3a9c1c69f4a9c41b49b8f27d32e7dd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fdb166f6179081b747ea349783163a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a57fdb166f6179081b747ea349783163a">RDZERO22</a>: 1</td></tr>
<tr class="separator:a57fdb166f6179081b747ea349783163a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bedbf50622dee85d28b699a50cee2ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bedbf50622dee85d28b699a50cee2ff">IRPTEN22</a>: 2</td></tr>
<tr class="separator:a2bedbf50622dee85d28b699a50cee2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a368eb95d8fe79a12ddbcfefb27745"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79a368eb95d8fe79a12ddbcfefb27745">OUTCFG22</a>: 2</td></tr>
<tr class="separator:a79a368eb95d8fe79a12ddbcfefb27745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ca52fdd4ae038774c4837578a776ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7ca52fdd4ae038774c4837578a776ef">DS22</a>: 2</td></tr>
<tr class="separator:aa7ca52fdd4ae038774c4837578a776ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af245cec4a9b93bee1ffc4e38f17eeff2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af245cec4a9b93bee1ffc4e38f17eeff2">SR22</a>: 1</td></tr>
<tr class="separator:af245cec4a9b93bee1ffc4e38f17eeff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0f3a9f23722e339bf21ae4d34ff748"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8c0f3a9f23722e339bf21ae4d34ff748">PULLCFG22</a>: 3</td></tr>
<tr class="separator:a8c0f3a9f23722e339bf21ae4d34ff748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7497557ff7729d7e4be9c5bce3d6c125"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7497557ff7729d7e4be9c5bce3d6c125">NCESRC22</a>: 6</td></tr>
<tr class="separator:a7497557ff7729d7e4be9c5bce3d6c125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab608128bccbe6e5634146a3be127d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4ab608128bccbe6e5634146a3be127d9">NCEPOL22</a>: 1</td></tr>
<tr class="separator:a4ab608128bccbe6e5634146a3be127d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c025585a2812841df8467d88c278e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49c025585a2812841df8467d88c278e6">FIEN22</a>: 1</td></tr>
<tr class="separator:a49c025585a2812841df8467d88c278e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2b870caad9db02b780a71c1d98101a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade2b870caad9db02b780a71c1d98101a">FOEN22</a>: 1</td></tr>
<tr class="separator:ade2b870caad9db02b780a71c1d98101a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6e13a06939db56c7f55d6bf0bd8939"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e6e13a06939db56c7f55d6bf0bd8939">PINCFG22_b</a></td></tr>
<tr class="separator:a5e6e13a06939db56c7f55d6bf0bd8939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74206459e60f17dc4150b2fef8f4ac8a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a74206459e60f17dc4150b2fef8f4ac8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65866f5d5c7048572d550a6325aa803"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2330ae92ecf568270fbd49e67ccb8e7c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2330ae92ecf568270fbd49e67ccb8e7c">PINCFG23</a></td></tr>
<tr class="separator:a2330ae92ecf568270fbd49e67ccb8e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3189cc505252a4141e45db19349f1e6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae741633bcbf4ddff5e166b03938974b2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae741633bcbf4ddff5e166b03938974b2">FNCSEL23</a>: 4</td></tr>
<tr class="separator:ae741633bcbf4ddff5e166b03938974b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd624922a2d3f20cd81f1dffdaef12fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abd624922a2d3f20cd81f1dffdaef12fe">INPEN23</a>: 1</td></tr>
<tr class="separator:abd624922a2d3f20cd81f1dffdaef12fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5fa3b8c7e09df365f372a9883ea5b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade5fa3b8c7e09df365f372a9883ea5b9">RDZERO23</a>: 1</td></tr>
<tr class="separator:ade5fa3b8c7e09df365f372a9883ea5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa04b64364f8a4fa4f2ca4aa2ad5d35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0fa04b64364f8a4fa4f2ca4aa2ad5d35">IRPTEN23</a>: 2</td></tr>
<tr class="separator:a0fa04b64364f8a4fa4f2ca4aa2ad5d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac459530a89b6134e192816cc4dede4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afac459530a89b6134e192816cc4dede4">OUTCFG23</a>: 2</td></tr>
<tr class="separator:afac459530a89b6134e192816cc4dede4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1b099ad8b101e52448622b1315abc3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2c1b099ad8b101e52448622b1315abc3">DS23</a>: 2</td></tr>
<tr class="separator:a2c1b099ad8b101e52448622b1315abc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18698e59ad318ed04de18e6fcc4730b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18698e59ad318ed04de18e6fcc4730b8">SR23</a>: 1</td></tr>
<tr class="separator:a18698e59ad318ed04de18e6fcc4730b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65b44166dc9797d37138e2ac02fbbeb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac65b44166dc9797d37138e2ac02fbbeb">PULLCFG23</a>: 3</td></tr>
<tr class="separator:ac65b44166dc9797d37138e2ac02fbbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08b353751aec00e7bf78668a06df418"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac08b353751aec00e7bf78668a06df418">NCESRC23</a>: 6</td></tr>
<tr class="separator:ac08b353751aec00e7bf78668a06df418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975a9df1e3d8b973dbc28d8433d37d78"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a975a9df1e3d8b973dbc28d8433d37d78">NCEPOL23</a>: 1</td></tr>
<tr class="separator:a975a9df1e3d8b973dbc28d8433d37d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3098ca2046b3e7022656adc6fc367d58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3098ca2046b3e7022656adc6fc367d58">FIEN23</a>: 1</td></tr>
<tr class="separator:a3098ca2046b3e7022656adc6fc367d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ad1272607d3b36d08d040f55b72001"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad0ad1272607d3b36d08d040f55b72001">FOEN23</a>: 1</td></tr>
<tr class="separator:ad0ad1272607d3b36d08d040f55b72001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3189cc505252a4141e45db19349f1e6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab3189cc505252a4141e45db19349f1e6">PINCFG23_b</a></td></tr>
<tr class="separator:ab3189cc505252a4141e45db19349f1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65866f5d5c7048572d550a6325aa803"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac65866f5d5c7048572d550a6325aa803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360207aaae7919d7a286f3ed3919427f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad0b614e17823a7ad1e22f2b22fb3a46f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad0b614e17823a7ad1e22f2b22fb3a46f">PINCFG24</a></td></tr>
<tr class="separator:ad0b614e17823a7ad1e22f2b22fb3a46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cddd36a2015621b214f64163b73fabd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afe3caf624c38cdf429e421fbc10815b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe3caf624c38cdf429e421fbc10815b8">FNCSEL24</a>: 4</td></tr>
<tr class="separator:afe3caf624c38cdf429e421fbc10815b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ebe4e3499f759ee7f676d8d7305637"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad2ebe4e3499f759ee7f676d8d7305637">INPEN24</a>: 1</td></tr>
<tr class="separator:ad2ebe4e3499f759ee7f676d8d7305637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ade3cabcdd1a7776d5a1b308ace1199"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2ade3cabcdd1a7776d5a1b308ace1199">RDZERO24</a>: 1</td></tr>
<tr class="separator:a2ade3cabcdd1a7776d5a1b308ace1199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab980200893f9ce0d5bd6091444035dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab980200893f9ce0d5bd6091444035dc">IRPTEN24</a>: 2</td></tr>
<tr class="separator:aab980200893f9ce0d5bd6091444035dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a86b36d18ff3a8c184e06f9d42163e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a86b36d18ff3a8c184e06f9d42163e4">OUTCFG24</a>: 2</td></tr>
<tr class="separator:a4a86b36d18ff3a8c184e06f9d42163e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d7513db0eef58075c9b8219875da230"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d7513db0eef58075c9b8219875da230">DS24</a>: 2</td></tr>
<tr class="separator:a8d7513db0eef58075c9b8219875da230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a236fcdc85026ec727236db20388eb760"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a236fcdc85026ec727236db20388eb760">SR24</a>: 1</td></tr>
<tr class="separator:a236fcdc85026ec727236db20388eb760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06049936fa9b4c80bdb968eeaecc4b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad06049936fa9b4c80bdb968eeaecc4b8">PULLCFG24</a>: 3</td></tr>
<tr class="separator:ad06049936fa9b4c80bdb968eeaecc4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13ae7fb27a98ad6685fe91b268aab45"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa13ae7fb27a98ad6685fe91b268aab45">NCESRC24</a>: 6</td></tr>
<tr class="separator:aa13ae7fb27a98ad6685fe91b268aab45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e09fb63f1d7a81abfa778e26536dd5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae4e09fb63f1d7a81abfa778e26536dd5">NCEPOL24</a>: 1</td></tr>
<tr class="separator:ae4e09fb63f1d7a81abfa778e26536dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270a68755c4c9a44dc8469af2eeb03c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a270a68755c4c9a44dc8469af2eeb03c5">FIEN24</a>: 1</td></tr>
<tr class="separator:a270a68755c4c9a44dc8469af2eeb03c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91710560505ba7a666fd864ee668a6ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a91710560505ba7a666fd864ee668a6ad">FOEN24</a>: 1</td></tr>
<tr class="separator:a91710560505ba7a666fd864ee668a6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cddd36a2015621b214f64163b73fabd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7cddd36a2015621b214f64163b73fabd">PINCFG24_b</a></td></tr>
<tr class="separator:a7cddd36a2015621b214f64163b73fabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360207aaae7919d7a286f3ed3919427f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a360207aaae7919d7a286f3ed3919427f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a845c562a41c9655acfe55debac18bc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa8a9f582fbcfa7f3b642ff215e5c0e84"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa8a9f582fbcfa7f3b642ff215e5c0e84">PINCFG25</a></td></tr>
<tr class="separator:aa8a9f582fbcfa7f3b642ff215e5c0e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afebee92863dcae59626266867716d95a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2145f342b6fd01fe0e6b9b99335656f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2145f342b6fd01fe0e6b9b99335656f1">FNCSEL25</a>: 4</td></tr>
<tr class="separator:a2145f342b6fd01fe0e6b9b99335656f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d950d4703f90dc36fe488db14c892e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a76d950d4703f90dc36fe488db14c892e">INPEN25</a>: 1</td></tr>
<tr class="separator:a76d950d4703f90dc36fe488db14c892e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8179a626590ba77bf92e069be57b50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e8179a626590ba77bf92e069be57b50">RDZERO25</a>: 1</td></tr>
<tr class="separator:a0e8179a626590ba77bf92e069be57b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe9c9e4a2e66490f823aa7e94037efc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aafe9c9e4a2e66490f823aa7e94037efc">IRPTEN25</a>: 2</td></tr>
<tr class="separator:aafe9c9e4a2e66490f823aa7e94037efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe196d28f160771e459798a70e82703"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7fe196d28f160771e459798a70e82703">OUTCFG25</a>: 2</td></tr>
<tr class="separator:a7fe196d28f160771e459798a70e82703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5028feaaf2093e3505c5cef05c63989a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5028feaaf2093e3505c5cef05c63989a">DS25</a>: 2</td></tr>
<tr class="separator:a5028feaaf2093e3505c5cef05c63989a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11611ec6ca3eb40d2962e080f997bb5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a11611ec6ca3eb40d2962e080f997bb5d">SR25</a>: 1</td></tr>
<tr class="separator:a11611ec6ca3eb40d2962e080f997bb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa4e25da17cce892949991ab8728b30"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1aa4e25da17cce892949991ab8728b30">PULLCFG25</a>: 3</td></tr>
<tr class="separator:a1aa4e25da17cce892949991ab8728b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67dac0a227026c65eeb5823f4ae520a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac67dac0a227026c65eeb5823f4ae520a">NCESRC25</a>: 6</td></tr>
<tr class="separator:ac67dac0a227026c65eeb5823f4ae520a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fca8a6ce43495ceb80bb712576fb8e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9fca8a6ce43495ceb80bb712576fb8e0">NCEPOL25</a>: 1</td></tr>
<tr class="separator:a9fca8a6ce43495ceb80bb712576fb8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f481da59fd437f5a1282ecfde06955"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac3f481da59fd437f5a1282ecfde06955">FIEN25</a>: 1</td></tr>
<tr class="separator:ac3f481da59fd437f5a1282ecfde06955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afafbab9aecebe40b21fad65ea26935e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afafbab9aecebe40b21fad65ea26935e6">FOEN25</a>: 1</td></tr>
<tr class="separator:afafbab9aecebe40b21fad65ea26935e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afebee92863dcae59626266867716d95a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afebee92863dcae59626266867716d95a">PINCFG25_b</a></td></tr>
<tr class="separator:afebee92863dcae59626266867716d95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a845c562a41c9655acfe55debac18bc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3a845c562a41c9655acfe55debac18bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6543d509f74f88ce607e067cddf534f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9575cc4635e36447ebd34f39a2477da6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9575cc4635e36447ebd34f39a2477da6">PINCFG26</a></td></tr>
<tr class="separator:a9575cc4635e36447ebd34f39a2477da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5aaa83cee84a2a5fd18f82ea73deaa9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a240808fc13a6195cdb05d2af19575021"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a240808fc13a6195cdb05d2af19575021">FNCSEL26</a>: 4</td></tr>
<tr class="separator:a240808fc13a6195cdb05d2af19575021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5403c8824c5fbb751e0c9edb2fc49568"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5403c8824c5fbb751e0c9edb2fc49568">INPEN26</a>: 1</td></tr>
<tr class="separator:a5403c8824c5fbb751e0c9edb2fc49568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab181af1bb5690ae0ee5066b8ad5d71b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab181af1bb5690ae0ee5066b8ad5d71b0">RDZERO26</a>: 1</td></tr>
<tr class="separator:ab181af1bb5690ae0ee5066b8ad5d71b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0b1fe9dc16a985d6bdaf4756b75467"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e0b1fe9dc16a985d6bdaf4756b75467">IRPTEN26</a>: 2</td></tr>
<tr class="separator:a4e0b1fe9dc16a985d6bdaf4756b75467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc9242d43429e147b7c6b6531d1aee2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addc9242d43429e147b7c6b6531d1aee2">OUTCFG26</a>: 2</td></tr>
<tr class="separator:addc9242d43429e147b7c6b6531d1aee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5c66a96d0d00e926b210c833bce027"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e5c66a96d0d00e926b210c833bce027">DS26</a>: 2</td></tr>
<tr class="separator:a5e5c66a96d0d00e926b210c833bce027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa0d9d750f8a0e3798f0bd1e0e18450"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aafa0d9d750f8a0e3798f0bd1e0e18450">SR26</a>: 1</td></tr>
<tr class="separator:aafa0d9d750f8a0e3798f0bd1e0e18450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb9c0db8939d2322d2a46267f859a3a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afdb9c0db8939d2322d2a46267f859a3a">PULLCFG26</a>: 3</td></tr>
<tr class="separator:afdb9c0db8939d2322d2a46267f859a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf196501379ef6573f47c5d27ef614be"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaf196501379ef6573f47c5d27ef614be">NCESRC26</a>: 6</td></tr>
<tr class="separator:aaf196501379ef6573f47c5d27ef614be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ab6a69bbce7a659a94717feaa6613f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a35ab6a69bbce7a659a94717feaa6613f">NCEPOL26</a>: 1</td></tr>
<tr class="separator:a35ab6a69bbce7a659a94717feaa6613f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac388c0bb60cb13dd7ce8ac19c914dc6c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac388c0bb60cb13dd7ce8ac19c914dc6c">FIEN26</a>: 1</td></tr>
<tr class="separator:ac388c0bb60cb13dd7ce8ac19c914dc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f758e155384eb4f5b4ac91795b92965"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f758e155384eb4f5b4ac91795b92965">FOEN26</a>: 1</td></tr>
<tr class="separator:a1f758e155384eb4f5b4ac91795b92965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5aaa83cee84a2a5fd18f82ea73deaa9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab5aaa83cee84a2a5fd18f82ea73deaa9">PINCFG26_b</a></td></tr>
<tr class="separator:ab5aaa83cee84a2a5fd18f82ea73deaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6543d509f74f88ce607e067cddf534f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac6543d509f74f88ce607e067cddf534f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4d5eb10211c115410aa5ae921a9cab7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a24fdbff9d80b83009dbdad535759c788"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a24fdbff9d80b83009dbdad535759c788">PINCFG27</a></td></tr>
<tr class="separator:a24fdbff9d80b83009dbdad535759c788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0777650f1a7e35d525345630e555ff9f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2402f4c2165042d1c74b877fb59716e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2402f4c2165042d1c74b877fb59716e6">FNCSEL27</a>: 4</td></tr>
<tr class="separator:a2402f4c2165042d1c74b877fb59716e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be932b396ce67068da42bcdda95191a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6be932b396ce67068da42bcdda95191a">INPEN27</a>: 1</td></tr>
<tr class="separator:a6be932b396ce67068da42bcdda95191a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139dbb5e904d96b4d7f6489847c4128f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a139dbb5e904d96b4d7f6489847c4128f">RDZERO27</a>: 1</td></tr>
<tr class="separator:a139dbb5e904d96b4d7f6489847c4128f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7544333dd0029dbcc9347cc9891f1e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a7544333dd0029dbcc9347cc9891f1e">IRPTEN27</a>: 2</td></tr>
<tr class="separator:a6a7544333dd0029dbcc9347cc9891f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f944daed58bad3f2fc2c844f00de911"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9f944daed58bad3f2fc2c844f00de911">OUTCFG27</a>: 2</td></tr>
<tr class="separator:a9f944daed58bad3f2fc2c844f00de911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bf157b4c8186d920a4815523e012c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae1bf157b4c8186d920a4815523e012c9">DS27</a>: 2</td></tr>
<tr class="separator:ae1bf157b4c8186d920a4815523e012c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251c9f413c4db169c9683cb69f96a579"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a251c9f413c4db169c9683cb69f96a579">SR27</a>: 1</td></tr>
<tr class="separator:a251c9f413c4db169c9683cb69f96a579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1d23017d0820eabd2528cc6ab5738d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acc1d23017d0820eabd2528cc6ab5738d">PULLCFG27</a>: 3</td></tr>
<tr class="separator:acc1d23017d0820eabd2528cc6ab5738d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e9edc5b965c0297b27cc81d6d5e401"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad9e9edc5b965c0297b27cc81d6d5e401">NCESRC27</a>: 6</td></tr>
<tr class="separator:ad9e9edc5b965c0297b27cc81d6d5e401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be464c3ae67c2b71d21e656e08c22b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4be464c3ae67c2b71d21e656e08c22b8">NCEPOL27</a>: 1</td></tr>
<tr class="separator:a4be464c3ae67c2b71d21e656e08c22b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5cb52c152554abe46b17b8064212d4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae5cb52c152554abe46b17b8064212d4e">FIEN27</a>: 1</td></tr>
<tr class="separator:ae5cb52c152554abe46b17b8064212d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0e90c29613771458979d6c1144b51c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca0e90c29613771458979d6c1144b51c">FOEN27</a>: 1</td></tr>
<tr class="separator:aca0e90c29613771458979d6c1144b51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0777650f1a7e35d525345630e555ff9f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0777650f1a7e35d525345630e555ff9f">PINCFG27_b</a></td></tr>
<tr class="separator:a0777650f1a7e35d525345630e555ff9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4d5eb10211c115410aa5ae921a9cab7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af4d5eb10211c115410aa5ae921a9cab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab015d329c1e4cc98499a90838dec099d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a37e2540b9f620a3b20dcd772f72c7f13"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a37e2540b9f620a3b20dcd772f72c7f13">PINCFG28</a></td></tr>
<tr class="separator:a37e2540b9f620a3b20dcd772f72c7f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375a1e45e453f1a5f27ecb95bdbc77c0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4112fd2be08f07e950b8a9b726b57b9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4112fd2be08f07e950b8a9b726b57b9f">FNCSEL28</a>: 4</td></tr>
<tr class="separator:a4112fd2be08f07e950b8a9b726b57b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa070b5a10747fd7b485bcde227efd8fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa070b5a10747fd7b485bcde227efd8fe">INPEN28</a>: 1</td></tr>
<tr class="separator:aa070b5a10747fd7b485bcde227efd8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13aa9ea4605fbe24d800184afd008c9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13aa9ea4605fbe24d800184afd008c9f">RDZERO28</a>: 1</td></tr>
<tr class="separator:a13aa9ea4605fbe24d800184afd008c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f720c4b6224ae12caf320ad51efd58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad0f720c4b6224ae12caf320ad51efd58">IRPTEN28</a>: 2</td></tr>
<tr class="separator:ad0f720c4b6224ae12caf320ad51efd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c34c381f90b343b9f63b8be53095959"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c34c381f90b343b9f63b8be53095959">OUTCFG28</a>: 2</td></tr>
<tr class="separator:a6c34c381f90b343b9f63b8be53095959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c4b49600d62abe3ab675e212308062"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a54c4b49600d62abe3ab675e212308062">DS28</a>: 2</td></tr>
<tr class="separator:a54c4b49600d62abe3ab675e212308062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c877ce9ec1cae2d0145fab58204ce0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a85c877ce9ec1cae2d0145fab58204ce0">SR28</a>: 1</td></tr>
<tr class="separator:a85c877ce9ec1cae2d0145fab58204ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf706362eb7fa141e782dec833fe7b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8bf706362eb7fa141e782dec833fe7b7">PULLCFG28</a>: 3</td></tr>
<tr class="separator:a8bf706362eb7fa141e782dec833fe7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce22ce5b911931b011ec3f644f8096f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adce22ce5b911931b011ec3f644f8096f">NCESRC28</a>: 6</td></tr>
<tr class="separator:adce22ce5b911931b011ec3f644f8096f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765323732ff1c4783b52e869b45bc8e9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a765323732ff1c4783b52e869b45bc8e9">NCEPOL28</a>: 1</td></tr>
<tr class="separator:a765323732ff1c4783b52e869b45bc8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489cd19c3aa358596d1088308039e1b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a489cd19c3aa358596d1088308039e1b7">FIEN28</a>: 1</td></tr>
<tr class="separator:a489cd19c3aa358596d1088308039e1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be95bfeacbc7abf2e8534b332488b86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3be95bfeacbc7abf2e8534b332488b86">FOEN28</a>: 1</td></tr>
<tr class="separator:a3be95bfeacbc7abf2e8534b332488b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375a1e45e453f1a5f27ecb95bdbc77c0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a375a1e45e453f1a5f27ecb95bdbc77c0">PINCFG28_b</a></td></tr>
<tr class="separator:a375a1e45e453f1a5f27ecb95bdbc77c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab015d329c1e4cc98499a90838dec099d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab015d329c1e4cc98499a90838dec099d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7a2be05ee8cc996c24004f7bbf0e8a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9f93f227f35cdb0301a2ca17c677c5d2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9f93f227f35cdb0301a2ca17c677c5d2">PINCFG29</a></td></tr>
<tr class="separator:a9f93f227f35cdb0301a2ca17c677c5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7297e1b389c68ad5a5d0eff2a4c25e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5a36ae4d2e8fe167603b7d56bab8d9c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5a36ae4d2e8fe167603b7d56bab8d9c5">FNCSEL29</a>: 4</td></tr>
<tr class="separator:a5a36ae4d2e8fe167603b7d56bab8d9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48f1739a7c1dfd6f2707d17fe82bc88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa48f1739a7c1dfd6f2707d17fe82bc88">INPEN29</a>: 1</td></tr>
<tr class="separator:aa48f1739a7c1dfd6f2707d17fe82bc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740679b3f255b134a6ab58b658b8e120"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a740679b3f255b134a6ab58b658b8e120">RDZERO29</a>: 1</td></tr>
<tr class="separator:a740679b3f255b134a6ab58b658b8e120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6629178401fdbae52e310fa9c40cae35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6629178401fdbae52e310fa9c40cae35">IRPTEN29</a>: 2</td></tr>
<tr class="separator:a6629178401fdbae52e310fa9c40cae35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118c196979ced4c45b803fab38d6f98a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a118c196979ced4c45b803fab38d6f98a">OUTCFG29</a>: 2</td></tr>
<tr class="separator:a118c196979ced4c45b803fab38d6f98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0f4a496eac6a936d4057f4d6d589243"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0f4a496eac6a936d4057f4d6d589243">DS29</a>: 2</td></tr>
<tr class="separator:ac0f4a496eac6a936d4057f4d6d589243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244d21a7c78a2426773739876033d044"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a244d21a7c78a2426773739876033d044">SR29</a>: 1</td></tr>
<tr class="separator:a244d21a7c78a2426773739876033d044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1790b58df3b449ffa8d1ccc5e027ff7c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1790b58df3b449ffa8d1ccc5e027ff7c">PULLCFG29</a>: 3</td></tr>
<tr class="separator:a1790b58df3b449ffa8d1ccc5e027ff7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fc8f63d633f49611f18da04d55f67b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58fc8f63d633f49611f18da04d55f67b">NCESRC29</a>: 6</td></tr>
<tr class="separator:a58fc8f63d633f49611f18da04d55f67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac84a234e9b68589966308d8bf9ba76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ac84a234e9b68589966308d8bf9ba76">NCEPOL29</a>: 1</td></tr>
<tr class="separator:a3ac84a234e9b68589966308d8bf9ba76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301dc4f463c8746997d87f2de8c1ccc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a301dc4f463c8746997d87f2de8c1ccc5">VSSPWRSWEN29</a>: 1</td></tr>
<tr class="separator:a301dc4f463c8746997d87f2de8c1ccc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e1f183a678716af33fd750452a4839"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81e1f183a678716af33fd750452a4839">FIEN29</a>: 1</td></tr>
<tr class="separator:a81e1f183a678716af33fd750452a4839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03da7844541f6b448ca0e56c57bfd19e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03da7844541f6b448ca0e56c57bfd19e">FOEN29</a>: 1</td></tr>
<tr class="separator:a03da7844541f6b448ca0e56c57bfd19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7297e1b389c68ad5a5d0eff2a4c25e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a7297e1b389c68ad5a5d0eff2a4c25e">PINCFG29_b</a></td></tr>
<tr class="separator:a9a7297e1b389c68ad5a5d0eff2a4c25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7a2be05ee8cc996c24004f7bbf0e8a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0c7a2be05ee8cc996c24004f7bbf0e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba10897bd6ee5e240876dffa606634d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abb5592aad618fb578493ac9af5f3adfc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb5592aad618fb578493ac9af5f3adfc">PINCFG30</a></td></tr>
<tr class="separator:abb5592aad618fb578493ac9af5f3adfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157f3426fc90a454fc1e627cfe9499fa"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5dd85b55b57eca30e288869d09e7b052"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5dd85b55b57eca30e288869d09e7b052">FNCSEL30</a>: 4</td></tr>
<tr class="separator:a5dd85b55b57eca30e288869d09e7b052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45666b69d42c622cfc63ebd24034b01c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a45666b69d42c622cfc63ebd24034b01c">INPEN30</a>: 1</td></tr>
<tr class="separator:a45666b69d42c622cfc63ebd24034b01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032b02dbb54c25efed3c90a42d2cdd61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a032b02dbb54c25efed3c90a42d2cdd61">RDZERO30</a>: 1</td></tr>
<tr class="separator:a032b02dbb54c25efed3c90a42d2cdd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc5473bf0e14f4e5f672a3b865a794d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0bc5473bf0e14f4e5f672a3b865a794d">IRPTEN30</a>: 2</td></tr>
<tr class="separator:a0bc5473bf0e14f4e5f672a3b865a794d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64fa0a398772e13ad46f45e2af35b95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac64fa0a398772e13ad46f45e2af35b95">OUTCFG30</a>: 2</td></tr>
<tr class="separator:ac64fa0a398772e13ad46f45e2af35b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8003a7719588ed4b915587cb6d4cb9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac8003a7719588ed4b915587cb6d4cb9f">DS30</a>: 2</td></tr>
<tr class="separator:ac8003a7719588ed4b915587cb6d4cb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3c2a124d5f7d655e72d211c8994af5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f3c2a124d5f7d655e72d211c8994af5">SR30</a>: 1</td></tr>
<tr class="separator:a0f3c2a124d5f7d655e72d211c8994af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab088ce7104c940a58c2a6e63f05377bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab088ce7104c940a58c2a6e63f05377bb">PULLCFG30</a>: 3</td></tr>
<tr class="separator:ab088ce7104c940a58c2a6e63f05377bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a40cbb9fc7a1d1c08ec41c4b8cc901"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43a40cbb9fc7a1d1c08ec41c4b8cc901">NCESRC30</a>: 6</td></tr>
<tr class="separator:a43a40cbb9fc7a1d1c08ec41c4b8cc901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a308235d5e8129a73e92a457fb4859"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a45a308235d5e8129a73e92a457fb4859">NCEPOL30</a>: 1</td></tr>
<tr class="separator:a45a308235d5e8129a73e92a457fb4859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a472d524f8842622a6e23fd85eff803b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a472d524f8842622a6e23fd85eff803b0">VDDPWRSWEN30</a>: 1</td></tr>
<tr class="separator:a472d524f8842622a6e23fd85eff803b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62ece1dc13aa39f6a312126cf030d143"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62ece1dc13aa39f6a312126cf030d143">FIEN30</a>: 1</td></tr>
<tr class="separator:a62ece1dc13aa39f6a312126cf030d143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca9ae8ea3223e17602fc9c4d34794fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0ca9ae8ea3223e17602fc9c4d34794fa">FOEN30</a>: 1</td></tr>
<tr class="separator:a0ca9ae8ea3223e17602fc9c4d34794fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157f3426fc90a454fc1e627cfe9499fa"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a157f3426fc90a454fc1e627cfe9499fa">PINCFG30_b</a></td></tr>
<tr class="separator:a157f3426fc90a454fc1e627cfe9499fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba10897bd6ee5e240876dffa606634d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3ba10897bd6ee5e240876dffa606634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7449766f36b27908ab1b7eaedc045dc3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae49baa98edd6b5b6f2d3df0afe8a4660"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae49baa98edd6b5b6f2d3df0afe8a4660">PINCFG31</a></td></tr>
<tr class="separator:ae49baa98edd6b5b6f2d3df0afe8a4660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd5defbfe943f4ef3c082f36b703af3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab79f91fe101ddf1a13ea12de536893f8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab79f91fe101ddf1a13ea12de536893f8">FNCSEL31</a>: 4</td></tr>
<tr class="separator:ab79f91fe101ddf1a13ea12de536893f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd540ceaf510c1c0e4b12804d908b11"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aedd540ceaf510c1c0e4b12804d908b11">INPEN31</a>: 1</td></tr>
<tr class="separator:aedd540ceaf510c1c0e4b12804d908b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ca6f537d7f8783438dac535f31d280"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a51ca6f537d7f8783438dac535f31d280">RDZERO31</a>: 1</td></tr>
<tr class="separator:a51ca6f537d7f8783438dac535f31d280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbccf184514aef6a05ea13f27ba70ee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3bbccf184514aef6a05ea13f27ba70ee">IRPTEN31</a>: 2</td></tr>
<tr class="separator:a3bbccf184514aef6a05ea13f27ba70ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570e23c7175cf725c55222c447bc1e32"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a570e23c7175cf725c55222c447bc1e32">OUTCFG31</a>: 2</td></tr>
<tr class="separator:a570e23c7175cf725c55222c447bc1e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ea384e97f8642d7df489326bedc566"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a78ea384e97f8642d7df489326bedc566">DS31</a>: 2</td></tr>
<tr class="separator:a78ea384e97f8642d7df489326bedc566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a010de75423bb437cff89a86fe39426"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0a010de75423bb437cff89a86fe39426">SR31</a>: 1</td></tr>
<tr class="separator:a0a010de75423bb437cff89a86fe39426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc398df57618d1ab89e2dbd3f9f73499"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc398df57618d1ab89e2dbd3f9f73499">PULLCFG31</a>: 3</td></tr>
<tr class="separator:adc398df57618d1ab89e2dbd3f9f73499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade95214a41ea55d754af6b08c413a107"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade95214a41ea55d754af6b08c413a107">NCESRC31</a>: 6</td></tr>
<tr class="separator:ade95214a41ea55d754af6b08c413a107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae10d8fe76ae154adfbee6832196d6a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae10d8fe76ae154adfbee6832196d6a2">NCEPOL31</a>: 1</td></tr>
<tr class="separator:aae10d8fe76ae154adfbee6832196d6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3dc3e0241073c52f274de8057532271"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa3dc3e0241073c52f274de8057532271">FIEN31</a>: 1</td></tr>
<tr class="separator:aa3dc3e0241073c52f274de8057532271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bcf1175e73968b4fd17ef6335907a6c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0bcf1175e73968b4fd17ef6335907a6c">FOEN31</a>: 1</td></tr>
<tr class="separator:a0bcf1175e73968b4fd17ef6335907a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd5defbfe943f4ef3c082f36b703af3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0dd5defbfe943f4ef3c082f36b703af3">PINCFG31_b</a></td></tr>
<tr class="separator:a0dd5defbfe943f4ef3c082f36b703af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7449766f36b27908ab1b7eaedc045dc3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7449766f36b27908ab1b7eaedc045dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d1e9da263b5904ec83aa3cd42eeb74e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acd88e328a1146b8c3b3229f44a65cffe"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd88e328a1146b8c3b3229f44a65cffe">PINCFG32</a></td></tr>
<tr class="separator:acd88e328a1146b8c3b3229f44a65cffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d8226d0a4d108d3d38b0122508c262"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa85151de1af71e57e9bcb01c2c97d9f2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa85151de1af71e57e9bcb01c2c97d9f2">FNCSEL32</a>: 4</td></tr>
<tr class="separator:aa85151de1af71e57e9bcb01c2c97d9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b94208402795345225a4da7cd2917bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2b94208402795345225a4da7cd2917bb">INPEN32</a>: 1</td></tr>
<tr class="separator:a2b94208402795345225a4da7cd2917bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd4647044f27bc32f5ccf0f0ab7ce70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3dd4647044f27bc32f5ccf0f0ab7ce70">RDZERO32</a>: 1</td></tr>
<tr class="separator:a3dd4647044f27bc32f5ccf0f0ab7ce70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e5762df3590d6b92a8fbb4af647b12"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a83e5762df3590d6b92a8fbb4af647b12">IRPTEN32</a>: 2</td></tr>
<tr class="separator:a83e5762df3590d6b92a8fbb4af647b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90cb85311e6e6ca1d9a02af348b12975"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90cb85311e6e6ca1d9a02af348b12975">OUTCFG32</a>: 2</td></tr>
<tr class="separator:a90cb85311e6e6ca1d9a02af348b12975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f6b4a186a233b57092c6c55b74d8be"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a63f6b4a186a233b57092c6c55b74d8be">DS32</a>: 2</td></tr>
<tr class="separator:a63f6b4a186a233b57092c6c55b74d8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3381c35090e3e6d750e23fb524a4e238"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3381c35090e3e6d750e23fb524a4e238">SR32</a>: 1</td></tr>
<tr class="separator:a3381c35090e3e6d750e23fb524a4e238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aea6984e29c07b35be864a466b03bb6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5aea6984e29c07b35be864a466b03bb6">PULLCFG32</a>: 3</td></tr>
<tr class="separator:a5aea6984e29c07b35be864a466b03bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4305ed751f984404f3ef8f51174a0938"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4305ed751f984404f3ef8f51174a0938">NCESRC32</a>: 6</td></tr>
<tr class="separator:a4305ed751f984404f3ef8f51174a0938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d323c339c0b4c9afc192a182a070e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa2d323c339c0b4c9afc192a182a070e6">NCEPOL32</a>: 1</td></tr>
<tr class="separator:aa2d323c339c0b4c9afc192a182a070e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2d6645244c4b1fa8ba1758800e9e33"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4c2d6645244c4b1fa8ba1758800e9e33">FIEN32</a>: 1</td></tr>
<tr class="separator:a4c2d6645244c4b1fa8ba1758800e9e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520463d0d0f7974b6a8a4f53e0d88cf7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a520463d0d0f7974b6a8a4f53e0d88cf7">FOEN32</a>: 1</td></tr>
<tr class="separator:a520463d0d0f7974b6a8a4f53e0d88cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d8226d0a4d108d3d38b0122508c262"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac5d8226d0a4d108d3d38b0122508c262">PINCFG32_b</a></td></tr>
<tr class="separator:ac5d8226d0a4d108d3d38b0122508c262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d1e9da263b5904ec83aa3cd42eeb74e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2d1e9da263b5904ec83aa3cd42eeb74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d62be6e74eece0bdae9d89468bc7ac9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7c0f8dcbae035f7b8328b3e086b8d27a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c0f8dcbae035f7b8328b3e086b8d27a">PINCFG33</a></td></tr>
<tr class="separator:a7c0f8dcbae035f7b8328b3e086b8d27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb40d16c548655dae7449a70ab4e059"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:affd0c1afe894679e1dc3b6cc36299684"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#affd0c1afe894679e1dc3b6cc36299684">FNCSEL33</a>: 4</td></tr>
<tr class="separator:affd0c1afe894679e1dc3b6cc36299684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21dfd03802270174ab45f8e2cae88ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae21dfd03802270174ab45f8e2cae88ec">INPEN33</a>: 1</td></tr>
<tr class="separator:ae21dfd03802270174ab45f8e2cae88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f87acaa4f831bc4ed75859efb3c1700"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f87acaa4f831bc4ed75859efb3c1700">RDZERO33</a>: 1</td></tr>
<tr class="separator:a0f87acaa4f831bc4ed75859efb3c1700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9228667dd3530a42a4329aceb52623c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab9228667dd3530a42a4329aceb52623c">IRPTEN33</a>: 2</td></tr>
<tr class="separator:ab9228667dd3530a42a4329aceb52623c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e59358a5cc5a12893f03dd7cb62764"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a75e59358a5cc5a12893f03dd7cb62764">OUTCFG33</a>: 2</td></tr>
<tr class="separator:a75e59358a5cc5a12893f03dd7cb62764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13786c29c23162210acff8706ad6355b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13786c29c23162210acff8706ad6355b">DS33</a>: 2</td></tr>
<tr class="separator:a13786c29c23162210acff8706ad6355b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfde1ac53c66dbc8a18f26cdcba59b5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8cfde1ac53c66dbc8a18f26cdcba59b5">SR33</a>: 1</td></tr>
<tr class="separator:a8cfde1ac53c66dbc8a18f26cdcba59b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7691b2132c4073370474976d1016c452"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7691b2132c4073370474976d1016c452">PULLCFG33</a>: 3</td></tr>
<tr class="separator:a7691b2132c4073370474976d1016c452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2eb615848a9ea0055f73a7bcf3f077"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca2eb615848a9ea0055f73a7bcf3f077">NCESRC33</a>: 6</td></tr>
<tr class="separator:aca2eb615848a9ea0055f73a7bcf3f077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac499ee3e0ec634b088bd6d86bcd19761"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac499ee3e0ec634b088bd6d86bcd19761">NCEPOL33</a>: 1</td></tr>
<tr class="separator:ac499ee3e0ec634b088bd6d86bcd19761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195e6e16d1fd0e5750493d465ea93636"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a195e6e16d1fd0e5750493d465ea93636">FIEN33</a>: 1</td></tr>
<tr class="separator:a195e6e16d1fd0e5750493d465ea93636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f76604e577b231285c372cd315e0bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a10f76604e577b231285c372cd315e0bf">FOEN33</a>: 1</td></tr>
<tr class="separator:a10f76604e577b231285c372cd315e0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb40d16c548655dae7449a70ab4e059"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0cb40d16c548655dae7449a70ab4e059">PINCFG33_b</a></td></tr>
<tr class="separator:a0cb40d16c548655dae7449a70ab4e059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d62be6e74eece0bdae9d89468bc7ac9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8d62be6e74eece0bdae9d89468bc7ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095943e93ff61a8397ea8a6baa00a5d9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2fd4905a68c7a13c3835da0503a3dd59"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2fd4905a68c7a13c3835da0503a3dd59">PINCFG34</a></td></tr>
<tr class="separator:a2fd4905a68c7a13c3835da0503a3dd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61c64d76ee140f2d5d80cbdc6f420f7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aae72ed9146ed7fd934404c33cc8e782f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae72ed9146ed7fd934404c33cc8e782f">FNCSEL34</a>: 4</td></tr>
<tr class="separator:aae72ed9146ed7fd934404c33cc8e782f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477e0bc0e2e7afffd8b85ba19b72dddc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a477e0bc0e2e7afffd8b85ba19b72dddc">INPEN34</a>: 1</td></tr>
<tr class="separator:a477e0bc0e2e7afffd8b85ba19b72dddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e3a9250b2e08c4e64a8813f29e194f2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e3a9250b2e08c4e64a8813f29e194f2">RDZERO34</a>: 1</td></tr>
<tr class="separator:a4e3a9250b2e08c4e64a8813f29e194f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d821bcc7abbc672239398bb14f3a68"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0d821bcc7abbc672239398bb14f3a68">IRPTEN34</a>: 2</td></tr>
<tr class="separator:af0d821bcc7abbc672239398bb14f3a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698ec81acee915c294ea84c8d621629b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a698ec81acee915c294ea84c8d621629b">OUTCFG34</a>: 2</td></tr>
<tr class="separator:a698ec81acee915c294ea84c8d621629b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ecc0f98a2d1cf52803b8a5a0a5710b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ecc0f98a2d1cf52803b8a5a0a5710b8">DS34</a>: 2</td></tr>
<tr class="separator:a1ecc0f98a2d1cf52803b8a5a0a5710b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f2ef400a97a4af4f4988658a557fa4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa1f2ef400a97a4af4f4988658a557fa4">SR34</a>: 1</td></tr>
<tr class="separator:aa1f2ef400a97a4af4f4988658a557fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5209c78bb8de243689d7205d12b56656"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5209c78bb8de243689d7205d12b56656">PULLCFG34</a>: 3</td></tr>
<tr class="separator:a5209c78bb8de243689d7205d12b56656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab559c2987025c695795a9db8f6cd8851"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab559c2987025c695795a9db8f6cd8851">NCESRC34</a>: 6</td></tr>
<tr class="separator:ab559c2987025c695795a9db8f6cd8851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1361109c1c3d590b4ce77c8c27c24a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0a1361109c1c3d590b4ce77c8c27c24a">NCEPOL34</a>: 1</td></tr>
<tr class="separator:a0a1361109c1c3d590b4ce77c8c27c24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b5c588a94c07d858fe64c8d6252d24"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad5b5c588a94c07d858fe64c8d6252d24">FIEN34</a>: 1</td></tr>
<tr class="separator:ad5b5c588a94c07d858fe64c8d6252d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae41de837f06b9cf687c89bbda5c2cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afae41de837f06b9cf687c89bbda5c2cb">FOEN34</a>: 1</td></tr>
<tr class="separator:afae41de837f06b9cf687c89bbda5c2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61c64d76ee140f2d5d80cbdc6f420f7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac61c64d76ee140f2d5d80cbdc6f420f7">PINCFG34_b</a></td></tr>
<tr class="separator:ac61c64d76ee140f2d5d80cbdc6f420f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095943e93ff61a8397ea8a6baa00a5d9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a095943e93ff61a8397ea8a6baa00a5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ba25134fdf9bf71743949a9de4cf22"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8954d9e0a4bbb4c47829523b8fd9fac1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8954d9e0a4bbb4c47829523b8fd9fac1">PINCFG35</a></td></tr>
<tr class="separator:a8954d9e0a4bbb4c47829523b8fd9fac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37f98a10e2d7b23c1cd4541cba0c7e0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a847eec8da4181c9385ece25d2bbe2408"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a847eec8da4181c9385ece25d2bbe2408">FNCSEL35</a>: 4</td></tr>
<tr class="separator:a847eec8da4181c9385ece25d2bbe2408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac230d55e526b650682d763b060b42d39"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac230d55e526b650682d763b060b42d39">INPEN35</a>: 1</td></tr>
<tr class="separator:ac230d55e526b650682d763b060b42d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6033af6f61b9002d162ed5369878e604"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6033af6f61b9002d162ed5369878e604">RDZERO35</a>: 1</td></tr>
<tr class="separator:a6033af6f61b9002d162ed5369878e604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce37ebf7957e868e0c57dcb93059b28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4ce37ebf7957e868e0c57dcb93059b28">IRPTEN35</a>: 2</td></tr>
<tr class="separator:a4ce37ebf7957e868e0c57dcb93059b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fb2b06b7d8f519c10206c0d6f1adf2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2fb2b06b7d8f519c10206c0d6f1adf2">OUTCFG35</a>: 2</td></tr>
<tr class="separator:ae2fb2b06b7d8f519c10206c0d6f1adf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11113c0d4533915193bdcd2cef634768"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a11113c0d4533915193bdcd2cef634768">DS35</a>: 2</td></tr>
<tr class="separator:a11113c0d4533915193bdcd2cef634768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8069bcacbae96878cd6f7f036dd6a5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8069bcacbae96878cd6f7f036dd6a5d">SR35</a>: 1</td></tr>
<tr class="separator:ad8069bcacbae96878cd6f7f036dd6a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1aacafe4927e4431bcc4882bcc689c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9c1aacafe4927e4431bcc4882bcc689c">PULLCFG35</a>: 3</td></tr>
<tr class="separator:a9c1aacafe4927e4431bcc4882bcc689c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f89221708422427c79501f8030755d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa1f89221708422427c79501f8030755d">NCESRC35</a>: 6</td></tr>
<tr class="separator:aa1f89221708422427c79501f8030755d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a120d096b48d939c2a137045b5ea80f2a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a120d096b48d939c2a137045b5ea80f2a">NCEPOL35</a>: 1</td></tr>
<tr class="separator:a120d096b48d939c2a137045b5ea80f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d2ec6a6462e75778fcf3f57edcb119"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a93d2ec6a6462e75778fcf3f57edcb119">FIEN35</a>: 1</td></tr>
<tr class="separator:a93d2ec6a6462e75778fcf3f57edcb119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bfb828d3055427da6a64d876c017fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab1bfb828d3055427da6a64d876c017fd">FOEN35</a>: 1</td></tr>
<tr class="separator:ab1bfb828d3055427da6a64d876c017fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37f98a10e2d7b23c1cd4541cba0c7e0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af37f98a10e2d7b23c1cd4541cba0c7e0">PINCFG35_b</a></td></tr>
<tr class="separator:af37f98a10e2d7b23c1cd4541cba0c7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ba25134fdf9bf71743949a9de4cf22"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa6ba25134fdf9bf71743949a9de4cf22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5bae3a69a43b8dac933e5ee5821fea"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4cef88d1b53eaeffc9432ae3541038f0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4cef88d1b53eaeffc9432ae3541038f0">PINCFG36</a></td></tr>
<tr class="separator:a4cef88d1b53eaeffc9432ae3541038f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f32ca40ea9b27fb8d0f6cccf16b60d8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab0202d19e601f10e296d43587c3487e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0202d19e601f10e296d43587c3487e5">FNCSEL36</a>: 4</td></tr>
<tr class="separator:ab0202d19e601f10e296d43587c3487e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed35ede29097f5e0932b0a6c7707a71"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2ed35ede29097f5e0932b0a6c7707a71">INPEN36</a>: 1</td></tr>
<tr class="separator:a2ed35ede29097f5e0932b0a6c7707a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084e2a79db5101e4319051b852a55cbd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a084e2a79db5101e4319051b852a55cbd">RDZERO36</a>: 1</td></tr>
<tr class="separator:a084e2a79db5101e4319051b852a55cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12febb337cf4d057075d3db20adc54b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae12febb337cf4d057075d3db20adc54b">IRPTEN36</a>: 2</td></tr>
<tr class="separator:ae12febb337cf4d057075d3db20adc54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87983badaebd8a4fda789bcbe8a709a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a87983badaebd8a4fda789bcbe8a709a9">OUTCFG36</a>: 2</td></tr>
<tr class="separator:a87983badaebd8a4fda789bcbe8a709a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebee64e965341a6946114e6dc9e0fa32"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aebee64e965341a6946114e6dc9e0fa32">DS36</a>: 2</td></tr>
<tr class="separator:aebee64e965341a6946114e6dc9e0fa32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00947f6843216d03e78b61509206e155"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a00947f6843216d03e78b61509206e155">SR36</a>: 1</td></tr>
<tr class="separator:a00947f6843216d03e78b61509206e155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87e24393b2517788064b383de3c1791"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad87e24393b2517788064b383de3c1791">PULLCFG36</a>: 3</td></tr>
<tr class="separator:ad87e24393b2517788064b383de3c1791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2169e817ee40d6e0226bf192be07e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc2169e817ee40d6e0226bf192be07e3">NCESRC36</a>: 6</td></tr>
<tr class="separator:adc2169e817ee40d6e0226bf192be07e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e45a37b9cf59998bfb7825fa55c382c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e45a37b9cf59998bfb7825fa55c382c">NCEPOL36</a>: 1</td></tr>
<tr class="separator:a5e45a37b9cf59998bfb7825fa55c382c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04ae556eb26cc75232b09ffc296cbe2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa04ae556eb26cc75232b09ffc296cbe2">FIEN36</a>: 1</td></tr>
<tr class="separator:aa04ae556eb26cc75232b09ffc296cbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49eaa400575febd8b00ad8d5cd2fb6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab49eaa400575febd8b00ad8d5cd2fb6e">FOEN36</a>: 1</td></tr>
<tr class="separator:ab49eaa400575febd8b00ad8d5cd2fb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f32ca40ea9b27fb8d0f6cccf16b60d8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f32ca40ea9b27fb8d0f6cccf16b60d8">PINCFG36_b</a></td></tr>
<tr class="separator:a5f32ca40ea9b27fb8d0f6cccf16b60d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5bae3a69a43b8dac933e5ee5821fea"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abb5bae3a69a43b8dac933e5ee5821fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27194b87098d3a9b087b53558e489ec0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab778414bab0d7bf411a95454e5778227"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab778414bab0d7bf411a95454e5778227">PINCFG37</a></td></tr>
<tr class="separator:ab778414bab0d7bf411a95454e5778227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ab343a8bc12fa88cc90562907c854a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a54ebe4a171edc7f406b5e7ee355bc707"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a54ebe4a171edc7f406b5e7ee355bc707">FNCSEL37</a>: 4</td></tr>
<tr class="separator:a54ebe4a171edc7f406b5e7ee355bc707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac337f03d552c2ec2bab7d419a0e20328"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac337f03d552c2ec2bab7d419a0e20328">INPEN37</a>: 1</td></tr>
<tr class="separator:ac337f03d552c2ec2bab7d419a0e20328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cb69bc23ed84237a818f3a9ba0b8cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac8cb69bc23ed84237a818f3a9ba0b8cd">RDZERO37</a>: 1</td></tr>
<tr class="separator:ac8cb69bc23ed84237a818f3a9ba0b8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f29a262eba4151b0b2c1839052bb302"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4f29a262eba4151b0b2c1839052bb302">IRPTEN37</a>: 2</td></tr>
<tr class="separator:a4f29a262eba4151b0b2c1839052bb302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb8331f38d23f89b9f63670edd6105d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acfb8331f38d23f89b9f63670edd6105d">OUTCFG37</a>: 2</td></tr>
<tr class="separator:acfb8331f38d23f89b9f63670edd6105d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f05c0c0a72dab1954cacf16a685e4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65f05c0c0a72dab1954cacf16a685e4f">DS37</a>: 2</td></tr>
<tr class="separator:a65f05c0c0a72dab1954cacf16a685e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2678415eff8baf933cada794c44bce9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2678415eff8baf933cada794c44bce9">SR37</a>: 1</td></tr>
<tr class="separator:ac2678415eff8baf933cada794c44bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012a8c4858f9bad0f2ff13a26a29f62d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a012a8c4858f9bad0f2ff13a26a29f62d">PULLCFG37</a>: 3</td></tr>
<tr class="separator:a012a8c4858f9bad0f2ff13a26a29f62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae897708721845cc8cddebb351df23ece"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae897708721845cc8cddebb351df23ece">NCESRC37</a>: 6</td></tr>
<tr class="separator:ae897708721845cc8cddebb351df23ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6780bfa39bfe93f2cc0812329667b5f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad6780bfa39bfe93f2cc0812329667b5f">NCEPOL37</a>: 1</td></tr>
<tr class="separator:ad6780bfa39bfe93f2cc0812329667b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d33a923476cc9810c4f2ea0dd62fe65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4d33a923476cc9810c4f2ea0dd62fe65">FIEN37</a>: 1</td></tr>
<tr class="separator:a4d33a923476cc9810c4f2ea0dd62fe65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c3e8b4b9ba71e2a9d3ebc2fdf3cb4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad5c3e8b4b9ba71e2a9d3ebc2fdf3cb4e">FOEN37</a>: 1</td></tr>
<tr class="separator:ad5c3e8b4b9ba71e2a9d3ebc2fdf3cb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ab343a8bc12fa88cc90562907c854a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9ab343a8bc12fa88cc90562907c854a">PINCFG37_b</a></td></tr>
<tr class="separator:ae9ab343a8bc12fa88cc90562907c854a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27194b87098d3a9b087b53558e489ec0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a27194b87098d3a9b087b53558e489ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8efdf8a0e85a79f66bbc882360222eab"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ade6881b863907905ba1104088d3f541a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade6881b863907905ba1104088d3f541a">PINCFG38</a></td></tr>
<tr class="separator:ade6881b863907905ba1104088d3f541a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94ad453db4d10dc0007cb5dda64ef84"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9526c16b5d1ac0b28148b497ba8f34e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9526c16b5d1ac0b28148b497ba8f34e6">FNCSEL38</a>: 4</td></tr>
<tr class="separator:a9526c16b5d1ac0b28148b497ba8f34e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99230d0815c648e4f48368841e2dd10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac99230d0815c648e4f48368841e2dd10">INPEN38</a>: 1</td></tr>
<tr class="separator:ac99230d0815c648e4f48368841e2dd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51bbb4608a2d20dc148bb5232b2a3b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad51bbb4608a2d20dc148bb5232b2a3b8">RDZERO38</a>: 1</td></tr>
<tr class="separator:ad51bbb4608a2d20dc148bb5232b2a3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b9589c43479d0aca24e44396dca7e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20b9589c43479d0aca24e44396dca7e4">IRPTEN38</a>: 2</td></tr>
<tr class="separator:a20b9589c43479d0aca24e44396dca7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4029fea411178dbea84b76e5cecf984"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4029fea411178dbea84b76e5cecf984">OUTCFG38</a>: 2</td></tr>
<tr class="separator:ab4029fea411178dbea84b76e5cecf984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442df3369bbdb66d8db88a2c255c7ea8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a442df3369bbdb66d8db88a2c255c7ea8">DS38</a>: 2</td></tr>
<tr class="separator:a442df3369bbdb66d8db88a2c255c7ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4d44c6d3dc0a63d8c0f588d18cdeae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b4d44c6d3dc0a63d8c0f588d18cdeae">SR38</a>: 1</td></tr>
<tr class="separator:a5b4d44c6d3dc0a63d8c0f588d18cdeae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564b15f286829a812960fe0cca97c340"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a564b15f286829a812960fe0cca97c340">PULLCFG38</a>: 3</td></tr>
<tr class="separator:a564b15f286829a812960fe0cca97c340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fd5d8f9a18613078a5cad5e86bb83b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a57fd5d8f9a18613078a5cad5e86bb83b">NCESRC38</a>: 6</td></tr>
<tr class="separator:a57fd5d8f9a18613078a5cad5e86bb83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2cc4341ca300b002c5c3f0a3cf0a932"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2cc4341ca300b002c5c3f0a3cf0a932">NCEPOL38</a>: 1</td></tr>
<tr class="separator:ac2cc4341ca300b002c5c3f0a3cf0a932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b9718d9859837c7eff2619e657b1b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad5b9718d9859837c7eff2619e657b1b9">FIEN38</a>: 1</td></tr>
<tr class="separator:ad5b9718d9859837c7eff2619e657b1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad02ba02bed0a0abbcd8ebe5a38e5efa6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad02ba02bed0a0abbcd8ebe5a38e5efa6">FOEN38</a>: 1</td></tr>
<tr class="separator:ad02ba02bed0a0abbcd8ebe5a38e5efa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94ad453db4d10dc0007cb5dda64ef84"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac94ad453db4d10dc0007cb5dda64ef84">PINCFG38_b</a></td></tr>
<tr class="separator:ac94ad453db4d10dc0007cb5dda64ef84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8efdf8a0e85a79f66bbc882360222eab"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8efdf8a0e85a79f66bbc882360222eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e154f95981f7f107afa1ce58d9dd98b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a79e6a7cc54557e76d7ee58720cf452ea"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79e6a7cc54557e76d7ee58720cf452ea">PINCFG39</a></td></tr>
<tr class="separator:a79e6a7cc54557e76d7ee58720cf452ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d708e1400c686e386282219a37e219c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5b8bebd77151afcbdd32eefb9fc2c333"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b8bebd77151afcbdd32eefb9fc2c333">FNCSEL39</a>: 4</td></tr>
<tr class="separator:a5b8bebd77151afcbdd32eefb9fc2c333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954580eaa59457cce5aa83df61c721f8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a954580eaa59457cce5aa83df61c721f8">INPEN39</a>: 1</td></tr>
<tr class="separator:a954580eaa59457cce5aa83df61c721f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab770369582fbc356d91acc79154e79ac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab770369582fbc356d91acc79154e79ac">RDZERO39</a>: 1</td></tr>
<tr class="separator:ab770369582fbc356d91acc79154e79ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a23d796d190246de3d5f0a947d4e28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac5a23d796d190246de3d5f0a947d4e28">IRPTEN39</a>: 2</td></tr>
<tr class="separator:ac5a23d796d190246de3d5f0a947d4e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5805d2d998b9a028d80227e888bd55"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acf5805d2d998b9a028d80227e888bd55">OUTCFG39</a>: 2</td></tr>
<tr class="separator:acf5805d2d998b9a028d80227e888bd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bf6492f3b8a281b173aecfa5a97f353"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6bf6492f3b8a281b173aecfa5a97f353">DS39</a>: 2</td></tr>
<tr class="separator:a6bf6492f3b8a281b173aecfa5a97f353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d7175e0549f22c429b04cf17a4dd73c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0d7175e0549f22c429b04cf17a4dd73c">SR39</a>: 1</td></tr>
<tr class="separator:a0d7175e0549f22c429b04cf17a4dd73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65db386154eb4183cee344492adc3c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab65db386154eb4183cee344492adc3c3">PULLCFG39</a>: 3</td></tr>
<tr class="separator:ab65db386154eb4183cee344492adc3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d80121e136028834cd0501842b49b77"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d80121e136028834cd0501842b49b77">NCESRC39</a>: 6</td></tr>
<tr class="separator:a8d80121e136028834cd0501842b49b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b73ddc3586c59d471f2a55ea6b2363e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2b73ddc3586c59d471f2a55ea6b2363e">NCEPOL39</a>: 1</td></tr>
<tr class="separator:a2b73ddc3586c59d471f2a55ea6b2363e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a9489f2825cbfdaa583d3bdbd3f1bd8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a9489f2825cbfdaa583d3bdbd3f1bd8">FIEN39</a>: 1</td></tr>
<tr class="separator:a2a9489f2825cbfdaa583d3bdbd3f1bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4ec73feb085978b12dce11e1b2ccdf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a4ec73feb085978b12dce11e1b2ccdf">FOEN39</a>: 1</td></tr>
<tr class="separator:a9a4ec73feb085978b12dce11e1b2ccdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d708e1400c686e386282219a37e219c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d708e1400c686e386282219a37e219c">PINCFG39_b</a></td></tr>
<tr class="separator:a8d708e1400c686e386282219a37e219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e154f95981f7f107afa1ce58d9dd98b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6e154f95981f7f107afa1ce58d9dd98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08ef932b0e0a7d30d64d1c6c8676943"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a311b2bc1cbd86bac38099ce29b6c6461"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a311b2bc1cbd86bac38099ce29b6c6461">PINCFG40</a></td></tr>
<tr class="separator:a311b2bc1cbd86bac38099ce29b6c6461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2be463d06daa0f65594c2aaa45b740"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3b1b29a3e020c98677e7e31f8e4c1456"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b1b29a3e020c98677e7e31f8e4c1456">FNCSEL40</a>: 4</td></tr>
<tr class="separator:a3b1b29a3e020c98677e7e31f8e4c1456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8fea5327ea4cdd169951d4871ef212d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa8fea5327ea4cdd169951d4871ef212d">INPEN40</a>: 1</td></tr>
<tr class="separator:aa8fea5327ea4cdd169951d4871ef212d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3263a800c0b15651c4fde90e13090c8f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3263a800c0b15651c4fde90e13090c8f">RDZERO40</a>: 1</td></tr>
<tr class="separator:a3263a800c0b15651c4fde90e13090c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf69b4826f6127f7d28213ad456900a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aedf69b4826f6127f7d28213ad456900a">IRPTEN40</a>: 2</td></tr>
<tr class="separator:aedf69b4826f6127f7d28213ad456900a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aea1b1e2419dfbd45667be657e69a31"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9aea1b1e2419dfbd45667be657e69a31">OUTCFG40</a>: 2</td></tr>
<tr class="separator:a9aea1b1e2419dfbd45667be657e69a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af08aef52d3cdb12bc017dd9a58a42a70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af08aef52d3cdb12bc017dd9a58a42a70">DS40</a>: 2</td></tr>
<tr class="separator:af08aef52d3cdb12bc017dd9a58a42a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb700219155aa58bd9c354d04d86b92"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abdb700219155aa58bd9c354d04d86b92">SR40</a>: 1</td></tr>
<tr class="separator:abdb700219155aa58bd9c354d04d86b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a232cd7f0238b7d1d402de04389787"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af5a232cd7f0238b7d1d402de04389787">PULLCFG40</a>: 3</td></tr>
<tr class="separator:af5a232cd7f0238b7d1d402de04389787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a284c34b869b2c1ceec3c6d16ed3e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a41a284c34b869b2c1ceec3c6d16ed3e1">NCESRC40</a>: 6</td></tr>
<tr class="separator:a41a284c34b869b2c1ceec3c6d16ed3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab46a5ca6956ff938fff0df485b3241a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab46a5ca6956ff938fff0df485b3241a">NCEPOL40</a>: 1</td></tr>
<tr class="separator:aab46a5ca6956ff938fff0df485b3241a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8e9a3dbcd2121b6940c731de61b96c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9c8e9a3dbcd2121b6940c731de61b96c">FIEN40</a>: 1</td></tr>
<tr class="separator:a9c8e9a3dbcd2121b6940c731de61b96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0615398d776ea7f8137fe3c4fa4fe3f0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0615398d776ea7f8137fe3c4fa4fe3f0">FOEN40</a>: 1</td></tr>
<tr class="separator:a0615398d776ea7f8137fe3c4fa4fe3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2be463d06daa0f65594c2aaa45b740"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c2be463d06daa0f65594c2aaa45b740">PINCFG40_b</a></td></tr>
<tr class="separator:a6c2be463d06daa0f65594c2aaa45b740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08ef932b0e0a7d30d64d1c6c8676943"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa08ef932b0e0a7d30d64d1c6c8676943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53126955e076c479274c8a4105a263e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abd4489a4553a6c3ca371db23c8222b0b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abd4489a4553a6c3ca371db23c8222b0b">PINCFG41</a></td></tr>
<tr class="separator:abd4489a4553a6c3ca371db23c8222b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8366fbbb557832d9ce9932d72cd97ab"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2f473f86bbac4f08cf14ad8010058f75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f473f86bbac4f08cf14ad8010058f75">FNCSEL41</a>: 4</td></tr>
<tr class="separator:a2f473f86bbac4f08cf14ad8010058f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7e2120219b2764fccf11b7c9891de3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec7e2120219b2764fccf11b7c9891de3">INPEN41</a>: 1</td></tr>
<tr class="separator:aec7e2120219b2764fccf11b7c9891de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb1ff8a376f0965a67376d884af620d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adeb1ff8a376f0965a67376d884af620d">RDZERO41</a>: 1</td></tr>
<tr class="separator:adeb1ff8a376f0965a67376d884af620d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad253253e53ef0b07e7062cbd0b346a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad253253e53ef0b07e7062cbd0b346a1">IRPTEN41</a>: 2</td></tr>
<tr class="separator:aad253253e53ef0b07e7062cbd0b346a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefcd51ec245f632bcbd36bb50eba10da"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aefcd51ec245f632bcbd36bb50eba10da">OUTCFG41</a>: 2</td></tr>
<tr class="separator:aefcd51ec245f632bcbd36bb50eba10da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fd3e8f2d569040b6c5623b89ca2559"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a24fd3e8f2d569040b6c5623b89ca2559">DS41</a>: 2</td></tr>
<tr class="separator:a24fd3e8f2d569040b6c5623b89ca2559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdb7312657e0bc43f1f91b5948be01e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3cdb7312657e0bc43f1f91b5948be01e">SR41</a>: 1</td></tr>
<tr class="separator:a3cdb7312657e0bc43f1f91b5948be01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051078c49817e10698b62a03ec337cbf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a051078c49817e10698b62a03ec337cbf">PULLCFG41</a>: 3</td></tr>
<tr class="separator:a051078c49817e10698b62a03ec337cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715b9589ec6d4919f80f9f38a0062cf6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a715b9589ec6d4919f80f9f38a0062cf6">NCESRC41</a>: 6</td></tr>
<tr class="separator:a715b9589ec6d4919f80f9f38a0062cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6148730f2c9239b4b89b7e749911e8de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6148730f2c9239b4b89b7e749911e8de">NCEPOL41</a>: 1</td></tr>
<tr class="separator:a6148730f2c9239b4b89b7e749911e8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255800d8313a48c11436507a39717fa0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a255800d8313a48c11436507a39717fa0">FIEN41</a>: 1</td></tr>
<tr class="separator:a255800d8313a48c11436507a39717fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0694a616d8a18d4735f675526842b4e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0694a616d8a18d4735f675526842b4e2">FOEN41</a>: 1</td></tr>
<tr class="separator:a0694a616d8a18d4735f675526842b4e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8366fbbb557832d9ce9932d72cd97ab"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae8366fbbb557832d9ce9932d72cd97ab">PINCFG41_b</a></td></tr>
<tr class="separator:ae8366fbbb557832d9ce9932d72cd97ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53126955e076c479274c8a4105a263e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af53126955e076c479274c8a4105a263e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352d0f7ba4f4b381a86317fc567ce3b0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a93ac83d922fb2c034e9efb2821fa5e62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a93ac83d922fb2c034e9efb2821fa5e62">PINCFG42</a></td></tr>
<tr class="separator:a93ac83d922fb2c034e9efb2821fa5e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807d643014f3ba944831b53be4bca6f8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aeed9ade3cf425ba6ed7bf14d22715b95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeed9ade3cf425ba6ed7bf14d22715b95">FNCSEL42</a>: 4</td></tr>
<tr class="separator:aeed9ade3cf425ba6ed7bf14d22715b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eea50e253d67bb4de0fa857a04adbf0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3eea50e253d67bb4de0fa857a04adbf0">INPEN42</a>: 1</td></tr>
<tr class="separator:a3eea50e253d67bb4de0fa857a04adbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e873dc1eed54f3ac9b94001fbd6db6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90e873dc1eed54f3ac9b94001fbd6db6">RDZERO42</a>: 1</td></tr>
<tr class="separator:a90e873dc1eed54f3ac9b94001fbd6db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85cdf9ae8e2c5f3a00ffa681baa491b6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a85cdf9ae8e2c5f3a00ffa681baa491b6">IRPTEN42</a>: 2</td></tr>
<tr class="separator:a85cdf9ae8e2c5f3a00ffa681baa491b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae51018c2571e6fb1eaaae7e4f8a5ba3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae51018c2571e6fb1eaaae7e4f8a5ba3">OUTCFG42</a>: 2</td></tr>
<tr class="separator:aae51018c2571e6fb1eaaae7e4f8a5ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa518a69f2101b1bae10c0843b64d5184"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa518a69f2101b1bae10c0843b64d5184">DS42</a>: 2</td></tr>
<tr class="separator:aa518a69f2101b1bae10c0843b64d5184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec73386a3e5fc4b29c2ed9f4fc8bd84"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abec73386a3e5fc4b29c2ed9f4fc8bd84">SR42</a>: 1</td></tr>
<tr class="separator:abec73386a3e5fc4b29c2ed9f4fc8bd84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9813443186041e35e050843651824ea8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9813443186041e35e050843651824ea8">PULLCFG42</a>: 3</td></tr>
<tr class="separator:a9813443186041e35e050843651824ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4fb3699692ee554237c616125e43166"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac4fb3699692ee554237c616125e43166">NCESRC42</a>: 6</td></tr>
<tr class="separator:ac4fb3699692ee554237c616125e43166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24957c0ca24b6866d5ed42426fd4b1cf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a24957c0ca24b6866d5ed42426fd4b1cf">NCEPOL42</a>: 1</td></tr>
<tr class="separator:a24957c0ca24b6866d5ed42426fd4b1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59efd8ec9863ea29d2e17fc0909e4a6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa59efd8ec9863ea29d2e17fc0909e4a6">FIEN42</a>: 1</td></tr>
<tr class="separator:aa59efd8ec9863ea29d2e17fc0909e4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c00d16360fe6264fe624618630ea69c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c00d16360fe6264fe624618630ea69c">FOEN42</a>: 1</td></tr>
<tr class="separator:a7c00d16360fe6264fe624618630ea69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807d643014f3ba944831b53be4bca6f8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a807d643014f3ba944831b53be4bca6f8">PINCFG42_b</a></td></tr>
<tr class="separator:a807d643014f3ba944831b53be4bca6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352d0f7ba4f4b381a86317fc567ce3b0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a352d0f7ba4f4b381a86317fc567ce3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b23e2ef32da42ccea0010e9064d5b0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a79bf63be1ba5fb1cf235bba6904113be"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79bf63be1ba5fb1cf235bba6904113be">PINCFG43</a></td></tr>
<tr class="separator:a79bf63be1ba5fb1cf235bba6904113be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991d634bc4efd6e9cbcaf44363cff899"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa2b1169c4711a60bfddeff6c04df63e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa2b1169c4711a60bfddeff6c04df63e3">FNCSEL43</a>: 4</td></tr>
<tr class="separator:aa2b1169c4711a60bfddeff6c04df63e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74dd01df567bd2821cc1097e9b90cb28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a74dd01df567bd2821cc1097e9b90cb28">INPEN43</a>: 1</td></tr>
<tr class="separator:a74dd01df567bd2821cc1097e9b90cb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc385b33b0adaf6106972ee21a129ba3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abc385b33b0adaf6106972ee21a129ba3">RDZERO43</a>: 1</td></tr>
<tr class="separator:abc385b33b0adaf6106972ee21a129ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4781c683f3e7d27c8668fb509c3978"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c4781c683f3e7d27c8668fb509c3978">IRPTEN43</a>: 2</td></tr>
<tr class="separator:a0c4781c683f3e7d27c8668fb509c3978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a305a36e8c98539c92e42f2f96dd312e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a305a36e8c98539c92e42f2f96dd312e1">OUTCFG43</a>: 2</td></tr>
<tr class="separator:a305a36e8c98539c92e42f2f96dd312e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73885d2dd521ad2ea9e287abe666685d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a73885d2dd521ad2ea9e287abe666685d">DS43</a>: 2</td></tr>
<tr class="separator:a73885d2dd521ad2ea9e287abe666685d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb3971a8523d1e2133f3b9f673bda5b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1eb3971a8523d1e2133f3b9f673bda5b">SR43</a>: 1</td></tr>
<tr class="separator:a1eb3971a8523d1e2133f3b9f673bda5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03774262f7ef6233adabfdae474fbe7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa03774262f7ef6233adabfdae474fbe7">PULLCFG43</a>: 3</td></tr>
<tr class="separator:aa03774262f7ef6233adabfdae474fbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47168562563dbf49cca2244a61dde47d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47168562563dbf49cca2244a61dde47d">NCESRC43</a>: 6</td></tr>
<tr class="separator:a47168562563dbf49cca2244a61dde47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa12eb77508cbac5cb9972b1c1319c56a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa12eb77508cbac5cb9972b1c1319c56a">NCEPOL43</a>: 1</td></tr>
<tr class="separator:aa12eb77508cbac5cb9972b1c1319c56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ed3cb9acabb45fd05f140dc24f36de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a07ed3cb9acabb45fd05f140dc24f36de">FIEN43</a>: 1</td></tr>
<tr class="separator:a07ed3cb9acabb45fd05f140dc24f36de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a182629c8554b8d64bba81e5b66962632"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a182629c8554b8d64bba81e5b66962632">FOEN43</a>: 1</td></tr>
<tr class="separator:a182629c8554b8d64bba81e5b66962632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991d634bc4efd6e9cbcaf44363cff899"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a991d634bc4efd6e9cbcaf44363cff899">PINCFG43_b</a></td></tr>
<tr class="separator:a991d634bc4efd6e9cbcaf44363cff899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b23e2ef32da42ccea0010e9064d5b0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a83b23e2ef32da42ccea0010e9064d5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b936cb89444533eadddea2b2170360a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a10a93b7c7e8c9d8ab641b90e0dd758e6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a10a93b7c7e8c9d8ab641b90e0dd758e6">PINCFG44</a></td></tr>
<tr class="separator:a10a93b7c7e8c9d8ab641b90e0dd758e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3d9d5ab14838d8f0c0c8d26ef22a6f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af82c73103ddc98960aa0458cd84855bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af82c73103ddc98960aa0458cd84855bf">FNCSEL44</a>: 4</td></tr>
<tr class="separator:af82c73103ddc98960aa0458cd84855bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df59e14fe7fc5a29925dc515fe90c60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0df59e14fe7fc5a29925dc515fe90c60">INPEN44</a>: 1</td></tr>
<tr class="separator:a0df59e14fe7fc5a29925dc515fe90c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd9f02c38de25b84a0b5c1e0b9f6065"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aedd9f02c38de25b84a0b5c1e0b9f6065">RDZERO44</a>: 1</td></tr>
<tr class="separator:aedd9f02c38de25b84a0b5c1e0b9f6065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001e4a7dd539f28ad0a9ba83cf338777"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a001e4a7dd539f28ad0a9ba83cf338777">IRPTEN44</a>: 2</td></tr>
<tr class="separator:a001e4a7dd539f28ad0a9ba83cf338777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb608707f4ffe38810067246788f67c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb608707f4ffe38810067246788f67c5">OUTCFG44</a>: 2</td></tr>
<tr class="separator:aeb608707f4ffe38810067246788f67c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107866b7ac869c0c279d8e4a46097b51"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a107866b7ac869c0c279d8e4a46097b51">DS44</a>: 2</td></tr>
<tr class="separator:a107866b7ac869c0c279d8e4a46097b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4307a1bdf8c036ca508d475d482368"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe4307a1bdf8c036ca508d475d482368">SR44</a>: 1</td></tr>
<tr class="separator:afe4307a1bdf8c036ca508d475d482368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034a2ac394ea27e91bb13a6d0d3d89f8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a034a2ac394ea27e91bb13a6d0d3d89f8">PULLCFG44</a>: 3</td></tr>
<tr class="separator:a034a2ac394ea27e91bb13a6d0d3d89f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022ca6cb1a2413a3f19d508de714c0a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a022ca6cb1a2413a3f19d508de714c0a8">NCESRC44</a>: 6</td></tr>
<tr class="separator:a022ca6cb1a2413a3f19d508de714c0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649e46478dfa1725aa413bab9b703e8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a649e46478dfa1725aa413bab9b703e8b">NCEPOL44</a>: 1</td></tr>
<tr class="separator:a649e46478dfa1725aa413bab9b703e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de6688ca94d174f196e4a6fa659c412"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5de6688ca94d174f196e4a6fa659c412">FIEN44</a>: 1</td></tr>
<tr class="separator:a5de6688ca94d174f196e4a6fa659c412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7d5b2623c1c139b0d7773b01e9efc2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1e7d5b2623c1c139b0d7773b01e9efc2">FOEN44</a>: 1</td></tr>
<tr class="separator:a1e7d5b2623c1c139b0d7773b01e9efc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3d9d5ab14838d8f0c0c8d26ef22a6f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b3d9d5ab14838d8f0c0c8d26ef22a6f">PINCFG44_b</a></td></tr>
<tr class="separator:a8b3d9d5ab14838d8f0c0c8d26ef22a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b936cb89444533eadddea2b2170360a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5b936cb89444533eadddea2b2170360a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2474a6d7195da8659f7d068ede0d7e5f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa71f8f8988b900895003b1d430cf521a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa71f8f8988b900895003b1d430cf521a">PINCFG45</a></td></tr>
<tr class="separator:aa71f8f8988b900895003b1d430cf521a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c834c454dbe5df5f70d7b074c81d06"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afe9b285d7a3c70bfd682e69087ba1c24"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe9b285d7a3c70bfd682e69087ba1c24">FNCSEL45</a>: 4</td></tr>
<tr class="separator:afe9b285d7a3c70bfd682e69087ba1c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac975ccb4440ecbd37e85615b4c4fa45f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac975ccb4440ecbd37e85615b4c4fa45f">INPEN45</a>: 1</td></tr>
<tr class="separator:ac975ccb4440ecbd37e85615b4c4fa45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f06b0f3027764b8a7206e97cf9cfcb9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f06b0f3027764b8a7206e97cf9cfcb9">RDZERO45</a>: 1</td></tr>
<tr class="separator:a3f06b0f3027764b8a7206e97cf9cfcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d074c25ca7ea890d2dae6479b7b68e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa5d074c25ca7ea890d2dae6479b7b68e">IRPTEN45</a>: 2</td></tr>
<tr class="separator:aa5d074c25ca7ea890d2dae6479b7b68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5dc30c2bfda81d0120dbaa3a55e84d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa5dc30c2bfda81d0120dbaa3a55e84d9">OUTCFG45</a>: 2</td></tr>
<tr class="separator:aa5dc30c2bfda81d0120dbaa3a55e84d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861b46329841142cd6b9d103c7e85ad6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a861b46329841142cd6b9d103c7e85ad6">DS45</a>: 2</td></tr>
<tr class="separator:a861b46329841142cd6b9d103c7e85ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf87f4ed2acb2cd23bfa93fbb328ffba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acf87f4ed2acb2cd23bfa93fbb328ffba">SR45</a>: 1</td></tr>
<tr class="separator:acf87f4ed2acb2cd23bfa93fbb328ffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a3756a0aef3be0534967954b1900c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2a3756a0aef3be0534967954b1900c7">PULLCFG45</a>: 3</td></tr>
<tr class="separator:ac2a3756a0aef3be0534967954b1900c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4776844469becd4159d8b74cf7cfe66"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad4776844469becd4159d8b74cf7cfe66">NCESRC45</a>: 6</td></tr>
<tr class="separator:ad4776844469becd4159d8b74cf7cfe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8447f9d02036042ee140f7368f9d2759"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8447f9d02036042ee140f7368f9d2759">NCEPOL45</a>: 1</td></tr>
<tr class="separator:a8447f9d02036042ee140f7368f9d2759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d4df1d867cf0dd7b9e04ccfa44ea14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88d4df1d867cf0dd7b9e04ccfa44ea14">FIEN45</a>: 1</td></tr>
<tr class="separator:a88d4df1d867cf0dd7b9e04ccfa44ea14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa846307925e0d00195f6ea964f8dd962"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa846307925e0d00195f6ea964f8dd962">FOEN45</a>: 1</td></tr>
<tr class="separator:aa846307925e0d00195f6ea964f8dd962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c834c454dbe5df5f70d7b074c81d06"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae1c834c454dbe5df5f70d7b074c81d06">PINCFG45_b</a></td></tr>
<tr class="separator:ae1c834c454dbe5df5f70d7b074c81d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2474a6d7195da8659f7d068ede0d7e5f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2474a6d7195da8659f7d068ede0d7e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f06e7c43e2f0cbffbc2de8cc0ecff6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0579e7843e3e39bf730589944f70abb9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0579e7843e3e39bf730589944f70abb9">PINCFG46</a></td></tr>
<tr class="separator:a0579e7843e3e39bf730589944f70abb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11bb6342ecc1c618419bad2ec1c4c27d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a53462e206d1578c542d82fe7ee51292b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53462e206d1578c542d82fe7ee51292b">FNCSEL46</a>: 4</td></tr>
<tr class="separator:a53462e206d1578c542d82fe7ee51292b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55a3c110ede8029a06bd5218bfa25af"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af55a3c110ede8029a06bd5218bfa25af">INPEN46</a>: 1</td></tr>
<tr class="separator:af55a3c110ede8029a06bd5218bfa25af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242a403f12448f5882a534172c5c188b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a242a403f12448f5882a534172c5c188b">RDZERO46</a>: 1</td></tr>
<tr class="separator:a242a403f12448f5882a534172c5c188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8747c40cb2193fb3c6b94e11deac870f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8747c40cb2193fb3c6b94e11deac870f">IRPTEN46</a>: 2</td></tr>
<tr class="separator:a8747c40cb2193fb3c6b94e11deac870f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0602ba1d43feeba691e90403d7629e3d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0602ba1d43feeba691e90403d7629e3d">OUTCFG46</a>: 2</td></tr>
<tr class="separator:a0602ba1d43feeba691e90403d7629e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4146eb4cefafa26c4f206ec81aba6d38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4146eb4cefafa26c4f206ec81aba6d38">DS46</a>: 2</td></tr>
<tr class="separator:a4146eb4cefafa26c4f206ec81aba6d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06717a02d8b6957840649bb10d3d679f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a06717a02d8b6957840649bb10d3d679f">SR46</a>: 1</td></tr>
<tr class="separator:a06717a02d8b6957840649bb10d3d679f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed48854e33a0eeedb719880d841802c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aed48854e33a0eeedb719880d841802c7">PULLCFG46</a>: 3</td></tr>
<tr class="separator:aed48854e33a0eeedb719880d841802c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c6597c7bb55c636e96004f5e609afc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac6c6597c7bb55c636e96004f5e609afc">NCESRC46</a>: 6</td></tr>
<tr class="separator:ac6c6597c7bb55c636e96004f5e609afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79416be422fe661fc594a8c541d48192"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79416be422fe661fc594a8c541d48192">NCEPOL46</a>: 1</td></tr>
<tr class="separator:a79416be422fe661fc594a8c541d48192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667e1b77bd58be8451d81642a49abd5c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a667e1b77bd58be8451d81642a49abd5c">FIEN46</a>: 1</td></tr>
<tr class="separator:a667e1b77bd58be8451d81642a49abd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae850929eec06b3775bc1b6bb516cc064"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae850929eec06b3775bc1b6bb516cc064">FOEN46</a>: 1</td></tr>
<tr class="separator:ae850929eec06b3775bc1b6bb516cc064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11bb6342ecc1c618419bad2ec1c4c27d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a11bb6342ecc1c618419bad2ec1c4c27d">PINCFG46_b</a></td></tr>
<tr class="separator:a11bb6342ecc1c618419bad2ec1c4c27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f06e7c43e2f0cbffbc2de8cc0ecff6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a91f06e7c43e2f0cbffbc2de8cc0ecff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d09fdefc313035caffcf40877ee44df"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac7bb4aa52248764a19a0a8d7adc2ca6a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7bb4aa52248764a19a0a8d7adc2ca6a">PINCFG47</a></td></tr>
<tr class="separator:ac7bb4aa52248764a19a0a8d7adc2ca6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eda7b255f7e7a56ac88a4d9d7ca1c83"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a97c0b178ba0abce94de6649d0e65e6c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97c0b178ba0abce94de6649d0e65e6c2">FNCSEL47</a>: 4</td></tr>
<tr class="separator:a97c0b178ba0abce94de6649d0e65e6c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ff7adf058b3d98cba39c5a2c3f2b92"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03ff7adf058b3d98cba39c5a2c3f2b92">INPEN47</a>: 1</td></tr>
<tr class="separator:a03ff7adf058b3d98cba39c5a2c3f2b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af404256895146ad79c3e13aa6b61c8e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af404256895146ad79c3e13aa6b61c8e4">RDZERO47</a>: 1</td></tr>
<tr class="separator:af404256895146ad79c3e13aa6b61c8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbf293321426bc7631b5c3b8e925ae7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5dbf293321426bc7631b5c3b8e925ae7">IRPTEN47</a>: 2</td></tr>
<tr class="separator:a5dbf293321426bc7631b5c3b8e925ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a160836aaf58d12e90407c2c88262c6eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a160836aaf58d12e90407c2c88262c6eb">OUTCFG47</a>: 2</td></tr>
<tr class="separator:a160836aaf58d12e90407c2c88262c6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff0b6a94828fd3e7afc33adba90de36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6ff0b6a94828fd3e7afc33adba90de36">DS47</a>: 2</td></tr>
<tr class="separator:a6ff0b6a94828fd3e7afc33adba90de36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2567898f2fbf678fd7d1cc00998cee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e2567898f2fbf678fd7d1cc00998cee">SR47</a>: 1</td></tr>
<tr class="separator:a0e2567898f2fbf678fd7d1cc00998cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884cee65718953710950661e50d88428"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a884cee65718953710950661e50d88428">PULLCFG47</a>: 3</td></tr>
<tr class="separator:a884cee65718953710950661e50d88428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c7adf909c8190863f4b4b287b7d6b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4c7adf909c8190863f4b4b287b7d6b3">NCESRC47</a>: 6</td></tr>
<tr class="separator:ab4c7adf909c8190863f4b4b287b7d6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ccd39ad26cc017ca4ad6ee76bc7f877"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7ccd39ad26cc017ca4ad6ee76bc7f877">NCEPOL47</a>: 1</td></tr>
<tr class="separator:a7ccd39ad26cc017ca4ad6ee76bc7f877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b21678146943b83652e5c24840a5d6b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b21678146943b83652e5c24840a5d6b">FIEN47</a>: 1</td></tr>
<tr class="separator:a7b21678146943b83652e5c24840a5d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c52705d6f99fbcf911863aa5225f28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a46c52705d6f99fbcf911863aa5225f28">FOEN47</a>: 1</td></tr>
<tr class="separator:a46c52705d6f99fbcf911863aa5225f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eda7b255f7e7a56ac88a4d9d7ca1c83"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5eda7b255f7e7a56ac88a4d9d7ca1c83">PINCFG47_b</a></td></tr>
<tr class="separator:a5eda7b255f7e7a56ac88a4d9d7ca1c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d09fdefc313035caffcf40877ee44df"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7d09fdefc313035caffcf40877ee44df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140511ec8dc7fc9421709345fb99ff5d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad45f01d9692c7904c8772d772403f367"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad45f01d9692c7904c8772d772403f367">PINCFG48</a></td></tr>
<tr class="separator:ad45f01d9692c7904c8772d772403f367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3362886e20c386a4f19ab7b8bf9cab80"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a736b99f823abc53b9fc5a757197160ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a736b99f823abc53b9fc5a757197160ba">FNCSEL48</a>: 4</td></tr>
<tr class="separator:a736b99f823abc53b9fc5a757197160ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a482317ed2ed2ad3ff18ba47ea0a8f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a38a482317ed2ed2ad3ff18ba47ea0a8f">INPEN48</a>: 1</td></tr>
<tr class="separator:a38a482317ed2ed2ad3ff18ba47ea0a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c4bb9b777c48881863bde3be008fd5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c4bb9b777c48881863bde3be008fd5d">RDZERO48</a>: 1</td></tr>
<tr class="separator:a6c4bb9b777c48881863bde3be008fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0beb6d15918fdb4a1af69738549cd99a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0beb6d15918fdb4a1af69738549cd99a">IRPTEN48</a>: 2</td></tr>
<tr class="separator:a0beb6d15918fdb4a1af69738549cd99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc6c7dc79a89a0c26406dcbe5f72257"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abcc6c7dc79a89a0c26406dcbe5f72257">OUTCFG48</a>: 2</td></tr>
<tr class="separator:abcc6c7dc79a89a0c26406dcbe5f72257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45ec244b2eda496b87aa0837988061e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a45ec244b2eda496b87aa0837988061e6">DS48</a>: 2</td></tr>
<tr class="separator:a45ec244b2eda496b87aa0837988061e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8486a408e62feb6dc9a97772824e508"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8486a408e62feb6dc9a97772824e508">SR48</a>: 1</td></tr>
<tr class="separator:ad8486a408e62feb6dc9a97772824e508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395f9eb48885a7b78b0644737c5e436f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a395f9eb48885a7b78b0644737c5e436f">PULLCFG48</a>: 3</td></tr>
<tr class="separator:a395f9eb48885a7b78b0644737c5e436f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5316b306230a22fd84d2e6786cf29d82"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5316b306230a22fd84d2e6786cf29d82">NCESRC48</a>: 6</td></tr>
<tr class="separator:a5316b306230a22fd84d2e6786cf29d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94bb004c3b281d514d7dfea55ed8813d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a94bb004c3b281d514d7dfea55ed8813d">NCEPOL48</a>: 1</td></tr>
<tr class="separator:a94bb004c3b281d514d7dfea55ed8813d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1536731a89eac98a71945adc76d63e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a1536731a89eac98a71945adc76d63e">FIEN48</a>: 1</td></tr>
<tr class="separator:a2a1536731a89eac98a71945adc76d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800502f4d7f1db0858cef358aff4d235"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a800502f4d7f1db0858cef358aff4d235">FOEN48</a>: 1</td></tr>
<tr class="separator:a800502f4d7f1db0858cef358aff4d235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3362886e20c386a4f19ab7b8bf9cab80"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3362886e20c386a4f19ab7b8bf9cab80">PINCFG48_b</a></td></tr>
<tr class="separator:a3362886e20c386a4f19ab7b8bf9cab80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140511ec8dc7fc9421709345fb99ff5d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a140511ec8dc7fc9421709345fb99ff5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de56365fe1fe5a923097ab07d014787"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa0a9319a6717db150011c9d8385669cc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa0a9319a6717db150011c9d8385669cc">PINCFG49</a></td></tr>
<tr class="separator:aa0a9319a6717db150011c9d8385669cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6092a88b6d50cc9af86f01738b6265e9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8e0fd7c80ec1e24b59d653d653f8fade"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e0fd7c80ec1e24b59d653d653f8fade">FNCSEL49</a>: 4</td></tr>
<tr class="separator:a8e0fd7c80ec1e24b59d653d653f8fade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9cc965ba4c1fc3174640a088deb00e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d9cc965ba4c1fc3174640a088deb00e">INPEN49</a>: 1</td></tr>
<tr class="separator:a8d9cc965ba4c1fc3174640a088deb00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a95b76fb6d5e8c97298950fc0708d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a74a95b76fb6d5e8c97298950fc0708d3">RDZERO49</a>: 1</td></tr>
<tr class="separator:a74a95b76fb6d5e8c97298950fc0708d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a18c68934cc83bec7c238206a121c94"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a18c68934cc83bec7c238206a121c94">IRPTEN49</a>: 2</td></tr>
<tr class="separator:a2a18c68934cc83bec7c238206a121c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f3947b51b40ae44cb57589ccaeadd4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab3f3947b51b40ae44cb57589ccaeadd4">OUTCFG49</a>: 2</td></tr>
<tr class="separator:ab3f3947b51b40ae44cb57589ccaeadd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e601bc43504e8d3cd99119b7efea85b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e601bc43504e8d3cd99119b7efea85b">DS49</a>: 2</td></tr>
<tr class="separator:a0e601bc43504e8d3cd99119b7efea85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a327d3d7c1aa3e11cb2189a47204b59d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a327d3d7c1aa3e11cb2189a47204b59d1">SR49</a>: 1</td></tr>
<tr class="separator:a327d3d7c1aa3e11cb2189a47204b59d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cecc58450329c3b41821a1521fece13"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0cecc58450329c3b41821a1521fece13">PULLCFG49</a>: 3</td></tr>
<tr class="separator:a0cecc58450329c3b41821a1521fece13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb678c68d6b45ce60cdf9eab812036c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3eb678c68d6b45ce60cdf9eab812036c">NCESRC49</a>: 6</td></tr>
<tr class="separator:a3eb678c68d6b45ce60cdf9eab812036c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d5879a59ef12962fd653ff5a7a322f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a99d5879a59ef12962fd653ff5a7a322f">NCEPOL49</a>: 1</td></tr>
<tr class="separator:a99d5879a59ef12962fd653ff5a7a322f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a294ff62a2805c89ebc8e4fee4d992bcc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a294ff62a2805c89ebc8e4fee4d992bcc">FIEN49</a>: 1</td></tr>
<tr class="separator:a294ff62a2805c89ebc8e4fee4d992bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01879c7e89a5e6376feae7a5289ce1c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01879c7e89a5e6376feae7a5289ce1c8">FOEN49</a>: 1</td></tr>
<tr class="separator:a01879c7e89a5e6376feae7a5289ce1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6092a88b6d50cc9af86f01738b6265e9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6092a88b6d50cc9af86f01738b6265e9">PINCFG49_b</a></td></tr>
<tr class="separator:a6092a88b6d50cc9af86f01738b6265e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de56365fe1fe5a923097ab07d014787"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5de56365fe1fe5a923097ab07d014787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ad9d8cdd12dcbe24d24f04125c50145"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a50b1d42d895c50fc4ef8b11e8db84ba2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50b1d42d895c50fc4ef8b11e8db84ba2">PINCFG50</a></td></tr>
<tr class="separator:a50b1d42d895c50fc4ef8b11e8db84ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57f372382d884ab043faf2085bb99b9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aee76ea85e34d532d7d688f40935e4447"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aee76ea85e34d532d7d688f40935e4447">FNCSEL50</a>: 4</td></tr>
<tr class="separator:aee76ea85e34d532d7d688f40935e4447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a61c8ae4d638e99fef01fc086dbb17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a89a61c8ae4d638e99fef01fc086dbb17">INPEN50</a>: 1</td></tr>
<tr class="separator:a89a61c8ae4d638e99fef01fc086dbb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d41fae94a59784e50038856f18b448"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66d41fae94a59784e50038856f18b448">RDZERO50</a>: 1</td></tr>
<tr class="separator:a66d41fae94a59784e50038856f18b448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d5267e23d2968e58c765a4b75abf35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad0d5267e23d2968e58c765a4b75abf35">IRPTEN50</a>: 2</td></tr>
<tr class="separator:ad0d5267e23d2968e58c765a4b75abf35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace73f4aaeb96b99960766fb6ebc96b24"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace73f4aaeb96b99960766fb6ebc96b24">OUTCFG50</a>: 2</td></tr>
<tr class="separator:ace73f4aaeb96b99960766fb6ebc96b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84895003c027a803b1e39f438a590639"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a84895003c027a803b1e39f438a590639">DS50</a>: 2</td></tr>
<tr class="separator:a84895003c027a803b1e39f438a590639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f81e5e491c98566da29b81c5094aab3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f81e5e491c98566da29b81c5094aab3">SR50</a>: 1</td></tr>
<tr class="separator:a0f81e5e491c98566da29b81c5094aab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6213e011effeea4d3dbb43107ae690d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6213e011effeea4d3dbb43107ae690d8">PULLCFG50</a>: 3</td></tr>
<tr class="separator:a6213e011effeea4d3dbb43107ae690d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13014f788260162af3a3a264dee81b50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13014f788260162af3a3a264dee81b50">NCESRC50</a>: 6</td></tr>
<tr class="separator:a13014f788260162af3a3a264dee81b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc5ed3dacc9922cbaa693bf685b4e67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acdc5ed3dacc9922cbaa693bf685b4e67">NCEPOL50</a>: 1</td></tr>
<tr class="separator:acdc5ed3dacc9922cbaa693bf685b4e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ed943efba5ff5f0f5cec08c607415b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98ed943efba5ff5f0f5cec08c607415b">FIEN50</a>: 1</td></tr>
<tr class="separator:a98ed943efba5ff5f0f5cec08c607415b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5465e253cfb981851d6db75778a924cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5465e253cfb981851d6db75778a924cd">FOEN50</a>: 1</td></tr>
<tr class="separator:a5465e253cfb981851d6db75778a924cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57f372382d884ab043faf2085bb99b9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af57f372382d884ab043faf2085bb99b9">PINCFG50_b</a></td></tr>
<tr class="separator:af57f372382d884ab043faf2085bb99b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ad9d8cdd12dcbe24d24f04125c50145"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7ad9d8cdd12dcbe24d24f04125c50145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd26a4bd09922f70e43b7dd64269581"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac6fa9f6d3df171f94eb132fa2be6e5b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac6fa9f6d3df171f94eb132fa2be6e5b9">PINCFG51</a></td></tr>
<tr class="separator:ac6fa9f6d3df171f94eb132fa2be6e5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a76530888475879792d98506ce2cf0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab272449b4f8635af0646a165dbabb4d2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab272449b4f8635af0646a165dbabb4d2">FNCSEL51</a>: 4</td></tr>
<tr class="separator:ab272449b4f8635af0646a165dbabb4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d9178c77bc6c29b6a82d0f3a2885fde"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4d9178c77bc6c29b6a82d0f3a2885fde">INPEN51</a>: 1</td></tr>
<tr class="separator:a4d9178c77bc6c29b6a82d0f3a2885fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ae90e17f2f856dd3a651c77a5c7673"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20ae90e17f2f856dd3a651c77a5c7673">RDZERO51</a>: 1</td></tr>
<tr class="separator:a20ae90e17f2f856dd3a651c77a5c7673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcbcbe3b1c38e22c69af70f63e72127"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addcbcbe3b1c38e22c69af70f63e72127">IRPTEN51</a>: 2</td></tr>
<tr class="separator:addcbcbe3b1c38e22c69af70f63e72127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9d272f74a6839ea7310ba2e2fdc2ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae9d272f74a6839ea7310ba2e2fdc2ca">OUTCFG51</a>: 2</td></tr>
<tr class="separator:aae9d272f74a6839ea7310ba2e2fdc2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7a04c733020057c9b9198f280f8c23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaa7a04c733020057c9b9198f280f8c23">DS51</a>: 2</td></tr>
<tr class="separator:aaa7a04c733020057c9b9198f280f8c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2677fe5222637e260022b594ecd4ce11"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2677fe5222637e260022b594ecd4ce11">SR51</a>: 1</td></tr>
<tr class="separator:a2677fe5222637e260022b594ecd4ce11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4bf7607fa3ea19940ea7bccb70c579"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab4bf7607fa3ea19940ea7bccb70c579">PULLCFG51</a>: 3</td></tr>
<tr class="separator:aab4bf7607fa3ea19940ea7bccb70c579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9b4fbffadbe57aa869ca92e6ce41cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a9b4fbffadbe57aa869ca92e6ce41cc">NCESRC51</a>: 6</td></tr>
<tr class="separator:a3a9b4fbffadbe57aa869ca92e6ce41cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811935322c74677feedf45faf9aea2e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a811935322c74677feedf45faf9aea2e5">NCEPOL51</a>: 1</td></tr>
<tr class="separator:a811935322c74677feedf45faf9aea2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca5b21bab743e8be65edcb85b30c370"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeca5b21bab743e8be65edcb85b30c370">FIEN51</a>: 1</td></tr>
<tr class="separator:aeca5b21bab743e8be65edcb85b30c370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c3ad236432f0da2b910adc2a74a366"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad3c3ad236432f0da2b910adc2a74a366">FOEN51</a>: 1</td></tr>
<tr class="separator:ad3c3ad236432f0da2b910adc2a74a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a76530888475879792d98506ce2cf0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20a76530888475879792d98506ce2cf0">PINCFG51_b</a></td></tr>
<tr class="separator:a20a76530888475879792d98506ce2cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd26a4bd09922f70e43b7dd64269581"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5cd26a4bd09922f70e43b7dd64269581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256f615eb1ec4c16b162e17dcd4354e2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad2657b86491650e220e9bf13c9b7e1b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad2657b86491650e220e9bf13c9b7e1b9">PINCFG52</a></td></tr>
<tr class="separator:ad2657b86491650e220e9bf13c9b7e1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab786604b2feef23f8c516b038e770e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0efc1f5873bd76c56e8af38554011871"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0efc1f5873bd76c56e8af38554011871">FNCSEL52</a>: 4</td></tr>
<tr class="separator:a0efc1f5873bd76c56e8af38554011871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5152a9c6ce9ce546c8802349be21dd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa5152a9c6ce9ce546c8802349be21dd9">INPEN52</a>: 1</td></tr>
<tr class="separator:aa5152a9c6ce9ce546c8802349be21dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd40c8affd3322c982dc92be3122054"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5fd40c8affd3322c982dc92be3122054">RDZERO52</a>: 1</td></tr>
<tr class="separator:a5fd40c8affd3322c982dc92be3122054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c29d1bb3333cd363e297af3864197d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a28c29d1bb3333cd363e297af3864197d">IRPTEN52</a>: 2</td></tr>
<tr class="separator:a28c29d1bb3333cd363e297af3864197d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b13eb5e83853764f9612df1ab95f19"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09b13eb5e83853764f9612df1ab95f19">OUTCFG52</a>: 2</td></tr>
<tr class="separator:a09b13eb5e83853764f9612df1ab95f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8801f0281ae91866eb38c757825eb6b2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8801f0281ae91866eb38c757825eb6b2">DS52</a>: 2</td></tr>
<tr class="separator:a8801f0281ae91866eb38c757825eb6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f2ec2c40edaab95b57605860589f1e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a71f2ec2c40edaab95b57605860589f1e">SR52</a>: 1</td></tr>
<tr class="separator:a71f2ec2c40edaab95b57605860589f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4539df97b7188c0849b6c6e7549bc84b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4539df97b7188c0849b6c6e7549bc84b">PULLCFG52</a>: 3</td></tr>
<tr class="separator:a4539df97b7188c0849b6c6e7549bc84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884b380c3cb5cffde0d6546f46f48e47"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a884b380c3cb5cffde0d6546f46f48e47">NCESRC52</a>: 6</td></tr>
<tr class="separator:a884b380c3cb5cffde0d6546f46f48e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ccdcfc1b588e9a14bb212fa08bd59f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9ccdcfc1b588e9a14bb212fa08bd59f">NCEPOL52</a>: 1</td></tr>
<tr class="separator:af9ccdcfc1b588e9a14bb212fa08bd59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c80852d0782e517cbd52f194e85d9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a38c80852d0782e517cbd52f194e85d9c">FIEN52</a>: 1</td></tr>
<tr class="separator:a38c80852d0782e517cbd52f194e85d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277365166d0de3b8ae1b355fc030a7b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a277365166d0de3b8ae1b355fc030a7b7">FOEN52</a>: 1</td></tr>
<tr class="separator:a277365166d0de3b8ae1b355fc030a7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab786604b2feef23f8c516b038e770e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ab786604b2feef23f8c516b038e770e">PINCFG52_b</a></td></tr>
<tr class="separator:a3ab786604b2feef23f8c516b038e770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256f615eb1ec4c16b162e17dcd4354e2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a256f615eb1ec4c16b162e17dcd4354e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f91a8fc381666c55a47f4aa046b8153"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab0ca87bceb326e28d4f67ec122521b00"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0ca87bceb326e28d4f67ec122521b00">PINCFG53</a></td></tr>
<tr class="separator:ab0ca87bceb326e28d4f67ec122521b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514a8f11ea3a2c6fc4f99985656fed7b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a48f3e23c91b5c403dd1438685db09371"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48f3e23c91b5c403dd1438685db09371">FNCSEL53</a>: 4</td></tr>
<tr class="separator:a48f3e23c91b5c403dd1438685db09371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af768249ec52db259e6b1ec02d9dc2bf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af768249ec52db259e6b1ec02d9dc2bf3">INPEN53</a>: 1</td></tr>
<tr class="separator:af768249ec52db259e6b1ec02d9dc2bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f490a44e14e0df44ae1556f75ff1216"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9f490a44e14e0df44ae1556f75ff1216">RDZERO53</a>: 1</td></tr>
<tr class="separator:a9f490a44e14e0df44ae1556f75ff1216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a4ca6bc9b527d5677406897d148aa2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25a4ca6bc9b527d5677406897d148aa2">IRPTEN53</a>: 2</td></tr>
<tr class="separator:a25a4ca6bc9b527d5677406897d148aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d69443e859a0c4db5f2cf198f64a6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a95d69443e859a0c4db5f2cf198f64a6a">OUTCFG53</a>: 2</td></tr>
<tr class="separator:a95d69443e859a0c4db5f2cf198f64a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7d00231546ed673a71718639ba1da2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afa7d00231546ed673a71718639ba1da2">DS53</a>: 2</td></tr>
<tr class="separator:afa7d00231546ed673a71718639ba1da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7669098941e876850cef5d3a5c50952c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7669098941e876850cef5d3a5c50952c">SR53</a>: 1</td></tr>
<tr class="separator:a7669098941e876850cef5d3a5c50952c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233d5573362e960c6edc333d9aedcb2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a233d5573362e960c6edc333d9aedcb2c">PULLCFG53</a>: 3</td></tr>
<tr class="separator:a233d5573362e960c6edc333d9aedcb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe926901d07186513ba98bc6780b436"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5fe926901d07186513ba98bc6780b436">NCESRC53</a>: 6</td></tr>
<tr class="separator:a5fe926901d07186513ba98bc6780b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8a8678d6a88a274b78bc755cca575c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afc8a8678d6a88a274b78bc755cca575c">NCEPOL53</a>: 1</td></tr>
<tr class="separator:afc8a8678d6a88a274b78bc755cca575c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1449e139c51f45db37aac4246e7d85d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1449e139c51f45db37aac4246e7d85d6">FIEN53</a>: 1</td></tr>
<tr class="separator:a1449e139c51f45db37aac4246e7d85d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f5e1ec77d70ee6ab111fba4a08c397"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a22f5e1ec77d70ee6ab111fba4a08c397">FOEN53</a>: 1</td></tr>
<tr class="separator:a22f5e1ec77d70ee6ab111fba4a08c397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514a8f11ea3a2c6fc4f99985656fed7b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a514a8f11ea3a2c6fc4f99985656fed7b">PINCFG53_b</a></td></tr>
<tr class="separator:a514a8f11ea3a2c6fc4f99985656fed7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f91a8fc381666c55a47f4aa046b8153"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4f91a8fc381666c55a47f4aa046b8153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd70a94dd9e45f095a2215552df8198"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a42555c8eef28c96f5f1450fc3d8cc05b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a42555c8eef28c96f5f1450fc3d8cc05b">PINCFG54</a></td></tr>
<tr class="separator:a42555c8eef28c96f5f1450fc3d8cc05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f981061702d4abb2424c68ffc11b965"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2a3fd22815bba23a8451db8c68877afc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a3fd22815bba23a8451db8c68877afc">FNCSEL54</a>: 4</td></tr>
<tr class="separator:a2a3fd22815bba23a8451db8c68877afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef5f1ecdfc09bf872b250a50f70739d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8ef5f1ecdfc09bf872b250a50f70739d">INPEN54</a>: 1</td></tr>
<tr class="separator:a8ef5f1ecdfc09bf872b250a50f70739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ff1dadd748ea53392f4fc9a0fcc535"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a76ff1dadd748ea53392f4fc9a0fcc535">RDZERO54</a>: 1</td></tr>
<tr class="separator:a76ff1dadd748ea53392f4fc9a0fcc535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c66e70eff0b77472e326d096c664bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a59c66e70eff0b77472e326d096c664bf">IRPTEN54</a>: 2</td></tr>
<tr class="separator:a59c66e70eff0b77472e326d096c664bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e4ab56eea9bd29dfea35dab511f63f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a29e4ab56eea9bd29dfea35dab511f63f">OUTCFG54</a>: 2</td></tr>
<tr class="separator:a29e4ab56eea9bd29dfea35dab511f63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa454ea4a17bca778db4ac2dc3bab4fe6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa454ea4a17bca778db4ac2dc3bab4fe6">DS54</a>: 2</td></tr>
<tr class="separator:aa454ea4a17bca778db4ac2dc3bab4fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9a9fefeaff685d3241f35c4fb85e44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2d9a9fefeaff685d3241f35c4fb85e44">SR54</a>: 1</td></tr>
<tr class="separator:a2d9a9fefeaff685d3241f35c4fb85e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343d114305506e9ec89f7f8c8914cc83"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a343d114305506e9ec89f7f8c8914cc83">PULLCFG54</a>: 3</td></tr>
<tr class="separator:a343d114305506e9ec89f7f8c8914cc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f249897333e2ac02a4cfe8ad81ffa00"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f249897333e2ac02a4cfe8ad81ffa00">NCESRC54</a>: 6</td></tr>
<tr class="separator:a2f249897333e2ac02a4cfe8ad81ffa00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b5a30a864d7fcd775aa5ccbe32dc4c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8b5a30a864d7fcd775aa5ccbe32dc4c">NCEPOL54</a>: 1</td></tr>
<tr class="separator:ab8b5a30a864d7fcd775aa5ccbe32dc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064defa7513df127a5c54e79777f317c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a064defa7513df127a5c54e79777f317c">FIEN54</a>: 1</td></tr>
<tr class="separator:a064defa7513df127a5c54e79777f317c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0113613d1ccb614bbd55de32934a6a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0113613d1ccb614bbd55de32934a6a7">FOEN54</a>: 1</td></tr>
<tr class="separator:ab0113613d1ccb614bbd55de32934a6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f981061702d4abb2424c68ffc11b965"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8f981061702d4abb2424c68ffc11b965">PINCFG54_b</a></td></tr>
<tr class="separator:a8f981061702d4abb2424c68ffc11b965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd70a94dd9e45f095a2215552df8198"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8fd70a94dd9e45f095a2215552df8198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e5650b63b206a0c0c86d2523906fa8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac81fad1244670c353d36406202e8d435"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac81fad1244670c353d36406202e8d435">PINCFG55</a></td></tr>
<tr class="separator:ac81fad1244670c353d36406202e8d435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbce15b4fa70678ef56283672d9b5a1a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5c783d5ed07267e9691995b905bb5938"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5c783d5ed07267e9691995b905bb5938">FNCSEL55</a>: 4</td></tr>
<tr class="separator:a5c783d5ed07267e9691995b905bb5938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8b5d7b04e02ec6ebc0cbd30eba9eb6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4d8b5d7b04e02ec6ebc0cbd30eba9eb6">INPEN55</a>: 1</td></tr>
<tr class="separator:a4d8b5d7b04e02ec6ebc0cbd30eba9eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a2c833167a531e402a660674e88c56"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0a2c833167a531e402a660674e88c56">RDZERO55</a>: 1</td></tr>
<tr class="separator:af0a2c833167a531e402a660674e88c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9da742b9bfd6a95459a8adb67075da1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac9da742b9bfd6a95459a8adb67075da1">IRPTEN55</a>: 2</td></tr>
<tr class="separator:ac9da742b9bfd6a95459a8adb67075da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9c5b11a3299dea2ead2d4a24a9798f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acc9c5b11a3299dea2ead2d4a24a9798f">OUTCFG55</a>: 2</td></tr>
<tr class="separator:acc9c5b11a3299dea2ead2d4a24a9798f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53198c2759b10dc9d302e325f1bbe883"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53198c2759b10dc9d302e325f1bbe883">DS55</a>: 2</td></tr>
<tr class="separator:a53198c2759b10dc9d302e325f1bbe883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195ed4d82f6c0f67c144d13ff8823251"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a195ed4d82f6c0f67c144d13ff8823251">SR55</a>: 1</td></tr>
<tr class="separator:a195ed4d82f6c0f67c144d13ff8823251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b8b072a023da844fc7c3c422ceaf57"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2b8b072a023da844fc7c3c422ceaf57">PULLCFG55</a>: 3</td></tr>
<tr class="separator:ac2b8b072a023da844fc7c3c422ceaf57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab154131dbeccdc6d670501450e101454"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab154131dbeccdc6d670501450e101454">NCESRC55</a>: 6</td></tr>
<tr class="separator:ab154131dbeccdc6d670501450e101454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5e8e967bde72fdfc63532fcf8079c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abc5e8e967bde72fdfc63532fcf8079c1">NCEPOL55</a>: 1</td></tr>
<tr class="separator:abc5e8e967bde72fdfc63532fcf8079c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f560d8a6e1cb5c94085e3f33cbcfad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01f560d8a6e1cb5c94085e3f33cbcfad">FIEN55</a>: 1</td></tr>
<tr class="separator:a01f560d8a6e1cb5c94085e3f33cbcfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04f5d4f2b323260dc4d63dcbce379ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac04f5d4f2b323260dc4d63dcbce379ff">FOEN55</a>: 1</td></tr>
<tr class="separator:ac04f5d4f2b323260dc4d63dcbce379ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbce15b4fa70678ef56283672d9b5a1a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acbce15b4fa70678ef56283672d9b5a1a">PINCFG55_b</a></td></tr>
<tr class="separator:acbce15b4fa70678ef56283672d9b5a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e5650b63b206a0c0c86d2523906fa8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a44e5650b63b206a0c0c86d2523906fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52c42b69576bcbbd838af9f9a178bab"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af093034a4ff809d25b307b1d6ffaacae"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af093034a4ff809d25b307b1d6ffaacae">PINCFG56</a></td></tr>
<tr class="separator:af093034a4ff809d25b307b1d6ffaacae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9fb88d88df3f44feab47fb5cee7dc0d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad327556e4f50974c962013e015f5f46a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad327556e4f50974c962013e015f5f46a">FNCSEL56</a>: 4</td></tr>
<tr class="separator:ad327556e4f50974c962013e015f5f46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909c9fe77ab2c2eb013c23c90af6ba18"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a909c9fe77ab2c2eb013c23c90af6ba18">INPEN56</a>: 1</td></tr>
<tr class="separator:a909c9fe77ab2c2eb013c23c90af6ba18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18fabfc4625c2dbfc17494ba86388a16"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18fabfc4625c2dbfc17494ba86388a16">RDZERO56</a>: 1</td></tr>
<tr class="separator:a18fabfc4625c2dbfc17494ba86388a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae36423ba3c40ea73037663946c3c3733"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae36423ba3c40ea73037663946c3c3733">IRPTEN56</a>: 2</td></tr>
<tr class="separator:ae36423ba3c40ea73037663946c3c3733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc6f7fb1b2dd6751d85c590cf9a31f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9cc6f7fb1b2dd6751d85c590cf9a31f1">OUTCFG56</a>: 2</td></tr>
<tr class="separator:a9cc6f7fb1b2dd6751d85c590cf9a31f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3b6193700c16f018b35ce735204759"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c3b6193700c16f018b35ce735204759">DS56</a>: 2</td></tr>
<tr class="separator:a7c3b6193700c16f018b35ce735204759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f02f5c8ebc5c9274bac5dd63b0b0ad8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f02f5c8ebc5c9274bac5dd63b0b0ad8">SR56</a>: 1</td></tr>
<tr class="separator:a1f02f5c8ebc5c9274bac5dd63b0b0ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84623b63be8ebe3818c6f35603b5587b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a84623b63be8ebe3818c6f35603b5587b">PULLCFG56</a>: 3</td></tr>
<tr class="separator:a84623b63be8ebe3818c6f35603b5587b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea07a8e4fab16478756abba1cd7dfe8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ea07a8e4fab16478756abba1cd7dfe8">NCESRC56</a>: 6</td></tr>
<tr class="separator:a1ea07a8e4fab16478756abba1cd7dfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2259edbfcaaad52584d4ab3fa1326384"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2259edbfcaaad52584d4ab3fa1326384">NCEPOL56</a>: 1</td></tr>
<tr class="separator:a2259edbfcaaad52584d4ab3fa1326384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e58ee1a2c9432981b7bf4b5fd73bef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a87e58ee1a2c9432981b7bf4b5fd73bef">FIEN56</a>: 1</td></tr>
<tr class="separator:a87e58ee1a2c9432981b7bf4b5fd73bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade6d527e54a3dff5af1db458774b0195"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade6d527e54a3dff5af1db458774b0195">FOEN56</a>: 1</td></tr>
<tr class="separator:ade6d527e54a3dff5af1db458774b0195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9fb88d88df3f44feab47fb5cee7dc0d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9fb88d88df3f44feab47fb5cee7dc0d">PINCFG56_b</a></td></tr>
<tr class="separator:ae9fb88d88df3f44feab47fb5cee7dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52c42b69576bcbbd838af9f9a178bab"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad52c42b69576bcbbd838af9f9a178bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bfdfc9896e431c9534db6e57859bd3a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a62524ad0d25f664f5cf0fa953439cbad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62524ad0d25f664f5cf0fa953439cbad">PINCFG57</a></td></tr>
<tr class="separator:a62524ad0d25f664f5cf0fa953439cbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68758d82e04d332bf739fbcda38f1cc3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7a321b3d5ad04db83f83d45cb31a7f74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7a321b3d5ad04db83f83d45cb31a7f74">FNCSEL57</a>: 4</td></tr>
<tr class="separator:a7a321b3d5ad04db83f83d45cb31a7f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022af1bbb8fadc7ad69f725c234c40e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a022af1bbb8fadc7ad69f725c234c40e3">INPEN57</a>: 1</td></tr>
<tr class="separator:a022af1bbb8fadc7ad69f725c234c40e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791aef9a2ba7cbf7f702115917d003f8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a791aef9a2ba7cbf7f702115917d003f8">RDZERO57</a>: 1</td></tr>
<tr class="separator:a791aef9a2ba7cbf7f702115917d003f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae118837d0cbfc73ed51c122118e05156"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae118837d0cbfc73ed51c122118e05156">IRPTEN57</a>: 2</td></tr>
<tr class="separator:ae118837d0cbfc73ed51c122118e05156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed26235e209c81d171fa867eede26f46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aed26235e209c81d171fa867eede26f46">OUTCFG57</a>: 2</td></tr>
<tr class="separator:aed26235e209c81d171fa867eede26f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7736d3b596c645aee956d7cecb39d44b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7736d3b596c645aee956d7cecb39d44b">DS57</a>: 2</td></tr>
<tr class="separator:a7736d3b596c645aee956d7cecb39d44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9949a9e18c6d633f1d38f5bff0e5aaab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9949a9e18c6d633f1d38f5bff0e5aaab">SR57</a>: 1</td></tr>
<tr class="separator:a9949a9e18c6d633f1d38f5bff0e5aaab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76755d4222e1048e0da014bcbdc23b62"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a76755d4222e1048e0da014bcbdc23b62">PULLCFG57</a>: 3</td></tr>
<tr class="separator:a76755d4222e1048e0da014bcbdc23b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3f7fa7078b1f6087a5da4748e3276b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afd3f7fa7078b1f6087a5da4748e3276b">NCESRC57</a>: 6</td></tr>
<tr class="separator:afd3f7fa7078b1f6087a5da4748e3276b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae096da0b624c9aeb365862b151c88fb5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae096da0b624c9aeb365862b151c88fb5">NCEPOL57</a>: 1</td></tr>
<tr class="separator:ae096da0b624c9aeb365862b151c88fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9987bd6b1995d2cc0ff27aea2904ffc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab9987bd6b1995d2cc0ff27aea2904ffc">FIEN57</a>: 1</td></tr>
<tr class="separator:ab9987bd6b1995d2cc0ff27aea2904ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934f7e87ae6e3372c861d5010e1d03c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a934f7e87ae6e3372c861d5010e1d03c7">FOEN57</a>: 1</td></tr>
<tr class="separator:a934f7e87ae6e3372c861d5010e1d03c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68758d82e04d332bf739fbcda38f1cc3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a68758d82e04d332bf739fbcda38f1cc3">PINCFG57_b</a></td></tr>
<tr class="separator:a68758d82e04d332bf739fbcda38f1cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bfdfc9896e431c9534db6e57859bd3a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5bfdfc9896e431c9534db6e57859bd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea640650089f0caff34a6078733b11ef"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a313ff03c6d159716f3f62a0265b318fe"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a313ff03c6d159716f3f62a0265b318fe">PINCFG58</a></td></tr>
<tr class="separator:a313ff03c6d159716f3f62a0265b318fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2caaa3cd36d3b2a3928b44bdf257e8d2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a838c572598b0918d13153393c20834de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a838c572598b0918d13153393c20834de">FNCSEL58</a>: 4</td></tr>
<tr class="separator:a838c572598b0918d13153393c20834de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7410d5fdd40ec4a2f015759b0e5c573e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7410d5fdd40ec4a2f015759b0e5c573e">INPEN58</a>: 1</td></tr>
<tr class="separator:a7410d5fdd40ec4a2f015759b0e5c573e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5058bb4182daa2c81ff86201be66ebd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af5058bb4182daa2c81ff86201be66ebd">RDZERO58</a>: 1</td></tr>
<tr class="separator:af5058bb4182daa2c81ff86201be66ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab064b59ccd6025d735f21e99b3733556"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab064b59ccd6025d735f21e99b3733556">IRPTEN58</a>: 2</td></tr>
<tr class="separator:ab064b59ccd6025d735f21e99b3733556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105f9a65acc0c4d2388e312235d3c481"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a105f9a65acc0c4d2388e312235d3c481">OUTCFG58</a>: 2</td></tr>
<tr class="separator:a105f9a65acc0c4d2388e312235d3c481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1623a258440a785f9477a4e2965f7fc8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1623a258440a785f9477a4e2965f7fc8">DS58</a>: 2</td></tr>
<tr class="separator:a1623a258440a785f9477a4e2965f7fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cbeaf71820f76e440ca73ba1c7948a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4cbeaf71820f76e440ca73ba1c7948a7">SR58</a>: 1</td></tr>
<tr class="separator:a4cbeaf71820f76e440ca73ba1c7948a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c30bb333949862e7a0cd7af32344e72"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3c30bb333949862e7a0cd7af32344e72">PULLCFG58</a>: 3</td></tr>
<tr class="separator:a3c30bb333949862e7a0cd7af32344e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39396d47fa4c4f592652f591677a8eb2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a39396d47fa4c4f592652f591677a8eb2">NCESRC58</a>: 6</td></tr>
<tr class="separator:a39396d47fa4c4f592652f591677a8eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af066ac80a3c9ddaf954b207df156ebf1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af066ac80a3c9ddaf954b207df156ebf1">NCEPOL58</a>: 1</td></tr>
<tr class="separator:af066ac80a3c9ddaf954b207df156ebf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9f935367a2ec89f822e4da0034dda2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7a9f935367a2ec89f822e4da0034dda2">FIEN58</a>: 1</td></tr>
<tr class="separator:a7a9f935367a2ec89f822e4da0034dda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c736ba434d3629a23a16cb8e1ab901a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2c736ba434d3629a23a16cb8e1ab901a">FOEN58</a>: 1</td></tr>
<tr class="separator:a2c736ba434d3629a23a16cb8e1ab901a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2caaa3cd36d3b2a3928b44bdf257e8d2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2caaa3cd36d3b2a3928b44bdf257e8d2">PINCFG58_b</a></td></tr>
<tr class="separator:a2caaa3cd36d3b2a3928b44bdf257e8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea640650089f0caff34a6078733b11ef"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aea640650089f0caff34a6078733b11ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab815e2cabb4be03927ca97e1006922c2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afbfc441b3b444e1eea0978fda65fbb6a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afbfc441b3b444e1eea0978fda65fbb6a">PINCFG59</a></td></tr>
<tr class="separator:afbfc441b3b444e1eea0978fda65fbb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cfb34296bd2f0256601cd082f1a4590"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9710cc5527cc87e7f488ea93a6c62fb8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9710cc5527cc87e7f488ea93a6c62fb8">FNCSEL59</a>: 4</td></tr>
<tr class="separator:a9710cc5527cc87e7f488ea93a6c62fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1cd2c61ab060c6d6f4fbd7f364d3278"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad1cd2c61ab060c6d6f4fbd7f364d3278">INPEN59</a>: 1</td></tr>
<tr class="separator:ad1cd2c61ab060c6d6f4fbd7f364d3278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c6c3c10343c986d83aeaf832678d8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0c6c3c10343c986d83aeaf832678d8c">RDZERO59</a>: 1</td></tr>
<tr class="separator:ab0c6c3c10343c986d83aeaf832678d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678ece0ac3c997c81d5f3c648c379e59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a678ece0ac3c997c81d5f3c648c379e59">IRPTEN59</a>: 2</td></tr>
<tr class="separator:a678ece0ac3c997c81d5f3c648c379e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426bde4545f61a44f7ee231df9a1c01b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a426bde4545f61a44f7ee231df9a1c01b">OUTCFG59</a>: 2</td></tr>
<tr class="separator:a426bde4545f61a44f7ee231df9a1c01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5d9d7c0cc88993de426ffdef021824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abe5d9d7c0cc88993de426ffdef021824">DS59</a>: 2</td></tr>
<tr class="separator:abe5d9d7c0cc88993de426ffdef021824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b5d313c0c1e393fecccd60ff8e49c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97b5d313c0c1e393fecccd60ff8e49c8">SR59</a>: 1</td></tr>
<tr class="separator:a97b5d313c0c1e393fecccd60ff8e49c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf30b8143d4c7956588d16079f4440a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2cf30b8143d4c7956588d16079f4440a">PULLCFG59</a>: 3</td></tr>
<tr class="separator:a2cf30b8143d4c7956588d16079f4440a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d47591feb90d93e22aaca201d704308"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d47591feb90d93e22aaca201d704308">NCESRC59</a>: 6</td></tr>
<tr class="separator:a9d47591feb90d93e22aaca201d704308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ba57e1e905333ae119867da97e85de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a57ba57e1e905333ae119867da97e85de">NCEPOL59</a>: 1</td></tr>
<tr class="separator:a57ba57e1e905333ae119867da97e85de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821089f5941157132f3211a0bb238ec6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a821089f5941157132f3211a0bb238ec6">FIEN59</a>: 1</td></tr>
<tr class="separator:a821089f5941157132f3211a0bb238ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482e554bd693d423c1cf3984098953eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a482e554bd693d423c1cf3984098953eb">FOEN59</a>: 1</td></tr>
<tr class="separator:a482e554bd693d423c1cf3984098953eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cfb34296bd2f0256601cd082f1a4590"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3cfb34296bd2f0256601cd082f1a4590">PINCFG59_b</a></td></tr>
<tr class="separator:a3cfb34296bd2f0256601cd082f1a4590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab815e2cabb4be03927ca97e1006922c2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab815e2cabb4be03927ca97e1006922c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ad477e953cfa7ead1d62b83b8cf7a5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a99b190cef60ab51cf443539190372bba"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a99b190cef60ab51cf443539190372bba">PINCFG60</a></td></tr>
<tr class="separator:a99b190cef60ab51cf443539190372bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2aa0f7ae28a3fb36f8720ac1549d3b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab810a97551c6a4bf519b6b71ec136f0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab810a97551c6a4bf519b6b71ec136f0c">FNCSEL60</a>: 4</td></tr>
<tr class="separator:ab810a97551c6a4bf519b6b71ec136f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adecfd739d89a4e62703cedd60e1795aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adecfd739d89a4e62703cedd60e1795aa">INPEN60</a>: 1</td></tr>
<tr class="separator:adecfd739d89a4e62703cedd60e1795aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bf71e7a39e2a93105a6e08ce5c791d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3bf71e7a39e2a93105a6e08ce5c791d6">RDZERO60</a>: 1</td></tr>
<tr class="separator:a3bf71e7a39e2a93105a6e08ce5c791d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176e567dcb05457232a50aed654a5034"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a176e567dcb05457232a50aed654a5034">IRPTEN60</a>: 2</td></tr>
<tr class="separator:a176e567dcb05457232a50aed654a5034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4922b8f3269e7853bda5b14c66bbc0f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4922b8f3269e7853bda5b14c66bbc0f">OUTCFG60</a>: 2</td></tr>
<tr class="separator:aa4922b8f3269e7853bda5b14c66bbc0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7853c0a209e57b7f72bfe54fe6f0af56"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7853c0a209e57b7f72bfe54fe6f0af56">DS60</a>: 2</td></tr>
<tr class="separator:a7853c0a209e57b7f72bfe54fe6f0af56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228b1c38f7cd1230bf925f845795efdb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a228b1c38f7cd1230bf925f845795efdb">SR60</a>: 1</td></tr>
<tr class="separator:a228b1c38f7cd1230bf925f845795efdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb583313765a6d2b582c99de90c2a40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9cb583313765a6d2b582c99de90c2a40">PULLCFG60</a>: 3</td></tr>
<tr class="separator:a9cb583313765a6d2b582c99de90c2a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab428cbbef77565a32381518243b9d8c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab428cbbef77565a32381518243b9d8c8">NCESRC60</a>: 6</td></tr>
<tr class="separator:ab428cbbef77565a32381518243b9d8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff918eb2c1923a8ae5eae8610ef7ce4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aff918eb2c1923a8ae5eae8610ef7ce4f">NCEPOL60</a>: 1</td></tr>
<tr class="separator:aff918eb2c1923a8ae5eae8610ef7ce4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb102ac79dbbf82b468bfa1cbcd72d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#affb102ac79dbbf82b468bfa1cbcd72d7">FIEN60</a>: 1</td></tr>
<tr class="separator:affb102ac79dbbf82b468bfa1cbcd72d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a81832c342032e16414fd01173cb159"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7a81832c342032e16414fd01173cb159">FOEN60</a>: 1</td></tr>
<tr class="separator:a7a81832c342032e16414fd01173cb159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2aa0f7ae28a3fb36f8720ac1549d3b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b2aa0f7ae28a3fb36f8720ac1549d3b">PINCFG60_b</a></td></tr>
<tr class="separator:a7b2aa0f7ae28a3fb36f8720ac1549d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ad477e953cfa7ead1d62b83b8cf7a5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a02ad477e953cfa7ead1d62b83b8cf7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012a32e46d2e7d8180ca5a0298a3b128"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a757ac1761d32243b9123739e1bbd16ba"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a757ac1761d32243b9123739e1bbd16ba">PINCFG61</a></td></tr>
<tr class="separator:a757ac1761d32243b9123739e1bbd16ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9f4323009e19c015ce277d441f5cec"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acace711935714895946735f774ba461b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acace711935714895946735f774ba461b">FNCSEL61</a>: 4</td></tr>
<tr class="separator:acace711935714895946735f774ba461b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8554c5afa16d625b47ce0e57f09e602"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8554c5afa16d625b47ce0e57f09e602">INPEN61</a>: 1</td></tr>
<tr class="separator:ad8554c5afa16d625b47ce0e57f09e602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbb8bf65a038c175f4b516b8452f75c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7dbb8bf65a038c175f4b516b8452f75c">RDZERO61</a>: 1</td></tr>
<tr class="separator:a7dbb8bf65a038c175f4b516b8452f75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e4c21f942c262120e7459d27a3009d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac5e4c21f942c262120e7459d27a3009d">IRPTEN61</a>: 2</td></tr>
<tr class="separator:ac5e4c21f942c262120e7459d27a3009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564b47b2c98f09bfb294c63962520813"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a564b47b2c98f09bfb294c63962520813">OUTCFG61</a>: 2</td></tr>
<tr class="separator:a564b47b2c98f09bfb294c63962520813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2340665a235baa9780cba8925f550c0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2340665a235baa9780cba8925f550c0b">DS61</a>: 2</td></tr>
<tr class="separator:a2340665a235baa9780cba8925f550c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6d21812d35930709e27b4dd79ec935"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb6d21812d35930709e27b4dd79ec935">SR61</a>: 1</td></tr>
<tr class="separator:abb6d21812d35930709e27b4dd79ec935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047ea66fe0b673a2245d5d8a4c7d19c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a047ea66fe0b673a2245d5d8a4c7d19c8">PULLCFG61</a>: 3</td></tr>
<tr class="separator:a047ea66fe0b673a2245d5d8a4c7d19c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cc8289b8fc404d817a69555f20675b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa2cc8289b8fc404d817a69555f20675b">NCESRC61</a>: 6</td></tr>
<tr class="separator:aa2cc8289b8fc404d817a69555f20675b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adcfdeb8c275dbc18fe6c91c6e4d091"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1adcfdeb8c275dbc18fe6c91c6e4d091">NCEPOL61</a>: 1</td></tr>
<tr class="separator:a1adcfdeb8c275dbc18fe6c91c6e4d091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d462b93a94d512ebea08656cd5d31ce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4d462b93a94d512ebea08656cd5d31ce">FIEN61</a>: 1</td></tr>
<tr class="separator:a4d462b93a94d512ebea08656cd5d31ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607d8c721e62d29bbef54e5972157b98"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a607d8c721e62d29bbef54e5972157b98">FOEN61</a>: 1</td></tr>
<tr class="separator:a607d8c721e62d29bbef54e5972157b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9f4323009e19c015ce277d441f5cec"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d9f4323009e19c015ce277d441f5cec">PINCFG61_b</a></td></tr>
<tr class="separator:a3d9f4323009e19c015ce277d441f5cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012a32e46d2e7d8180ca5a0298a3b128"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a012a32e46d2e7d8180ca5a0298a3b128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4dc911430fdf31c5121d2409d4fbeff"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa9c6775e978a5784a6bcaf20a99b82b6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa9c6775e978a5784a6bcaf20a99b82b6">PINCFG62</a></td></tr>
<tr class="separator:aa9c6775e978a5784a6bcaf20a99b82b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254f3541a90540e21d22fc9cee4411f1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4cd424a077fee593f49609ffcfc427dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4cd424a077fee593f49609ffcfc427dd">FNCSEL62</a>: 4</td></tr>
<tr class="separator:a4cd424a077fee593f49609ffcfc427dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f528f0ec1b63c55488f572890122dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa1f528f0ec1b63c55488f572890122dd">INPEN62</a>: 1</td></tr>
<tr class="separator:aa1f528f0ec1b63c55488f572890122dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f7cf2fa822ef12296418b3fc1c4f05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6f7cf2fa822ef12296418b3fc1c4f05">RDZERO62</a>: 1</td></tr>
<tr class="separator:aa6f7cf2fa822ef12296418b3fc1c4f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938d90ff8929c0a77fb7f5ab2d2619e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a938d90ff8929c0a77fb7f5ab2d2619e8">IRPTEN62</a>: 2</td></tr>
<tr class="separator:a938d90ff8929c0a77fb7f5ab2d2619e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2591d7f822f177c4d799a070a3234f39"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2591d7f822f177c4d799a070a3234f39">OUTCFG62</a>: 2</td></tr>
<tr class="separator:a2591d7f822f177c4d799a070a3234f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b368f732252ec4eaf0415c35462a566"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b368f732252ec4eaf0415c35462a566">DS62</a>: 2</td></tr>
<tr class="separator:a5b368f732252ec4eaf0415c35462a566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80583a9cf380dbb558594b7be283641c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a80583a9cf380dbb558594b7be283641c">SR62</a>: 1</td></tr>
<tr class="separator:a80583a9cf380dbb558594b7be283641c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acffde66c3479a2100c5a6644946791ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acffde66c3479a2100c5a6644946791ca">PULLCFG62</a>: 3</td></tr>
<tr class="separator:acffde66c3479a2100c5a6644946791ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8999e90d6b11970ca353843e4f89c92"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa8999e90d6b11970ca353843e4f89c92">NCESRC62</a>: 6</td></tr>
<tr class="separator:aa8999e90d6b11970ca353843e4f89c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bb5c8978da6430dbac5fa2dc9f1fa4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0bb5c8978da6430dbac5fa2dc9f1fa4">NCEPOL62</a>: 1</td></tr>
<tr class="separator:ab0bb5c8978da6430dbac5fa2dc9f1fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac752a1ef1f5beb390a32a85de8f1c639"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac752a1ef1f5beb390a32a85de8f1c639">FIEN62</a>: 1</td></tr>
<tr class="separator:ac752a1ef1f5beb390a32a85de8f1c639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc756095861167872d7b2bc949352f6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acc756095861167872d7b2bc949352f6f">FOEN62</a>: 1</td></tr>
<tr class="separator:acc756095861167872d7b2bc949352f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254f3541a90540e21d22fc9cee4411f1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a254f3541a90540e21d22fc9cee4411f1">PINCFG62_b</a></td></tr>
<tr class="separator:a254f3541a90540e21d22fc9cee4411f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4dc911430fdf31c5121d2409d4fbeff"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad4dc911430fdf31c5121d2409d4fbeff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad6ba4746269bc824181da6ff4eb85e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a76a639a6bde67a68c306be6d4a8810bb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a76a639a6bde67a68c306be6d4a8810bb">PINCFG63</a></td></tr>
<tr class="separator:a76a639a6bde67a68c306be6d4a8810bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461d8d973beac32c02de00b20885676f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0fdf1386b954ee99023c2eec0c59bb28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0fdf1386b954ee99023c2eec0c59bb28">FNCSEL63</a>: 4</td></tr>
<tr class="separator:a0fdf1386b954ee99023c2eec0c59bb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d75561ce3de6fd060ca7b389574d61f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0d75561ce3de6fd060ca7b389574d61f">INPEN63</a>: 1</td></tr>
<tr class="separator:a0d75561ce3de6fd060ca7b389574d61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae1b7eb16628b5c0211670d8c2210fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4ae1b7eb16628b5c0211670d8c2210fd">RDZERO63</a>: 1</td></tr>
<tr class="separator:a4ae1b7eb16628b5c0211670d8c2210fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8cfd53189c74a25ebdc1b5f9aae9608"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af8cfd53189c74a25ebdc1b5f9aae9608">IRPTEN63</a>: 2</td></tr>
<tr class="separator:af8cfd53189c74a25ebdc1b5f9aae9608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad031ffd72d6add058f0f14597a959738"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad031ffd72d6add058f0f14597a959738">OUTCFG63</a>: 2</td></tr>
<tr class="separator:ad031ffd72d6add058f0f14597a959738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d6a65132938658a6124dd99d0b2d2a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a36d6a65132938658a6124dd99d0b2d2a">DS63</a>: 2</td></tr>
<tr class="separator:a36d6a65132938658a6124dd99d0b2d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42cf78bff3a1bee7dc26dc2c56b9b07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac42cf78bff3a1bee7dc26dc2c56b9b07">SR63</a>: 1</td></tr>
<tr class="separator:ac42cf78bff3a1bee7dc26dc2c56b9b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77aeaf1349265a0619720b9786c57c53"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a77aeaf1349265a0619720b9786c57c53">PULLCFG63</a>: 3</td></tr>
<tr class="separator:a77aeaf1349265a0619720b9786c57c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02071892ca8ccb4d87ed2e2bd520f85e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a02071892ca8ccb4d87ed2e2bd520f85e">NCESRC63</a>: 6</td></tr>
<tr class="separator:a02071892ca8ccb4d87ed2e2bd520f85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584231cb2738aac7a56c1a2fd9b94489"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a584231cb2738aac7a56c1a2fd9b94489">NCEPOL63</a>: 1</td></tr>
<tr class="separator:a584231cb2738aac7a56c1a2fd9b94489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3555957d5a4d8d7b5808c5a3441edbe3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3555957d5a4d8d7b5808c5a3441edbe3">FIEN63</a>: 1</td></tr>
<tr class="separator:a3555957d5a4d8d7b5808c5a3441edbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e3977eb85d08479da3205bff2b1e02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a44e3977eb85d08479da3205bff2b1e02">FOEN63</a>: 1</td></tr>
<tr class="separator:a44e3977eb85d08479da3205bff2b1e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461d8d973beac32c02de00b20885676f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a461d8d973beac32c02de00b20885676f">PINCFG63_b</a></td></tr>
<tr class="separator:a461d8d973beac32c02de00b20885676f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad6ba4746269bc824181da6ff4eb85e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4ad6ba4746269bc824181da6ff4eb85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070bf4800866280799415999b45eb789"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1ac88ca92325bc9eb65604cdf68a2476"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ac88ca92325bc9eb65604cdf68a2476">PINCFG64</a></td></tr>
<tr class="separator:a1ac88ca92325bc9eb65604cdf68a2476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229e1d29bad798f20314bb1d77fdc836"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a221ce722cba05c934a8cd2ae73b42e60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a221ce722cba05c934a8cd2ae73b42e60">FNCSEL64</a>: 4</td></tr>
<tr class="separator:a221ce722cba05c934a8cd2ae73b42e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0f0273e8c2bc8c0c94f6c66f4fe681"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d0f0273e8c2bc8c0c94f6c66f4fe681">INPEN64</a>: 1</td></tr>
<tr class="separator:a6d0f0273e8c2bc8c0c94f6c66f4fe681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd151cd3e89e2fe8fa27a2dbcc2f23d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aabd151cd3e89e2fe8fa27a2dbcc2f23d">RDZERO64</a>: 1</td></tr>
<tr class="separator:aabd151cd3e89e2fe8fa27a2dbcc2f23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495a6b2855988ebf9fc7f689a4b3dfb2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a495a6b2855988ebf9fc7f689a4b3dfb2">IRPTEN64</a>: 2</td></tr>
<tr class="separator:a495a6b2855988ebf9fc7f689a4b3dfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740038f425e370bfc25814a5b39048e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a740038f425e370bfc25814a5b39048e8">OUTCFG64</a>: 2</td></tr>
<tr class="separator:a740038f425e370bfc25814a5b39048e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c7756682bf094b0042cbb674ce1e01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20c7756682bf094b0042cbb674ce1e01">DS64</a>: 2</td></tr>
<tr class="separator:a20c7756682bf094b0042cbb674ce1e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b35fd0302a7382e861cbb1df00e1ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa5b35fd0302a7382e861cbb1df00e1ad">SR64</a>: 1</td></tr>
<tr class="separator:aa5b35fd0302a7382e861cbb1df00e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860bf6bbf68c52e543a32199b301b787"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a860bf6bbf68c52e543a32199b301b787">PULLCFG64</a>: 3</td></tr>
<tr class="separator:a860bf6bbf68c52e543a32199b301b787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91c3a21c498ca7e561814d483b7aa95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae91c3a21c498ca7e561814d483b7aa95">NCESRC64</a>: 6</td></tr>
<tr class="separator:ae91c3a21c498ca7e561814d483b7aa95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7743b2cd715a6bd4114704a0c602246"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7743b2cd715a6bd4114704a0c602246">NCEPOL64</a>: 1</td></tr>
<tr class="separator:ae7743b2cd715a6bd4114704a0c602246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa804c2114a8e5fa6d2854ebf72d3e09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaa804c2114a8e5fa6d2854ebf72d3e09">FIEN64</a>: 1</td></tr>
<tr class="separator:aaa804c2114a8e5fa6d2854ebf72d3e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefff03e59b9fd591485bc814b597d986"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aefff03e59b9fd591485bc814b597d986">FOEN64</a>: 1</td></tr>
<tr class="separator:aefff03e59b9fd591485bc814b597d986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229e1d29bad798f20314bb1d77fdc836"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a229e1d29bad798f20314bb1d77fdc836">PINCFG64_b</a></td></tr>
<tr class="separator:a229e1d29bad798f20314bb1d77fdc836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070bf4800866280799415999b45eb789"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a070bf4800866280799415999b45eb789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328701f7d867d0c5ddde7c5053bfdd04"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a579accfdbbf60f98313aa07625a976e1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a579accfdbbf60f98313aa07625a976e1">PINCFG65</a></td></tr>
<tr class="separator:a579accfdbbf60f98313aa07625a976e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99fe34a47de19a2f14082702025bd355"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0c9b3de4aac04898a36ff293d7d10ea5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c9b3de4aac04898a36ff293d7d10ea5">FNCSEL65</a>: 4</td></tr>
<tr class="separator:a0c9b3de4aac04898a36ff293d7d10ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37111e13cb31734eb8008a7077d5e19d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a37111e13cb31734eb8008a7077d5e19d">INPEN65</a>: 1</td></tr>
<tr class="separator:a37111e13cb31734eb8008a7077d5e19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6742c36184372daef02623cbabe2228"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6742c36184372daef02623cbabe2228">RDZERO65</a>: 1</td></tr>
<tr class="separator:ae6742c36184372daef02623cbabe2228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828c51930808c10b49a747192cc56f2d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a828c51930808c10b49a747192cc56f2d">IRPTEN65</a>: 2</td></tr>
<tr class="separator:a828c51930808c10b49a747192cc56f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff935af72c159899fea49c2a18c58f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adff935af72c159899fea49c2a18c58f6">OUTCFG65</a>: 2</td></tr>
<tr class="separator:adff935af72c159899fea49c2a18c58f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868d33d5b8c99679f700410564c2d93a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a868d33d5b8c99679f700410564c2d93a">DS65</a>: 2</td></tr>
<tr class="separator:a868d33d5b8c99679f700410564c2d93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198c11a57bed3f5045521946b42744f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a198c11a57bed3f5045521946b42744f9">SR65</a>: 1</td></tr>
<tr class="separator:a198c11a57bed3f5045521946b42744f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6fb73066025ffbd00378e664a4ed378"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6fb73066025ffbd00378e664a4ed378">PULLCFG65</a>: 3</td></tr>
<tr class="separator:af6fb73066025ffbd00378e664a4ed378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1306ce1b81544eb536447b5886f27195"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1306ce1b81544eb536447b5886f27195">NCESRC65</a>: 6</td></tr>
<tr class="separator:a1306ce1b81544eb536447b5886f27195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2369bc2cb4eec4cc55113b087c34ccd3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2369bc2cb4eec4cc55113b087c34ccd3">NCEPOL65</a>: 1</td></tr>
<tr class="separator:a2369bc2cb4eec4cc55113b087c34ccd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd4df6c010bd69813fddb542b3193b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aadd4df6c010bd69813fddb542b3193b9">FIEN65</a>: 1</td></tr>
<tr class="separator:aadd4df6c010bd69813fddb542b3193b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e01fc8c7bbd065c3279685be17b0956"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e01fc8c7bbd065c3279685be17b0956">FOEN65</a>: 1</td></tr>
<tr class="separator:a8e01fc8c7bbd065c3279685be17b0956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99fe34a47de19a2f14082702025bd355"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a99fe34a47de19a2f14082702025bd355">PINCFG65_b</a></td></tr>
<tr class="separator:a99fe34a47de19a2f14082702025bd355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328701f7d867d0c5ddde7c5053bfdd04"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a328701f7d867d0c5ddde7c5053bfdd04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b02665171cfb8594046050fd0bc18cf"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af0a6b3993388fbef626a604f18a993bd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0a6b3993388fbef626a604f18a993bd">PINCFG66</a></td></tr>
<tr class="separator:af0a6b3993388fbef626a604f18a993bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9efa8b50113b26b2d733e5fadc3b1a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5f5ed9a1caf0c2ae2af9373cd5bfd994"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f5ed9a1caf0c2ae2af9373cd5bfd994">FNCSEL66</a>: 4</td></tr>
<tr class="separator:a5f5ed9a1caf0c2ae2af9373cd5bfd994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ffa930e0ffb1d86f2abe1c4649e5ec7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ffa930e0ffb1d86f2abe1c4649e5ec7">INPEN66</a>: 1</td></tr>
<tr class="separator:a1ffa930e0ffb1d86f2abe1c4649e5ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3730a9d469bd5909ef19b2809c5fb3e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3730a9d469bd5909ef19b2809c5fb3e4">RDZERO66</a>: 1</td></tr>
<tr class="separator:a3730a9d469bd5909ef19b2809c5fb3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40dde1b4e696a932bf932eaa648e09b6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a40dde1b4e696a932bf932eaa648e09b6">IRPTEN66</a>: 2</td></tr>
<tr class="separator:a40dde1b4e696a932bf932eaa648e09b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b82029394e8aa95e76c5b3be08bfb8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad7b82029394e8aa95e76c5b3be08bfb8">OUTCFG66</a>: 2</td></tr>
<tr class="separator:ad7b82029394e8aa95e76c5b3be08bfb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7234b47c7d2a6a1407a4f13a28245037"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7234b47c7d2a6a1407a4f13a28245037">DS66</a>: 2</td></tr>
<tr class="separator:a7234b47c7d2a6a1407a4f13a28245037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f209025b94367babd930fe08a0eff11"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9f209025b94367babd930fe08a0eff11">SR66</a>: 1</td></tr>
<tr class="separator:a9f209025b94367babd930fe08a0eff11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af275633e066d6b327ed11df412e9a1e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af275633e066d6b327ed11df412e9a1e7">PULLCFG66</a>: 3</td></tr>
<tr class="separator:af275633e066d6b327ed11df412e9a1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa788bb340f80cb630fc361c032750dfd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa788bb340f80cb630fc361c032750dfd">NCESRC66</a>: 6</td></tr>
<tr class="separator:aa788bb340f80cb630fc361c032750dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9487cbc91550f1a1f0eb86517f2d77ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9487cbc91550f1a1f0eb86517f2d77ec">NCEPOL66</a>: 1</td></tr>
<tr class="separator:a9487cbc91550f1a1f0eb86517f2d77ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8338ad8b7691b1422b723be69eb1f2b6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8338ad8b7691b1422b723be69eb1f2b6">FIEN66</a>: 1</td></tr>
<tr class="separator:a8338ad8b7691b1422b723be69eb1f2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae52346f1f4cd2a691fa67a29f93fb056"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae52346f1f4cd2a691fa67a29f93fb056">FOEN66</a>: 1</td></tr>
<tr class="separator:ae52346f1f4cd2a691fa67a29f93fb056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9efa8b50113b26b2d733e5fadc3b1a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba9efa8b50113b26b2d733e5fadc3b1a">PINCFG66_b</a></td></tr>
<tr class="separator:aba9efa8b50113b26b2d733e5fadc3b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b02665171cfb8594046050fd0bc18cf"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7b02665171cfb8594046050fd0bc18cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80eb628ef232592911f7fd109127f6a7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad719e60956e276c8530691b40be5170f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad719e60956e276c8530691b40be5170f">PINCFG67</a></td></tr>
<tr class="separator:ad719e60956e276c8530691b40be5170f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03e37e12778d2c47d4b62c82e4bffd4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab8a3fd90bcd5d1bdaebbe19118ce237d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8a3fd90bcd5d1bdaebbe19118ce237d">FNCSEL67</a>: 4</td></tr>
<tr class="separator:ab8a3fd90bcd5d1bdaebbe19118ce237d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae461ff3a6d7e9a5b18155466f37b0304"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae461ff3a6d7e9a5b18155466f37b0304">INPEN67</a>: 1</td></tr>
<tr class="separator:ae461ff3a6d7e9a5b18155466f37b0304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15fca3ac9bb32b0d6c838d164ba05f2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af15fca3ac9bb32b0d6c838d164ba05f2">RDZERO67</a>: 1</td></tr>
<tr class="separator:af15fca3ac9bb32b0d6c838d164ba05f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a550b322c8bce693365f42e62ffa80ef2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a550b322c8bce693365f42e62ffa80ef2">IRPTEN67</a>: 2</td></tr>
<tr class="separator:a550b322c8bce693365f42e62ffa80ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696aff611ef20be1e4899e14a07d4838"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a696aff611ef20be1e4899e14a07d4838">OUTCFG67</a>: 2</td></tr>
<tr class="separator:a696aff611ef20be1e4899e14a07d4838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae563643edbf0e5e3a547af29c1f4fc59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae563643edbf0e5e3a547af29c1f4fc59">DS67</a>: 2</td></tr>
<tr class="separator:ae563643edbf0e5e3a547af29c1f4fc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a867b74cbba0957c13831cfd43cb227a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a867b74cbba0957c13831cfd43cb227a0">SR67</a>: 1</td></tr>
<tr class="separator:a867b74cbba0957c13831cfd43cb227a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1757c2d2c96ebf63440dbec221051465"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1757c2d2c96ebf63440dbec221051465">PULLCFG67</a>: 3</td></tr>
<tr class="separator:a1757c2d2c96ebf63440dbec221051465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac829fe6d558bc7f2e3a82392ef8a85dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac829fe6d558bc7f2e3a82392ef8a85dc">NCESRC67</a>: 6</td></tr>
<tr class="separator:ac829fe6d558bc7f2e3a82392ef8a85dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98a35f6bcce0e73b9c00b891f88fe04"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad98a35f6bcce0e73b9c00b891f88fe04">NCEPOL67</a>: 1</td></tr>
<tr class="separator:ad98a35f6bcce0e73b9c00b891f88fe04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b96ccc59d91af587f858a7381996f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a11b96ccc59d91af587f858a7381996f5">FIEN67</a>: 1</td></tr>
<tr class="separator:a11b96ccc59d91af587f858a7381996f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802b99c1c757ddde9ff7aa49cccb19fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a802b99c1c757ddde9ff7aa49cccb19fc">FOEN67</a>: 1</td></tr>
<tr class="separator:a802b99c1c757ddde9ff7aa49cccb19fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03e37e12778d2c47d4b62c82e4bffd4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae03e37e12778d2c47d4b62c82e4bffd4">PINCFG67_b</a></td></tr>
<tr class="separator:ae03e37e12778d2c47d4b62c82e4bffd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80eb628ef232592911f7fd109127f6a7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a80eb628ef232592911f7fd109127f6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807b3f4b6bae7a515d134d8db6a2c2db"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac44a5855ff1b034554be64fc1f053c63"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac44a5855ff1b034554be64fc1f053c63">PINCFG68</a></td></tr>
<tr class="separator:ac44a5855ff1b034554be64fc1f053c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4651b5acfe0e2e74301d4ee5a0e43561"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab44b164befe1bc9d32d386f45c77582d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab44b164befe1bc9d32d386f45c77582d">FNCSEL68</a>: 4</td></tr>
<tr class="separator:ab44b164befe1bc9d32d386f45c77582d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9fdf15c9bc7d41a765fb7bef5f90ca9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad9fdf15c9bc7d41a765fb7bef5f90ca9">INPEN68</a>: 1</td></tr>
<tr class="separator:ad9fdf15c9bc7d41a765fb7bef5f90ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8848c4bfcae7319d7e0a4b25e6166975"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8848c4bfcae7319d7e0a4b25e6166975">RDZERO68</a>: 1</td></tr>
<tr class="separator:a8848c4bfcae7319d7e0a4b25e6166975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6cc7d2b5f504ee2e0d34a5f42fa4bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afc6cc7d2b5f504ee2e0d34a5f42fa4bc">IRPTEN68</a>: 2</td></tr>
<tr class="separator:afc6cc7d2b5f504ee2e0d34a5f42fa4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7436220ffc7d5036d3514899266b5a25"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7436220ffc7d5036d3514899266b5a25">OUTCFG68</a>: 2</td></tr>
<tr class="separator:a7436220ffc7d5036d3514899266b5a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212461b5585cfa96c3a7f7bc6370daa7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a212461b5585cfa96c3a7f7bc6370daa7">DS68</a>: 2</td></tr>
<tr class="separator:a212461b5585cfa96c3a7f7bc6370daa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1080c69aa9869ff44a5a8c3fd92ebf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1c1080c69aa9869ff44a5a8c3fd92ebf">SR68</a>: 1</td></tr>
<tr class="separator:a1c1080c69aa9869ff44a5a8c3fd92ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8169795b0cd62e6a3a842e09bb474c65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8169795b0cd62e6a3a842e09bb474c65">PULLCFG68</a>: 3</td></tr>
<tr class="separator:a8169795b0cd62e6a3a842e09bb474c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad74cb0e437ac7f82342038f6fb2c32"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afad74cb0e437ac7f82342038f6fb2c32">NCESRC68</a>: 6</td></tr>
<tr class="separator:afad74cb0e437ac7f82342038f6fb2c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15de982cb1826112bbfae549195cd424"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a15de982cb1826112bbfae549195cd424">NCEPOL68</a>: 1</td></tr>
<tr class="separator:a15de982cb1826112bbfae549195cd424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2311b8509d33c89066af2cfc1a88fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1e2311b8509d33c89066af2cfc1a88fd">FIEN68</a>: 1</td></tr>
<tr class="separator:a1e2311b8509d33c89066af2cfc1a88fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb461805abc75ba2a40bb97da9e94dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acfb461805abc75ba2a40bb97da9e94dc">FOEN68</a>: 1</td></tr>
<tr class="separator:acfb461805abc75ba2a40bb97da9e94dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4651b5acfe0e2e74301d4ee5a0e43561"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4651b5acfe0e2e74301d4ee5a0e43561">PINCFG68_b</a></td></tr>
<tr class="separator:a4651b5acfe0e2e74301d4ee5a0e43561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807b3f4b6bae7a515d134d8db6a2c2db"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a807b3f4b6bae7a515d134d8db6a2c2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a46796550b60c74e44c6cd3deb7aa6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5f6413cf5d6c256efa9fed49e4fbf74e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f6413cf5d6c256efa9fed49e4fbf74e">PINCFG69</a></td></tr>
<tr class="separator:a5f6413cf5d6c256efa9fed49e4fbf74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef35487c38a95f34b7e3eb310aa8370a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af11dc5401cf1489b014e85cf9a4cee36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af11dc5401cf1489b014e85cf9a4cee36">FNCSEL69</a>: 4</td></tr>
<tr class="separator:af11dc5401cf1489b014e85cf9a4cee36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133169e7a4ee198ee242db5ab06295d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a133169e7a4ee198ee242db5ab06295d4">INPEN69</a>: 1</td></tr>
<tr class="separator:a133169e7a4ee198ee242db5ab06295d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976cd9dca4014173f5c45c965b7c6cb8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a976cd9dca4014173f5c45c965b7c6cb8">RDZERO69</a>: 1</td></tr>
<tr class="separator:a976cd9dca4014173f5c45c965b7c6cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f26fbb1ce4ad8a2b8af69eb57c23bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a31f26fbb1ce4ad8a2b8af69eb57c23bd">IRPTEN69</a>: 2</td></tr>
<tr class="separator:a31f26fbb1ce4ad8a2b8af69eb57c23bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6a8030e656ea576a5a763fa970c3ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d6a8030e656ea576a5a763fa970c3ad">OUTCFG69</a>: 2</td></tr>
<tr class="separator:a3d6a8030e656ea576a5a763fa970c3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc70dfe28c862e9068b1f86621886a3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addc70dfe28c862e9068b1f86621886a3">DS69</a>: 2</td></tr>
<tr class="separator:addc70dfe28c862e9068b1f86621886a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7af5d213f4e8256527c7b53e59aa70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8f7af5d213f4e8256527c7b53e59aa70">SR69</a>: 1</td></tr>
<tr class="separator:a8f7af5d213f4e8256527c7b53e59aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3453f579f8510a9c0f10d3d3dccbd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d3453f579f8510a9c0f10d3d3dccbd0">PULLCFG69</a>: 3</td></tr>
<tr class="separator:a5d3453f579f8510a9c0f10d3d3dccbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68dedcf16e478abe9b17ed29f90d08af"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a68dedcf16e478abe9b17ed29f90d08af">NCESRC69</a>: 6</td></tr>
<tr class="separator:a68dedcf16e478abe9b17ed29f90d08af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5990615aa246a32ce38fdc37f90b527"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae5990615aa246a32ce38fdc37f90b527">NCEPOL69</a>: 1</td></tr>
<tr class="separator:ae5990615aa246a32ce38fdc37f90b527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1191a9a53aa42f747458f690a3681e25"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1191a9a53aa42f747458f690a3681e25">FIEN69</a>: 1</td></tr>
<tr class="separator:a1191a9a53aa42f747458f690a3681e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4c613e882a316f91621abbdf19fef3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd4c613e882a316f91621abbdf19fef3">FOEN69</a>: 1</td></tr>
<tr class="separator:acd4c613e882a316f91621abbdf19fef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef35487c38a95f34b7e3eb310aa8370a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef35487c38a95f34b7e3eb310aa8370a">PINCFG69_b</a></td></tr>
<tr class="separator:aef35487c38a95f34b7e3eb310aa8370a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a46796550b60c74e44c6cd3deb7aa6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a90a46796550b60c74e44c6cd3deb7aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4293060920a58995ef377269d099300b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3fc06ba98b6e722cb7b67cab5befe57f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3fc06ba98b6e722cb7b67cab5befe57f">PINCFG70</a></td></tr>
<tr class="separator:a3fc06ba98b6e722cb7b67cab5befe57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa51ee30b8cb88277eef70f6d017ba7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac820bcc95070d83e92098c81973cd01c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac820bcc95070d83e92098c81973cd01c">FNCSEL70</a>: 4</td></tr>
<tr class="separator:ac820bcc95070d83e92098c81973cd01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec15d254c193591c0bbad94d2081ba09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec15d254c193591c0bbad94d2081ba09">INPEN70</a>: 1</td></tr>
<tr class="separator:aec15d254c193591c0bbad94d2081ba09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c1a2a3ff8a72e7d0a5229a3b22ca6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a12c1a2a3ff8a72e7d0a5229a3b22ca6f">RDZERO70</a>: 1</td></tr>
<tr class="separator:a12c1a2a3ff8a72e7d0a5229a3b22ca6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f12659b0853b068d6d0678f44e9b56"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6f12659b0853b068d6d0678f44e9b56">IRPTEN70</a>: 2</td></tr>
<tr class="separator:af6f12659b0853b068d6d0678f44e9b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4da6da6054291da12c1415794217aae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae4da6da6054291da12c1415794217aae">OUTCFG70</a>: 2</td></tr>
<tr class="separator:ae4da6da6054291da12c1415794217aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61589c5359479d1eec033b3eef6d008"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad61589c5359479d1eec033b3eef6d008">DS70</a>: 2</td></tr>
<tr class="separator:ad61589c5359479d1eec033b3eef6d008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4890e1051d78c2e427083382db2988"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc4890e1051d78c2e427083382db2988">SR70</a>: 1</td></tr>
<tr class="separator:adc4890e1051d78c2e427083382db2988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a4357ee9d273d6ed38acd6b57beda30"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a4357ee9d273d6ed38acd6b57beda30">PULLCFG70</a>: 3</td></tr>
<tr class="separator:a1a4357ee9d273d6ed38acd6b57beda30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb30212c2f0a11c6c4599659248f9901"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acb30212c2f0a11c6c4599659248f9901">NCESRC70</a>: 6</td></tr>
<tr class="separator:acb30212c2f0a11c6c4599659248f9901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f958e302c574b6bdc273f18f8dafaa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac8f958e302c574b6bdc273f18f8dafaa">NCEPOL70</a>: 1</td></tr>
<tr class="separator:ac8f958e302c574b6bdc273f18f8dafaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada567f5655371fcc6f18aea9bc177104"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ada567f5655371fcc6f18aea9bc177104">FIEN70</a>: 1</td></tr>
<tr class="separator:ada567f5655371fcc6f18aea9bc177104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c29897c59e6da6f04653f77da6cf9c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8c29897c59e6da6f04653f77da6cf9c1">FOEN70</a>: 1</td></tr>
<tr class="separator:a8c29897c59e6da6f04653f77da6cf9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa51ee30b8cb88277eef70f6d017ba7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aefa51ee30b8cb88277eef70f6d017ba7">PINCFG70_b</a></td></tr>
<tr class="separator:aefa51ee30b8cb88277eef70f6d017ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4293060920a58995ef377269d099300b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4293060920a58995ef377269d099300b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3915eaed37000418adc19c46f139040"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab4761b4fc87a97a3c27f878b5a99b127"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4761b4fc87a97a3c27f878b5a99b127">PINCFG71</a></td></tr>
<tr class="separator:ab4761b4fc87a97a3c27f878b5a99b127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b66ca12d445d1fdb26c9d057a61a01"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a71860332ebac0d6f197fe3c556febdb4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a71860332ebac0d6f197fe3c556febdb4">FNCSEL71</a>: 4</td></tr>
<tr class="separator:a71860332ebac0d6f197fe3c556febdb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab5e1811614bd5dcec21730f8c72f07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afab5e1811614bd5dcec21730f8c72f07">INPEN71</a>: 1</td></tr>
<tr class="separator:afab5e1811614bd5dcec21730f8c72f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe5b8868aab01c1cb6bab67060d3404"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3fe5b8868aab01c1cb6bab67060d3404">RDZERO71</a>: 1</td></tr>
<tr class="separator:a3fe5b8868aab01c1cb6bab67060d3404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee99954799a03aa604168a6f597eefe3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aee99954799a03aa604168a6f597eefe3">IRPTEN71</a>: 2</td></tr>
<tr class="separator:aee99954799a03aa604168a6f597eefe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad897981f75e8617d8a886b42027552d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad897981f75e8617d8a886b42027552d5">OUTCFG71</a>: 2</td></tr>
<tr class="separator:ad897981f75e8617d8a886b42027552d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73bd377f9f495c968663bfdb4b8c8a19"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a73bd377f9f495c968663bfdb4b8c8a19">DS71</a>: 2</td></tr>
<tr class="separator:a73bd377f9f495c968663bfdb4b8c8a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab627b95a41733f6368253a15cf9ee697"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab627b95a41733f6368253a15cf9ee697">SR71</a>: 1</td></tr>
<tr class="separator:ab627b95a41733f6368253a15cf9ee697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b52233b468b6f72a93a088e889eb079"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b52233b468b6f72a93a088e889eb079">PULLCFG71</a>: 3</td></tr>
<tr class="separator:a3b52233b468b6f72a93a088e889eb079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4820f27431a0f077f5ded9c52caade"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace4820f27431a0f077f5ded9c52caade">NCESRC71</a>: 6</td></tr>
<tr class="separator:ace4820f27431a0f077f5ded9c52caade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc08ce6119edbbfa202ea4a8eef5f96"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aafc08ce6119edbbfa202ea4a8eef5f96">NCEPOL71</a>: 1</td></tr>
<tr class="separator:aafc08ce6119edbbfa202ea4a8eef5f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ee86a282591b89f57d423eba2b80ce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a31ee86a282591b89f57d423eba2b80ce">FIEN71</a>: 1</td></tr>
<tr class="separator:a31ee86a282591b89f57d423eba2b80ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09291a2b631f8c1a4ab0a63bb127c5c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09291a2b631f8c1a4ab0a63bb127c5c4">FOEN71</a>: 1</td></tr>
<tr class="separator:a09291a2b631f8c1a4ab0a63bb127c5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b66ca12d445d1fdb26c9d057a61a01"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a82b66ca12d445d1fdb26c9d057a61a01">PINCFG71_b</a></td></tr>
<tr class="separator:a82b66ca12d445d1fdb26c9d057a61a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3915eaed37000418adc19c46f139040"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa3915eaed37000418adc19c46f139040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136989c26b5916bcf1506f7372f72294"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9499e9eaf9f6514f4720bd6fc555d4e4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9499e9eaf9f6514f4720bd6fc555d4e4">PINCFG72</a></td></tr>
<tr class="separator:a9499e9eaf9f6514f4720bd6fc555d4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2b1c102f95f6ff0cc410e23cd9b484"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae4f3c745b4c3ac9e7d2c08b96387d760"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae4f3c745b4c3ac9e7d2c08b96387d760">FNCSEL72</a>: 4</td></tr>
<tr class="separator:ae4f3c745b4c3ac9e7d2c08b96387d760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa819256ad2a70d9d93738f882465c6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afa819256ad2a70d9d93738f882465c6e">INPEN72</a>: 1</td></tr>
<tr class="separator:afa819256ad2a70d9d93738f882465c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9917bd3a4b5e409c64a87a6d10071728"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9917bd3a4b5e409c64a87a6d10071728">RDZERO72</a>: 1</td></tr>
<tr class="separator:a9917bd3a4b5e409c64a87a6d10071728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c54c494eba3a0f6330e922e9aef5935"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5c54c494eba3a0f6330e922e9aef5935">IRPTEN72</a>: 2</td></tr>
<tr class="separator:a5c54c494eba3a0f6330e922e9aef5935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae74eb9730582a3f7fb08fbb9193823"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeae74eb9730582a3f7fb08fbb9193823">OUTCFG72</a>: 2</td></tr>
<tr class="separator:aeae74eb9730582a3f7fb08fbb9193823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9375da5cb3aeff89e73b4934a6fb1ef2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9375da5cb3aeff89e73b4934a6fb1ef2">DS72</a>: 2</td></tr>
<tr class="separator:a9375da5cb3aeff89e73b4934a6fb1ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab955c87d419ac8fb334a2faaea4e5f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaab955c87d419ac8fb334a2faaea4e5f">SR72</a>: 1</td></tr>
<tr class="separator:aaab955c87d419ac8fb334a2faaea4e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5917bed98efdeff44e34eb86b909a90c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5917bed98efdeff44e34eb86b909a90c">PULLCFG72</a>: 3</td></tr>
<tr class="separator:a5917bed98efdeff44e34eb86b909a90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1616e74bbbef604ffe091bdb10cfdd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd1616e74bbbef604ffe091bdb10cfdd">NCESRC72</a>: 6</td></tr>
<tr class="separator:acd1616e74bbbef604ffe091bdb10cfdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e08144231cfa3f5652ad247163fb78"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48e08144231cfa3f5652ad247163fb78">NCEPOL72</a>: 1</td></tr>
<tr class="separator:a48e08144231cfa3f5652ad247163fb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa0399ea7ee69108e2728c04ced9450"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9fa0399ea7ee69108e2728c04ced9450">FIEN72</a>: 1</td></tr>
<tr class="separator:a9fa0399ea7ee69108e2728c04ced9450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1923e187fb19d532f2f1d28922fafc09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1923e187fb19d532f2f1d28922fafc09">FOEN72</a>: 1</td></tr>
<tr class="separator:a1923e187fb19d532f2f1d28922fafc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2b1c102f95f6ff0cc410e23cd9b484"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb2b1c102f95f6ff0cc410e23cd9b484">PINCFG72_b</a></td></tr>
<tr class="separator:aeb2b1c102f95f6ff0cc410e23cd9b484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136989c26b5916bcf1506f7372f72294"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a136989c26b5916bcf1506f7372f72294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6da142f229273a11a10aed5026c4810"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4f65137c56ee73085a125612b7a406bb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4f65137c56ee73085a125612b7a406bb">PINCFG73</a></td></tr>
<tr class="separator:a4f65137c56ee73085a125612b7a406bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3630567b2527e62497c06f9bb37401"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac2f59c012a9ef29fe2491e8ff9b7ceb1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2f59c012a9ef29fe2491e8ff9b7ceb1">FNCSEL73</a>: 4</td></tr>
<tr class="separator:ac2f59c012a9ef29fe2491e8ff9b7ceb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2ccc11fef2b040996e81af6bacbc33"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aee2ccc11fef2b040996e81af6bacbc33">INPEN73</a>: 1</td></tr>
<tr class="separator:aee2ccc11fef2b040996e81af6bacbc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ade8ff2bb441c4a27f331d20702411c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ade8ff2bb441c4a27f331d20702411c">RDZERO73</a>: 1</td></tr>
<tr class="separator:a9ade8ff2bb441c4a27f331d20702411c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc468cbf3ca3f9a6385d032ab394844"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8cc468cbf3ca3f9a6385d032ab394844">IRPTEN73</a>: 2</td></tr>
<tr class="separator:a8cc468cbf3ca3f9a6385d032ab394844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af410d6f14292a69e8335d23830eedf60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af410d6f14292a69e8335d23830eedf60">OUTCFG73</a>: 2</td></tr>
<tr class="separator:af410d6f14292a69e8335d23830eedf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9302313c90e68754c449a1d3137250"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d9302313c90e68754c449a1d3137250">DS73</a>: 2</td></tr>
<tr class="separator:a9d9302313c90e68754c449a1d3137250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7d017c023f6c3aa72cc90b814659fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe7d017c023f6c3aa72cc90b814659fb">SR73</a>: 1</td></tr>
<tr class="separator:afe7d017c023f6c3aa72cc90b814659fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8e8f0874c4a7188808f247ce825808"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae8e8f0874c4a7188808f247ce825808">PULLCFG73</a>: 3</td></tr>
<tr class="separator:aae8e8f0874c4a7188808f247ce825808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa16575aaeae77c372a44b4c3ba013d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8aa16575aaeae77c372a44b4c3ba013d">NCESRC73</a>: 6</td></tr>
<tr class="separator:a8aa16575aaeae77c372a44b4c3ba013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21bcf8c620b883e95ffc762684debce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae21bcf8c620b883e95ffc762684debce">NCEPOL73</a>: 1</td></tr>
<tr class="separator:ae21bcf8c620b883e95ffc762684debce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56616baf9ebf32aa2bca9e991fc43ba1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56616baf9ebf32aa2bca9e991fc43ba1">FIEN73</a>: 1</td></tr>
<tr class="separator:a56616baf9ebf32aa2bca9e991fc43ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadadca71dbe217b263132e7fe7ad4f2e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aadadca71dbe217b263132e7fe7ad4f2e">FOEN73</a>: 1</td></tr>
<tr class="separator:aadadca71dbe217b263132e7fe7ad4f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3630567b2527e62497c06f9bb37401"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f3630567b2527e62497c06f9bb37401">PINCFG73_b</a></td></tr>
<tr class="separator:a3f3630567b2527e62497c06f9bb37401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6da142f229273a11a10aed5026c4810"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa6da142f229273a11a10aed5026c4810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1fa41fccb0789b0ef303eeb6b9443e3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1b566918edd3c92369a99f92e5e62105"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b566918edd3c92369a99f92e5e62105">PINCFG74</a></td></tr>
<tr class="separator:a1b566918edd3c92369a99f92e5e62105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab900666344d7445101d73e738af18604"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a82528466a35837a971f68cd69b719c21"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a82528466a35837a971f68cd69b719c21">FNCSEL74</a>: 4</td></tr>
<tr class="separator:a82528466a35837a971f68cd69b719c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f9b6e3e215ae69ab747b183338c860"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa9f9b6e3e215ae69ab747b183338c860">INPEN74</a>: 1</td></tr>
<tr class="separator:aa9f9b6e3e215ae69ab747b183338c860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5273dd454afb311473ff5453ee834f7f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5273dd454afb311473ff5453ee834f7f">RDZERO74</a>: 1</td></tr>
<tr class="separator:a5273dd454afb311473ff5453ee834f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f67da65470198e7669404ab1a776be9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f67da65470198e7669404ab1a776be9">IRPTEN74</a>: 2</td></tr>
<tr class="separator:a2f67da65470198e7669404ab1a776be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9476d331cd9d2f41630c18ca9512ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f9476d331cd9d2f41630c18ca9512ca">OUTCFG74</a>: 2</td></tr>
<tr class="separator:a5f9476d331cd9d2f41630c18ca9512ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e07b96132815dc983f54b453dafb1fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e07b96132815dc983f54b453dafb1fd">DS74</a>: 2</td></tr>
<tr class="separator:a9e07b96132815dc983f54b453dafb1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a5a3fe7d553125d83e389709e0bc4c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66a5a3fe7d553125d83e389709e0bc4c">SR74</a>: 1</td></tr>
<tr class="separator:a66a5a3fe7d553125d83e389709e0bc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea69d877c2cf5600c8a7c0525a035c11"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea69d877c2cf5600c8a7c0525a035c11">PULLCFG74</a>: 3</td></tr>
<tr class="separator:aea69d877c2cf5600c8a7c0525a035c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1944d8c294c17f55b035180febfb7e9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad1944d8c294c17f55b035180febfb7e9">NCESRC74</a>: 6</td></tr>
<tr class="separator:ad1944d8c294c17f55b035180febfb7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9793d27e1ea2ef30518f25aa34873def"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9793d27e1ea2ef30518f25aa34873def">NCEPOL74</a>: 1</td></tr>
<tr class="separator:a9793d27e1ea2ef30518f25aa34873def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0720aaac31e3b7d039cc6b483a60fc13"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0720aaac31e3b7d039cc6b483a60fc13">FIEN74</a>: 1</td></tr>
<tr class="separator:a0720aaac31e3b7d039cc6b483a60fc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1358e92a477b6069df96e177556b7864"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1358e92a477b6069df96e177556b7864">FOEN74</a>: 1</td></tr>
<tr class="separator:a1358e92a477b6069df96e177556b7864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab900666344d7445101d73e738af18604"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab900666344d7445101d73e738af18604">PINCFG74_b</a></td></tr>
<tr class="separator:ab900666344d7445101d73e738af18604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1fa41fccb0789b0ef303eeb6b9443e3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af1fa41fccb0789b0ef303eeb6b9443e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab786db23781512ffd105b91e489b19c5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7847054359447224045afe750c0fc417"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7847054359447224045afe750c0fc417">PINCFG75</a></td></tr>
<tr class="separator:a7847054359447224045afe750c0fc417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c464ed8f18087aed134f688898be70"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa3c68b98ae9d7861c8bc958c8f18d79c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa3c68b98ae9d7861c8bc958c8f18d79c">FNCSEL75</a>: 4</td></tr>
<tr class="separator:aa3c68b98ae9d7861c8bc958c8f18d79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6b617ac57b8e0e0b029ea4be459181"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaa6b617ac57b8e0e0b029ea4be459181">INPEN75</a>: 1</td></tr>
<tr class="separator:aaa6b617ac57b8e0e0b029ea4be459181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60dc35086f8b1326a14570d3116c9474"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60dc35086f8b1326a14570d3116c9474">RDZERO75</a>: 1</td></tr>
<tr class="separator:a60dc35086f8b1326a14570d3116c9474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c0f0234df158420e07e0821c019ca5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a35c0f0234df158420e07e0821c019ca5">IRPTEN75</a>: 2</td></tr>
<tr class="separator:a35c0f0234df158420e07e0821c019ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be25e113c24eaf45c6a1078610d3697"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7be25e113c24eaf45c6a1078610d3697">OUTCFG75</a>: 2</td></tr>
<tr class="separator:a7be25e113c24eaf45c6a1078610d3697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175d27685fa06d6ccdfd11a0dbf7da61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a175d27685fa06d6ccdfd11a0dbf7da61">DS75</a>: 2</td></tr>
<tr class="separator:a175d27685fa06d6ccdfd11a0dbf7da61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa48de7b1f0ec1a30f76d8df458ca5c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afa48de7b1f0ec1a30f76d8df458ca5c2">SR75</a>: 1</td></tr>
<tr class="separator:afa48de7b1f0ec1a30f76d8df458ca5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447aff2739ee7ca13ef5ea55d08a6e40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a447aff2739ee7ca13ef5ea55d08a6e40">PULLCFG75</a>: 3</td></tr>
<tr class="separator:a447aff2739ee7ca13ef5ea55d08a6e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161aabafcfb39e1735db429b29c1d547"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a161aabafcfb39e1735db429b29c1d547">NCESRC75</a>: 6</td></tr>
<tr class="separator:a161aabafcfb39e1735db429b29c1d547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654102b5b4eaedabc1f8d1365db6b3c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a654102b5b4eaedabc1f8d1365db6b3c3">NCEPOL75</a>: 1</td></tr>
<tr class="separator:a654102b5b4eaedabc1f8d1365db6b3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119a85e21cfc4f56180bd26ae5522ba6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a119a85e21cfc4f56180bd26ae5522ba6">FIEN75</a>: 1</td></tr>
<tr class="separator:a119a85e21cfc4f56180bd26ae5522ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d6d289332d67e7d1194a68dc005d27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a16d6d289332d67e7d1194a68dc005d27">FOEN75</a>: 1</td></tr>
<tr class="separator:a16d6d289332d67e7d1194a68dc005d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c464ed8f18087aed134f688898be70"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86c464ed8f18087aed134f688898be70">PINCFG75_b</a></td></tr>
<tr class="separator:a86c464ed8f18087aed134f688898be70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab786db23781512ffd105b91e489b19c5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab786db23781512ffd105b91e489b19c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa861fa4e65880f6d554e976cf32bee06"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1aedf66f95958f5e6abb9074ab7c83ad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1aedf66f95958f5e6abb9074ab7c83ad">PINCFG76</a></td></tr>
<tr class="separator:a1aedf66f95958f5e6abb9074ab7c83ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab049f3e01dd00240e24fd72e66b5da07"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad3439ffada85e53bb5769bd7aaaf25c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad3439ffada85e53bb5769bd7aaaf25c9">FNCSEL76</a>: 4</td></tr>
<tr class="separator:ad3439ffada85e53bb5769bd7aaaf25c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b32450ef20ebec638c8576739415a27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0b32450ef20ebec638c8576739415a27">INPEN76</a>: 1</td></tr>
<tr class="separator:a0b32450ef20ebec638c8576739415a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf745a1fe66d00e5d34763d6253c6d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9cf745a1fe66d00e5d34763d6253c6d1">RDZERO76</a>: 1</td></tr>
<tr class="separator:a9cf745a1fe66d00e5d34763d6253c6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7c8836dc86ff073b46a70f50cd15b5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b7c8836dc86ff073b46a70f50cd15b5">IRPTEN76</a>: 2</td></tr>
<tr class="separator:a7b7c8836dc86ff073b46a70f50cd15b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f99795f39e0276fab229e5ae3fc36e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66f99795f39e0276fab229e5ae3fc36e">OUTCFG76</a>: 2</td></tr>
<tr class="separator:a66f99795f39e0276fab229e5ae3fc36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66cfdb59ddaf65535087e2734472d81"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad66cfdb59ddaf65535087e2734472d81">DS76</a>: 2</td></tr>
<tr class="separator:ad66cfdb59ddaf65535087e2734472d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197e17a239369605db5766799628c47d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a197e17a239369605db5766799628c47d">SR76</a>: 1</td></tr>
<tr class="separator:a197e17a239369605db5766799628c47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f012bf9e14029a5200d15c6afc4b26"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09f012bf9e14029a5200d15c6afc4b26">PULLCFG76</a>: 3</td></tr>
<tr class="separator:a09f012bf9e14029a5200d15c6afc4b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa436668160fd5e5280d55ac14102fc86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa436668160fd5e5280d55ac14102fc86">NCESRC76</a>: 6</td></tr>
<tr class="separator:aa436668160fd5e5280d55ac14102fc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09be158b45fcc0206de8544314c6223a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09be158b45fcc0206de8544314c6223a">NCEPOL76</a>: 1</td></tr>
<tr class="separator:a09be158b45fcc0206de8544314c6223a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073e21b1de30a7227ade86087237e462"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a073e21b1de30a7227ade86087237e462">FIEN76</a>: 1</td></tr>
<tr class="separator:a073e21b1de30a7227ade86087237e462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a99086549391133ed628a6ca74d34b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad0a99086549391133ed628a6ca74d34b">FOEN76</a>: 1</td></tr>
<tr class="separator:ad0a99086549391133ed628a6ca74d34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab049f3e01dd00240e24fd72e66b5da07"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab049f3e01dd00240e24fd72e66b5da07">PINCFG76_b</a></td></tr>
<tr class="separator:ab049f3e01dd00240e24fd72e66b5da07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa861fa4e65880f6d554e976cf32bee06"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa861fa4e65880f6d554e976cf32bee06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e8972e43d8876e82147ca5d2fd6628"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a863e9b3df860aa2c2e77d8f4b265e7a9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a863e9b3df860aa2c2e77d8f4b265e7a9">PINCFG77</a></td></tr>
<tr class="separator:a863e9b3df860aa2c2e77d8f4b265e7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08018ee88d18bcff20e96d00e0281381"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a276ace885d80b7f03a445b8f2906c1d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a276ace885d80b7f03a445b8f2906c1d7">FNCSEL77</a>: 4</td></tr>
<tr class="separator:a276ace885d80b7f03a445b8f2906c1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c84b0f9a45fc808921bbe2269559f98"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2c84b0f9a45fc808921bbe2269559f98">INPEN77</a>: 1</td></tr>
<tr class="separator:a2c84b0f9a45fc808921bbe2269559f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28cc41c67fb718a82f60a6112e32d96f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a28cc41c67fb718a82f60a6112e32d96f">RDZERO77</a>: 1</td></tr>
<tr class="separator:a28cc41c67fb718a82f60a6112e32d96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0cb12b746ef2a5fe26c7626d40ec0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aee0cb12b746ef2a5fe26c7626d40ec0d">IRPTEN77</a>: 2</td></tr>
<tr class="separator:aee0cb12b746ef2a5fe26c7626d40ec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03dc471f3d960aa98d64781d37e756d2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03dc471f3d960aa98d64781d37e756d2">OUTCFG77</a>: 2</td></tr>
<tr class="separator:a03dc471f3d960aa98d64781d37e756d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6296468862883df1ea906a22179bd17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6296468862883df1ea906a22179bd17">DS77</a>: 2</td></tr>
<tr class="separator:ae6296468862883df1ea906a22179bd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399cc4f879a9e85f2f866a7cf6aa52c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a399cc4f879a9e85f2f866a7cf6aa52c6">SR77</a>: 1</td></tr>
<tr class="separator:a399cc4f879a9e85f2f866a7cf6aa52c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301e09ef676379c55c00b1f45d670ccb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a301e09ef676379c55c00b1f45d670ccb">PULLCFG77</a>: 3</td></tr>
<tr class="separator:a301e09ef676379c55c00b1f45d670ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37380f10d4202da861ebcc15737b0a5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af37380f10d4202da861ebcc15737b0a5">NCESRC77</a>: 6</td></tr>
<tr class="separator:af37380f10d4202da861ebcc15737b0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f6a2b3884b5ac888ae48e4fde9ccfc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae5f6a2b3884b5ac888ae48e4fde9ccfc">NCEPOL77</a>: 1</td></tr>
<tr class="separator:ae5f6a2b3884b5ac888ae48e4fde9ccfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec867db8aa86fc94af990a5088f4a7a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2ec867db8aa86fc94af990a5088f4a7a">FIEN77</a>: 1</td></tr>
<tr class="separator:a2ec867db8aa86fc94af990a5088f4a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65199ee972d241647087df5831d2a4ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65199ee972d241647087df5831d2a4ae">FOEN77</a>: 1</td></tr>
<tr class="separator:a65199ee972d241647087df5831d2a4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08018ee88d18bcff20e96d00e0281381"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08018ee88d18bcff20e96d00e0281381">PINCFG77_b</a></td></tr>
<tr class="separator:a08018ee88d18bcff20e96d00e0281381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e8972e43d8876e82147ca5d2fd6628"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a27e8972e43d8876e82147ca5d2fd6628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7526f0367b67e57530a0098458e1664"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a47d339fbc902b199149eb826b6b09093"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47d339fbc902b199149eb826b6b09093">PINCFG78</a></td></tr>
<tr class="separator:a47d339fbc902b199149eb826b6b09093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1166912d46a1c47116b3babe61589638"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae59e00f65a880e63ae0de9cd68f43754"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae59e00f65a880e63ae0de9cd68f43754">FNCSEL78</a>: 4</td></tr>
<tr class="separator:ae59e00f65a880e63ae0de9cd68f43754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e68085026d45523b6bf39744ef16a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a19e68085026d45523b6bf39744ef16a8">INPEN78</a>: 1</td></tr>
<tr class="separator:a19e68085026d45523b6bf39744ef16a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbf8a50b9c043733035c6d6d8ab8b8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3bbf8a50b9c043733035c6d6d8ab8b8b">RDZERO78</a>: 1</td></tr>
<tr class="separator:a3bbf8a50b9c043733035c6d6d8ab8b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac54a0a490dab95a4056e8045304df0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac54a0a490dab95a4056e8045304df0b">IRPTEN78</a>: 2</td></tr>
<tr class="separator:aac54a0a490dab95a4056e8045304df0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90941e3764de468f0d7827039e1e9ba0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90941e3764de468f0d7827039e1e9ba0">OUTCFG78</a>: 2</td></tr>
<tr class="separator:a90941e3764de468f0d7827039e1e9ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64401299c48fca2cc8d1ac7de3234ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad64401299c48fca2cc8d1ac7de3234ec">DS78</a>: 2</td></tr>
<tr class="separator:ad64401299c48fca2cc8d1ac7de3234ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7336ed05acbc1d865d16d276e3c851"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7d7336ed05acbc1d865d16d276e3c851">SR78</a>: 1</td></tr>
<tr class="separator:a7d7336ed05acbc1d865d16d276e3c851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9b74febb7bc921fe14768f04d6d700"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f9b74febb7bc921fe14768f04d6d700">PULLCFG78</a>: 3</td></tr>
<tr class="separator:a5f9b74febb7bc921fe14768f04d6d700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c98400930943c9e98fdf5692da023b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6c98400930943c9e98fdf5692da023b">NCESRC78</a>: 6</td></tr>
<tr class="separator:aa6c98400930943c9e98fdf5692da023b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375ca02147112efc830beb2c23fbf682"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a375ca02147112efc830beb2c23fbf682">NCEPOL78</a>: 1</td></tr>
<tr class="separator:a375ca02147112efc830beb2c23fbf682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eded361efbdb504a117821e530aa737"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9eded361efbdb504a117821e530aa737">FIEN78</a>: 1</td></tr>
<tr class="separator:a9eded361efbdb504a117821e530aa737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50e0c1e3bf364e70818dbb98c0e302e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab50e0c1e3bf364e70818dbb98c0e302e">FOEN78</a>: 1</td></tr>
<tr class="separator:ab50e0c1e3bf364e70818dbb98c0e302e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1166912d46a1c47116b3babe61589638"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1166912d46a1c47116b3babe61589638">PINCFG78_b</a></td></tr>
<tr class="separator:a1166912d46a1c47116b3babe61589638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7526f0367b67e57530a0098458e1664"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab7526f0367b67e57530a0098458e1664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fe81d6d23f61a4e7bf0c9ac7d4fd61"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a35768ab5b525f93391fc67c222be3fb6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a35768ab5b525f93391fc67c222be3fb6">PINCFG79</a></td></tr>
<tr class="separator:a35768ab5b525f93391fc67c222be3fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbef0227dc77555fb363eada5b23579c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af5491841eec39bb5c66a011d871a5ff3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af5491841eec39bb5c66a011d871a5ff3">FNCSEL79</a>: 4</td></tr>
<tr class="separator:af5491841eec39bb5c66a011d871a5ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24ecb7403981670679bb7a95942a888"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad24ecb7403981670679bb7a95942a888">INPEN79</a>: 1</td></tr>
<tr class="separator:ad24ecb7403981670679bb7a95942a888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d75cd2f6e83a380ac3e425089ef939"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0d75cd2f6e83a380ac3e425089ef939">RDZERO79</a>: 1</td></tr>
<tr class="separator:ac0d75cd2f6e83a380ac3e425089ef939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3f55bf55dae9345664ae2e1b671067"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abf3f55bf55dae9345664ae2e1b671067">IRPTEN79</a>: 2</td></tr>
<tr class="separator:abf3f55bf55dae9345664ae2e1b671067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1809996dc574f72c1f60431ad4c237dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1809996dc574f72c1f60431ad4c237dd">OUTCFG79</a>: 2</td></tr>
<tr class="separator:a1809996dc574f72c1f60431ad4c237dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f69a409912ba293254706a2fca2f8d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05f69a409912ba293254706a2fca2f8d">DS79</a>: 2</td></tr>
<tr class="separator:a05f69a409912ba293254706a2fca2f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad140cf01ef18e85590d3beeb31bfaa65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad140cf01ef18e85590d3beeb31bfaa65">SR79</a>: 1</td></tr>
<tr class="separator:ad140cf01ef18e85590d3beeb31bfaa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1653682dc3e8df35a25151b7d32daa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4f1653682dc3e8df35a25151b7d32daa">PULLCFG79</a>: 3</td></tr>
<tr class="separator:a4f1653682dc3e8df35a25151b7d32daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc880ba0a49501c8da272f1ce3540d9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afc880ba0a49501c8da272f1ce3540d9c">NCESRC79</a>: 6</td></tr>
<tr class="separator:afc880ba0a49501c8da272f1ce3540d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bec1f2c5c5e902ba29dd57c3017fa40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5bec1f2c5c5e902ba29dd57c3017fa40">NCEPOL79</a>: 1</td></tr>
<tr class="separator:a5bec1f2c5c5e902ba29dd57c3017fa40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f99af9a3c1c63782d1a5a4c98127adf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f99af9a3c1c63782d1a5a4c98127adf">FIEN79</a>: 1</td></tr>
<tr class="separator:a2f99af9a3c1c63782d1a5a4c98127adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8f22d57e74d8626eccda6c606359f8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acb8f22d57e74d8626eccda6c606359f8">FOEN79</a>: 1</td></tr>
<tr class="separator:acb8f22d57e74d8626eccda6c606359f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbef0227dc77555fb363eada5b23579c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acbef0227dc77555fb363eada5b23579c">PINCFG79_b</a></td></tr>
<tr class="separator:acbef0227dc77555fb363eada5b23579c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fe81d6d23f61a4e7bf0c9ac7d4fd61"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a43fe81d6d23f61a4e7bf0c9ac7d4fd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0570264df14d74a2ad1fce3ff7025b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac2a5f1fbd6fa688fb8ce51dcaf7b20a6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2a5f1fbd6fa688fb8ce51dcaf7b20a6">PINCFG80</a></td></tr>
<tr class="separator:ac2a5f1fbd6fa688fb8ce51dcaf7b20a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae051815a5427452b4239ac3b2bc06c37"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a05711fd5eb3e063f1f3b24a2e7f4b096"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05711fd5eb3e063f1f3b24a2e7f4b096">FNCSEL80</a>: 4</td></tr>
<tr class="separator:a05711fd5eb3e063f1f3b24a2e7f4b096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a872d9897f874967567aca7715d3a6ca2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a872d9897f874967567aca7715d3a6ca2">INPEN80</a>: 1</td></tr>
<tr class="separator:a872d9897f874967567aca7715d3a6ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a33ebfe074cf6d4e587af7f351be51"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60a33ebfe074cf6d4e587af7f351be51">RDZERO80</a>: 1</td></tr>
<tr class="separator:a60a33ebfe074cf6d4e587af7f351be51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e9e6ec39a61dfc68b48bee5ba644fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47e9e6ec39a61dfc68b48bee5ba644fa">IRPTEN80</a>: 2</td></tr>
<tr class="separator:a47e9e6ec39a61dfc68b48bee5ba644fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4d8fd72eaa9517deef4b11bdc5697e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b4d8fd72eaa9517deef4b11bdc5697e">OUTCFG80</a>: 2</td></tr>
<tr class="separator:a7b4d8fd72eaa9517deef4b11bdc5697e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af894b40f26ed0d4f51d7f955ecadddbe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af894b40f26ed0d4f51d7f955ecadddbe">DS80</a>: 2</td></tr>
<tr class="separator:af894b40f26ed0d4f51d7f955ecadddbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713434477a04686ca2c5e7b620401b5c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a713434477a04686ca2c5e7b620401b5c">SR80</a>: 1</td></tr>
<tr class="separator:a713434477a04686ca2c5e7b620401b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9640f16f498581201df9ed2a70d23e65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9640f16f498581201df9ed2a70d23e65">PULLCFG80</a>: 3</td></tr>
<tr class="separator:a9640f16f498581201df9ed2a70d23e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae495ecf155fbda4c5c296646e2b199c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae495ecf155fbda4c5c296646e2b199c5">NCESRC80</a>: 6</td></tr>
<tr class="separator:ae495ecf155fbda4c5c296646e2b199c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314f8097003353529731c66fe7a427d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a314f8097003353529731c66fe7a427d1">NCEPOL80</a>: 1</td></tr>
<tr class="separator:a314f8097003353529731c66fe7a427d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a90967312e73286fc116432bcafc3bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a90967312e73286fc116432bcafc3bf">FIEN80</a>: 1</td></tr>
<tr class="separator:a6a90967312e73286fc116432bcafc3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2119616bfb9d30caaf9fb968db960be8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2119616bfb9d30caaf9fb968db960be8">FOEN80</a>: 1</td></tr>
<tr class="separator:a2119616bfb9d30caaf9fb968db960be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae051815a5427452b4239ac3b2bc06c37"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae051815a5427452b4239ac3b2bc06c37">PINCFG80_b</a></td></tr>
<tr class="separator:ae051815a5427452b4239ac3b2bc06c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0570264df14d74a2ad1fce3ff7025b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abb0570264df14d74a2ad1fce3ff7025b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11ebdf6ae3d2b48a85da770e3889d05"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ada536ddf7995f9f4a0de7df8378911da"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ada536ddf7995f9f4a0de7df8378911da">PINCFG81</a></td></tr>
<tr class="separator:ada536ddf7995f9f4a0de7df8378911da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88315b473b4e53cf60246fe7a3fc2541"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aae22a21a741b0630192bc66e67b636d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae22a21a741b0630192bc66e67b636d6">FNCSEL81</a>: 4</td></tr>
<tr class="separator:aae22a21a741b0630192bc66e67b636d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a88169c6cfcaf7b5a5ac8340ea3c4d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09a88169c6cfcaf7b5a5ac8340ea3c4d">INPEN81</a>: 1</td></tr>
<tr class="separator:a09a88169c6cfcaf7b5a5ac8340ea3c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da45d1d2e4a2727df78f2085909b7d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8da45d1d2e4a2727df78f2085909b7d7">RDZERO81</a>: 1</td></tr>
<tr class="separator:a8da45d1d2e4a2727df78f2085909b7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a48bc25eb7845462c99f7c35eb5b29a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a48bc25eb7845462c99f7c35eb5b29a">IRPTEN81</a>: 2</td></tr>
<tr class="separator:a3a48bc25eb7845462c99f7c35eb5b29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20fd4bf6ae5cb14d97dcc5f1928280cf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20fd4bf6ae5cb14d97dcc5f1928280cf">OUTCFG81</a>: 2</td></tr>
<tr class="separator:a20fd4bf6ae5cb14d97dcc5f1928280cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b465fb694ff76eee5c071d59d0e457"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4b465fb694ff76eee5c071d59d0e457">DS81</a>: 2</td></tr>
<tr class="separator:ab4b465fb694ff76eee5c071d59d0e457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0f6e33bf28dde0ba3cb084ce657e80e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa0f6e33bf28dde0ba3cb084ce657e80e">SR81</a>: 1</td></tr>
<tr class="separator:aa0f6e33bf28dde0ba3cb084ce657e80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b1f09aa6775331722d622caaa5d24c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af5b1f09aa6775331722d622caaa5d24c">PULLCFG81</a>: 3</td></tr>
<tr class="separator:af5b1f09aa6775331722d622caaa5d24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848400b8421cd6e9003b77acf8ef1f14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a848400b8421cd6e9003b77acf8ef1f14">NCESRC81</a>: 6</td></tr>
<tr class="separator:a848400b8421cd6e9003b77acf8ef1f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac129cea0e17341f2b65935672f7edcef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac129cea0e17341f2b65935672f7edcef">NCEPOL81</a>: 1</td></tr>
<tr class="separator:ac129cea0e17341f2b65935672f7edcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134a36858521b52f303264c38eda6e6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a134a36858521b52f303264c38eda6e6f">FIEN81</a>: 1</td></tr>
<tr class="separator:a134a36858521b52f303264c38eda6e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57922f16e4fc39935fc7077e37341d63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a57922f16e4fc39935fc7077e37341d63">FOEN81</a>: 1</td></tr>
<tr class="separator:a57922f16e4fc39935fc7077e37341d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88315b473b4e53cf60246fe7a3fc2541"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88315b473b4e53cf60246fe7a3fc2541">PINCFG81_b</a></td></tr>
<tr class="separator:a88315b473b4e53cf60246fe7a3fc2541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11ebdf6ae3d2b48a85da770e3889d05"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab11ebdf6ae3d2b48a85da770e3889d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3d0fcca774d63cd70ee46e433e74d2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a43e0415238e4cc7245806c0d23a35a33"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43e0415238e4cc7245806c0d23a35a33">PINCFG82</a></td></tr>
<tr class="separator:a43e0415238e4cc7245806c0d23a35a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5eb2ada3a6dfa50d81813c71a68a01"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a95fc759028f3baaf8bfd09ece0e9522a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a95fc759028f3baaf8bfd09ece0e9522a">FNCSEL82</a>: 4</td></tr>
<tr class="separator:a95fc759028f3baaf8bfd09ece0e9522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d350acf89463242cd3a4e700cc20795"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d350acf89463242cd3a4e700cc20795">INPEN82</a>: 1</td></tr>
<tr class="separator:a5d350acf89463242cd3a4e700cc20795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361f5600396bc11a806a677adb0102f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a361f5600396bc11a806a677adb0102f5">RDZERO82</a>: 1</td></tr>
<tr class="separator:a361f5600396bc11a806a677adb0102f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c34a1d24d632ad4a5390e526a3abd05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9c34a1d24d632ad4a5390e526a3abd05">IRPTEN82</a>: 2</td></tr>
<tr class="separator:a9c34a1d24d632ad4a5390e526a3abd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a401d419dea522f4f54bf826bd2d7bcfa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a401d419dea522f4f54bf826bd2d7bcfa">OUTCFG82</a>: 2</td></tr>
<tr class="separator:a401d419dea522f4f54bf826bd2d7bcfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8cfe24ceb9ca11f7725be7e0af7947c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af8cfe24ceb9ca11f7725be7e0af7947c">DS82</a>: 2</td></tr>
<tr class="separator:af8cfe24ceb9ca11f7725be7e0af7947c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17fa2472eb260a4664d6b281f838f6a3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a17fa2472eb260a4664d6b281f838f6a3">SR82</a>: 1</td></tr>
<tr class="separator:a17fa2472eb260a4664d6b281f838f6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5756dda137a161793e528270af2b123"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af5756dda137a161793e528270af2b123">PULLCFG82</a>: 3</td></tr>
<tr class="separator:af5756dda137a161793e528270af2b123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed16c714844349414c6d1a0e87c3f570"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aed16c714844349414c6d1a0e87c3f570">NCESRC82</a>: 6</td></tr>
<tr class="separator:aed16c714844349414c6d1a0e87c3f570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2287b27fdf4289bdfef4ecba21402317"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2287b27fdf4289bdfef4ecba21402317">NCEPOL82</a>: 1</td></tr>
<tr class="separator:a2287b27fdf4289bdfef4ecba21402317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa72cdd89f8d95ff3af27e4b018c40887"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa72cdd89f8d95ff3af27e4b018c40887">FIEN82</a>: 1</td></tr>
<tr class="separator:aa72cdd89f8d95ff3af27e4b018c40887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e3466fd2d0f194c806c447ab5122a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a74e3466fd2d0f194c806c447ab5122a2">FOEN82</a>: 1</td></tr>
<tr class="separator:a74e3466fd2d0f194c806c447ab5122a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5eb2ada3a6dfa50d81813c71a68a01"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f5eb2ada3a6dfa50d81813c71a68a01">PINCFG82_b</a></td></tr>
<tr class="separator:a3f5eb2ada3a6dfa50d81813c71a68a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3d0fcca774d63cd70ee46e433e74d2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5c3d0fcca774d63cd70ee46e433e74d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afbd465b19bf91b440957827bbd61f8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af793a13349afe5e340164473838cac6e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af793a13349afe5e340164473838cac6e">PINCFG83</a></td></tr>
<tr class="separator:af793a13349afe5e340164473838cac6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c95eed001f96d027a18722e7213d37a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a95cf9dd9e90856d2083de6e22e6230c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a95cf9dd9e90856d2083de6e22e6230c7">FNCSEL83</a>: 4</td></tr>
<tr class="separator:a95cf9dd9e90856d2083de6e22e6230c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d6a943870af047868919dc810e893f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a00d6a943870af047868919dc810e893f">INPEN83</a>: 1</td></tr>
<tr class="separator:a00d6a943870af047868919dc810e893f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8daa2759103de55a6b141fae3a352f12"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8daa2759103de55a6b141fae3a352f12">RDZERO83</a>: 1</td></tr>
<tr class="separator:a8daa2759103de55a6b141fae3a352f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64730d5547e3e4fcd12de453982ab523"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a64730d5547e3e4fcd12de453982ab523">IRPTEN83</a>: 2</td></tr>
<tr class="separator:a64730d5547e3e4fcd12de453982ab523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97553b466bf19b59f7022d4fde3b8c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad97553b466bf19b59f7022d4fde3b8c2">OUTCFG83</a>: 2</td></tr>
<tr class="separator:ad97553b466bf19b59f7022d4fde3b8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8f33fb3e82adfd0a597974c0878b9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b8f33fb3e82adfd0a597974c0878b9d">DS83</a>: 2</td></tr>
<tr class="separator:a1b8f33fb3e82adfd0a597974c0878b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ca12358048dae9d8c87cc4b081e37c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a84ca12358048dae9d8c87cc4b081e37c">SR83</a>: 1</td></tr>
<tr class="separator:a84ca12358048dae9d8c87cc4b081e37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864c8d4408e5ebe476470dd9de1f7b1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a864c8d4408e5ebe476470dd9de1f7b1b">PULLCFG83</a>: 3</td></tr>
<tr class="separator:a864c8d4408e5ebe476470dd9de1f7b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90889064c000a9551f84535eeb34620a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90889064c000a9551f84535eeb34620a">NCESRC83</a>: 6</td></tr>
<tr class="separator:a90889064c000a9551f84535eeb34620a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5464d34aa99c7f84fc0683e1710cc821"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5464d34aa99c7f84fc0683e1710cc821">NCEPOL83</a>: 1</td></tr>
<tr class="separator:a5464d34aa99c7f84fc0683e1710cc821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69a9d3d062b1f1d9978c26e10590f8d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae69a9d3d062b1f1d9978c26e10590f8d">FIEN83</a>: 1</td></tr>
<tr class="separator:ae69a9d3d062b1f1d9978c26e10590f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f385bd939e89d40d7fbed9fb4db92e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01f385bd939e89d40d7fbed9fb4db92e">FOEN83</a>: 1</td></tr>
<tr class="separator:a01f385bd939e89d40d7fbed9fb4db92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c95eed001f96d027a18722e7213d37a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9c95eed001f96d027a18722e7213d37a">PINCFG83_b</a></td></tr>
<tr class="separator:a9c95eed001f96d027a18722e7213d37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afbd465b19bf91b440957827bbd61f8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1afbd465b19bf91b440957827bbd61f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbad62e3d8e1789fb8123745a51a00b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5615069b32329e3c40f816cd9faa29a5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5615069b32329e3c40f816cd9faa29a5">PINCFG84</a></td></tr>
<tr class="separator:a5615069b32329e3c40f816cd9faa29a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef34ac5057c43b9d32f4ddb6d2b7a47f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a26e15057aa5afdb5b550e4f85fab8bed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26e15057aa5afdb5b550e4f85fab8bed">FNCSEL84</a>: 4</td></tr>
<tr class="separator:a26e15057aa5afdb5b550e4f85fab8bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04b5e60af56001f3e54c48f93ab13e9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae04b5e60af56001f3e54c48f93ab13e9">INPEN84</a>: 1</td></tr>
<tr class="separator:ae04b5e60af56001f3e54c48f93ab13e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd1a01ef149f2052a4d817372191ca3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4cd1a01ef149f2052a4d817372191ca3">RDZERO84</a>: 1</td></tr>
<tr class="separator:a4cd1a01ef149f2052a4d817372191ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93c82d35eb93778c5bef886735d6ff4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af93c82d35eb93778c5bef886735d6ff4">IRPTEN84</a>: 2</td></tr>
<tr class="separator:af93c82d35eb93778c5bef886735d6ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f38bb15f43981d48b444ef8f27084a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac8f38bb15f43981d48b444ef8f27084a">OUTCFG84</a>: 2</td></tr>
<tr class="separator:ac8f38bb15f43981d48b444ef8f27084a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfe99f885897039e20d73cbe43185a5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8cfe99f885897039e20d73cbe43185a5">DS84</a>: 2</td></tr>
<tr class="separator:a8cfe99f885897039e20d73cbe43185a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5031ac4a7b4c90b3796da1501cf8167c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5031ac4a7b4c90b3796da1501cf8167c">SR84</a>: 1</td></tr>
<tr class="separator:a5031ac4a7b4c90b3796da1501cf8167c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5d0615ac5b3e6bf85a358dd4e3a110"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e5d0615ac5b3e6bf85a358dd4e3a110">PULLCFG84</a>: 3</td></tr>
<tr class="separator:a4e5d0615ac5b3e6bf85a358dd4e3a110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677daff13201cb23c00dfb82645ac39c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a677daff13201cb23c00dfb82645ac39c">NCESRC84</a>: 6</td></tr>
<tr class="separator:a677daff13201cb23c00dfb82645ac39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ca5cc4eaadce116c783a798f5a54b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a15ca5cc4eaadce116c783a798f5a54b9">NCEPOL84</a>: 1</td></tr>
<tr class="separator:a15ca5cc4eaadce116c783a798f5a54b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a4308dba40f95bf7f20a38c2f4696e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26a4308dba40f95bf7f20a38c2f4696e">FIEN84</a>: 1</td></tr>
<tr class="separator:a26a4308dba40f95bf7f20a38c2f4696e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9552477f6f4baa23e5deec96eecbf9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa9552477f6f4baa23e5deec96eecbf9d">FOEN84</a>: 1</td></tr>
<tr class="separator:aa9552477f6f4baa23e5deec96eecbf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef34ac5057c43b9d32f4ddb6d2b7a47f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef34ac5057c43b9d32f4ddb6d2b7a47f">PINCFG84_b</a></td></tr>
<tr class="separator:aef34ac5057c43b9d32f4ddb6d2b7a47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbad62e3d8e1789fb8123745a51a00b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2bbad62e3d8e1789fb8123745a51a00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b37761200d1a64c609f3b05c7cc598"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a76be58e4e586a76ac916855a773046aa"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a76be58e4e586a76ac916855a773046aa">PINCFG85</a></td></tr>
<tr class="separator:a76be58e4e586a76ac916855a773046aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d42ceca7a1f02c88d40bcc53cb327cd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae7ebd68255268ba9149670a5a786d887"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7ebd68255268ba9149670a5a786d887">FNCSEL85</a>: 4</td></tr>
<tr class="separator:ae7ebd68255268ba9149670a5a786d887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9efd227850cd59b7d85af318862ece7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac9efd227850cd59b7d85af318862ece7">INPEN85</a>: 1</td></tr>
<tr class="separator:ac9efd227850cd59b7d85af318862ece7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6016c1e0a7fe6b18f838bbcdbbd742"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd6016c1e0a7fe6b18f838bbcdbbd742">RDZERO85</a>: 1</td></tr>
<tr class="separator:acd6016c1e0a7fe6b18f838bbcdbbd742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879619ee238ed5ccb048484111f2ef76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a879619ee238ed5ccb048484111f2ef76">IRPTEN85</a>: 2</td></tr>
<tr class="separator:a879619ee238ed5ccb048484111f2ef76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71167b6f17bef089f14523ec3a03e177"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a71167b6f17bef089f14523ec3a03e177">OUTCFG85</a>: 2</td></tr>
<tr class="separator:a71167b6f17bef089f14523ec3a03e177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108edf56986f2fbc41612989968d4e8f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a108edf56986f2fbc41612989968d4e8f">DS85</a>: 2</td></tr>
<tr class="separator:a108edf56986f2fbc41612989968d4e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6715644c42352c19eb24d0dfc73198b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6715644c42352c19eb24d0dfc73198b3">SR85</a>: 1</td></tr>
<tr class="separator:a6715644c42352c19eb24d0dfc73198b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f1bef0381a78324bc0853f4ef14343"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a64f1bef0381a78324bc0853f4ef14343">PULLCFG85</a>: 3</td></tr>
<tr class="separator:a64f1bef0381a78324bc0853f4ef14343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40fbc2784b916f83c420b54ee061004c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a40fbc2784b916f83c420b54ee061004c">NCESRC85</a>: 6</td></tr>
<tr class="separator:a40fbc2784b916f83c420b54ee061004c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285eea97bf28cf0ea047e1d9c7d44981"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a285eea97bf28cf0ea047e1d9c7d44981">NCEPOL85</a>: 1</td></tr>
<tr class="separator:a285eea97bf28cf0ea047e1d9c7d44981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8219216ed28401c342c5646bd8f0196e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8219216ed28401c342c5646bd8f0196e">FIEN85</a>: 1</td></tr>
<tr class="separator:a8219216ed28401c342c5646bd8f0196e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b49db0e1db6e7aebed0d3beb841627"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a16b49db0e1db6e7aebed0d3beb841627">FOEN85</a>: 1</td></tr>
<tr class="separator:a16b49db0e1db6e7aebed0d3beb841627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d42ceca7a1f02c88d40bcc53cb327cd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d42ceca7a1f02c88d40bcc53cb327cd">PINCFG85_b</a></td></tr>
<tr class="separator:a6d42ceca7a1f02c88d40bcc53cb327cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b37761200d1a64c609f3b05c7cc598"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a31b37761200d1a64c609f3b05c7cc598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586376c077f2faffb8660bbc445fd96c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a85f086b1c9bbccd05ee5dbd0d7074ac8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a85f086b1c9bbccd05ee5dbd0d7074ac8">PINCFG86</a></td></tr>
<tr class="separator:a85f086b1c9bbccd05ee5dbd0d7074ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db11f70535cf44ccd5957f0f82557c8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1e51626e6e7b7d0310f97fd8966b61a3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1e51626e6e7b7d0310f97fd8966b61a3">FNCSEL86</a>: 4</td></tr>
<tr class="separator:a1e51626e6e7b7d0310f97fd8966b61a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a66febce7b590e60095d9a3687b1c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af2a66febce7b590e60095d9a3687b1c4">INPEN86</a>: 1</td></tr>
<tr class="separator:af2a66febce7b590e60095d9a3687b1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a903740f31fb632689b9403d922b36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49a903740f31fb632689b9403d922b36">RDZERO86</a>: 1</td></tr>
<tr class="separator:a49a903740f31fb632689b9403d922b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1b261ce21c2361cbcaf5dd217c0bd4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad1b261ce21c2361cbcaf5dd217c0bd4">IRPTEN86</a>: 2</td></tr>
<tr class="separator:aad1b261ce21c2361cbcaf5dd217c0bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8531aad2b56b9e178fb3deb9b29b95c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8531aad2b56b9e178fb3deb9b29b95c3">OUTCFG86</a>: 2</td></tr>
<tr class="separator:a8531aad2b56b9e178fb3deb9b29b95c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a74b1e5a14817e5dd864285941cf5a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08a74b1e5a14817e5dd864285941cf5a">DS86</a>: 2</td></tr>
<tr class="separator:a08a74b1e5a14817e5dd864285941cf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46ccaad37f52f4dd4bbb8fa9b8dba843"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a46ccaad37f52f4dd4bbb8fa9b8dba843">SR86</a>: 1</td></tr>
<tr class="separator:a46ccaad37f52f4dd4bbb8fa9b8dba843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b54672e1081f53b0e1c11b1507e1734"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0b54672e1081f53b0e1c11b1507e1734">PULLCFG86</a>: 3</td></tr>
<tr class="separator:a0b54672e1081f53b0e1c11b1507e1734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61097cfc5013f9bfde2875bf42630cd1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61097cfc5013f9bfde2875bf42630cd1">NCESRC86</a>: 6</td></tr>
<tr class="separator:a61097cfc5013f9bfde2875bf42630cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3a9a357766488c77c991949f987458"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add3a9a357766488c77c991949f987458">NCEPOL86</a>: 1</td></tr>
<tr class="separator:add3a9a357766488c77c991949f987458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e7be9c550cca8e36b8ae9d2a354f53"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65e7be9c550cca8e36b8ae9d2a354f53">FIEN86</a>: 1</td></tr>
<tr class="separator:a65e7be9c550cca8e36b8ae9d2a354f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207779cb8f5c0b8f35231dffd07d196d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a207779cb8f5c0b8f35231dffd07d196d">FOEN86</a>: 1</td></tr>
<tr class="separator:a207779cb8f5c0b8f35231dffd07d196d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db11f70535cf44ccd5957f0f82557c8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3db11f70535cf44ccd5957f0f82557c8">PINCFG86_b</a></td></tr>
<tr class="separator:a3db11f70535cf44ccd5957f0f82557c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586376c077f2faffb8660bbc445fd96c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a586376c077f2faffb8660bbc445fd96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0fa7825ecd1661d7ff9e3e88289f76"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a67554cd0dff2e762b189ad2a7a37033e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a67554cd0dff2e762b189ad2a7a37033e">PINCFG87</a></td></tr>
<tr class="separator:a67554cd0dff2e762b189ad2a7a37033e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c2f94f79f5194f141bc889834ec894"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a936fb7b63cb68411a531c89ca718d7c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a936fb7b63cb68411a531c89ca718d7c0">FNCSEL87</a>: 4</td></tr>
<tr class="separator:a936fb7b63cb68411a531c89ca718d7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95733ed56235a49b52e2345195607962"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a95733ed56235a49b52e2345195607962">INPEN87</a>: 1</td></tr>
<tr class="separator:a95733ed56235a49b52e2345195607962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63eee8fe8ad40a43b43394ecfa8b2eef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a63eee8fe8ad40a43b43394ecfa8b2eef">RDZERO87</a>: 1</td></tr>
<tr class="separator:a63eee8fe8ad40a43b43394ecfa8b2eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b40055d9dee95648a47af25cd9694e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9b40055d9dee95648a47af25cd9694e7">IRPTEN87</a>: 2</td></tr>
<tr class="separator:a9b40055d9dee95648a47af25cd9694e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18477f79067aedba27001f076242b5c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18477f79067aedba27001f076242b5c9">OUTCFG87</a>: 2</td></tr>
<tr class="separator:a18477f79067aedba27001f076242b5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88cb8274479d05f914dba3c751ffaa7e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88cb8274479d05f914dba3c751ffaa7e">DS87</a>: 2</td></tr>
<tr class="separator:a88cb8274479d05f914dba3c751ffaa7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8dc103a1d532864af6d31a474ae682"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba8dc103a1d532864af6d31a474ae682">SR87</a>: 1</td></tr>
<tr class="separator:aba8dc103a1d532864af6d31a474ae682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7e5b9f461e1125839946e8c8ef8322"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f7e5b9f461e1125839946e8c8ef8322">PULLCFG87</a>: 3</td></tr>
<tr class="separator:a6f7e5b9f461e1125839946e8c8ef8322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6791325066440dd6957c9c04f29a9567"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6791325066440dd6957c9c04f29a9567">NCESRC87</a>: 6</td></tr>
<tr class="separator:a6791325066440dd6957c9c04f29a9567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa849388d9a4de259528edae0a4e0eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0fa849388d9a4de259528edae0a4e0eb">NCEPOL87</a>: 1</td></tr>
<tr class="separator:a0fa849388d9a4de259528edae0a4e0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ae0db6eec6282bc52b14432dc0078f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad9ae0db6eec6282bc52b14432dc0078f">FIEN87</a>: 1</td></tr>
<tr class="separator:ad9ae0db6eec6282bc52b14432dc0078f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b6b74fae717e127ccca627dfc5869b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af2b6b74fae717e127ccca627dfc5869b">FOEN87</a>: 1</td></tr>
<tr class="separator:af2b6b74fae717e127ccca627dfc5869b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c2f94f79f5194f141bc889834ec894"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad6c2f94f79f5194f141bc889834ec894">PINCFG87_b</a></td></tr>
<tr class="separator:ad6c2f94f79f5194f141bc889834ec894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0fa7825ecd1661d7ff9e3e88289f76"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2d0fa7825ecd1661d7ff9e3e88289f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405bbac5418139ff0003c55ab433e1f9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acbc58036c654a3881d16d78911b09ea4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acbc58036c654a3881d16d78911b09ea4">PINCFG88</a></td></tr>
<tr class="separator:acbc58036c654a3881d16d78911b09ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c19c62ad941aff33f6a951e1aada0e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae10154efd00bd30bd87ee50844bb56d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae10154efd00bd30bd87ee50844bb56d8">FNCSEL88</a>: 4</td></tr>
<tr class="separator:ae10154efd00bd30bd87ee50844bb56d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad296cb34a265d0bf0b66ea0b91a0c526"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad296cb34a265d0bf0b66ea0b91a0c526">INPEN88</a>: 1</td></tr>
<tr class="separator:ad296cb34a265d0bf0b66ea0b91a0c526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac340c70bf601ebd61ecc46372a252b23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac340c70bf601ebd61ecc46372a252b23">RDZERO88</a>: 1</td></tr>
<tr class="separator:ac340c70bf601ebd61ecc46372a252b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe93aea6fca6bb04cd41ded65bfb6d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afbe93aea6fca6bb04cd41ded65bfb6d7">IRPTEN88</a>: 2</td></tr>
<tr class="separator:afbe93aea6fca6bb04cd41ded65bfb6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e34aecb7e83d41c94ed7f1ebbe72d44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e34aecb7e83d41c94ed7f1ebbe72d44">OUTCFG88</a>: 2</td></tr>
<tr class="separator:a2e34aecb7e83d41c94ed7f1ebbe72d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f5e2afc652c7038891167048a6c3d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66f5e2afc652c7038891167048a6c3d4">DS88</a>: 2</td></tr>
<tr class="separator:a66f5e2afc652c7038891167048a6c3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5946e302be37914f556b5fb5a50c2aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad5946e302be37914f556b5fb5a50c2aa">SR88</a>: 1</td></tr>
<tr class="separator:ad5946e302be37914f556b5fb5a50c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946ea772b5b7dd8aee7e179990aaabd8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a946ea772b5b7dd8aee7e179990aaabd8">PULLCFG88</a>: 3</td></tr>
<tr class="separator:a946ea772b5b7dd8aee7e179990aaabd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6124809e74756e61fbe4b8c9497a48"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b6124809e74756e61fbe4b8c9497a48">NCESRC88</a>: 6</td></tr>
<tr class="separator:a5b6124809e74756e61fbe4b8c9497a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29dfcb4b0b627e2258b4a1ca28a172d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a29dfcb4b0b627e2258b4a1ca28a172d5">NCEPOL88</a>: 1</td></tr>
<tr class="separator:a29dfcb4b0b627e2258b4a1ca28a172d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52719465ba8de37da0fa4853068f86b4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a52719465ba8de37da0fa4853068f86b4">FIEN88</a>: 1</td></tr>
<tr class="separator:a52719465ba8de37da0fa4853068f86b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6e282bb0e3ce950b3197d426941830"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acb6e282bb0e3ce950b3197d426941830">FOEN88</a>: 1</td></tr>
<tr class="separator:acb6e282bb0e3ce950b3197d426941830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c19c62ad941aff33f6a951e1aada0e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad9c19c62ad941aff33f6a951e1aada0e">PINCFG88_b</a></td></tr>
<tr class="separator:ad9c19c62ad941aff33f6a951e1aada0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405bbac5418139ff0003c55ab433e1f9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a405bbac5418139ff0003c55ab433e1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23c04b0590df811816a091d8c04f53e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0f3b11d4ef131322cd2e29d71faaeb1f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f3b11d4ef131322cd2e29d71faaeb1f">PINCFG89</a></td></tr>
<tr class="separator:a0f3b11d4ef131322cd2e29d71faaeb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7dd3daae4e6fdecdc2a6c6ebf2e098"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5e83502f31d22ea64f410c7860314992"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e83502f31d22ea64f410c7860314992">FNCSEL89</a>: 4</td></tr>
<tr class="separator:a5e83502f31d22ea64f410c7860314992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4309809bf8c486e547423f84637ba454"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4309809bf8c486e547423f84637ba454">INPEN89</a>: 1</td></tr>
<tr class="separator:a4309809bf8c486e547423f84637ba454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb230fe3542eec32f24b505d0b68ac39"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb230fe3542eec32f24b505d0b68ac39">RDZERO89</a>: 1</td></tr>
<tr class="separator:afb230fe3542eec32f24b505d0b68ac39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ab97a2393a381b07b9da382855ec9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac8ab97a2393a381b07b9da382855ec9e">IRPTEN89</a>: 2</td></tr>
<tr class="separator:ac8ab97a2393a381b07b9da382855ec9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e087a116792af009a7db345c5b4c1c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a72e087a116792af009a7db345c5b4c1c">OUTCFG89</a>: 2</td></tr>
<tr class="separator:a72e087a116792af009a7db345c5b4c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84bf5271cee1e2038ba139c5bb330a53"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a84bf5271cee1e2038ba139c5bb330a53">DS89</a>: 2</td></tr>
<tr class="separator:a84bf5271cee1e2038ba139c5bb330a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6523c3abf1ecc9267a537aa47817d53c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6523c3abf1ecc9267a537aa47817d53c">SR89</a>: 1</td></tr>
<tr class="separator:a6523c3abf1ecc9267a537aa47817d53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac200b4efdc62d6c13b1676c7f0df419e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac200b4efdc62d6c13b1676c7f0df419e">PULLCFG89</a>: 3</td></tr>
<tr class="separator:ac200b4efdc62d6c13b1676c7f0df419e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab861b9eafe613b9655426938bdf604b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab861b9eafe613b9655426938bdf604b">NCESRC89</a>: 6</td></tr>
<tr class="separator:aab861b9eafe613b9655426938bdf604b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361a86d3d651e14958eb24b1db40d4f7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a361a86d3d651e14958eb24b1db40d4f7">NCEPOL89</a>: 1</td></tr>
<tr class="separator:a361a86d3d651e14958eb24b1db40d4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9168602576174ad9b8b314a16793fd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9168602576174ad9b8b314a16793fd9">FIEN89</a>: 1</td></tr>
<tr class="separator:ae9168602576174ad9b8b314a16793fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d5c49bac419c12119cdfd2f45d71fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a92d5c49bac419c12119cdfd2f45d71fd">FOEN89</a>: 1</td></tr>
<tr class="separator:a92d5c49bac419c12119cdfd2f45d71fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7dd3daae4e6fdecdc2a6c6ebf2e098"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca7dd3daae4e6fdecdc2a6c6ebf2e098">PINCFG89_b</a></td></tr>
<tr class="separator:aca7dd3daae4e6fdecdc2a6c6ebf2e098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23c04b0590df811816a091d8c04f53e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab23c04b0590df811816a091d8c04f53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06daedcec49ef3841a7ee5e38938a62e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a23c7f5346014827c71e0febd69bfa3a7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23c7f5346014827c71e0febd69bfa3a7">PINCFG90</a></td></tr>
<tr class="separator:a23c7f5346014827c71e0febd69bfa3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf59bb8072221ec375423786db7f0336"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa50fe4f3f5c1904c1926f34ae814f786"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa50fe4f3f5c1904c1926f34ae814f786">FNCSEL90</a>: 4</td></tr>
<tr class="separator:aa50fe4f3f5c1904c1926f34ae814f786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad749d6e2d233d55154db8f43a9868729"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad749d6e2d233d55154db8f43a9868729">INPEN90</a>: 1</td></tr>
<tr class="separator:ad749d6e2d233d55154db8f43a9868729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbfee98222b5af90cedb5515a904d876"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adbfee98222b5af90cedb5515a904d876">RDZERO90</a>: 1</td></tr>
<tr class="separator:adbfee98222b5af90cedb5515a904d876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2f8b2b50c0b1581f34e389003ac61d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b2f8b2b50c0b1581f34e389003ac61d">IRPTEN90</a>: 2</td></tr>
<tr class="separator:a5b2f8b2b50c0b1581f34e389003ac61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47214618132790c733b4719ab22d6f8a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47214618132790c733b4719ab22d6f8a">OUTCFG90</a>: 2</td></tr>
<tr class="separator:a47214618132790c733b4719ab22d6f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b34e0a06d1248e0e3e344bb1df628a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a32b34e0a06d1248e0e3e344bb1df628a">DS90</a>: 2</td></tr>
<tr class="separator:a32b34e0a06d1248e0e3e344bb1df628a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53a4c09b00b7c5f14736cbf10bb11f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab53a4c09b00b7c5f14736cbf10bb11f9">SR90</a>: 1</td></tr>
<tr class="separator:ab53a4c09b00b7c5f14736cbf10bb11f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d00b5f88fe371221dfd5daa208f9b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a77d00b5f88fe371221dfd5daa208f9b8">PULLCFG90</a>: 3</td></tr>
<tr class="separator:a77d00b5f88fe371221dfd5daa208f9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d84115eeafa8933ab77b8e8f0c7f6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a73d84115eeafa8933ab77b8e8f0c7f6e">NCESRC90</a>: 6</td></tr>
<tr class="separator:a73d84115eeafa8933ab77b8e8f0c7f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa359ba12a654af19849b2dc6296f737"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaa359ba12a654af19849b2dc6296f737">NCEPOL90</a>: 1</td></tr>
<tr class="separator:aaa359ba12a654af19849b2dc6296f737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2208c2c87d632ee6897d8334de957d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aff2208c2c87d632ee6897d8334de957d">FIEN90</a>: 1</td></tr>
<tr class="separator:aff2208c2c87d632ee6897d8334de957d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129717a1a058f83d4b954aced14ec5fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a129717a1a058f83d4b954aced14ec5fa">FOEN90</a>: 1</td></tr>
<tr class="separator:a129717a1a058f83d4b954aced14ec5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf59bb8072221ec375423786db7f0336"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abf59bb8072221ec375423786db7f0336">PINCFG90_b</a></td></tr>
<tr class="separator:abf59bb8072221ec375423786db7f0336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06daedcec49ef3841a7ee5e38938a62e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a06daedcec49ef3841a7ee5e38938a62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1c3779934c0b4816c66efbb19fa272"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7798bd6a9832b11c8a9168931d0b2b39"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7798bd6a9832b11c8a9168931d0b2b39">PINCFG91</a></td></tr>
<tr class="separator:a7798bd6a9832b11c8a9168931d0b2b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e97b6a09fe2d5922f9a6bace24d0e27"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a24d303133d1e8d14cd1c69dca84f9b71"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a24d303133d1e8d14cd1c69dca84f9b71">FNCSEL91</a>: 4</td></tr>
<tr class="separator:a24d303133d1e8d14cd1c69dca84f9b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1fddae96c7209da1ac7fe88c1a83509"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac1fddae96c7209da1ac7fe88c1a83509">INPEN91</a>: 1</td></tr>
<tr class="separator:ac1fddae96c7209da1ac7fe88c1a83509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8237fcd98e42f207463cf0c41b37dcff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8237fcd98e42f207463cf0c41b37dcff">RDZERO91</a>: 1</td></tr>
<tr class="separator:a8237fcd98e42f207463cf0c41b37dcff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad764474ccbbb4f68c2589a45704c9768"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad764474ccbbb4f68c2589a45704c9768">IRPTEN91</a>: 2</td></tr>
<tr class="separator:ad764474ccbbb4f68c2589a45704c9768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d4a9dbfbe22194ee2bb871b9274fb2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a12d4a9dbfbe22194ee2bb871b9274fb2">OUTCFG91</a>: 2</td></tr>
<tr class="separator:a12d4a9dbfbe22194ee2bb871b9274fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99aa69d85d45e4fb87d667d60a588ce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af99aa69d85d45e4fb87d667d60a588ce">DS91</a>: 2</td></tr>
<tr class="separator:af99aa69d85d45e4fb87d667d60a588ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0dc3268ee2115e9bce1ef5adbb055f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c0dc3268ee2115e9bce1ef5adbb055f">SR91</a>: 1</td></tr>
<tr class="separator:a0c0dc3268ee2115e9bce1ef5adbb055f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b96b994800de3cfc4698945d7985838"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b96b994800de3cfc4698945d7985838">PULLCFG91</a>: 3</td></tr>
<tr class="separator:a7b96b994800de3cfc4698945d7985838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bebb7d4d9a47f8d0142bd97499f8245"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bebb7d4d9a47f8d0142bd97499f8245">NCESRC91</a>: 6</td></tr>
<tr class="separator:a2bebb7d4d9a47f8d0142bd97499f8245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b8558a7ae54e5905b32aaa044ddae2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a16b8558a7ae54e5905b32aaa044ddae2">NCEPOL91</a>: 1</td></tr>
<tr class="separator:a16b8558a7ae54e5905b32aaa044ddae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4770272078ae5a9631707ad5024467"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d4770272078ae5a9631707ad5024467">FIEN91</a>: 1</td></tr>
<tr class="separator:a8d4770272078ae5a9631707ad5024467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb160aacd5be37d97b58ed2ed4048c68"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb160aacd5be37d97b58ed2ed4048c68">FOEN91</a>: 1</td></tr>
<tr class="separator:abb160aacd5be37d97b58ed2ed4048c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e97b6a09fe2d5922f9a6bace24d0e27"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e97b6a09fe2d5922f9a6bace24d0e27">PINCFG91_b</a></td></tr>
<tr class="separator:a8e97b6a09fe2d5922f9a6bace24d0e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1c3779934c0b4816c66efbb19fa272"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3d1c3779934c0b4816c66efbb19fa272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc41a4312879c76fa430fe5e0771533c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa6bf2068f412ed03da540306016c9e92"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6bf2068f412ed03da540306016c9e92">PINCFG92</a></td></tr>
<tr class="separator:aa6bf2068f412ed03da540306016c9e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae6cdef1c818e1eefe3559dd43d65b2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a54bce4ec79fd89607f4ea1d103960a25"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a54bce4ec79fd89607f4ea1d103960a25">FNCSEL92</a>: 4</td></tr>
<tr class="separator:a54bce4ec79fd89607f4ea1d103960a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b039922dba962d5742cff9c48e0b341"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b039922dba962d5742cff9c48e0b341">INPEN92</a>: 1</td></tr>
<tr class="separator:a7b039922dba962d5742cff9c48e0b341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4d871f14b7efad047326e5637160f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b4d871f14b7efad047326e5637160f9">RDZERO92</a>: 1</td></tr>
<tr class="separator:a8b4d871f14b7efad047326e5637160f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5874520d001344d00c0b14e180d807cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5874520d001344d00c0b14e180d807cc">IRPTEN92</a>: 2</td></tr>
<tr class="separator:a5874520d001344d00c0b14e180d807cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68df19760a29d16b3656a4e0dcf2e2a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a68df19760a29d16b3656a4e0dcf2e2a9">OUTCFG92</a>: 2</td></tr>
<tr class="separator:a68df19760a29d16b3656a4e0dcf2e2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adccf019bb46c15ec368236cb3cebbae9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adccf019bb46c15ec368236cb3cebbae9">DS92</a>: 2</td></tr>
<tr class="separator:adccf019bb46c15ec368236cb3cebbae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abded5ce2ba58b75b4ea05f70aea9429b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abded5ce2ba58b75b4ea05f70aea9429b">SR92</a>: 1</td></tr>
<tr class="separator:abded5ce2ba58b75b4ea05f70aea9429b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65427712e716ecf022f7ee7028974ae6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65427712e716ecf022f7ee7028974ae6">PULLCFG92</a>: 3</td></tr>
<tr class="separator:a65427712e716ecf022f7ee7028974ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d67e61d5f60bc68f489ac5934861357"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d67e61d5f60bc68f489ac5934861357">NCESRC92</a>: 6</td></tr>
<tr class="separator:a6d67e61d5f60bc68f489ac5934861357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162c1e4add3cb703729bc292f49aacc1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a162c1e4add3cb703729bc292f49aacc1">NCEPOL92</a>: 1</td></tr>
<tr class="separator:a162c1e4add3cb703729bc292f49aacc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc411fcec3e9be72ffd4a8107b3519c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc411fcec3e9be72ffd4a8107b3519c8">FIEN92</a>: 1</td></tr>
<tr class="separator:adc411fcec3e9be72ffd4a8107b3519c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d18dea4922123bd7ef5d06eac2ff91"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac9d18dea4922123bd7ef5d06eac2ff91">FOEN92</a>: 1</td></tr>
<tr class="separator:ac9d18dea4922123bd7ef5d06eac2ff91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae6cdef1c818e1eefe3559dd43d65b2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6ae6cdef1c818e1eefe3559dd43d65b2">PINCFG92_b</a></td></tr>
<tr class="separator:a6ae6cdef1c818e1eefe3559dd43d65b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc41a4312879c76fa430fe5e0771533c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abc41a4312879c76fa430fe5e0771533c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177d88b4eee7524e9a8bae5ee2c7b8fe"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac763b641c28fbbccecae577f6684fa64"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac763b641c28fbbccecae577f6684fa64">PINCFG93</a></td></tr>
<tr class="separator:ac763b641c28fbbccecae577f6684fa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9804ae22356a7282ab49df240c5674fd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab0ff5859cec3dd9c99539385ea1f4132"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0ff5859cec3dd9c99539385ea1f4132">FNCSEL93</a>: 4</td></tr>
<tr class="separator:ab0ff5859cec3dd9c99539385ea1f4132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548380680863b743fb4068f3329e5be8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a548380680863b743fb4068f3329e5be8">INPEN93</a>: 1</td></tr>
<tr class="separator:a548380680863b743fb4068f3329e5be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b4d44ac7e59da965d7a6a7a06531bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a83b4d44ac7e59da965d7a6a7a06531bb">RDZERO93</a>: 1</td></tr>
<tr class="separator:a83b4d44ac7e59da965d7a6a7a06531bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552c545d0515ab7fa638a9955951655b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a552c545d0515ab7fa638a9955951655b">IRPTEN93</a>: 2</td></tr>
<tr class="separator:a552c545d0515ab7fa638a9955951655b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e9392d384c4c23e3c9b2d162eddab8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58e9392d384c4c23e3c9b2d162eddab8">OUTCFG93</a>: 2</td></tr>
<tr class="separator:a58e9392d384c4c23e3c9b2d162eddab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c91647f7d9e625739955ea351d57d5a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3c91647f7d9e625739955ea351d57d5a">DS93</a>: 2</td></tr>
<tr class="separator:a3c91647f7d9e625739955ea351d57d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c4a453315da481f0bf99811c85a59a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4c4a453315da481f0bf99811c85a59a">SR93</a>: 1</td></tr>
<tr class="separator:ab4c4a453315da481f0bf99811c85a59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941654db20b02c3d1450a86bed7d87c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a941654db20b02c3d1450a86bed7d87c6">PULLCFG93</a>: 3</td></tr>
<tr class="separator:a941654db20b02c3d1450a86bed7d87c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7f0fa4a0301d7bd61737ffc8c29887"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2c7f0fa4a0301d7bd61737ffc8c29887">NCESRC93</a>: 6</td></tr>
<tr class="separator:a2c7f0fa4a0301d7bd61737ffc8c29887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32d864f65d81fc928b33b7afbdc2587"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af32d864f65d81fc928b33b7afbdc2587">NCEPOL93</a>: 1</td></tr>
<tr class="separator:af32d864f65d81fc928b33b7afbdc2587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec331730674735d9b1fd1176b74984f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abec331730674735d9b1fd1176b74984f">FIEN93</a>: 1</td></tr>
<tr class="separator:abec331730674735d9b1fd1176b74984f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c9332043def0df340213aaa83b9bf84"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5c9332043def0df340213aaa83b9bf84">FOEN93</a>: 1</td></tr>
<tr class="separator:a5c9332043def0df340213aaa83b9bf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9804ae22356a7282ab49df240c5674fd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9804ae22356a7282ab49df240c5674fd">PINCFG93_b</a></td></tr>
<tr class="separator:a9804ae22356a7282ab49df240c5674fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177d88b4eee7524e9a8bae5ee2c7b8fe"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a177d88b4eee7524e9a8bae5ee2c7b8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd01eccd2d06b16b6654d098b704d3b4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ade71862df760bce652d714749b781d01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade71862df760bce652d714749b781d01">PINCFG94</a></td></tr>
<tr class="separator:ade71862df760bce652d714749b781d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa77072f16b668cb0ec2b78a04db9c4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a238b408b69e3d477f50039eaa436bd26"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a238b408b69e3d477f50039eaa436bd26">FNCSEL94</a>: 4</td></tr>
<tr class="separator:a238b408b69e3d477f50039eaa436bd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26cc837a1c96a1b579ab9655fb18cf2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac26cc837a1c96a1b579ab9655fb18cf2">INPEN94</a>: 1</td></tr>
<tr class="separator:ac26cc837a1c96a1b579ab9655fb18cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5d1112cd1f4fcd6f64adf277972ec9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3c5d1112cd1f4fcd6f64adf277972ec9">RDZERO94</a>: 1</td></tr>
<tr class="separator:a3c5d1112cd1f4fcd6f64adf277972ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c54e113f2cc23764c375d0627600a59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c54e113f2cc23764c375d0627600a59">IRPTEN94</a>: 2</td></tr>
<tr class="separator:a7c54e113f2cc23764c375d0627600a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b625fc1e2b6fdfbb7aedb8b8e69d407"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b625fc1e2b6fdfbb7aedb8b8e69d407">OUTCFG94</a>: 2</td></tr>
<tr class="separator:a1b625fc1e2b6fdfbb7aedb8b8e69d407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2d8d15633480209b76ea39ddf6cfda"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aff2d8d15633480209b76ea39ddf6cfda">DS94</a>: 2</td></tr>
<tr class="separator:aff2d8d15633480209b76ea39ddf6cfda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2664edee05795ade4e5fdd00954c167"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad2664edee05795ade4e5fdd00954c167">SR94</a>: 1</td></tr>
<tr class="separator:ad2664edee05795ade4e5fdd00954c167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad437993289cef4a6818e7acf3f07a42f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad437993289cef4a6818e7acf3f07a42f">PULLCFG94</a>: 3</td></tr>
<tr class="separator:ad437993289cef4a6818e7acf3f07a42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ea8da62a9afbc8196868d0557648a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a24ea8da62a9afbc8196868d0557648a0">NCESRC94</a>: 6</td></tr>
<tr class="separator:a24ea8da62a9afbc8196868d0557648a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bc613fcabffb277e30d89f757dac7b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a54bc613fcabffb277e30d89f757dac7b">NCEPOL94</a>: 1</td></tr>
<tr class="separator:a54bc613fcabffb277e30d89f757dac7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18cda38c2e53782cea943579379e6b3f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18cda38c2e53782cea943579379e6b3f">FIEN94</a>: 1</td></tr>
<tr class="separator:a18cda38c2e53782cea943579379e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67925d51df2b2c05c2f4f081bcfda3ee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a67925d51df2b2c05c2f4f081bcfda3ee">FOEN94</a>: 1</td></tr>
<tr class="separator:a67925d51df2b2c05c2f4f081bcfda3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa77072f16b668cb0ec2b78a04db9c4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6aa77072f16b668cb0ec2b78a04db9c4">PINCFG94_b</a></td></tr>
<tr class="separator:a6aa77072f16b668cb0ec2b78a04db9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd01eccd2d06b16b6654d098b704d3b4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abd01eccd2d06b16b6654d098b704d3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7334fb2f6bec64ecef5b4cda8603c735"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae86fbc6b5429a371130a42fbab03048f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae86fbc6b5429a371130a42fbab03048f">PINCFG95</a></td></tr>
<tr class="separator:ae86fbc6b5429a371130a42fbab03048f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffe8a4127a6b84905be3cd3194c9ea1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0a415b2863af613bf8586c8f053eab2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0a415b2863af613bf8586c8f053eab2b">FNCSEL95</a>: 4</td></tr>
<tr class="separator:a0a415b2863af613bf8586c8f053eab2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3c929869243bbb27fd123eb1f31516"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abf3c929869243bbb27fd123eb1f31516">INPEN95</a>: 1</td></tr>
<tr class="separator:abf3c929869243bbb27fd123eb1f31516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88516631f83a9619d0ddd4bc0851a2e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88516631f83a9619d0ddd4bc0851a2e5">RDZERO95</a>: 1</td></tr>
<tr class="separator:a88516631f83a9619d0ddd4bc0851a2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa887ac858043dd53d7d03f5694137a09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa887ac858043dd53d7d03f5694137a09">IRPTEN95</a>: 2</td></tr>
<tr class="separator:aa887ac858043dd53d7d03f5694137a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d750b68152853c5e5b3558dfcdc6168"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0d750b68152853c5e5b3558dfcdc6168">OUTCFG95</a>: 2</td></tr>
<tr class="separator:a0d750b68152853c5e5b3558dfcdc6168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39daec62dd486988cb42d4da2f3e7ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa39daec62dd486988cb42d4da2f3e7ca">DS95</a>: 2</td></tr>
<tr class="separator:aa39daec62dd486988cb42d4da2f3e7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cac0da627a13f7f337ed91caf9cf08f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0cac0da627a13f7f337ed91caf9cf08f">SR95</a>: 1</td></tr>
<tr class="separator:a0cac0da627a13f7f337ed91caf9cf08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dbab2cffea51b42ed08c00fd8bd5d0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8dbab2cffea51b42ed08c00fd8bd5d0a">PULLCFG95</a>: 3</td></tr>
<tr class="separator:a8dbab2cffea51b42ed08c00fd8bd5d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f390b43e9e63bfa1d9c7e7016d85220"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f390b43e9e63bfa1d9c7e7016d85220">NCESRC95</a>: 6</td></tr>
<tr class="separator:a1f390b43e9e63bfa1d9c7e7016d85220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90feb4b92c3db355d3fb3835d5df74d2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90feb4b92c3db355d3fb3835d5df74d2">NCEPOL95</a>: 1</td></tr>
<tr class="separator:a90feb4b92c3db355d3fb3835d5df74d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42c30ffe2e37165d3142210eae51822"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af42c30ffe2e37165d3142210eae51822">FIEN95</a>: 1</td></tr>
<tr class="separator:af42c30ffe2e37165d3142210eae51822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d4635932bc1e88bc0ee7c7d015433f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56d4635932bc1e88bc0ee7c7d015433f">FOEN95</a>: 1</td></tr>
<tr class="separator:a56d4635932bc1e88bc0ee7c7d015433f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffe8a4127a6b84905be3cd3194c9ea1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abffe8a4127a6b84905be3cd3194c9ea1">PINCFG95_b</a></td></tr>
<tr class="separator:abffe8a4127a6b84905be3cd3194c9ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7334fb2f6bec64ecef5b4cda8603c735"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7334fb2f6bec64ecef5b4cda8603c735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d863d96198e6636a46c268d647c2834"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2de3b00e9b0b6269bb253eebf772651d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2de3b00e9b0b6269bb253eebf772651d">PINCFG96</a></td></tr>
<tr class="separator:a2de3b00e9b0b6269bb253eebf772651d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a869b705c61ab0c47feac0b8ba40c3483"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac70db4558d160d294f742ecdd08b8df6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac70db4558d160d294f742ecdd08b8df6">FNCSEL96</a>: 4</td></tr>
<tr class="separator:ac70db4558d160d294f742ecdd08b8df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f8f2f64f62ac74640405b3133ea810"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a68f8f2f64f62ac74640405b3133ea810">INPEN96</a>: 1</td></tr>
<tr class="separator:a68f8f2f64f62ac74640405b3133ea810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65fb5c4b70fec31e213fbbcc829ba0e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65fb5c4b70fec31e213fbbcc829ba0e3">RDZERO96</a>: 1</td></tr>
<tr class="separator:a65fb5c4b70fec31e213fbbcc829ba0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe33f85b470c4abfb32de61663ff9d10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe33f85b470c4abfb32de61663ff9d10">IRPTEN96</a>: 2</td></tr>
<tr class="separator:afe33f85b470c4abfb32de61663ff9d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b29498815036675da74b274d96954d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2b29498815036675da74b274d96954d3">OUTCFG96</a>: 2</td></tr>
<tr class="separator:a2b29498815036675da74b274d96954d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4131a2af6802b60d6e2a81acc532996"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4131a2af6802b60d6e2a81acc532996">DS96</a>: 2</td></tr>
<tr class="separator:aa4131a2af6802b60d6e2a81acc532996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4865386c9afffa934532347113651697"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4865386c9afffa934532347113651697">SR96</a>: 1</td></tr>
<tr class="separator:a4865386c9afffa934532347113651697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97f154c93103870030bbff600301d24"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab97f154c93103870030bbff600301d24">PULLCFG96</a>: 3</td></tr>
<tr class="separator:ab97f154c93103870030bbff600301d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8052312837b9ee1c420588712800048e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8052312837b9ee1c420588712800048e">NCESRC96</a>: 6</td></tr>
<tr class="separator:a8052312837b9ee1c420588712800048e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7eb1b1a76fe6c8ea1aa13f9b51882b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7f7eb1b1a76fe6c8ea1aa13f9b51882b">NCEPOL96</a>: 1</td></tr>
<tr class="separator:a7f7eb1b1a76fe6c8ea1aa13f9b51882b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f68c480c4f15a9e974d8cb5c718fbf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad9f68c480c4f15a9e974d8cb5c718fbf">FIEN96</a>: 1</td></tr>
<tr class="separator:ad9f68c480c4f15a9e974d8cb5c718fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab400d8ea46d0f469ae57e9684ab9fab3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab400d8ea46d0f469ae57e9684ab9fab3">FOEN96</a>: 1</td></tr>
<tr class="separator:ab400d8ea46d0f469ae57e9684ab9fab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a869b705c61ab0c47feac0b8ba40c3483"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a869b705c61ab0c47feac0b8ba40c3483">PINCFG96_b</a></td></tr>
<tr class="separator:a869b705c61ab0c47feac0b8ba40c3483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d863d96198e6636a46c268d647c2834"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d863d96198e6636a46c268d647c2834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a1812bc0b6e5d009ea9fe9a6047af9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a158e57d83f042cc53c0498da93131009"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a158e57d83f042cc53c0498da93131009">PINCFG97</a></td></tr>
<tr class="separator:a158e57d83f042cc53c0498da93131009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f5f77b70ccf606d4273a45161a7d24"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a68bf63cd3ccf6dd85380c9976e83db73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a68bf63cd3ccf6dd85380c9976e83db73">FNCSEL97</a>: 4</td></tr>
<tr class="separator:a68bf63cd3ccf6dd85380c9976e83db73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06f2d92cdfd43cd8a2f69ac6925a8c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab06f2d92cdfd43cd8a2f69ac6925a8c2">INPEN97</a>: 1</td></tr>
<tr class="separator:ab06f2d92cdfd43cd8a2f69ac6925a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4e3dff3070d7f88da9dbd08066e87a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abd4e3dff3070d7f88da9dbd08066e87a">RDZERO97</a>: 1</td></tr>
<tr class="separator:abd4e3dff3070d7f88da9dbd08066e87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf3313066e204aae180ec0529674521"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addf3313066e204aae180ec0529674521">IRPTEN97</a>: 2</td></tr>
<tr class="separator:addf3313066e204aae180ec0529674521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80cb5fc07807e8d934fe779ea7aae356"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a80cb5fc07807e8d934fe779ea7aae356">OUTCFG97</a>: 2</td></tr>
<tr class="separator:a80cb5fc07807e8d934fe779ea7aae356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5622fd50c95fb0d1efc32ccd3bbb6918"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5622fd50c95fb0d1efc32ccd3bbb6918">DS97</a>: 2</td></tr>
<tr class="separator:a5622fd50c95fb0d1efc32ccd3bbb6918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab21be137c2f3c37a02f751b97997e17b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab21be137c2f3c37a02f751b97997e17b">SR97</a>: 1</td></tr>
<tr class="separator:ab21be137c2f3c37a02f751b97997e17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe326b898272a536983fc2ca4ef01407"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abe326b898272a536983fc2ca4ef01407">PULLCFG97</a>: 3</td></tr>
<tr class="separator:abe326b898272a536983fc2ca4ef01407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20181016ca20cd85a78e5606d4106c6b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20181016ca20cd85a78e5606d4106c6b">NCESRC97</a>: 6</td></tr>
<tr class="separator:a20181016ca20cd85a78e5606d4106c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef5654193656cc76cd93932b32ea1b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ef5654193656cc76cd93932b32ea1b7">NCEPOL97</a>: 1</td></tr>
<tr class="separator:a3ef5654193656cc76cd93932b32ea1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e7088f6368cb3af36a347440fabcfec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e7088f6368cb3af36a347440fabcfec">FIEN97</a>: 1</td></tr>
<tr class="separator:a5e7088f6368cb3af36a347440fabcfec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c68ccc803de4ab311920961c5f0f79d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c68ccc803de4ab311920961c5f0f79d">FOEN97</a>: 1</td></tr>
<tr class="separator:a7c68ccc803de4ab311920961c5f0f79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f5f77b70ccf606d4273a45161a7d24"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90f5f77b70ccf606d4273a45161a7d24">PINCFG97_b</a></td></tr>
<tr class="separator:a90f5f77b70ccf606d4273a45161a7d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a1812bc0b6e5d009ea9fe9a6047af9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a49a1812bc0b6e5d009ea9fe9a6047af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5660c2e151c9bc8e479ed718122ead"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aeeae1ac0a47ea0e64bd2674ae828b220"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeeae1ac0a47ea0e64bd2674ae828b220">PINCFG98</a></td></tr>
<tr class="separator:aeeae1ac0a47ea0e64bd2674ae828b220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a225e8dd9fa8d3fe069080f77281e8e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad7e4868578410252f0758c3248b308a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad7e4868578410252f0758c3248b308a7">FNCSEL98</a>: 4</td></tr>
<tr class="separator:ad7e4868578410252f0758c3248b308a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af637a6a5cf7e9c5ca0819b45c03e8e64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af637a6a5cf7e9c5ca0819b45c03e8e64">INPEN98</a>: 1</td></tr>
<tr class="separator:af637a6a5cf7e9c5ca0819b45c03e8e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602935c8668f7433e8a847a36327fc39"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a602935c8668f7433e8a847a36327fc39">RDZERO98</a>: 1</td></tr>
<tr class="separator:a602935c8668f7433e8a847a36327fc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dcabda8701f0f8198c7582a2dd334e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dcabda8701f0f8198c7582a2dd334e0">IRPTEN98</a>: 2</td></tr>
<tr class="separator:a6dcabda8701f0f8198c7582a2dd334e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c41cc9aa9152576e45cfad702a379f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1c41cc9aa9152576e45cfad702a379f3">OUTCFG98</a>: 2</td></tr>
<tr class="separator:a1c41cc9aa9152576e45cfad702a379f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94919f84050a08233f75289bb2040d60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a94919f84050a08233f75289bb2040d60">DS98</a>: 2</td></tr>
<tr class="separator:a94919f84050a08233f75289bb2040d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4eca732c0207010135aee870fc6404"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aee4eca732c0207010135aee870fc6404">SR98</a>: 1</td></tr>
<tr class="separator:aee4eca732c0207010135aee870fc6404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd2fbb900658ee5e1d74eb88a268e85"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adcd2fbb900658ee5e1d74eb88a268e85">PULLCFG98</a>: 3</td></tr>
<tr class="separator:adcd2fbb900658ee5e1d74eb88a268e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d2c147c78f53c653d32847d512a00b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af5d2c147c78f53c653d32847d512a00b">NCESRC98</a>: 6</td></tr>
<tr class="separator:af5d2c147c78f53c653d32847d512a00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41ed2b131c87a7de53e2b2010dfdc36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae41ed2b131c87a7de53e2b2010dfdc36">NCEPOL98</a>: 1</td></tr>
<tr class="separator:ae41ed2b131c87a7de53e2b2010dfdc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceaced6888ab8a3f114fc12079bb2b8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aceaced6888ab8a3f114fc12079bb2b8e">FIEN98</a>: 1</td></tr>
<tr class="separator:aceaced6888ab8a3f114fc12079bb2b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb326648fdd2696e2ae6b0eaa279773a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb326648fdd2696e2ae6b0eaa279773a">FOEN98</a>: 1</td></tr>
<tr class="separator:adb326648fdd2696e2ae6b0eaa279773a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a225e8dd9fa8d3fe069080f77281e8e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0a225e8dd9fa8d3fe069080f77281e8e">PINCFG98_b</a></td></tr>
<tr class="separator:a0a225e8dd9fa8d3fe069080f77281e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5660c2e151c9bc8e479ed718122ead"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5c5660c2e151c9bc8e479ed718122ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc623db20e9eda4eda9f27e2486db335"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aecb21175c76734738ad75e20081b55a0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aecb21175c76734738ad75e20081b55a0">PINCFG99</a></td></tr>
<tr class="separator:aecb21175c76734738ad75e20081b55a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a21f826a091ee9d1281885f4cd1e3ef"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a29bf5a18e480b3b5d49cbd50f5d54e98"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a29bf5a18e480b3b5d49cbd50f5d54e98">FNCSEL99</a>: 4</td></tr>
<tr class="separator:a29bf5a18e480b3b5d49cbd50f5d54e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d26f5aa478690b846822aafc7d9585"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa2d26f5aa478690b846822aafc7d9585">INPEN99</a>: 1</td></tr>
<tr class="separator:aa2d26f5aa478690b846822aafc7d9585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f6f77d60046cd7a0ec3054e8978e7c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a64f6f77d60046cd7a0ec3054e8978e7c">RDZERO99</a>: 1</td></tr>
<tr class="separator:a64f6f77d60046cd7a0ec3054e8978e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3314e77504c66648b6ac0105686d89d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3314e77504c66648b6ac0105686d89d4">IRPTEN99</a>: 2</td></tr>
<tr class="separator:a3314e77504c66648b6ac0105686d89d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36637e5fc521a1bebde8fa5b2c0ed025"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a36637e5fc521a1bebde8fa5b2c0ed025">OUTCFG99</a>: 2</td></tr>
<tr class="separator:a36637e5fc521a1bebde8fa5b2c0ed025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a4a6f10c0030e65404b9d9a9935a1d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a4a6f10c0030e65404b9d9a9935a1d1">DS99</a>: 2</td></tr>
<tr class="separator:a1a4a6f10c0030e65404b9d9a9935a1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d6402df750f077876c85dd8e30a651"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa8d6402df750f077876c85dd8e30a651">SR99</a>: 1</td></tr>
<tr class="separator:aa8d6402df750f077876c85dd8e30a651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7770c356af13bec0ca7a2786b1d70c6b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7770c356af13bec0ca7a2786b1d70c6b">PULLCFG99</a>: 3</td></tr>
<tr class="separator:a7770c356af13bec0ca7a2786b1d70c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a752ae1d0d4d7be720d857835484e79d2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a752ae1d0d4d7be720d857835484e79d2">NCESRC99</a>: 6</td></tr>
<tr class="separator:a752ae1d0d4d7be720d857835484e79d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8485de802979e25bc6d268be07e50d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae8485de802979e25bc6d268be07e50d9">NCEPOL99</a>: 1</td></tr>
<tr class="separator:ae8485de802979e25bc6d268be07e50d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e6e9880f5f2ce6655738d8c9ca5a62"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a55e6e9880f5f2ce6655738d8c9ca5a62">FIEN99</a>: 1</td></tr>
<tr class="separator:a55e6e9880f5f2ce6655738d8c9ca5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db0b557f9d2723309f0dc9bf2622b61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4db0b557f9d2723309f0dc9bf2622b61">FOEN99</a>: 1</td></tr>
<tr class="separator:a4db0b557f9d2723309f0dc9bf2622b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a21f826a091ee9d1281885f4cd1e3ef"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a21f826a091ee9d1281885f4cd1e3ef">PINCFG99_b</a></td></tr>
<tr class="separator:a3a21f826a091ee9d1281885f4cd1e3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc623db20e9eda4eda9f27e2486db335"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afc623db20e9eda4eda9f27e2486db335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ceb77c57769c1fdef454b4b574a3a20"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acc6ec4361e7620a72b9a85374133ec7e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acc6ec4361e7620a72b9a85374133ec7e">PINCFG100</a></td></tr>
<tr class="separator:acc6ec4361e7620a72b9a85374133ec7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e86bb1e9360607b17776355f3cffd9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae7d66204e14daa8e4e1a072855d4563a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7d66204e14daa8e4e1a072855d4563a">FNCSEL100</a>: 4</td></tr>
<tr class="separator:ae7d66204e14daa8e4e1a072855d4563a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69fe7ce3b6aeda6341b81f505db1b4e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69fe7ce3b6aeda6341b81f505db1b4e8">INPEN100</a>: 1</td></tr>
<tr class="separator:a69fe7ce3b6aeda6341b81f505db1b4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05b8821a746ce73874a2e334f213e46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad05b8821a746ce73874a2e334f213e46">RDZERO100</a>: 1</td></tr>
<tr class="separator:ad05b8821a746ce73874a2e334f213e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eb11e12f58287b85f8c358a4762d22"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58eb11e12f58287b85f8c358a4762d22">IRPTEN100</a>: 2</td></tr>
<tr class="separator:a58eb11e12f58287b85f8c358a4762d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ed18314ffc4efe8a906c5b47c1e075"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae3ed18314ffc4efe8a906c5b47c1e075">OUTCFG100</a>: 2</td></tr>
<tr class="separator:ae3ed18314ffc4efe8a906c5b47c1e075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea92624e311dfbf57fb64ffb6ba2d50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8ea92624e311dfbf57fb64ffb6ba2d50">DS100</a>: 2</td></tr>
<tr class="separator:a8ea92624e311dfbf57fb64ffb6ba2d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25777f3bb51ecd496e932c8cba858c1f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25777f3bb51ecd496e932c8cba858c1f">SR100</a>: 1</td></tr>
<tr class="separator:a25777f3bb51ecd496e932c8cba858c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28581199755feb997972d15baea17d63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a28581199755feb997972d15baea17d63">PULLCFG100</a>: 3</td></tr>
<tr class="separator:a28581199755feb997972d15baea17d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af4f2fb19e5d97f92460d920aab2ef6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9af4f2fb19e5d97f92460d920aab2ef6">NCESRC100</a>: 6</td></tr>
<tr class="separator:a9af4f2fb19e5d97f92460d920aab2ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ae668c2906d7a6c9a8452aba459c47"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47ae668c2906d7a6c9a8452aba459c47">NCEPOL100</a>: 1</td></tr>
<tr class="separator:a47ae668c2906d7a6c9a8452aba459c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7839734d1fecc1985c80be32c2f90d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7839734d1fecc1985c80be32c2f90d0">FIEN100</a>: 1</td></tr>
<tr class="separator:aa7839734d1fecc1985c80be32c2f90d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa247500203f162207ddf4020764755c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa247500203f162207ddf4020764755c6">FOEN100</a>: 1</td></tr>
<tr class="separator:aa247500203f162207ddf4020764755c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e86bb1e9360607b17776355f3cffd9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a85e86bb1e9360607b17776355f3cffd9">PINCFG100_b</a></td></tr>
<tr class="separator:a85e86bb1e9360607b17776355f3cffd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ceb77c57769c1fdef454b4b574a3a20"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5ceb77c57769c1fdef454b4b574a3a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4f1e80cc41fe2b71bc2ad639de090d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a22cd14659b6065deeb934c57cd7d9b9b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a22cd14659b6065deeb934c57cd7d9b9b">PINCFG101</a></td></tr>
<tr class="separator:a22cd14659b6065deeb934c57cd7d9b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9c4a5ffc0e5cdef95fb2face4a5f7c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab65adc61c390265acaf74d2cb80214fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab65adc61c390265acaf74d2cb80214fc">FNCSEL101</a>: 4</td></tr>
<tr class="separator:ab65adc61c390265acaf74d2cb80214fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54659489ab1ed14746eaaf8311ffcb34"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a54659489ab1ed14746eaaf8311ffcb34">INPEN101</a>: 1</td></tr>
<tr class="separator:a54659489ab1ed14746eaaf8311ffcb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f71a6781b1ec37f6c00a877510883bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f71a6781b1ec37f6c00a877510883bd">RDZERO101</a>: 1</td></tr>
<tr class="separator:a0f71a6781b1ec37f6c00a877510883bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a2bf6714f3d34d930be0d776498278"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab6a2bf6714f3d34d930be0d776498278">IRPTEN101</a>: 2</td></tr>
<tr class="separator:ab6a2bf6714f3d34d930be0d776498278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0234305663628502caebe89096bf803e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0234305663628502caebe89096bf803e">OUTCFG101</a>: 2</td></tr>
<tr class="separator:a0234305663628502caebe89096bf803e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a566c70b6808ede857f924c7377e23c88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a566c70b6808ede857f924c7377e23c88">DS101</a>: 2</td></tr>
<tr class="separator:a566c70b6808ede857f924c7377e23c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1483c88bab81cd8a8f3365e00e7279"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d1483c88bab81cd8a8f3365e00e7279">SR101</a>: 1</td></tr>
<tr class="separator:a3d1483c88bab81cd8a8f3365e00e7279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13494f6b444da552dcf757554d5c2ac6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13494f6b444da552dcf757554d5c2ac6">PULLCFG101</a>: 3</td></tr>
<tr class="separator:a13494f6b444da552dcf757554d5c2ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f2095cd07fa9c65968a5451d8c8e2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48f2095cd07fa9c65968a5451d8c8e2b">NCESRC101</a>: 6</td></tr>
<tr class="separator:a48f2095cd07fa9c65968a5451d8c8e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a834fc83f58384af0d10ba4c9e5359435"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a834fc83f58384af0d10ba4c9e5359435">NCEPOL101</a>: 1</td></tr>
<tr class="separator:a834fc83f58384af0d10ba4c9e5359435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9510dd2bf5fba46ae15044ab358b63b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9510dd2bf5fba46ae15044ab358b63b1">FIEN101</a>: 1</td></tr>
<tr class="separator:a9510dd2bf5fba46ae15044ab358b63b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf944c2faec72f4e10865249c4c8a2a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acdf944c2faec72f4e10865249c4c8a2a">FOEN101</a>: 1</td></tr>
<tr class="separator:acdf944c2faec72f4e10865249c4c8a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9c4a5ffc0e5cdef95fb2face4a5f7c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d9c4a5ffc0e5cdef95fb2face4a5f7c">PINCFG101_b</a></td></tr>
<tr class="separator:a3d9c4a5ffc0e5cdef95fb2face4a5f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4f1e80cc41fe2b71bc2ad639de090d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6d4f1e80cc41fe2b71bc2ad639de090d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f56096ae3bb93edc1257b2e401ef7a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9f37314c01c40ab3626192da084f7f96"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9f37314c01c40ab3626192da084f7f96">PINCFG102</a></td></tr>
<tr class="separator:a9f37314c01c40ab3626192da084f7f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc72286014cb5b332a529b6c68c3f02d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab95da171ab25a12fa6d150d9914bfe65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab95da171ab25a12fa6d150d9914bfe65">FNCSEL102</a>: 4</td></tr>
<tr class="separator:ab95da171ab25a12fa6d150d9914bfe65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a778d669b96e9d9e07b3f4f729917b5d2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a778d669b96e9d9e07b3f4f729917b5d2">INPEN102</a>: 1</td></tr>
<tr class="separator:a778d669b96e9d9e07b3f4f729917b5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19eb07d4e0c8ee4b91cb235bd1d4e74d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a19eb07d4e0c8ee4b91cb235bd1d4e74d">RDZERO102</a>: 1</td></tr>
<tr class="separator:a19eb07d4e0c8ee4b91cb235bd1d4e74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4519c44f28a48eb98907d74614ff8cc6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4519c44f28a48eb98907d74614ff8cc6">IRPTEN102</a>: 2</td></tr>
<tr class="separator:a4519c44f28a48eb98907d74614ff8cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8ca8532c28120295b1fd50bc912bd6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c8ca8532c28120295b1fd50bc912bd6">OUTCFG102</a>: 2</td></tr>
<tr class="separator:a7c8ca8532c28120295b1fd50bc912bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94be0ff436db03b7f9fc714966f5f346"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a94be0ff436db03b7f9fc714966f5f346">DS102</a>: 2</td></tr>
<tr class="separator:a94be0ff436db03b7f9fc714966f5f346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0fcf8b1359d0ff477365cc753239d7a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0fcf8b1359d0ff477365cc753239d7a">SR102</a>: 1</td></tr>
<tr class="separator:ab0fcf8b1359d0ff477365cc753239d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04c22b5cb347704dfce9bace608653a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad04c22b5cb347704dfce9bace608653a">PULLCFG102</a>: 3</td></tr>
<tr class="separator:ad04c22b5cb347704dfce9bace608653a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4e4a4946dee39107146312f0a395d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a4e4a4946dee39107146312f0a395d3">NCESRC102</a>: 6</td></tr>
<tr class="separator:a8a4e4a4946dee39107146312f0a395d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ecac6c40f61060652f55e986b423d8d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7ecac6c40f61060652f55e986b423d8d">NCEPOL102</a>: 1</td></tr>
<tr class="separator:a7ecac6c40f61060652f55e986b423d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7c1f6bea7af3835e58f39c2ddd24ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d7c1f6bea7af3835e58f39c2ddd24ff">FIEN102</a>: 1</td></tr>
<tr class="separator:a5d7c1f6bea7af3835e58f39c2ddd24ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e12344e067933f3c0f93bf811913f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8e12344e067933f3c0f93bf811913f5">FOEN102</a>: 1</td></tr>
<tr class="separator:ad8e12344e067933f3c0f93bf811913f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc72286014cb5b332a529b6c68c3f02d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abc72286014cb5b332a529b6c68c3f02d">PINCFG102_b</a></td></tr>
<tr class="separator:abc72286014cb5b332a529b6c68c3f02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f56096ae3bb93edc1257b2e401ef7a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a81f56096ae3bb93edc1257b2e401ef7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760b7eff2b91f330275dada15a90369c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad02c213e3a2f05b0448bfac2aed6b25b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad02c213e3a2f05b0448bfac2aed6b25b">PINCFG103</a></td></tr>
<tr class="separator:ad02c213e3a2f05b0448bfac2aed6b25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e622955e376ac9f19e381d206b382f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a56ce4e64ef805a13c78460eb1936b79e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56ce4e64ef805a13c78460eb1936b79e">FNCSEL103</a>: 4</td></tr>
<tr class="separator:a56ce4e64ef805a13c78460eb1936b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895c8868f6994edd6696af65e17401b9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a895c8868f6994edd6696af65e17401b9">INPEN103</a>: 1</td></tr>
<tr class="separator:a895c8868f6994edd6696af65e17401b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a78dc3072751452dc1b32d57c31495f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0a78dc3072751452dc1b32d57c31495f">RDZERO103</a>: 1</td></tr>
<tr class="separator:a0a78dc3072751452dc1b32d57c31495f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f79052370db88e3fcc6097d2d227a5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7f79052370db88e3fcc6097d2d227a5d">IRPTEN103</a>: 2</td></tr>
<tr class="separator:a7f79052370db88e3fcc6097d2d227a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec8b61615f48730d97f847ff94cf02b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8ec8b61615f48730d97f847ff94cf02b">OUTCFG103</a>: 2</td></tr>
<tr class="separator:a8ec8b61615f48730d97f847ff94cf02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0e18357316f056819e024f4c48d439"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c0e18357316f056819e024f4c48d439">DS103</a>: 2</td></tr>
<tr class="separator:a7c0e18357316f056819e024f4c48d439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a182dabc7694988c038cce7261924fc4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a182dabc7694988c038cce7261924fc4f">SR103</a>: 1</td></tr>
<tr class="separator:a182dabc7694988c038cce7261924fc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5f6838b93e78a5125ccb7c162206cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac5f6838b93e78a5125ccb7c162206cb">PULLCFG103</a>: 3</td></tr>
<tr class="separator:aac5f6838b93e78a5125ccb7c162206cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2222386dc49ed3a35318fc1ead5a1342"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2222386dc49ed3a35318fc1ead5a1342">NCESRC103</a>: 6</td></tr>
<tr class="separator:a2222386dc49ed3a35318fc1ead5a1342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9eafde6e9218f04600e84d30962623"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2d9eafde6e9218f04600e84d30962623">NCEPOL103</a>: 1</td></tr>
<tr class="separator:a2d9eafde6e9218f04600e84d30962623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b5fd84a24ab3e8408371c99e049e77b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9b5fd84a24ab3e8408371c99e049e77b">FIEN103</a>: 1</td></tr>
<tr class="separator:a9b5fd84a24ab3e8408371c99e049e77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c08c0b505d89df370b58c83a39d7947"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c08c0b505d89df370b58c83a39d7947">FOEN103</a>: 1</td></tr>
<tr class="separator:a0c08c0b505d89df370b58c83a39d7947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e622955e376ac9f19e381d206b382f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6e622955e376ac9f19e381d206b382f">PINCFG103_b</a></td></tr>
<tr class="separator:aa6e622955e376ac9f19e381d206b382f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760b7eff2b91f330275dada15a90369c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a760b7eff2b91f330275dada15a90369c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324204ec3b0c5a857672d6b7c729f92f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5c1c9b66a20ee90e37eaf9644fcae418"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5c1c9b66a20ee90e37eaf9644fcae418">PINCFG104</a></td></tr>
<tr class="separator:a5c1c9b66a20ee90e37eaf9644fcae418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81478c7ccfcc16bb64d90f9385cfd151"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8729df8176996100b4fc4c6da96116b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8729df8176996100b4fc4c6da96116b3">FNCSEL104</a>: 4</td></tr>
<tr class="separator:a8729df8176996100b4fc4c6da96116b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab135245991ac5278e73b27abc1a1a78a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab135245991ac5278e73b27abc1a1a78a">INPEN104</a>: 1</td></tr>
<tr class="separator:ab135245991ac5278e73b27abc1a1a78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cfb208d056541798981877251de55a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62cfb208d056541798981877251de55a">RDZERO104</a>: 1</td></tr>
<tr class="separator:a62cfb208d056541798981877251de55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197a0a491d7d968f21c4152e747fcf02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a197a0a491d7d968f21c4152e747fcf02">IRPTEN104</a>: 2</td></tr>
<tr class="separator:a197a0a491d7d968f21c4152e747fcf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f97272f56dd68e281c9859c722655e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a57f97272f56dd68e281c9859c722655e">OUTCFG104</a>: 2</td></tr>
<tr class="separator:a57f97272f56dd68e281c9859c722655e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dec9e913f37f9367823acb9a9ce6974"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dec9e913f37f9367823acb9a9ce6974">DS104</a>: 2</td></tr>
<tr class="separator:a6dec9e913f37f9367823acb9a9ce6974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b2a76e7392556481171656851fec81"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a06b2a76e7392556481171656851fec81">SR104</a>: 1</td></tr>
<tr class="separator:a06b2a76e7392556481171656851fec81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc53d4293396372ab968fa18dc71fde2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc53d4293396372ab968fa18dc71fde2">PULLCFG104</a>: 3</td></tr>
<tr class="separator:adc53d4293396372ab968fa18dc71fde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f55571d04df6c826439ded7d536693"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a21f55571d04df6c826439ded7d536693">NCESRC104</a>: 6</td></tr>
<tr class="separator:a21f55571d04df6c826439ded7d536693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e6519ed34ea64c3d32f315ec67c1bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a71e6519ed34ea64c3d32f315ec67c1bb">NCEPOL104</a>: 1</td></tr>
<tr class="separator:a71e6519ed34ea64c3d32f315ec67c1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c615aa1b6ef8cf2e5a9410c6a5572a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a55c615aa1b6ef8cf2e5a9410c6a5572a">FIEN104</a>: 1</td></tr>
<tr class="separator:a55c615aa1b6ef8cf2e5a9410c6a5572a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6de3b9b6f9501d63ab9e7a1aa6abe19"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6de3b9b6f9501d63ab9e7a1aa6abe19">FOEN104</a>: 1</td></tr>
<tr class="separator:ae6de3b9b6f9501d63ab9e7a1aa6abe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81478c7ccfcc16bb64d90f9385cfd151"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81478c7ccfcc16bb64d90f9385cfd151">PINCFG104_b</a></td></tr>
<tr class="separator:a81478c7ccfcc16bb64d90f9385cfd151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324204ec3b0c5a857672d6b7c729f92f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a324204ec3b0c5a857672d6b7c729f92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ac36758f692d814b432630eeb0d59f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a62759e5dcc52ae3a335c592f4a889579"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62759e5dcc52ae3a335c592f4a889579">PINCFG105</a></td></tr>
<tr class="separator:a62759e5dcc52ae3a335c592f4a889579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d083f816fb633c842d730973d97962"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acc3f9d56d82074ce3e102797e1bfd288"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acc3f9d56d82074ce3e102797e1bfd288">FNCSEL105</a>: 4</td></tr>
<tr class="separator:acc3f9d56d82074ce3e102797e1bfd288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c48366234940104367288f4be18c8a5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c48366234940104367288f4be18c8a5">INPEN105</a>: 1</td></tr>
<tr class="separator:a6c48366234940104367288f4be18c8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a152f45520427016fcaa2d95b63af1dcb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a152f45520427016fcaa2d95b63af1dcb">RDZERO105</a>: 1</td></tr>
<tr class="separator:a152f45520427016fcaa2d95b63af1dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d82b15d2cf5945639edd288a4dbe207"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d82b15d2cf5945639edd288a4dbe207">IRPTEN105</a>: 2</td></tr>
<tr class="separator:a6d82b15d2cf5945639edd288a4dbe207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae922023e30df4cdccdde1ba48ff9e8ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae922023e30df4cdccdde1ba48ff9e8ef">OUTCFG105</a>: 2</td></tr>
<tr class="separator:ae922023e30df4cdccdde1ba48ff9e8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d083f816fb633c842d730973d97962"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7d083f816fb633c842d730973d97962">PINCFG105_b</a></td></tr>
<tr class="separator:af7d083f816fb633c842d730973d97962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ac36758f692d814b432630eeb0d59f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af3ac36758f692d814b432630eeb0d59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67c46086277d62ea55533c7bb18d693"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aae76db7fad24c4f5bf59e66b47741a8d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae76db7fad24c4f5bf59e66b47741a8d">PINCFG106</a></td></tr>
<tr class="separator:aae76db7fad24c4f5bf59e66b47741a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8464137097483e2112cbf5d11699bc"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8372b1ff5918c9be851846d3ab7a4b38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8372b1ff5918c9be851846d3ab7a4b38">FNCSEL106</a>: 4</td></tr>
<tr class="separator:a8372b1ff5918c9be851846d3ab7a4b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1840808af4dcbd2b707a1ae0d846842f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1840808af4dcbd2b707a1ae0d846842f">INPEN106</a>: 1</td></tr>
<tr class="separator:a1840808af4dcbd2b707a1ae0d846842f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c46a86efafc12ebe9293eaa5bb2761b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c46a86efafc12ebe9293eaa5bb2761b">RDZERO106</a>: 1</td></tr>
<tr class="separator:a6c46a86efafc12ebe9293eaa5bb2761b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeff6db89d94bfb7d1ba475cb9626f00"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaeff6db89d94bfb7d1ba475cb9626f00">IRPTEN106</a>: 2</td></tr>
<tr class="separator:aaeff6db89d94bfb7d1ba475cb9626f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38b7ebcba79d237096170ccd384f274"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac38b7ebcba79d237096170ccd384f274">OUTCFG106</a>: 2</td></tr>
<tr class="separator:ac38b7ebcba79d237096170ccd384f274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8464137097483e2112cbf5d11699bc"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac8464137097483e2112cbf5d11699bc">PINCFG106_b</a></td></tr>
<tr class="separator:aac8464137097483e2112cbf5d11699bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67c46086277d62ea55533c7bb18d693"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af67c46086277d62ea55533c7bb18d693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14188d3b0ac86efa6deff8d5a12c9009"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2f9f1881731502221b09aa9483ea9214"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f9f1881731502221b09aa9483ea9214">PINCFG107</a></td></tr>
<tr class="separator:a2f9f1881731502221b09aa9483ea9214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab028954b6e911dc9e231282817a78c1b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad1cb23dac68de0baf9545176b98c8d86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad1cb23dac68de0baf9545176b98c8d86">FNCSEL107</a>: 4</td></tr>
<tr class="separator:ad1cb23dac68de0baf9545176b98c8d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b57c9c123fc78e5242fb138da3a13f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a04b57c9c123fc78e5242fb138da3a13f">INPEN107</a>: 1</td></tr>
<tr class="separator:a04b57c9c123fc78e5242fb138da3a13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917f7ae8c1c9adde7823de3522fa0339"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a917f7ae8c1c9adde7823de3522fa0339">RDZERO107</a>: 1</td></tr>
<tr class="separator:a917f7ae8c1c9adde7823de3522fa0339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051d2862fddef873c4c5efdce1f4e386"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a051d2862fddef873c4c5efdce1f4e386">IRPTEN107</a>: 2</td></tr>
<tr class="separator:a051d2862fddef873c4c5efdce1f4e386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace420b2067d71c6dde1b77f95911ee33"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace420b2067d71c6dde1b77f95911ee33">OUTCFG107</a>: 2</td></tr>
<tr class="separator:ace420b2067d71c6dde1b77f95911ee33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab028954b6e911dc9e231282817a78c1b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab028954b6e911dc9e231282817a78c1b">PINCFG107_b</a></td></tr>
<tr class="separator:ab028954b6e911dc9e231282817a78c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14188d3b0ac86efa6deff8d5a12c9009"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a14188d3b0ac86efa6deff8d5a12c9009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2884a1900db729040d7a01befab0a489"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5b0d488b777e9593c4a3fe9da62c6ab6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b0d488b777e9593c4a3fe9da62c6ab6">PINCFG108</a></td></tr>
<tr class="separator:a5b0d488b777e9593c4a3fe9da62c6ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd97fc2779ec8503ea899a4fc856e87"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a21c351f61612aab19432854042b851b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a21c351f61612aab19432854042b851b8">FNCSEL108</a>: 4</td></tr>
<tr class="separator:a21c351f61612aab19432854042b851b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05b7e42a3ffff5348ca53672e9f74f7a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05b7e42a3ffff5348ca53672e9f74f7a">INPEN108</a>: 1</td></tr>
<tr class="separator:a05b7e42a3ffff5348ca53672e9f74f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dccb8be0f56412d8d32d556d427ebe9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0dccb8be0f56412d8d32d556d427ebe9">RDZERO108</a>: 1</td></tr>
<tr class="separator:a0dccb8be0f56412d8d32d556d427ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0057685e2c3cfab458a7a8f1a8c62399"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0057685e2c3cfab458a7a8f1a8c62399">IRPTEN108</a>: 2</td></tr>
<tr class="separator:a0057685e2c3cfab458a7a8f1a8c62399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91fd715b7348c6a06b31f1a28c05afa0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a91fd715b7348c6a06b31f1a28c05afa0">OUTCFG108</a>: 2</td></tr>
<tr class="separator:a91fd715b7348c6a06b31f1a28c05afa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd97fc2779ec8503ea899a4fc856e87"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7dd97fc2779ec8503ea899a4fc856e87">PINCFG108_b</a></td></tr>
<tr class="separator:a7dd97fc2779ec8503ea899a4fc856e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2884a1900db729040d7a01befab0a489"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2884a1900db729040d7a01befab0a489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8f9b7a714498bc8524026c68f5b1f7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a58f3d107f500a2d219e23feb8e59b2d9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58f3d107f500a2d219e23feb8e59b2d9">PINCFG109</a></td></tr>
<tr class="separator:a58f3d107f500a2d219e23feb8e59b2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc34a710d1cce6c7973db64a08e62eb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2066cc3278f7c0dd2c48cea7fbf10931"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2066cc3278f7c0dd2c48cea7fbf10931">FNCSEL109</a>: 4</td></tr>
<tr class="separator:a2066cc3278f7c0dd2c48cea7fbf10931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b7969a3c5502c3421ae2a6fe0c1022"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad1b7969a3c5502c3421ae2a6fe0c1022">INPEN109</a>: 1</td></tr>
<tr class="separator:ad1b7969a3c5502c3421ae2a6fe0c1022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3778e7c18193ee66f33f2935bc986c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b3778e7c18193ee66f33f2935bc986c">RDZERO109</a>: 1</td></tr>
<tr class="separator:a7b3778e7c18193ee66f33f2935bc986c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a4bd12a37d9872053265c14b746887"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a24a4bd12a37d9872053265c14b746887">IRPTEN109</a>: 2</td></tr>
<tr class="separator:a24a4bd12a37d9872053265c14b746887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334f463cadfe542853b3eadb93ceb70a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a334f463cadfe542853b3eadb93ceb70a">OUTCFG109</a>: 2</td></tr>
<tr class="separator:a334f463cadfe542853b3eadb93ceb70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc34a710d1cce6c7973db64a08e62eb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abbc34a710d1cce6c7973db64a08e62eb">PINCFG109_b</a></td></tr>
<tr class="separator:abbc34a710d1cce6c7973db64a08e62eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8f9b7a714498bc8524026c68f5b1f7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:add8f9b7a714498bc8524026c68f5b1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3b62094552ea7f0d33621f19568110e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab33a9a7ccb4636f06f54c81abcb00ca2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab33a9a7ccb4636f06f54c81abcb00ca2">PINCFG110</a></td></tr>
<tr class="separator:ab33a9a7ccb4636f06f54c81abcb00ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81adcc3b08b7855ef7073e6291c58ab"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1d31cebe4eb267beb6ee8bdff938b149"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1d31cebe4eb267beb6ee8bdff938b149">FNCSEL110</a>: 4</td></tr>
<tr class="separator:a1d31cebe4eb267beb6ee8bdff938b149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb6de04c4c7c5d3df83959fe9d5cd6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afdb6de04c4c7c5d3df83959fe9d5cd6f">INPEN110</a>: 1</td></tr>
<tr class="separator:afdb6de04c4c7c5d3df83959fe9d5cd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba3df3dcb00bcc887fe98991e02423c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afba3df3dcb00bcc887fe98991e02423c">RDZERO110</a>: 1</td></tr>
<tr class="separator:afba3df3dcb00bcc887fe98991e02423c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5112c7b155d9315f9eb64fc11eb56a33"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5112c7b155d9315f9eb64fc11eb56a33">IRPTEN110</a>: 2</td></tr>
<tr class="separator:a5112c7b155d9315f9eb64fc11eb56a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e803b83b03d7deab160c54fecb5c0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0e803b83b03d7deab160c54fecb5c0d">OUTCFG110</a>: 2</td></tr>
<tr class="separator:af0e803b83b03d7deab160c54fecb5c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81adcc3b08b7855ef7073e6291c58ab"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad81adcc3b08b7855ef7073e6291c58ab">PINCFG110_b</a></td></tr>
<tr class="separator:ad81adcc3b08b7855ef7073e6291c58ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3b62094552ea7f0d33621f19568110e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab3b62094552ea7f0d33621f19568110e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53412621d9b14f23b5d800005a72dac"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2abbd6c7003361a8a458f70db80e7a40"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2abbd6c7003361a8a458f70db80e7a40">PINCFG111</a></td></tr>
<tr class="separator:a2abbd6c7003361a8a458f70db80e7a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0571830df0f377d6c8bc5f9a4d5c01a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5bb54269db7de3d33d9f7ae82ff63569"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5bb54269db7de3d33d9f7ae82ff63569">FNCSEL111</a>: 4</td></tr>
<tr class="separator:a5bb54269db7de3d33d9f7ae82ff63569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a03dbbf38b92c92218cfe7cdb15d3de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a03dbbf38b92c92218cfe7cdb15d3de">INPEN111</a>: 1</td></tr>
<tr class="separator:a4a03dbbf38b92c92218cfe7cdb15d3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ef13c9885c6c627cefcac38e6a58fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af3ef13c9885c6c627cefcac38e6a58fd">RDZERO111</a>: 1</td></tr>
<tr class="separator:af3ef13c9885c6c627cefcac38e6a58fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096d6712672345a8c650a4ba333d3bc6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a096d6712672345a8c650a4ba333d3bc6">IRPTEN111</a>: 2</td></tr>
<tr class="separator:a096d6712672345a8c650a4ba333d3bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00523f9cbbfe7f8530b310651b7cc73c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a00523f9cbbfe7f8530b310651b7cc73c">OUTCFG111</a>: 2</td></tr>
<tr class="separator:a00523f9cbbfe7f8530b310651b7cc73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0571830df0f377d6c8bc5f9a4d5c01a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad0571830df0f377d6c8bc5f9a4d5c01a">PINCFG111_b</a></td></tr>
<tr class="separator:ad0571830df0f377d6c8bc5f9a4d5c01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53412621d9b14f23b5d800005a72dac"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af53412621d9b14f23b5d800005a72dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1a729cadd8f29ef0e52d3007649546"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9d951cdc92cdd27a6cec6846006d8f3c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d951cdc92cdd27a6cec6846006d8f3c">PINCFG112</a></td></tr>
<tr class="separator:a9d951cdc92cdd27a6cec6846006d8f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5678ee1a57db2ab43005ae9685039b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a924b569c279552fafe61aa25cd0cffab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a924b569c279552fafe61aa25cd0cffab">FNCSEL112</a>: 4</td></tr>
<tr class="separator:a924b569c279552fafe61aa25cd0cffab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d516af33211e50dc009d9ffc920c79"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86d516af33211e50dc009d9ffc920c79">INPEN112</a>: 1</td></tr>
<tr class="separator:a86d516af33211e50dc009d9ffc920c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2d9f134bab787518432b08313f31f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ada2d9f134bab787518432b08313f31f4">RDZERO112</a>: 1</td></tr>
<tr class="separator:ada2d9f134bab787518432b08313f31f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ac1d9ddc4b08683332b6b17454d38d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97ac1d9ddc4b08683332b6b17454d38d">IRPTEN112</a>: 2</td></tr>
<tr class="separator:a97ac1d9ddc4b08683332b6b17454d38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cdb7b993dd04ce72185a4ee0954a12d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7cdb7b993dd04ce72185a4ee0954a12d">OUTCFG112</a>: 2</td></tr>
<tr class="separator:a7cdb7b993dd04ce72185a4ee0954a12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5678ee1a57db2ab43005ae9685039b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e5678ee1a57db2ab43005ae9685039b">PINCFG112_b</a></td></tr>
<tr class="separator:a8e5678ee1a57db2ab43005ae9685039b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1a729cadd8f29ef0e52d3007649546"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:add1a729cadd8f29ef0e52d3007649546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9786d0c7cd279fb83050452b6f0370d5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a75267f8f752bce70cf34cedd8ac58a34"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a75267f8f752bce70cf34cedd8ac58a34">PINCFG113</a></td></tr>
<tr class="separator:a75267f8f752bce70cf34cedd8ac58a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2922947977286c983ce52881b5c4be4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a98900313c128020bc5560ed9c2812028"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98900313c128020bc5560ed9c2812028">FNCSEL113</a>: 4</td></tr>
<tr class="separator:a98900313c128020bc5560ed9c2812028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75692d0954bcd0d1fb0b6d6734f6c0fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a75692d0954bcd0d1fb0b6d6734f6c0fb">INPEN113</a>: 1</td></tr>
<tr class="separator:a75692d0954bcd0d1fb0b6d6734f6c0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8443d702a1ff076063e04f6175fbeef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac8443d702a1ff076063e04f6175fbeef">RDZERO113</a>: 1</td></tr>
<tr class="separator:ac8443d702a1ff076063e04f6175fbeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03cf5a25b6eb4f9ac230d6eb98c67ce2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03cf5a25b6eb4f9ac230d6eb98c67ce2">IRPTEN113</a>: 2</td></tr>
<tr class="separator:a03cf5a25b6eb4f9ac230d6eb98c67ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e4fcdd790736e9a2cc52bd02d95eb9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61e4fcdd790736e9a2cc52bd02d95eb9">OUTCFG113</a>: 2</td></tr>
<tr class="separator:a61e4fcdd790736e9a2cc52bd02d95eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2922947977286c983ce52881b5c4be4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2922947977286c983ce52881b5c4be4">PINCFG113_b</a></td></tr>
<tr class="separator:ac2922947977286c983ce52881b5c4be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9786d0c7cd279fb83050452b6f0370d5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9786d0c7cd279fb83050452b6f0370d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238e79d00c3abc4d26a8814861bc5cb4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad3e0ed12e4555a4c0148eec1492f1ce5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad3e0ed12e4555a4c0148eec1492f1ce5">PINCFG114</a></td></tr>
<tr class="separator:ad3e0ed12e4555a4c0148eec1492f1ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d0a37d826c400af4724f1140b14637"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac6dea472fe30f3f46ecd2d89bd53d379"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac6dea472fe30f3f46ecd2d89bd53d379">FNCSEL114</a>: 4</td></tr>
<tr class="separator:ac6dea472fe30f3f46ecd2d89bd53d379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b734007ea3483121919047454f0811"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a84b734007ea3483121919047454f0811">INPEN114</a>: 1</td></tr>
<tr class="separator:a84b734007ea3483121919047454f0811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c2ce026f83d86564fc55cb9d793d83"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81c2ce026f83d86564fc55cb9d793d83">RDZERO114</a>: 1</td></tr>
<tr class="separator:a81c2ce026f83d86564fc55cb9d793d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c5a277d409fa05148562c81b1dc0e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8c5a277d409fa05148562c81b1dc0e5">IRPTEN114</a>: 2</td></tr>
<tr class="separator:ad8c5a277d409fa05148562c81b1dc0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183466662017870717daa5615386893f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a183466662017870717daa5615386893f">OUTCFG114</a>: 2</td></tr>
<tr class="separator:a183466662017870717daa5615386893f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d0a37d826c400af4724f1140b14637"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a72d0a37d826c400af4724f1140b14637">PINCFG114_b</a></td></tr>
<tr class="separator:a72d0a37d826c400af4724f1140b14637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238e79d00c3abc4d26a8814861bc5cb4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a238e79d00c3abc4d26a8814861bc5cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c108845601299fc871c5a49e2505723"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a16e3a5d7b69ccb85b4c29ee5e0017fa2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a16e3a5d7b69ccb85b4c29ee5e0017fa2">PINCFG115</a></td></tr>
<tr class="separator:a16e3a5d7b69ccb85b4c29ee5e0017fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31552843da189ee6c99c5ff4aa65a990"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a86e7e4b16354dc3c9ea95af9c2be8128"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86e7e4b16354dc3c9ea95af9c2be8128">FNCSEL115</a>: 4</td></tr>
<tr class="separator:a86e7e4b16354dc3c9ea95af9c2be8128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385565cbbae4ac161b63fb0e47ebc404"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a385565cbbae4ac161b63fb0e47ebc404">INPEN115</a>: 1</td></tr>
<tr class="separator:a385565cbbae4ac161b63fb0e47ebc404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac09982b731306d3c3ef05702d89eff10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac09982b731306d3c3ef05702d89eff10">RDZERO115</a>: 1</td></tr>
<tr class="separator:ac09982b731306d3c3ef05702d89eff10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd8d7ecc727e94e6fdcf1bb8df065c67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd8d7ecc727e94e6fdcf1bb8df065c67">IRPTEN115</a>: 2</td></tr>
<tr class="separator:acd8d7ecc727e94e6fdcf1bb8df065c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17387587f3c849239cbed3dfbdea47db"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a17387587f3c849239cbed3dfbdea47db">OUTCFG115</a>: 2</td></tr>
<tr class="separator:a17387587f3c849239cbed3dfbdea47db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31552843da189ee6c99c5ff4aa65a990"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a31552843da189ee6c99c5ff4aa65a990">PINCFG115_b</a></td></tr>
<tr class="separator:a31552843da189ee6c99c5ff4aa65a990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c108845601299fc871c5a49e2505723"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2c108845601299fc871c5a49e2505723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c449fa205978b68ea06af47103132c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a43fe71570fe9e834db5865096d50f374"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43fe71570fe9e834db5865096d50f374">PINCFG116</a></td></tr>
<tr class="separator:a43fe71570fe9e834db5865096d50f374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4117172aa7ef973f0b19b4f08d238fea"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abbbb4b73f085afd48752267c5c908b87"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abbbb4b73f085afd48752267c5c908b87">FNCSEL116</a>: 4</td></tr>
<tr class="separator:abbbb4b73f085afd48752267c5c908b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d690e5ab075eab1ce18aab94c0fce49"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7d690e5ab075eab1ce18aab94c0fce49">INPEN116</a>: 1</td></tr>
<tr class="separator:a7d690e5ab075eab1ce18aab94c0fce49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1a1b3bd12abba7382377a8b3026320"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e1a1b3bd12abba7382377a8b3026320">RDZERO116</a>: 1</td></tr>
<tr class="separator:a5e1a1b3bd12abba7382377a8b3026320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2b1f891cb9592e8b0487d6b8bd38cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb2b1f891cb9592e8b0487d6b8bd38cd">IRPTEN116</a>: 2</td></tr>
<tr class="separator:afb2b1f891cb9592e8b0487d6b8bd38cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b5fcb3b4eac54039980d439e800e1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86b5fcb3b4eac54039980d439e800e1a">OUTCFG116</a>: 2</td></tr>
<tr class="separator:a86b5fcb3b4eac54039980d439e800e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4117172aa7ef973f0b19b4f08d238fea"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4117172aa7ef973f0b19b4f08d238fea">PINCFG116_b</a></td></tr>
<tr class="separator:a4117172aa7ef973f0b19b4f08d238fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c449fa205978b68ea06af47103132c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae4c449fa205978b68ea06af47103132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a2268321db655c9ced793813973da5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae612f1b1231dac51d4a396f496a0aaa1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae612f1b1231dac51d4a396f496a0aaa1">PINCFG117</a></td></tr>
<tr class="separator:ae612f1b1231dac51d4a396f496a0aaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb7db04c0cbace41f389c49716bc9d0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0695f7c82975c1061c48893388cb44fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0695f7c82975c1061c48893388cb44fb">FNCSEL117</a>: 4</td></tr>
<tr class="separator:a0695f7c82975c1061c48893388cb44fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726565106f88db8844558ac6a1959ca8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a726565106f88db8844558ac6a1959ca8">INPEN117</a>: 1</td></tr>
<tr class="separator:a726565106f88db8844558ac6a1959ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed5fcbbc559b7d997b459d6d546cfe1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaed5fcbbc559b7d997b459d6d546cfe1">RDZERO117</a>: 1</td></tr>
<tr class="separator:aaed5fcbbc559b7d997b459d6d546cfe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f43460a4903079936e7bc254db1a77"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a00f43460a4903079936e7bc254db1a77">IRPTEN117</a>: 2</td></tr>
<tr class="separator:a00f43460a4903079936e7bc254db1a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a846b2b046bc5c06fc8feff49f59ae576"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a846b2b046bc5c06fc8feff49f59ae576">OUTCFG117</a>: 2</td></tr>
<tr class="separator:a846b2b046bc5c06fc8feff49f59ae576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb7db04c0cbace41f389c49716bc9d0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfb7db04c0cbace41f389c49716bc9d0">PINCFG117_b</a></td></tr>
<tr class="separator:adfb7db04c0cbace41f389c49716bc9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a2268321db655c9ced793813973da5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af3a2268321db655c9ced793813973da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991e478f5df79a888549987082cdf55d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a84a11bf77f96f39cbdf23164b4e6f29d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a84a11bf77f96f39cbdf23164b4e6f29d">PINCFG118</a></td></tr>
<tr class="separator:a84a11bf77f96f39cbdf23164b4e6f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6f44e59ee51c9b6d0a81ffb6addfd9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aed5366f7582844694c8e9726c28316b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aed5366f7582844694c8e9726c28316b8">FNCSEL118</a>: 4</td></tr>
<tr class="separator:aed5366f7582844694c8e9726c28316b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d474442d436ad2408822a6be7a8c3c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4d474442d436ad2408822a6be7a8c3c4">INPEN118</a>: 1</td></tr>
<tr class="separator:a4d474442d436ad2408822a6be7a8c3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff48ece7b605f2f65ca7ebe490636e04"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aff48ece7b605f2f65ca7ebe490636e04">RDZERO118</a>: 1</td></tr>
<tr class="separator:aff48ece7b605f2f65ca7ebe490636e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6923b66d8cc4ebcab7edb43ed87748"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aed6923b66d8cc4ebcab7edb43ed87748">IRPTEN118</a>: 2</td></tr>
<tr class="separator:aed6923b66d8cc4ebcab7edb43ed87748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f3040b9c51ca279fb7b3fbbf94f951"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20f3040b9c51ca279fb7b3fbbf94f951">OUTCFG118</a>: 2</td></tr>
<tr class="separator:a20f3040b9c51ca279fb7b3fbbf94f951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6f44e59ee51c9b6d0a81ffb6addfd9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c6f44e59ee51c9b6d0a81ffb6addfd9">PINCFG118_b</a></td></tr>
<tr class="separator:a0c6f44e59ee51c9b6d0a81ffb6addfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991e478f5df79a888549987082cdf55d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a991e478f5df79a888549987082cdf55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763664b914a0bdfb38e3d31ae88753b3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9999926e5b55915a120b9ab3c32515f7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9999926e5b55915a120b9ab3c32515f7">PINCFG119</a></td></tr>
<tr class="separator:a9999926e5b55915a120b9ab3c32515f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2458ac06b6d7150a6a1e997ddf570fe6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6ce9fa9e4256f211916a4c299e003819"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6ce9fa9e4256f211916a4c299e003819">FNCSEL119</a>: 4</td></tr>
<tr class="separator:a6ce9fa9e4256f211916a4c299e003819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a00b107015df7bb347792ccf288b2c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a00b107015df7bb347792ccf288b2c4">INPEN119</a>: 1</td></tr>
<tr class="separator:a1a00b107015df7bb347792ccf288b2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f329b68a4fb087f6468230ed94f8383"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f329b68a4fb087f6468230ed94f8383">RDZERO119</a>: 1</td></tr>
<tr class="separator:a5f329b68a4fb087f6468230ed94f8383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b24bfa80c9916ba17b7bcce8bb63e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60b24bfa80c9916ba17b7bcce8bb63e1">IRPTEN119</a>: 2</td></tr>
<tr class="separator:a60b24bfa80c9916ba17b7bcce8bb63e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2276f39a5630cd6045af52563e72421"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab2276f39a5630cd6045af52563e72421">OUTCFG119</a>: 2</td></tr>
<tr class="separator:ab2276f39a5630cd6045af52563e72421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2458ac06b6d7150a6a1e997ddf570fe6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2458ac06b6d7150a6a1e997ddf570fe6">PINCFG119_b</a></td></tr>
<tr class="separator:a2458ac06b6d7150a6a1e997ddf570fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763664b914a0bdfb38e3d31ae88753b3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a763664b914a0bdfb38e3d31ae88753b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b75df9f35f673a02dc6eedaaaa0391"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aed02f443d1e1bfd2091a657b6413ff21"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aed02f443d1e1bfd2091a657b6413ff21">PINCFG120</a></td></tr>
<tr class="separator:aed02f443d1e1bfd2091a657b6413ff21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec253585a6a742190ca503c4d8496e8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaff9b3b9816348067f4ae7f656c020c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaff9b3b9816348067f4ae7f656c020c3">FNCSEL120</a>: 4</td></tr>
<tr class="separator:aaff9b3b9816348067f4ae7f656c020c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd5fdccd5756bb653561156964feea8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4bd5fdccd5756bb653561156964feea8">INPEN120</a>: 1</td></tr>
<tr class="separator:a4bd5fdccd5756bb653561156964feea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7069e0a7f1cd0c58257dc8d7dfa3f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4c7069e0a7f1cd0c58257dc8d7dfa3f5">RDZERO120</a>: 1</td></tr>
<tr class="separator:a4c7069e0a7f1cd0c58257dc8d7dfa3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81a7ec88d96eedcbcb85e5fb2ffbfe7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad81a7ec88d96eedcbcb85e5fb2ffbfe7">IRPTEN120</a>: 2</td></tr>
<tr class="separator:ad81a7ec88d96eedcbcb85e5fb2ffbfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac904f9e3f47dadd4c254910213388bf4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac904f9e3f47dadd4c254910213388bf4">OUTCFG120</a>: 2</td></tr>
<tr class="separator:ac904f9e3f47dadd4c254910213388bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec253585a6a742190ca503c4d8496e8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeec253585a6a742190ca503c4d8496e8">PINCFG120_b</a></td></tr>
<tr class="separator:aeec253585a6a742190ca503c4d8496e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b75df9f35f673a02dc6eedaaaa0391"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa5b75df9f35f673a02dc6eedaaaa0391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0073175690dae4159ec72fae1cbddfbc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6194828b2aeea93455a7941e9b2f03d7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6194828b2aeea93455a7941e9b2f03d7">PINCFG121</a></td></tr>
<tr class="separator:a6194828b2aeea93455a7941e9b2f03d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1367937c936a139ef2a735862fb3cc39"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a456e7d11dbe4de0b6819ec361f792024"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a456e7d11dbe4de0b6819ec361f792024">FNCSEL121</a>: 4</td></tr>
<tr class="separator:a456e7d11dbe4de0b6819ec361f792024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786b8d5e83c506e6f9423b14aa39b05f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a786b8d5e83c506e6f9423b14aa39b05f">INPEN121</a>: 1</td></tr>
<tr class="separator:a786b8d5e83c506e6f9423b14aa39b05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1501c33888d0688e5cb2d16e6ab55b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f1501c33888d0688e5cb2d16e6ab55b">RDZERO121</a>: 1</td></tr>
<tr class="separator:a6f1501c33888d0688e5cb2d16e6ab55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5bb34cc26484a89ac72870f873ef675"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae5bb34cc26484a89ac72870f873ef675">IRPTEN121</a>: 2</td></tr>
<tr class="separator:ae5bb34cc26484a89ac72870f873ef675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f65675e3cd0ede464d864dfedc88a49"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f65675e3cd0ede464d864dfedc88a49">OUTCFG121</a>: 2</td></tr>
<tr class="separator:a5f65675e3cd0ede464d864dfedc88a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1367937c936a139ef2a735862fb3cc39"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1367937c936a139ef2a735862fb3cc39">PINCFG121_b</a></td></tr>
<tr class="separator:a1367937c936a139ef2a735862fb3cc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0073175690dae4159ec72fae1cbddfbc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0073175690dae4159ec72fae1cbddfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a57110a08aa1f90b4168ef6d8753e19"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad51f3eecc21c577e6093b6df8b468a6f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad51f3eecc21c577e6093b6df8b468a6f">PINCFG122</a></td></tr>
<tr class="separator:ad51f3eecc21c577e6093b6df8b468a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e14cb6b0bbb8c3e5dae29148ee23f0a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aecc89562f30c7a70f89f34342b87656f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aecc89562f30c7a70f89f34342b87656f">FNCSEL122</a>: 4</td></tr>
<tr class="separator:aecc89562f30c7a70f89f34342b87656f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58dc9d9f034b0426693bdea6b8181966"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58dc9d9f034b0426693bdea6b8181966">INPEN122</a>: 1</td></tr>
<tr class="separator:a58dc9d9f034b0426693bdea6b8181966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9af7378fdce61ab59ab708548f164da"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab9af7378fdce61ab59ab708548f164da">RDZERO122</a>: 1</td></tr>
<tr class="separator:ab9af7378fdce61ab59ab708548f164da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7a1f0dde01ca657e4c0b77ca40e73d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4c7a1f0dde01ca657e4c0b77ca40e73d">IRPTEN122</a>: 2</td></tr>
<tr class="separator:a4c7a1f0dde01ca657e4c0b77ca40e73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a1f29516da308d79c296f25234d391"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad3a1f29516da308d79c296f25234d391">OUTCFG122</a>: 2</td></tr>
<tr class="separator:ad3a1f29516da308d79c296f25234d391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e14cb6b0bbb8c3e5dae29148ee23f0a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e14cb6b0bbb8c3e5dae29148ee23f0a">PINCFG122_b</a></td></tr>
<tr class="separator:a2e14cb6b0bbb8c3e5dae29148ee23f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a57110a08aa1f90b4168ef6d8753e19"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8a57110a08aa1f90b4168ef6d8753e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6629fca11473f84ce41e670520ac7255"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a111581bc76087e1879ed2d2f7350da2d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a111581bc76087e1879ed2d2f7350da2d">PINCFG123</a></td></tr>
<tr class="separator:a111581bc76087e1879ed2d2f7350da2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e7424b51f7950578aef400e01c893d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae65045bfc781d3e6b5eaac0835875b8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae65045bfc781d3e6b5eaac0835875b8c">FNCSEL123</a>: 4</td></tr>
<tr class="separator:ae65045bfc781d3e6b5eaac0835875b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af59a8584bab31b4972c67f3833830191"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af59a8584bab31b4972c67f3833830191">INPEN123</a>: 1</td></tr>
<tr class="separator:af59a8584bab31b4972c67f3833830191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c55ea54c64a0820ab8a5ffb83c4757"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81c55ea54c64a0820ab8a5ffb83c4757">RDZERO123</a>: 1</td></tr>
<tr class="separator:a81c55ea54c64a0820ab8a5ffb83c4757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8913feff95c031b22be1ef59abdabcb3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8913feff95c031b22be1ef59abdabcb3">IRPTEN123</a>: 2</td></tr>
<tr class="separator:a8913feff95c031b22be1ef59abdabcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e824bb0e285b7c42211d5a7a77c98e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a72e824bb0e285b7c42211d5a7a77c98e">OUTCFG123</a>: 2</td></tr>
<tr class="separator:a72e824bb0e285b7c42211d5a7a77c98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e7424b51f7950578aef400e01c893d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a28e7424b51f7950578aef400e01c893d">PINCFG123_b</a></td></tr>
<tr class="separator:a28e7424b51f7950578aef400e01c893d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6629fca11473f84ce41e670520ac7255"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6629fca11473f84ce41e670520ac7255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167d7da5a1046a6b914660ff54d2e26b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a09c8c498d9dff2e6a377f5872db11513"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09c8c498d9dff2e6a377f5872db11513">PINCFG124</a></td></tr>
<tr class="separator:a09c8c498d9dff2e6a377f5872db11513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89c40209aa3b447da3fb14bef46ce60"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2f175e029de36876320dc2bcb9aa35e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f175e029de36876320dc2bcb9aa35e6">FNCSEL124</a>: 4</td></tr>
<tr class="separator:a2f175e029de36876320dc2bcb9aa35e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5591e7b1c3a6b486784a0fa0b9189e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb5591e7b1c3a6b486784a0fa0b9189e">INPEN124</a>: 1</td></tr>
<tr class="separator:abb5591e7b1c3a6b486784a0fa0b9189e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7585665948a6b12015d2b0fed498865"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7585665948a6b12015d2b0fed498865">RDZERO124</a>: 1</td></tr>
<tr class="separator:af7585665948a6b12015d2b0fed498865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9552d078417b556ed0cf3379d6b326bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9552d078417b556ed0cf3379d6b326bd">IRPTEN124</a>: 2</td></tr>
<tr class="separator:a9552d078417b556ed0cf3379d6b326bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd24603b6704355e303745840bbd5ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1cd24603b6704355e303745840bbd5ad">OUTCFG124</a>: 2</td></tr>
<tr class="separator:a1cd24603b6704355e303745840bbd5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89c40209aa3b447da3fb14bef46ce60"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae89c40209aa3b447da3fb14bef46ce60">PINCFG124_b</a></td></tr>
<tr class="separator:ae89c40209aa3b447da3fb14bef46ce60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167d7da5a1046a6b914660ff54d2e26b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a167d7da5a1046a6b914660ff54d2e26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8c37746e8d45bd073d19fe3d82c96f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5ec83fc53476dc8302c5f00abf5f1a6a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5ec83fc53476dc8302c5f00abf5f1a6a">PINCFG125</a></td></tr>
<tr class="separator:a5ec83fc53476dc8302c5f00abf5f1a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c09486c7cd5b241527fe586d847fae7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a381a4c1b57e1fdf0fd8c7d08f2267996"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a381a4c1b57e1fdf0fd8c7d08f2267996">FNCSEL125</a>: 4</td></tr>
<tr class="separator:a381a4c1b57e1fdf0fd8c7d08f2267996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e88037d90e0cc2e1ea366f9a637fdf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a12e88037d90e0cc2e1ea366f9a637fdf">INPEN125</a>: 1</td></tr>
<tr class="separator:a12e88037d90e0cc2e1ea366f9a637fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886f6e04dd886abc10eb7f27557731d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a886f6e04dd886abc10eb7f27557731d9">RDZERO125</a>: 1</td></tr>
<tr class="separator:a886f6e04dd886abc10eb7f27557731d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4dbb536a71283e558c2900b1aef38a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac4dbb536a71283e558c2900b1aef38a9">IRPTEN125</a>: 2</td></tr>
<tr class="separator:ac4dbb536a71283e558c2900b1aef38a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5925170430f9e312f14e89ea137d413f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5925170430f9e312f14e89ea137d413f">OUTCFG125</a>: 2</td></tr>
<tr class="separator:a5925170430f9e312f14e89ea137d413f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c09486c7cd5b241527fe586d847fae7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c09486c7cd5b241527fe586d847fae7">PINCFG125_b</a></td></tr>
<tr class="separator:a6c09486c7cd5b241527fe586d847fae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8c37746e8d45bd073d19fe3d82c96f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aff8c37746e8d45bd073d19fe3d82c96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4595d26abd1a70c93c2494608b4831d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a02ba181a7454b0e0bdc3a8bbdaf993e6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a02ba181a7454b0e0bdc3a8bbdaf993e6">PINCFG126</a></td></tr>
<tr class="separator:a02ba181a7454b0e0bdc3a8bbdaf993e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c2bb94db946f40b5000ca3c546ec21"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad4f9bedf889dcca53ac95a5164fbfc31"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad4f9bedf889dcca53ac95a5164fbfc31">FNCSEL126</a>: 4</td></tr>
<tr class="separator:ad4f9bedf889dcca53ac95a5164fbfc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dce468fa50db8e0270e7deac80a53b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7dce468fa50db8e0270e7deac80a53b1">INPEN126</a>: 1</td></tr>
<tr class="separator:a7dce468fa50db8e0270e7deac80a53b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d2741b8810731bab59b987c6f0a602"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac4d2741b8810731bab59b987c6f0a602">RDZERO126</a>: 1</td></tr>
<tr class="separator:ac4d2741b8810731bab59b987c6f0a602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0a92f8cace3a410e9af59e09bd0ae1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d0a92f8cace3a410e9af59e09bd0ae1">IRPTEN126</a>: 2</td></tr>
<tr class="separator:a5d0a92f8cace3a410e9af59e09bd0ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd264781f3e55fc4678dc0331b3e427"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aedd264781f3e55fc4678dc0331b3e427">OUTCFG126</a>: 2</td></tr>
<tr class="separator:aedd264781f3e55fc4678dc0331b3e427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c2bb94db946f40b5000ca3c546ec21"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25c2bb94db946f40b5000ca3c546ec21">PINCFG126_b</a></td></tr>
<tr class="separator:a25c2bb94db946f40b5000ca3c546ec21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4595d26abd1a70c93c2494608b4831d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab4595d26abd1a70c93c2494608b4831d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59ea127c36bdbd1697a07b1c941f52c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af73bcd8b6d4515b8da599c186662b0d4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af73bcd8b6d4515b8da599c186662b0d4">PINCFG127</a></td></tr>
<tr class="separator:af73bcd8b6d4515b8da599c186662b0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae129851c2972bbbff21fd0bfe514a5f2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a92ffdd5c7be117b8990ae04f4897c01f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a92ffdd5c7be117b8990ae04f4897c01f">FNCSEL127</a>: 4</td></tr>
<tr class="separator:a92ffdd5c7be117b8990ae04f4897c01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e183120eb26060180bf0995464f003"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a85e183120eb26060180bf0995464f003">INPEN127</a>: 1</td></tr>
<tr class="separator:a85e183120eb26060180bf0995464f003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c0af3997552743f92deca96acd2c23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61c0af3997552743f92deca96acd2c23">RDZERO127</a>: 1</td></tr>
<tr class="separator:a61c0af3997552743f92deca96acd2c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7f9e5e8c52c5bc79c82d7eb25808619"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad7f9e5e8c52c5bc79c82d7eb25808619">IRPTEN127</a>: 2</td></tr>
<tr class="separator:ad7f9e5e8c52c5bc79c82d7eb25808619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a679b40618b647d163f33a1adf93de33f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a679b40618b647d163f33a1adf93de33f">OUTCFG127</a>: 2</td></tr>
<tr class="separator:a679b40618b647d163f33a1adf93de33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae129851c2972bbbff21fd0bfe514a5f2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae129851c2972bbbff21fd0bfe514a5f2">PINCFG127_b</a></td></tr>
<tr class="separator:ae129851c2972bbbff21fd0bfe514a5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab59ea127c36bdbd1697a07b1c941f52c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab59ea127c36bdbd1697a07b1c941f52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd1e9f3f34bfd8910e51debb16f4185"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8f5403fcf336fcf9129ab045dff9627d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8f5403fcf336fcf9129ab045dff9627d">PADKEY</a></td></tr>
<tr class="separator:a8f5403fcf336fcf9129ab045dff9627d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd1d5c34752d7e820b2838292831d9c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8f5403fcf336fcf9129ab045dff9627d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8f5403fcf336fcf9129ab045dff9627d">PADKEY</a>: 32</td></tr>
<tr class="separator:a8f5403fcf336fcf9129ab045dff9627d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd1d5c34752d7e820b2838292831d9c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3dd1d5c34752d7e820b2838292831d9c">PADKEY_b</a></td></tr>
<tr class="separator:a3dd1d5c34752d7e820b2838292831d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd1e9f3f34bfd8910e51debb16f4185"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aebd1e9f3f34bfd8910e51debb16f4185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12dd5a2cb570560fec25d0a3b4fb9352"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adeeb2ce91749846820524fe303c8fb06"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adeeb2ce91749846820524fe303c8fb06">RD0</a></td></tr>
<tr class="separator:adeeb2ce91749846820524fe303c8fb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096f09ecfcce86d3410b54cd7396238e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adeeb2ce91749846820524fe303c8fb06"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adeeb2ce91749846820524fe303c8fb06">RD0</a>: 32</td></tr>
<tr class="separator:adeeb2ce91749846820524fe303c8fb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096f09ecfcce86d3410b54cd7396238e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a096f09ecfcce86d3410b54cd7396238e">RD0_b</a></td></tr>
<tr class="separator:a096f09ecfcce86d3410b54cd7396238e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12dd5a2cb570560fec25d0a3b4fb9352"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a12dd5a2cb570560fec25d0a3b4fb9352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f9f8b9ac811d1c4d411512529335cc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acdc8e26760a37681a6dc78b0ee703f07"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acdc8e26760a37681a6dc78b0ee703f07">RD1</a></td></tr>
<tr class="separator:acdc8e26760a37681a6dc78b0ee703f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1300944ff80a2f74d3b51eba346772ac"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acdc8e26760a37681a6dc78b0ee703f07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acdc8e26760a37681a6dc78b0ee703f07">RD1</a>: 32</td></tr>
<tr class="separator:acdc8e26760a37681a6dc78b0ee703f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1300944ff80a2f74d3b51eba346772ac"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1300944ff80a2f74d3b51eba346772ac">RD1_b</a></td></tr>
<tr class="separator:a1300944ff80a2f74d3b51eba346772ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f9f8b9ac811d1c4d411512529335cc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a61f9f8b9ac811d1c4d411512529335cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b744ddcb8ca462b6080a798254ee303"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aaab2830b0ad43727ff7cca9502521d9c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaab2830b0ad43727ff7cca9502521d9c">RD2</a></td></tr>
<tr class="separator:aaab2830b0ad43727ff7cca9502521d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e8338170631a4c30dc915232458247"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaab2830b0ad43727ff7cca9502521d9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaab2830b0ad43727ff7cca9502521d9c">RD2</a>: 32</td></tr>
<tr class="separator:aaab2830b0ad43727ff7cca9502521d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e8338170631a4c30dc915232458247"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a00e8338170631a4c30dc915232458247">RD2_b</a></td></tr>
<tr class="separator:a00e8338170631a4c30dc915232458247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b744ddcb8ca462b6080a798254ee303"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9b744ddcb8ca462b6080a798254ee303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63862e505a1880678bd6aedd63a89cea"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a014d669cc04a69f251b241c3ab6f836e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a014d669cc04a69f251b241c3ab6f836e">RD3</a></td></tr>
<tr class="separator:a014d669cc04a69f251b241c3ab6f836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203ceddb467804eb4224579198bb96f8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a014d669cc04a69f251b241c3ab6f836e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a014d669cc04a69f251b241c3ab6f836e">RD3</a>: 32</td></tr>
<tr class="separator:a014d669cc04a69f251b241c3ab6f836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203ceddb467804eb4224579198bb96f8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a203ceddb467804eb4224579198bb96f8">RD3_b</a></td></tr>
<tr class="separator:a203ceddb467804eb4224579198bb96f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63862e505a1880678bd6aedd63a89cea"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a63862e505a1880678bd6aedd63a89cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75af82d711c43865f830c8aeb2cb8bdb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a42e415a0fe3e363c028a3bf4ed384995"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a42e415a0fe3e363c028a3bf4ed384995">WT0</a></td></tr>
<tr class="separator:a42e415a0fe3e363c028a3bf4ed384995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff1984cbc4ec1ce15392b9ec94722e06"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a42e415a0fe3e363c028a3bf4ed384995"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a42e415a0fe3e363c028a3bf4ed384995">WT0</a>: 32</td></tr>
<tr class="separator:a42e415a0fe3e363c028a3bf4ed384995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff1984cbc4ec1ce15392b9ec94722e06"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aff1984cbc4ec1ce15392b9ec94722e06">WT0_b</a></td></tr>
<tr class="separator:aff1984cbc4ec1ce15392b9ec94722e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75af82d711c43865f830c8aeb2cb8bdb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a75af82d711c43865f830c8aeb2cb8bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669c42037136a11a7803fca9b2683fe9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae830aa035c182448876b1a6e9b3b7986"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae830aa035c182448876b1a6e9b3b7986">WT1</a></td></tr>
<tr class="separator:ae830aa035c182448876b1a6e9b3b7986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a120bdfbc3c76670d311d20c590d099d6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae830aa035c182448876b1a6e9b3b7986"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae830aa035c182448876b1a6e9b3b7986">WT1</a>: 32</td></tr>
<tr class="separator:ae830aa035c182448876b1a6e9b3b7986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a120bdfbc3c76670d311d20c590d099d6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a120bdfbc3c76670d311d20c590d099d6">WT1_b</a></td></tr>
<tr class="separator:a120bdfbc3c76670d311d20c590d099d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669c42037136a11a7803fca9b2683fe9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a669c42037136a11a7803fca9b2683fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42013c3f6a931bc4d70adfdcac208463"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae28f0d0c4b6b2b051ffd09f4258aad6e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae28f0d0c4b6b2b051ffd09f4258aad6e">WT2</a></td></tr>
<tr class="separator:ae28f0d0c4b6b2b051ffd09f4258aad6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ceb3e09bb00ea9dd871aa1ad96b6a3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae28f0d0c4b6b2b051ffd09f4258aad6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae28f0d0c4b6b2b051ffd09f4258aad6e">WT2</a>: 32</td></tr>
<tr class="separator:ae28f0d0c4b6b2b051ffd09f4258aad6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ceb3e09bb00ea9dd871aa1ad96b6a3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0ceb3e09bb00ea9dd871aa1ad96b6a3">WT2_b</a></td></tr>
<tr class="separator:ab0ceb3e09bb00ea9dd871aa1ad96b6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42013c3f6a931bc4d70adfdcac208463"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a42013c3f6a931bc4d70adfdcac208463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386f7dd358a192e77625951e35b92d0e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8a6c916281d664a0fc46559b24579548"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a6c916281d664a0fc46559b24579548">WT3</a></td></tr>
<tr class="separator:a8a6c916281d664a0fc46559b24579548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8668edbb0e43ca7a9ded2b146e6f5067"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8a6c916281d664a0fc46559b24579548"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a6c916281d664a0fc46559b24579548">WT3</a>: 32</td></tr>
<tr class="separator:a8a6c916281d664a0fc46559b24579548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8668edbb0e43ca7a9ded2b146e6f5067"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8668edbb0e43ca7a9ded2b146e6f5067">WT3_b</a></td></tr>
<tr class="separator:a8668edbb0e43ca7a9ded2b146e6f5067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386f7dd358a192e77625951e35b92d0e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a386f7dd358a192e77625951e35b92d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699712906ccf6785800dc9e79ba76737"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afd7e4f2913fc8632d5a782f153d3a681"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afd7e4f2913fc8632d5a782f153d3a681">WTS0</a></td></tr>
<tr class="separator:afd7e4f2913fc8632d5a782f153d3a681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2f441df198509a0c55ff063c0d0133"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afd7e4f2913fc8632d5a782f153d3a681"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afd7e4f2913fc8632d5a782f153d3a681">WTS0</a>: 32</td></tr>
<tr class="separator:afd7e4f2913fc8632d5a782f153d3a681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2f441df198509a0c55ff063c0d0133"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4c2f441df198509a0c55ff063c0d0133">WTS0_b</a></td></tr>
<tr class="separator:a4c2f441df198509a0c55ff063c0d0133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699712906ccf6785800dc9e79ba76737"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a699712906ccf6785800dc9e79ba76737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf31d5792ad55ff730c33fc36290ba22"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac1ff4dfd167e16a79291a24c4204734a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac1ff4dfd167e16a79291a24c4204734a">WTS1</a></td></tr>
<tr class="separator:ac1ff4dfd167e16a79291a24c4204734a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c81783a772a23465fc3788482ee6b0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac1ff4dfd167e16a79291a24c4204734a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac1ff4dfd167e16a79291a24c4204734a">WTS1</a>: 32</td></tr>
<tr class="separator:ac1ff4dfd167e16a79291a24c4204734a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c81783a772a23465fc3788482ee6b0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a84c81783a772a23465fc3788482ee6b0">WTS1_b</a></td></tr>
<tr class="separator:a84c81783a772a23465fc3788482ee6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf31d5792ad55ff730c33fc36290ba22"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aaf31d5792ad55ff730c33fc36290ba22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfeca05d8a0ae4647a660b096bf17bb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a50aee998fb56d8dcda3e01151b11c5bc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50aee998fb56d8dcda3e01151b11c5bc">WTS2</a></td></tr>
<tr class="separator:a50aee998fb56d8dcda3e01151b11c5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abccfa19f8ac2e959c8a1560aa6513f60"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a50aee998fb56d8dcda3e01151b11c5bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50aee998fb56d8dcda3e01151b11c5bc">WTS2</a>: 32</td></tr>
<tr class="separator:a50aee998fb56d8dcda3e01151b11c5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abccfa19f8ac2e959c8a1560aa6513f60"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abccfa19f8ac2e959c8a1560aa6513f60">WTS2_b</a></td></tr>
<tr class="separator:abccfa19f8ac2e959c8a1560aa6513f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfeca05d8a0ae4647a660b096bf17bb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7dfeca05d8a0ae4647a660b096bf17bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e48fece9b35e00e5faffa66ff2fbdbc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab358a7bd3ef606ee61719e8bec4ad4ee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab358a7bd3ef606ee61719e8bec4ad4ee">WTS3</a></td></tr>
<tr class="separator:ab358a7bd3ef606ee61719e8bec4ad4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b835d8fb570eebf1ef108af09a0558"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab358a7bd3ef606ee61719e8bec4ad4ee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab358a7bd3ef606ee61719e8bec4ad4ee">WTS3</a>: 32</td></tr>
<tr class="separator:ab358a7bd3ef606ee61719e8bec4ad4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b835d8fb570eebf1ef108af09a0558"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a30b835d8fb570eebf1ef108af09a0558">WTS3_b</a></td></tr>
<tr class="separator:a30b835d8fb570eebf1ef108af09a0558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e48fece9b35e00e5faffa66ff2fbdbc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3e48fece9b35e00e5faffa66ff2fbdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc357e07074ad10ebaebacc4697b0f38"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a577bc862da0ee06e2a557406e8d6c3d1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a577bc862da0ee06e2a557406e8d6c3d1">WTC0</a></td></tr>
<tr class="separator:a577bc862da0ee06e2a557406e8d6c3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb177dbf97d46908f3df49abbf9733a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a577bc862da0ee06e2a557406e8d6c3d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a577bc862da0ee06e2a557406e8d6c3d1">WTC0</a>: 32</td></tr>
<tr class="separator:a577bc862da0ee06e2a557406e8d6c3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb177dbf97d46908f3df49abbf9733a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aabb177dbf97d46908f3df49abbf9733a">WTC0_b</a></td></tr>
<tr class="separator:aabb177dbf97d46908f3df49abbf9733a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc357e07074ad10ebaebacc4697b0f38"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afc357e07074ad10ebaebacc4697b0f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ea86858b86c13f145be0e81df475a9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a79f0e8488684043c54a8149ed69c92e3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79f0e8488684043c54a8149ed69c92e3">WTC1</a></td></tr>
<tr class="separator:a79f0e8488684043c54a8149ed69c92e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05e313a036eb774485ac1a6053f9f25"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a79f0e8488684043c54a8149ed69c92e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79f0e8488684043c54a8149ed69c92e3">WTC1</a>: 32</td></tr>
<tr class="separator:a79f0e8488684043c54a8149ed69c92e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05e313a036eb774485ac1a6053f9f25"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad05e313a036eb774485ac1a6053f9f25">WTC1_b</a></td></tr>
<tr class="separator:ad05e313a036eb774485ac1a6053f9f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ea86858b86c13f145be0e81df475a9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a51ea86858b86c13f145be0e81df475a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352139a5c720d5224a8ff966fe9ce777"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a330611da0d33152ebe86d3dd8698c7af"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a330611da0d33152ebe86d3dd8698c7af">WTC2</a></td></tr>
<tr class="separator:a330611da0d33152ebe86d3dd8698c7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65be8ca126d20669936c9ac4491e0c92"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a330611da0d33152ebe86d3dd8698c7af"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a330611da0d33152ebe86d3dd8698c7af">WTC2</a>: 32</td></tr>
<tr class="separator:a330611da0d33152ebe86d3dd8698c7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65be8ca126d20669936c9ac4491e0c92"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65be8ca126d20669936c9ac4491e0c92">WTC2_b</a></td></tr>
<tr class="separator:a65be8ca126d20669936c9ac4491e0c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352139a5c720d5224a8ff966fe9ce777"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a352139a5c720d5224a8ff966fe9ce777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8b5a091a5188e3d9d99e5e684651bd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3a38efb40ba7f9b62b115ba4ed091c40"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a38efb40ba7f9b62b115ba4ed091c40">WTC3</a></td></tr>
<tr class="separator:a3a38efb40ba7f9b62b115ba4ed091c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b98a3630bafb1c80b5fbbce688dc0a4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3a38efb40ba7f9b62b115ba4ed091c40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a38efb40ba7f9b62b115ba4ed091c40">WTC3</a>: 32</td></tr>
<tr class="separator:a3a38efb40ba7f9b62b115ba4ed091c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b98a3630bafb1c80b5fbbce688dc0a4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b98a3630bafb1c80b5fbbce688dc0a4">WTC3_b</a></td></tr>
<tr class="separator:a1b98a3630bafb1c80b5fbbce688dc0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8b5a091a5188e3d9d99e5e684651bd"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9c8b5a091a5188e3d9d99e5e684651bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094bdbe8000bcccfd6615b89d04a185c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a009ce311eb3079ae07fa2d692e131603"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a009ce311eb3079ae07fa2d692e131603">EN0</a></td></tr>
<tr class="separator:a009ce311eb3079ae07fa2d692e131603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2f9af02652fdd5eeb1367d9e375ab6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a009ce311eb3079ae07fa2d692e131603"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a009ce311eb3079ae07fa2d692e131603">EN0</a>: 32</td></tr>
<tr class="separator:a009ce311eb3079ae07fa2d692e131603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2f9af02652fdd5eeb1367d9e375ab6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba2f9af02652fdd5eeb1367d9e375ab6">EN0_b</a></td></tr>
<tr class="separator:aba2f9af02652fdd5eeb1367d9e375ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094bdbe8000bcccfd6615b89d04a185c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a094bdbe8000bcccfd6615b89d04a185c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a4bbd54d854ebba0ea07aad6b923b1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a05b52e3dde89a4447404880c0f832d14"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05b52e3dde89a4447404880c0f832d14">EN1</a></td></tr>
<tr class="separator:a05b52e3dde89a4447404880c0f832d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c1cd0d413c427e76b684a9604526aa"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a05b52e3dde89a4447404880c0f832d14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05b52e3dde89a4447404880c0f832d14">EN1</a>: 32</td></tr>
<tr class="separator:a05b52e3dde89a4447404880c0f832d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c1cd0d413c427e76b684a9604526aa"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a32c1cd0d413c427e76b684a9604526aa">EN1_b</a></td></tr>
<tr class="separator:a32c1cd0d413c427e76b684a9604526aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a4bbd54d854ebba0ea07aad6b923b1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae4a4bbd54d854ebba0ea07aad6b923b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad540754a7497668f3d8da5fb2b97cb46"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2175f08c58728a9e8bf615727e1468fe"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2175f08c58728a9e8bf615727e1468fe">EN2</a></td></tr>
<tr class="separator:a2175f08c58728a9e8bf615727e1468fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbcaebea8e22350cf850200b54801846"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2175f08c58728a9e8bf615727e1468fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2175f08c58728a9e8bf615727e1468fe">EN2</a>: 32</td></tr>
<tr class="separator:a2175f08c58728a9e8bf615727e1468fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbcaebea8e22350cf850200b54801846"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acbcaebea8e22350cf850200b54801846">EN2_b</a></td></tr>
<tr class="separator:acbcaebea8e22350cf850200b54801846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad540754a7497668f3d8da5fb2b97cb46"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad540754a7497668f3d8da5fb2b97cb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52aeafa2804652938365a89a3c057662"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6f5c1e675a73f966c4ba09ad5449fc6a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f5c1e675a73f966c4ba09ad5449fc6a">EN3</a></td></tr>
<tr class="separator:a6f5c1e675a73f966c4ba09ad5449fc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28abe2484f0f595217a860c46da4edc4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6f5c1e675a73f966c4ba09ad5449fc6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f5c1e675a73f966c4ba09ad5449fc6a">EN3</a>: 32</td></tr>
<tr class="separator:a6f5c1e675a73f966c4ba09ad5449fc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28abe2484f0f595217a860c46da4edc4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a28abe2484f0f595217a860c46da4edc4">EN3_b</a></td></tr>
<tr class="separator:a28abe2484f0f595217a860c46da4edc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52aeafa2804652938365a89a3c057662"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a52aeafa2804652938365a89a3c057662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c09dd702782fa9a7f609ad807ff511"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a184b0ae6b8ed13f88a01d9c52944481c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a184b0ae6b8ed13f88a01d9c52944481c">ENS0</a></td></tr>
<tr class="separator:a184b0ae6b8ed13f88a01d9c52944481c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a9f7cbe3c16c4a9982982941088116"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a184b0ae6b8ed13f88a01d9c52944481c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a184b0ae6b8ed13f88a01d9c52944481c">ENS0</a>: 32</td></tr>
<tr class="separator:a184b0ae6b8ed13f88a01d9c52944481c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a9f7cbe3c16c4a9982982941088116"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53a9f7cbe3c16c4a9982982941088116">ENS0_b</a></td></tr>
<tr class="separator:a53a9f7cbe3c16c4a9982982941088116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c09dd702782fa9a7f609ad807ff511"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac6c09dd702782fa9a7f609ad807ff511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9818b4785ebe87f1bad204de55bbf684"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a729461bfb0ed3731686445f078a0592d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a729461bfb0ed3731686445f078a0592d">ENS1</a></td></tr>
<tr class="separator:a729461bfb0ed3731686445f078a0592d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a1a6ebdff5dcabbc75ca5bb70f3b23a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a729461bfb0ed3731686445f078a0592d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a729461bfb0ed3731686445f078a0592d">ENS1</a>: 32</td></tr>
<tr class="separator:a729461bfb0ed3731686445f078a0592d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a1a6ebdff5dcabbc75ca5bb70f3b23a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a1a6ebdff5dcabbc75ca5bb70f3b23a">ENS1_b</a></td></tr>
<tr class="separator:a8a1a6ebdff5dcabbc75ca5bb70f3b23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9818b4785ebe87f1bad204de55bbf684"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9818b4785ebe87f1bad204de55bbf684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7872e07124359f32cc6dbaa81f4e629f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac1565f11aef31e5c12dab2ffcb2b939b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac1565f11aef31e5c12dab2ffcb2b939b">ENS2</a></td></tr>
<tr class="separator:ac1565f11aef31e5c12dab2ffcb2b939b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d911c9d463cadf631ab41273aff3ba"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac1565f11aef31e5c12dab2ffcb2b939b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac1565f11aef31e5c12dab2ffcb2b939b">ENS2</a>: 32</td></tr>
<tr class="separator:ac1565f11aef31e5c12dab2ffcb2b939b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d911c9d463cadf631ab41273aff3ba"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01d911c9d463cadf631ab41273aff3ba">ENS2_b</a></td></tr>
<tr class="separator:a01d911c9d463cadf631ab41273aff3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7872e07124359f32cc6dbaa81f4e629f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7872e07124359f32cc6dbaa81f4e629f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2685aef57d4165d63028fb80ab2212d4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af88a68afbc515da2c0edeffc260bb3c5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af88a68afbc515da2c0edeffc260bb3c5">ENS3</a></td></tr>
<tr class="separator:af88a68afbc515da2c0edeffc260bb3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6137cba2dcf97e5e1e055002a540b71"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af88a68afbc515da2c0edeffc260bb3c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af88a68afbc515da2c0edeffc260bb3c5">ENS3</a>: 32</td></tr>
<tr class="separator:af88a68afbc515da2c0edeffc260bb3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6137cba2dcf97e5e1e055002a540b71"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6137cba2dcf97e5e1e055002a540b71">ENS3_b</a></td></tr>
<tr class="separator:ae6137cba2dcf97e5e1e055002a540b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2685aef57d4165d63028fb80ab2212d4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2685aef57d4165d63028fb80ab2212d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899bcdfa014d308030d3872a1287dcc5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a470f778153dfbb6e278067dfcd3f26b4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a470f778153dfbb6e278067dfcd3f26b4">ENC0</a></td></tr>
<tr class="separator:a470f778153dfbb6e278067dfcd3f26b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b31f2335682d0643f9325b95a0ef0e3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a470f778153dfbb6e278067dfcd3f26b4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a470f778153dfbb6e278067dfcd3f26b4">ENC0</a>: 32</td></tr>
<tr class="separator:a470f778153dfbb6e278067dfcd3f26b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b31f2335682d0643f9325b95a0ef0e3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b31f2335682d0643f9325b95a0ef0e3">ENC0_b</a></td></tr>
<tr class="separator:a5b31f2335682d0643f9325b95a0ef0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899bcdfa014d308030d3872a1287dcc5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a899bcdfa014d308030d3872a1287dcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e30a389dbefd73149e0a6e82cb341ba"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a474c14162d1c5c0d32b5f86d2b0ddf0b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a474c14162d1c5c0d32b5f86d2b0ddf0b">ENC1</a></td></tr>
<tr class="separator:a474c14162d1c5c0d32b5f86d2b0ddf0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43617518312a3ad6b58d031e0bb05b6e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a474c14162d1c5c0d32b5f86d2b0ddf0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a474c14162d1c5c0d32b5f86d2b0ddf0b">ENC1</a>: 32</td></tr>
<tr class="separator:a474c14162d1c5c0d32b5f86d2b0ddf0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43617518312a3ad6b58d031e0bb05b6e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43617518312a3ad6b58d031e0bb05b6e">ENC1_b</a></td></tr>
<tr class="separator:a43617518312a3ad6b58d031e0bb05b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e30a389dbefd73149e0a6e82cb341ba"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0e30a389dbefd73149e0a6e82cb341ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad44a225c5df826c54bb6d7d6ffff02"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1ab372a5607a8807174f8bd14eb2931c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ab372a5607a8807174f8bd14eb2931c">ENC2</a></td></tr>
<tr class="separator:a1ab372a5607a8807174f8bd14eb2931c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa2fb99741b01c3e915ba1cf1546e933"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1ab372a5607a8807174f8bd14eb2931c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ab372a5607a8807174f8bd14eb2931c">ENC2</a>: 32</td></tr>
<tr class="separator:a1ab372a5607a8807174f8bd14eb2931c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa2fb99741b01c3e915ba1cf1546e933"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afa2fb99741b01c3e915ba1cf1546e933">ENC2_b</a></td></tr>
<tr class="separator:afa2fb99741b01c3e915ba1cf1546e933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad44a225c5df826c54bb6d7d6ffff02"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abad44a225c5df826c54bb6d7d6ffff02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59942d6a1c4863e1ecdce01aa9f728f1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aaa59ad175e1167e614c52f667e321c94"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaa59ad175e1167e614c52f667e321c94">ENC3</a></td></tr>
<tr class="separator:aaa59ad175e1167e614c52f667e321c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10606a9770bd1ff31b8140c9ab16917c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaa59ad175e1167e614c52f667e321c94"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaa59ad175e1167e614c52f667e321c94">ENC3</a>: 32</td></tr>
<tr class="separator:aaa59ad175e1167e614c52f667e321c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10606a9770bd1ff31b8140c9ab16917c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a10606a9770bd1ff31b8140c9ab16917c">ENC3_b</a></td></tr>
<tr class="separator:a10606a9770bd1ff31b8140c9ab16917c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59942d6a1c4863e1ecdce01aa9f728f1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a59942d6a1c4863e1ecdce01aa9f728f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcce8fd286f62f99c9019d58a7eff65a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2805d0a9b5438a7c42e6e9f4d61da67d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2805d0a9b5438a7c42e6e9f4d61da67d">IOM0IRQ</a></td></tr>
<tr class="separator:a2805d0a9b5438a7c42e6e9f4d61da67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4d500623b899d9358a2f036c2aa786"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2805d0a9b5438a7c42e6e9f4d61da67d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2805d0a9b5438a7c42e6e9f4d61da67d">IOM0IRQ</a>: 7</td></tr>
<tr class="separator:a2805d0a9b5438a7c42e6e9f4d61da67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 25</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4d500623b899d9358a2f036c2aa786"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2b4d500623b899d9358a2f036c2aa786">IOM0IRQ_b</a></td></tr>
<tr class="separator:a2b4d500623b899d9358a2f036c2aa786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcce8fd286f62f99c9019d58a7eff65a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abcce8fd286f62f99c9019d58a7eff65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3773fc182dacf012250994f8f214b88f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0f4a1e33933e0564647f8359390f3841"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f4a1e33933e0564647f8359390f3841">IOM1IRQ</a></td></tr>
<tr class="separator:a0f4a1e33933e0564647f8359390f3841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a9d6800419392e19f24a53411b7bfe"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0f4a1e33933e0564647f8359390f3841"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f4a1e33933e0564647f8359390f3841">IOM1IRQ</a>: 7</td></tr>
<tr class="separator:a0f4a1e33933e0564647f8359390f3841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 25</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a9d6800419392e19f24a53411b7bfe"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad9a9d6800419392e19f24a53411b7bfe">IOM1IRQ_b</a></td></tr>
<tr class="separator:ad9a9d6800419392e19f24a53411b7bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3773fc182dacf012250994f8f214b88f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3773fc182dacf012250994f8f214b88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45f0f393c5de3aeb78e9ab116b8ec52"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a26378e2f1ad1aac5104eea691093ea19"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26378e2f1ad1aac5104eea691093ea19">IOM2IRQ</a></td></tr>
<tr class="separator:a26378e2f1ad1aac5104eea691093ea19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1a0a9850956ebc023beb8a83b69cc3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a26378e2f1ad1aac5104eea691093ea19"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26378e2f1ad1aac5104eea691093ea19">IOM2IRQ</a>: 7</td></tr>
<tr class="separator:a26378e2f1ad1aac5104eea691093ea19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 25</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1a0a9850956ebc023beb8a83b69cc3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec1a0a9850956ebc023beb8a83b69cc3">IOM2IRQ_b</a></td></tr>
<tr class="separator:aec1a0a9850956ebc023beb8a83b69cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45f0f393c5de3aeb78e9ab116b8ec52"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af45f0f393c5de3aeb78e9ab116b8ec52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6165517b35acc6d4d4a28afd488140"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afcf54a1a7bae3b24b98a6f642cdd5694"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afcf54a1a7bae3b24b98a6f642cdd5694">IOM3IRQ</a></td></tr>
<tr class="separator:afcf54a1a7bae3b24b98a6f642cdd5694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc33b1da4ef03844dd8d91ed205ec8bd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afcf54a1a7bae3b24b98a6f642cdd5694"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afcf54a1a7bae3b24b98a6f642cdd5694">IOM3IRQ</a>: 7</td></tr>
<tr class="separator:afcf54a1a7bae3b24b98a6f642cdd5694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 25</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc33b1da4ef03844dd8d91ed205ec8bd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc33b1da4ef03844dd8d91ed205ec8bd">IOM3IRQ_b</a></td></tr>
<tr class="separator:adc33b1da4ef03844dd8d91ed205ec8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6165517b35acc6d4d4a28afd488140"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adf6165517b35acc6d4d4a28afd488140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c69eedf057f65de2fa312478ab630b8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af3f37d2a76be844b7fba1c7e1919342f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af3f37d2a76be844b7fba1c7e1919342f">IOM4IRQ</a></td></tr>
<tr class="separator:af3f37d2a76be844b7fba1c7e1919342f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1aca33e5c11fb9e9906ea6c5d4a24a9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af3f37d2a76be844b7fba1c7e1919342f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af3f37d2a76be844b7fba1c7e1919342f">IOM4IRQ</a>: 7</td></tr>
<tr class="separator:af3f37d2a76be844b7fba1c7e1919342f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 25</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1aca33e5c11fb9e9906ea6c5d4a24a9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa1aca33e5c11fb9e9906ea6c5d4a24a9">IOM4IRQ_b</a></td></tr>
<tr class="separator:aa1aca33e5c11fb9e9906ea6c5d4a24a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c69eedf057f65de2fa312478ab630b8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7c69eedf057f65de2fa312478ab630b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f10b94a6767b55106e194553fd956f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9a91c71c71b679b292a68f13fa22d60b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a91c71c71b679b292a68f13fa22d60b">IOM5IRQ</a></td></tr>
<tr class="separator:a9a91c71c71b679b292a68f13fa22d60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaccda76452e946ffc549113b24246236"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9a91c71c71b679b292a68f13fa22d60b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a91c71c71b679b292a68f13fa22d60b">IOM5IRQ</a>: 7</td></tr>
<tr class="separator:a9a91c71c71b679b292a68f13fa22d60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 25</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaccda76452e946ffc549113b24246236"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaccda76452e946ffc549113b24246236">IOM5IRQ_b</a></td></tr>
<tr class="separator:aaccda76452e946ffc549113b24246236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f10b94a6767b55106e194553fd956f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad2f10b94a6767b55106e194553fd956f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfa3f62c00d790065efca2f90fcd922"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1cbc63bd90bbc9794cff9956a5e24eb8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1cbc63bd90bbc9794cff9956a5e24eb8">IOM6IRQ</a></td></tr>
<tr class="separator:a1cbc63bd90bbc9794cff9956a5e24eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e88acb6e5e165d8f2aab7d37890e74c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1cbc63bd90bbc9794cff9956a5e24eb8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1cbc63bd90bbc9794cff9956a5e24eb8">IOM6IRQ</a>: 7</td></tr>
<tr class="separator:a1cbc63bd90bbc9794cff9956a5e24eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 25</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e88acb6e5e165d8f2aab7d37890e74c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e88acb6e5e165d8f2aab7d37890e74c">IOM6IRQ_b</a></td></tr>
<tr class="separator:a5e88acb6e5e165d8f2aab7d37890e74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfa3f62c00d790065efca2f90fcd922"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8cfa3f62c00d790065efca2f90fcd922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f88186e67939a7ed7844bd02a6a66f1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7177394054019c9c878378120dcfc055"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7177394054019c9c878378120dcfc055">IOM7IRQ</a></td></tr>
<tr class="separator:a7177394054019c9c878378120dcfc055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafac67c618fd9a8957535e35e63311de"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7177394054019c9c878378120dcfc055"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7177394054019c9c878378120dcfc055">IOM7IRQ</a>: 7</td></tr>
<tr class="separator:a7177394054019c9c878378120dcfc055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 25</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafac67c618fd9a8957535e35e63311de"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aafac67c618fd9a8957535e35e63311de">IOM7IRQ_b</a></td></tr>
<tr class="separator:aafac67c618fd9a8957535e35e63311de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f88186e67939a7ed7844bd02a6a66f1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4f88186e67939a7ed7844bd02a6a66f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43977485f8fb8ae67d3c16fb4aa5f46"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a70ed865e2bdc06a3c9e70adc3d9b6655"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a70ed865e2bdc06a3c9e70adc3d9b6655">SDIFCDWP</a></td></tr>
<tr class="separator:a70ed865e2bdc06a3c9e70adc3d9b6655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08c00bce1ecedbb7ccf096f74109e23"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a370a1a77481235568eece42bfe22274d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a370a1a77481235568eece42bfe22274d">SDIFCD</a>: 7</td></tr>
<tr class="separator:a370a1a77481235568eece42bfe22274d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac279a75ba37a3107fdbaa5f00161f7a6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac279a75ba37a3107fdbaa5f00161f7a6">SDIFWP</a>: 7</td></tr>
<tr class="separator:ac279a75ba37a3107fdbaa5f00161f7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 17</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08c00bce1ecedbb7ccf096f74109e23"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa08c00bce1ecedbb7ccf096f74109e23">SDIFCDWP_b</a></td></tr>
<tr class="separator:aa08c00bce1ecedbb7ccf096f74109e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43977485f8fb8ae67d3c16fb4aa5f46"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa43977485f8fb8ae67d3c16fb4aa5f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f21dfa0bdc3a191d4eb32bd410cb9d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae5cc00705602510403f8f3c945bbf575"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae5cc00705602510403f8f3c945bbf575">OBSDATA</a></td></tr>
<tr class="separator:ae5cc00705602510403f8f3c945bbf575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2e1572c4b5b0a68380b172d9a08667"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae5cc00705602510403f8f3c945bbf575"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae5cc00705602510403f8f3c945bbf575">OBSDATA</a>: 16</td></tr>
<tr class="separator:ae5cc00705602510403f8f3c945bbf575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2e1572c4b5b0a68380b172d9a08667"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aee2e1572c4b5b0a68380b172d9a08667">OBSDATA_b</a></td></tr>
<tr class="separator:aee2e1572c4b5b0a68380b172d9a08667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f21dfa0bdc3a191d4eb32bd410cb9d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af2f21dfa0bdc3a191d4eb32bd410cb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ab7b39d631ef4cc4d2c21e5a8e9fda"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abb38bd6f7885cd292e0c5ef52866c998"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb38bd6f7885cd292e0c5ef52866c998">IEOBS0</a></td></tr>
<tr class="separator:abb38bd6f7885cd292e0c5ef52866c998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7651093f53e1baab3e99701014f0270a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adbb8c2b3d9e1197cd777447ab4345b5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adbb8c2b3d9e1197cd777447ab4345b5d">IEDATA0</a>: 32</td></tr>
<tr class="separator:adbb8c2b3d9e1197cd777447ab4345b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7651093f53e1baab3e99701014f0270a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7651093f53e1baab3e99701014f0270a">IEOBS0_b</a></td></tr>
<tr class="separator:a7651093f53e1baab3e99701014f0270a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ab7b39d631ef4cc4d2c21e5a8e9fda"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a88ab7b39d631ef4cc4d2c21e5a8e9fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77f74f9e508017f8943f6bd4a3e42e2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a55505b7997f4512d7087d37bfe890f17"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a55505b7997f4512d7087d37bfe890f17">IEOBS1</a></td></tr>
<tr class="separator:a55505b7997f4512d7087d37bfe890f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c117bbc7911af3f2b932c15e9e312d9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aba22328c0d56d7195273996778ba8933"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba22328c0d56d7195273996778ba8933">IEDATA1</a>: 32</td></tr>
<tr class="separator:aba22328c0d56d7195273996778ba8933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c117bbc7911af3f2b932c15e9e312d9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3c117bbc7911af3f2b932c15e9e312d9">IEOBS1_b</a></td></tr>
<tr class="separator:a3c117bbc7911af3f2b932c15e9e312d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77f74f9e508017f8943f6bd4a3e42e2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad77f74f9e508017f8943f6bd4a3e42e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577586e5e1753844f0f19be705600558"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1012cab923f7af15fe1da56dc5758c37"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1012cab923f7af15fe1da56dc5758c37">IEOBS2</a></td></tr>
<tr class="separator:a1012cab923f7af15fe1da56dc5758c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3745417a1c542e060774d0840ad14470"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaed68cd5b84d0df352a20f0d99d2731f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaed68cd5b84d0df352a20f0d99d2731f">IEDATA2</a>: 32</td></tr>
<tr class="separator:aaed68cd5b84d0df352a20f0d99d2731f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3745417a1c542e060774d0840ad14470"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3745417a1c542e060774d0840ad14470">IEOBS2_b</a></td></tr>
<tr class="separator:a3745417a1c542e060774d0840ad14470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577586e5e1753844f0f19be705600558"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a577586e5e1753844f0f19be705600558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803309bd51fa49d8589f279ee0e43bad"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5d65d334aa5a7ae50501965ce324d911"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d65d334aa5a7ae50501965ce324d911">IEOBS3</a></td></tr>
<tr class="separator:a5d65d334aa5a7ae50501965ce324d911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e1aaaf66170239178462426d0544d2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad060dbe355d11307bce6313b347cc68a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad060dbe355d11307bce6313b347cc68a">IEDATA3</a>: 32</td></tr>
<tr class="separator:ad060dbe355d11307bce6313b347cc68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e1aaaf66170239178462426d0544d2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a85e1aaaf66170239178462426d0544d2">IEOBS3_b</a></td></tr>
<tr class="separator:a85e1aaaf66170239178462426d0544d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803309bd51fa49d8589f279ee0e43bad"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a803309bd51fa49d8589f279ee0e43bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa110223fc1a5bd20496a51f5760e3e70"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a224ad9700cb70a9091f96c28c824c5e7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a224ad9700cb70a9091f96c28c824c5e7">OEOBS0</a></td></tr>
<tr class="separator:a224ad9700cb70a9091f96c28c824c5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97aa373dc85d7cc600b1a8efe8f91d9b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab73996e5bc3789d9fa8ffaf0d2979d48"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab73996e5bc3789d9fa8ffaf0d2979d48">OEDATA0</a>: 32</td></tr>
<tr class="separator:ab73996e5bc3789d9fa8ffaf0d2979d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97aa373dc85d7cc600b1a8efe8f91d9b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97aa373dc85d7cc600b1a8efe8f91d9b">OEOBS0_b</a></td></tr>
<tr class="separator:a97aa373dc85d7cc600b1a8efe8f91d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa110223fc1a5bd20496a51f5760e3e70"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa110223fc1a5bd20496a51f5760e3e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999e11109059e554c4b1cba6c57688d0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa1f8aa28015e63bd9d374ae62aa02cf8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa1f8aa28015e63bd9d374ae62aa02cf8">OEOBS1</a></td></tr>
<tr class="separator:aa1f8aa28015e63bd9d374ae62aa02cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ac085ead9af2e05c2d1338e0eec3ac"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af7b3683ca8f93d6757d20cf1439d543c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7b3683ca8f93d6757d20cf1439d543c">OEDATA1</a>: 32</td></tr>
<tr class="separator:af7b3683ca8f93d6757d20cf1439d543c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ac085ead9af2e05c2d1338e0eec3ac"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a00ac085ead9af2e05c2d1338e0eec3ac">OEOBS1_b</a></td></tr>
<tr class="separator:a00ac085ead9af2e05c2d1338e0eec3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999e11109059e554c4b1cba6c57688d0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a999e11109059e554c4b1cba6c57688d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b96e5b7bf6f5e8ee18d96d80483b69"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae27acb9c8a3ac63e3da26433cdfd0f5c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae27acb9c8a3ac63e3da26433cdfd0f5c">OEOBS2</a></td></tr>
<tr class="separator:ae27acb9c8a3ac63e3da26433cdfd0f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c2e2b057d2025171d2fce0388b45c1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa25a16ebe59dd049c516452628430180"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa25a16ebe59dd049c516452628430180">OEDATA2</a>: 32</td></tr>
<tr class="separator:aa25a16ebe59dd049c516452628430180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c2e2b057d2025171d2fce0388b45c1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a38c2e2b057d2025171d2fce0388b45c1">OEOBS2_b</a></td></tr>
<tr class="separator:a38c2e2b057d2025171d2fce0388b45c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b96e5b7bf6f5e8ee18d96d80483b69"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a22b96e5b7bf6f5e8ee18d96d80483b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd06f53f8abd865b004dcd3189dfcfa"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a03761718dcd6d65f601a2a44aa17da36"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03761718dcd6d65f601a2a44aa17da36">OEOBS3</a></td></tr>
<tr class="separator:a03761718dcd6d65f601a2a44aa17da36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824cec6d2814b8f3c8c5fd5227960d04"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a066d0f56b17bffdfee464efc6e3adb69"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a066d0f56b17bffdfee464efc6e3adb69">OEDATA3</a>: 32</td></tr>
<tr class="separator:a066d0f56b17bffdfee464efc6e3adb69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824cec6d2814b8f3c8c5fd5227960d04"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a824cec6d2814b8f3c8c5fd5227960d04">OEOBS3_b</a></td></tr>
<tr class="separator:a824cec6d2814b8f3c8c5fd5227960d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd06f53f8abd865b004dcd3189dfcfa"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afcd06f53f8abd865b004dcd3189dfcfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e4fbe32cad58fba99ae8cc009fbb09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type.html#aa3e4fbe32cad58fba99ae8cc009fbb09">RESERVED</a></td></tr>
<tr class="separator:aa3e4fbe32cad58fba99ae8cc009fbb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f338bce91953daf57609b75a6d7119"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a920265430eed216407ba232331e4c1b3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a920265430eed216407ba232331e4c1b3">MCUN0INT0EN</a></td></tr>
<tr class="separator:a920265430eed216407ba232331e4c1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2f7a63065b2a5be068166397f73661"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac60a7715986f6245d19dcdf01527d21a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac60a7715986f6245d19dcdf01527d21a">MCUN0GPIO0</a>: 1</td></tr>
<tr class="separator:ac60a7715986f6245d19dcdf01527d21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec1ce6b1223d9108a9b68fa4817bd29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaec1ce6b1223d9108a9b68fa4817bd29">MCUN0GPIO1</a>: 1</td></tr>
<tr class="separator:aaec1ce6b1223d9108a9b68fa4817bd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f5a866e994a48cbf7aee8f1bcb9fa5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13f5a866e994a48cbf7aee8f1bcb9fa5">MCUN0GPIO2</a>: 1</td></tr>
<tr class="separator:a13f5a866e994a48cbf7aee8f1bcb9fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4195ffaef0c1fe82f2c5188ee274d386"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4195ffaef0c1fe82f2c5188ee274d386">MCUN0GPIO3</a>: 1</td></tr>
<tr class="separator:a4195ffaef0c1fe82f2c5188ee274d386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1245629e7f65d4787f260899f92437d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1245629e7f65d4787f260899f92437d9">MCUN0GPIO4</a>: 1</td></tr>
<tr class="separator:a1245629e7f65d4787f260899f92437d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d4b70d9589a9ba4aafc98d37e4c40e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66d4b70d9589a9ba4aafc98d37e4c40e">MCUN0GPIO5</a>: 1</td></tr>
<tr class="separator:a66d4b70d9589a9ba4aafc98d37e4c40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9dcdf0aba04a1384d82a1aec23da694"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9dcdf0aba04a1384d82a1aec23da694">MCUN0GPIO6</a>: 1</td></tr>
<tr class="separator:af9dcdf0aba04a1384d82a1aec23da694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bc75f2fcadccf002d440d00698097d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a45bc75f2fcadccf002d440d00698097d">MCUN0GPIO7</a>: 1</td></tr>
<tr class="separator:a45bc75f2fcadccf002d440d00698097d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dad92e3b10d146e594c99d2e7d350dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1dad92e3b10d146e594c99d2e7d350dc">MCUN0GPIO8</a>: 1</td></tr>
<tr class="separator:a1dad92e3b10d146e594c99d2e7d350dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03301ee2a2f0a895d6333634ab963adf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03301ee2a2f0a895d6333634ab963adf">MCUN0GPIO9</a>: 1</td></tr>
<tr class="separator:a03301ee2a2f0a895d6333634ab963adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56915037246afb271a5969579e58a056"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56915037246afb271a5969579e58a056">MCUN0GPIO10</a>: 1</td></tr>
<tr class="separator:a56915037246afb271a5969579e58a056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b214c54c880402e2d9d5a0525a7f614"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9b214c54c880402e2d9d5a0525a7f614">MCUN0GPIO11</a>: 1</td></tr>
<tr class="separator:a9b214c54c880402e2d9d5a0525a7f614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5ef0a155c817edce02c73a869b9b1c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abd5ef0a155c817edce02c73a869b9b1c">MCUN0GPIO12</a>: 1</td></tr>
<tr class="separator:abd5ef0a155c817edce02c73a869b9b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae22b9b886830b33614ea271c9ee0646a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae22b9b886830b33614ea271c9ee0646a">MCUN0GPIO13</a>: 1</td></tr>
<tr class="separator:ae22b9b886830b33614ea271c9ee0646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3766c0d95acf67fbbf59e12e6c766c36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3766c0d95acf67fbbf59e12e6c766c36">MCUN0GPIO14</a>: 1</td></tr>
<tr class="separator:a3766c0d95acf67fbbf59e12e6c766c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25859cee9bb6ec70ccb6fd24fc9332d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25859cee9bb6ec70ccb6fd24fc9332d4">MCUN0GPIO15</a>: 1</td></tr>
<tr class="separator:a25859cee9bb6ec70ccb6fd24fc9332d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559f71f5f451b88dbd034f9e246d7207"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a559f71f5f451b88dbd034f9e246d7207">MCUN0GPIO16</a>: 1</td></tr>
<tr class="separator:a559f71f5f451b88dbd034f9e246d7207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6be632ae0c3025d361180563f0e14b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea6be632ae0c3025d361180563f0e14b">MCUN0GPIO17</a>: 1</td></tr>
<tr class="separator:aea6be632ae0c3025d361180563f0e14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42a75ed86afd3a4f6c55b96e02d3cfe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae42a75ed86afd3a4f6c55b96e02d3cfe">MCUN0GPIO18</a>: 1</td></tr>
<tr class="separator:ae42a75ed86afd3a4f6c55b96e02d3cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e77eed31676cf2b7c471cd38ad774a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7e77eed31676cf2b7c471cd38ad774a">MCUN0GPIO19</a>: 1</td></tr>
<tr class="separator:af7e77eed31676cf2b7c471cd38ad774a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65087d17d735658097618e8ab6167353"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65087d17d735658097618e8ab6167353">MCUN0GPIO20</a>: 1</td></tr>
<tr class="separator:a65087d17d735658097618e8ab6167353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f77b6878c582c360a6b31668a638620"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4f77b6878c582c360a6b31668a638620">MCUN0GPIO21</a>: 1</td></tr>
<tr class="separator:a4f77b6878c582c360a6b31668a638620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad946a80ac9fd2b8e79420f2745d9a0a6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad946a80ac9fd2b8e79420f2745d9a0a6">MCUN0GPIO22</a>: 1</td></tr>
<tr class="separator:ad946a80ac9fd2b8e79420f2745d9a0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e230b70e644f118406c80960e443339"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e230b70e644f118406c80960e443339">MCUN0GPIO23</a>: 1</td></tr>
<tr class="separator:a2e230b70e644f118406c80960e443339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa31d0fe2c23d767a6ceba47918a148fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa31d0fe2c23d767a6ceba47918a148fb">MCUN0GPIO24</a>: 1</td></tr>
<tr class="separator:aa31d0fe2c23d767a6ceba47918a148fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cab15f155d424ab5085a9cac828175c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1cab15f155d424ab5085a9cac828175c">MCUN0GPIO25</a>: 1</td></tr>
<tr class="separator:a1cab15f155d424ab5085a9cac828175c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b7e57a76306bad93136969dd1f1ea3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23b7e57a76306bad93136969dd1f1ea3">MCUN0GPIO26</a>: 1</td></tr>
<tr class="separator:a23b7e57a76306bad93136969dd1f1ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1530caa3fdca55d1b8554bb824c01d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c1530caa3fdca55d1b8554bb824c01d">MCUN0GPIO27</a>: 1</td></tr>
<tr class="separator:a7c1530caa3fdca55d1b8554bb824c01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a66a39390f7db8515e55f312d662fb6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a66a39390f7db8515e55f312d662fb6">MCUN0GPIO28</a>: 1</td></tr>
<tr class="separator:a2a66a39390f7db8515e55f312d662fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033a0204298503cebd9713bac9fa82ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a033a0204298503cebd9713bac9fa82ed">MCUN0GPIO29</a>: 1</td></tr>
<tr class="separator:a033a0204298503cebd9713bac9fa82ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac255a7621232b53a1226a1cd9d34b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ac255a7621232b53a1226a1cd9d34b8">MCUN0GPIO30</a>: 1</td></tr>
<tr class="separator:a3ac255a7621232b53a1226a1cd9d34b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac097880cb0c9b7ce6276a752d8780a09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac097880cb0c9b7ce6276a752d8780a09">MCUN0GPIO31</a>: 1</td></tr>
<tr class="separator:ac097880cb0c9b7ce6276a752d8780a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2f7a63065b2a5be068166397f73661"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b2f7a63065b2a5be068166397f73661">MCUN0INT0EN_b</a></td></tr>
<tr class="separator:a5b2f7a63065b2a5be068166397f73661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f338bce91953daf57609b75a6d7119"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab3f338bce91953daf57609b75a6d7119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60614ca49d994b9803b8ab18eecc5ff8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5e9cf89ef3aac5b20f1d829b62c131c8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e9cf89ef3aac5b20f1d829b62c131c8">MCUN0INT0STAT</a></td></tr>
<tr class="separator:a5e9cf89ef3aac5b20f1d829b62c131c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079fa3b09b557f465ac8feb58ffcc683"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac60a7715986f6245d19dcdf01527d21a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac60a7715986f6245d19dcdf01527d21a">MCUN0GPIO0</a>: 1</td></tr>
<tr class="separator:ac60a7715986f6245d19dcdf01527d21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec1ce6b1223d9108a9b68fa4817bd29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaec1ce6b1223d9108a9b68fa4817bd29">MCUN0GPIO1</a>: 1</td></tr>
<tr class="separator:aaec1ce6b1223d9108a9b68fa4817bd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f5a866e994a48cbf7aee8f1bcb9fa5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13f5a866e994a48cbf7aee8f1bcb9fa5">MCUN0GPIO2</a>: 1</td></tr>
<tr class="separator:a13f5a866e994a48cbf7aee8f1bcb9fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4195ffaef0c1fe82f2c5188ee274d386"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4195ffaef0c1fe82f2c5188ee274d386">MCUN0GPIO3</a>: 1</td></tr>
<tr class="separator:a4195ffaef0c1fe82f2c5188ee274d386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1245629e7f65d4787f260899f92437d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1245629e7f65d4787f260899f92437d9">MCUN0GPIO4</a>: 1</td></tr>
<tr class="separator:a1245629e7f65d4787f260899f92437d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d4b70d9589a9ba4aafc98d37e4c40e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66d4b70d9589a9ba4aafc98d37e4c40e">MCUN0GPIO5</a>: 1</td></tr>
<tr class="separator:a66d4b70d9589a9ba4aafc98d37e4c40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9dcdf0aba04a1384d82a1aec23da694"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9dcdf0aba04a1384d82a1aec23da694">MCUN0GPIO6</a>: 1</td></tr>
<tr class="separator:af9dcdf0aba04a1384d82a1aec23da694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bc75f2fcadccf002d440d00698097d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a45bc75f2fcadccf002d440d00698097d">MCUN0GPIO7</a>: 1</td></tr>
<tr class="separator:a45bc75f2fcadccf002d440d00698097d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dad92e3b10d146e594c99d2e7d350dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1dad92e3b10d146e594c99d2e7d350dc">MCUN0GPIO8</a>: 1</td></tr>
<tr class="separator:a1dad92e3b10d146e594c99d2e7d350dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03301ee2a2f0a895d6333634ab963adf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03301ee2a2f0a895d6333634ab963adf">MCUN0GPIO9</a>: 1</td></tr>
<tr class="separator:a03301ee2a2f0a895d6333634ab963adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56915037246afb271a5969579e58a056"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56915037246afb271a5969579e58a056">MCUN0GPIO10</a>: 1</td></tr>
<tr class="separator:a56915037246afb271a5969579e58a056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b214c54c880402e2d9d5a0525a7f614"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9b214c54c880402e2d9d5a0525a7f614">MCUN0GPIO11</a>: 1</td></tr>
<tr class="separator:a9b214c54c880402e2d9d5a0525a7f614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5ef0a155c817edce02c73a869b9b1c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abd5ef0a155c817edce02c73a869b9b1c">MCUN0GPIO12</a>: 1</td></tr>
<tr class="separator:abd5ef0a155c817edce02c73a869b9b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae22b9b886830b33614ea271c9ee0646a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae22b9b886830b33614ea271c9ee0646a">MCUN0GPIO13</a>: 1</td></tr>
<tr class="separator:ae22b9b886830b33614ea271c9ee0646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3766c0d95acf67fbbf59e12e6c766c36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3766c0d95acf67fbbf59e12e6c766c36">MCUN0GPIO14</a>: 1</td></tr>
<tr class="separator:a3766c0d95acf67fbbf59e12e6c766c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25859cee9bb6ec70ccb6fd24fc9332d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25859cee9bb6ec70ccb6fd24fc9332d4">MCUN0GPIO15</a>: 1</td></tr>
<tr class="separator:a25859cee9bb6ec70ccb6fd24fc9332d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559f71f5f451b88dbd034f9e246d7207"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a559f71f5f451b88dbd034f9e246d7207">MCUN0GPIO16</a>: 1</td></tr>
<tr class="separator:a559f71f5f451b88dbd034f9e246d7207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6be632ae0c3025d361180563f0e14b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea6be632ae0c3025d361180563f0e14b">MCUN0GPIO17</a>: 1</td></tr>
<tr class="separator:aea6be632ae0c3025d361180563f0e14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42a75ed86afd3a4f6c55b96e02d3cfe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae42a75ed86afd3a4f6c55b96e02d3cfe">MCUN0GPIO18</a>: 1</td></tr>
<tr class="separator:ae42a75ed86afd3a4f6c55b96e02d3cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e77eed31676cf2b7c471cd38ad774a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7e77eed31676cf2b7c471cd38ad774a">MCUN0GPIO19</a>: 1</td></tr>
<tr class="separator:af7e77eed31676cf2b7c471cd38ad774a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65087d17d735658097618e8ab6167353"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65087d17d735658097618e8ab6167353">MCUN0GPIO20</a>: 1</td></tr>
<tr class="separator:a65087d17d735658097618e8ab6167353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f77b6878c582c360a6b31668a638620"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4f77b6878c582c360a6b31668a638620">MCUN0GPIO21</a>: 1</td></tr>
<tr class="separator:a4f77b6878c582c360a6b31668a638620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad946a80ac9fd2b8e79420f2745d9a0a6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad946a80ac9fd2b8e79420f2745d9a0a6">MCUN0GPIO22</a>: 1</td></tr>
<tr class="separator:ad946a80ac9fd2b8e79420f2745d9a0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e230b70e644f118406c80960e443339"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e230b70e644f118406c80960e443339">MCUN0GPIO23</a>: 1</td></tr>
<tr class="separator:a2e230b70e644f118406c80960e443339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa31d0fe2c23d767a6ceba47918a148fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa31d0fe2c23d767a6ceba47918a148fb">MCUN0GPIO24</a>: 1</td></tr>
<tr class="separator:aa31d0fe2c23d767a6ceba47918a148fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cab15f155d424ab5085a9cac828175c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1cab15f155d424ab5085a9cac828175c">MCUN0GPIO25</a>: 1</td></tr>
<tr class="separator:a1cab15f155d424ab5085a9cac828175c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b7e57a76306bad93136969dd1f1ea3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23b7e57a76306bad93136969dd1f1ea3">MCUN0GPIO26</a>: 1</td></tr>
<tr class="separator:a23b7e57a76306bad93136969dd1f1ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1530caa3fdca55d1b8554bb824c01d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c1530caa3fdca55d1b8554bb824c01d">MCUN0GPIO27</a>: 1</td></tr>
<tr class="separator:a7c1530caa3fdca55d1b8554bb824c01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a66a39390f7db8515e55f312d662fb6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a66a39390f7db8515e55f312d662fb6">MCUN0GPIO28</a>: 1</td></tr>
<tr class="separator:a2a66a39390f7db8515e55f312d662fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033a0204298503cebd9713bac9fa82ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a033a0204298503cebd9713bac9fa82ed">MCUN0GPIO29</a>: 1</td></tr>
<tr class="separator:a033a0204298503cebd9713bac9fa82ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac255a7621232b53a1226a1cd9d34b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ac255a7621232b53a1226a1cd9d34b8">MCUN0GPIO30</a>: 1</td></tr>
<tr class="separator:a3ac255a7621232b53a1226a1cd9d34b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac097880cb0c9b7ce6276a752d8780a09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac097880cb0c9b7ce6276a752d8780a09">MCUN0GPIO31</a>: 1</td></tr>
<tr class="separator:ac097880cb0c9b7ce6276a752d8780a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079fa3b09b557f465ac8feb58ffcc683"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a079fa3b09b557f465ac8feb58ffcc683">MCUN0INT0STAT_b</a></td></tr>
<tr class="separator:a079fa3b09b557f465ac8feb58ffcc683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60614ca49d994b9803b8ab18eecc5ff8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a60614ca49d994b9803b8ab18eecc5ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c1521e292426c137ce0b4476ba7a7d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5bf8b26dbe24d41623d7d728eff42615"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5bf8b26dbe24d41623d7d728eff42615">MCUN0INT0CLR</a></td></tr>
<tr class="separator:a5bf8b26dbe24d41623d7d728eff42615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0051c2bf0a64f5454541a0bb6b02c3e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac60a7715986f6245d19dcdf01527d21a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac60a7715986f6245d19dcdf01527d21a">MCUN0GPIO0</a>: 1</td></tr>
<tr class="separator:ac60a7715986f6245d19dcdf01527d21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec1ce6b1223d9108a9b68fa4817bd29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaec1ce6b1223d9108a9b68fa4817bd29">MCUN0GPIO1</a>: 1</td></tr>
<tr class="separator:aaec1ce6b1223d9108a9b68fa4817bd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f5a866e994a48cbf7aee8f1bcb9fa5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13f5a866e994a48cbf7aee8f1bcb9fa5">MCUN0GPIO2</a>: 1</td></tr>
<tr class="separator:a13f5a866e994a48cbf7aee8f1bcb9fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4195ffaef0c1fe82f2c5188ee274d386"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4195ffaef0c1fe82f2c5188ee274d386">MCUN0GPIO3</a>: 1</td></tr>
<tr class="separator:a4195ffaef0c1fe82f2c5188ee274d386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1245629e7f65d4787f260899f92437d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1245629e7f65d4787f260899f92437d9">MCUN0GPIO4</a>: 1</td></tr>
<tr class="separator:a1245629e7f65d4787f260899f92437d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d4b70d9589a9ba4aafc98d37e4c40e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66d4b70d9589a9ba4aafc98d37e4c40e">MCUN0GPIO5</a>: 1</td></tr>
<tr class="separator:a66d4b70d9589a9ba4aafc98d37e4c40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9dcdf0aba04a1384d82a1aec23da694"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9dcdf0aba04a1384d82a1aec23da694">MCUN0GPIO6</a>: 1</td></tr>
<tr class="separator:af9dcdf0aba04a1384d82a1aec23da694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bc75f2fcadccf002d440d00698097d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a45bc75f2fcadccf002d440d00698097d">MCUN0GPIO7</a>: 1</td></tr>
<tr class="separator:a45bc75f2fcadccf002d440d00698097d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dad92e3b10d146e594c99d2e7d350dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1dad92e3b10d146e594c99d2e7d350dc">MCUN0GPIO8</a>: 1</td></tr>
<tr class="separator:a1dad92e3b10d146e594c99d2e7d350dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03301ee2a2f0a895d6333634ab963adf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03301ee2a2f0a895d6333634ab963adf">MCUN0GPIO9</a>: 1</td></tr>
<tr class="separator:a03301ee2a2f0a895d6333634ab963adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56915037246afb271a5969579e58a056"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56915037246afb271a5969579e58a056">MCUN0GPIO10</a>: 1</td></tr>
<tr class="separator:a56915037246afb271a5969579e58a056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b214c54c880402e2d9d5a0525a7f614"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9b214c54c880402e2d9d5a0525a7f614">MCUN0GPIO11</a>: 1</td></tr>
<tr class="separator:a9b214c54c880402e2d9d5a0525a7f614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5ef0a155c817edce02c73a869b9b1c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abd5ef0a155c817edce02c73a869b9b1c">MCUN0GPIO12</a>: 1</td></tr>
<tr class="separator:abd5ef0a155c817edce02c73a869b9b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae22b9b886830b33614ea271c9ee0646a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae22b9b886830b33614ea271c9ee0646a">MCUN0GPIO13</a>: 1</td></tr>
<tr class="separator:ae22b9b886830b33614ea271c9ee0646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3766c0d95acf67fbbf59e12e6c766c36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3766c0d95acf67fbbf59e12e6c766c36">MCUN0GPIO14</a>: 1</td></tr>
<tr class="separator:a3766c0d95acf67fbbf59e12e6c766c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25859cee9bb6ec70ccb6fd24fc9332d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25859cee9bb6ec70ccb6fd24fc9332d4">MCUN0GPIO15</a>: 1</td></tr>
<tr class="separator:a25859cee9bb6ec70ccb6fd24fc9332d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559f71f5f451b88dbd034f9e246d7207"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a559f71f5f451b88dbd034f9e246d7207">MCUN0GPIO16</a>: 1</td></tr>
<tr class="separator:a559f71f5f451b88dbd034f9e246d7207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6be632ae0c3025d361180563f0e14b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea6be632ae0c3025d361180563f0e14b">MCUN0GPIO17</a>: 1</td></tr>
<tr class="separator:aea6be632ae0c3025d361180563f0e14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42a75ed86afd3a4f6c55b96e02d3cfe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae42a75ed86afd3a4f6c55b96e02d3cfe">MCUN0GPIO18</a>: 1</td></tr>
<tr class="separator:ae42a75ed86afd3a4f6c55b96e02d3cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e77eed31676cf2b7c471cd38ad774a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7e77eed31676cf2b7c471cd38ad774a">MCUN0GPIO19</a>: 1</td></tr>
<tr class="separator:af7e77eed31676cf2b7c471cd38ad774a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65087d17d735658097618e8ab6167353"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65087d17d735658097618e8ab6167353">MCUN0GPIO20</a>: 1</td></tr>
<tr class="separator:a65087d17d735658097618e8ab6167353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f77b6878c582c360a6b31668a638620"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4f77b6878c582c360a6b31668a638620">MCUN0GPIO21</a>: 1</td></tr>
<tr class="separator:a4f77b6878c582c360a6b31668a638620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad946a80ac9fd2b8e79420f2745d9a0a6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad946a80ac9fd2b8e79420f2745d9a0a6">MCUN0GPIO22</a>: 1</td></tr>
<tr class="separator:ad946a80ac9fd2b8e79420f2745d9a0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e230b70e644f118406c80960e443339"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e230b70e644f118406c80960e443339">MCUN0GPIO23</a>: 1</td></tr>
<tr class="separator:a2e230b70e644f118406c80960e443339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa31d0fe2c23d767a6ceba47918a148fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa31d0fe2c23d767a6ceba47918a148fb">MCUN0GPIO24</a>: 1</td></tr>
<tr class="separator:aa31d0fe2c23d767a6ceba47918a148fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cab15f155d424ab5085a9cac828175c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1cab15f155d424ab5085a9cac828175c">MCUN0GPIO25</a>: 1</td></tr>
<tr class="separator:a1cab15f155d424ab5085a9cac828175c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b7e57a76306bad93136969dd1f1ea3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23b7e57a76306bad93136969dd1f1ea3">MCUN0GPIO26</a>: 1</td></tr>
<tr class="separator:a23b7e57a76306bad93136969dd1f1ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1530caa3fdca55d1b8554bb824c01d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c1530caa3fdca55d1b8554bb824c01d">MCUN0GPIO27</a>: 1</td></tr>
<tr class="separator:a7c1530caa3fdca55d1b8554bb824c01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a66a39390f7db8515e55f312d662fb6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a66a39390f7db8515e55f312d662fb6">MCUN0GPIO28</a>: 1</td></tr>
<tr class="separator:a2a66a39390f7db8515e55f312d662fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033a0204298503cebd9713bac9fa82ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a033a0204298503cebd9713bac9fa82ed">MCUN0GPIO29</a>: 1</td></tr>
<tr class="separator:a033a0204298503cebd9713bac9fa82ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac255a7621232b53a1226a1cd9d34b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ac255a7621232b53a1226a1cd9d34b8">MCUN0GPIO30</a>: 1</td></tr>
<tr class="separator:a3ac255a7621232b53a1226a1cd9d34b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac097880cb0c9b7ce6276a752d8780a09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac097880cb0c9b7ce6276a752d8780a09">MCUN0GPIO31</a>: 1</td></tr>
<tr class="separator:ac097880cb0c9b7ce6276a752d8780a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0051c2bf0a64f5454541a0bb6b02c3e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0051c2bf0a64f5454541a0bb6b02c3e">MCUN0INT0CLR_b</a></td></tr>
<tr class="separator:ac0051c2bf0a64f5454541a0bb6b02c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c1521e292426c137ce0b4476ba7a7d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab1c1521e292426c137ce0b4476ba7a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4265aede43bd09aa2344e2f2aed22dd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a84fbe6262ee998257acc940968c2152e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a84fbe6262ee998257acc940968c2152e">MCUN0INT0SET</a></td></tr>
<tr class="separator:a84fbe6262ee998257acc940968c2152e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6bad9eb619a3e77c0176cc9c4901c41"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac60a7715986f6245d19dcdf01527d21a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac60a7715986f6245d19dcdf01527d21a">MCUN0GPIO0</a>: 1</td></tr>
<tr class="separator:ac60a7715986f6245d19dcdf01527d21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec1ce6b1223d9108a9b68fa4817bd29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaec1ce6b1223d9108a9b68fa4817bd29">MCUN0GPIO1</a>: 1</td></tr>
<tr class="separator:aaec1ce6b1223d9108a9b68fa4817bd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f5a866e994a48cbf7aee8f1bcb9fa5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13f5a866e994a48cbf7aee8f1bcb9fa5">MCUN0GPIO2</a>: 1</td></tr>
<tr class="separator:a13f5a866e994a48cbf7aee8f1bcb9fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4195ffaef0c1fe82f2c5188ee274d386"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4195ffaef0c1fe82f2c5188ee274d386">MCUN0GPIO3</a>: 1</td></tr>
<tr class="separator:a4195ffaef0c1fe82f2c5188ee274d386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1245629e7f65d4787f260899f92437d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1245629e7f65d4787f260899f92437d9">MCUN0GPIO4</a>: 1</td></tr>
<tr class="separator:a1245629e7f65d4787f260899f92437d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d4b70d9589a9ba4aafc98d37e4c40e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66d4b70d9589a9ba4aafc98d37e4c40e">MCUN0GPIO5</a>: 1</td></tr>
<tr class="separator:a66d4b70d9589a9ba4aafc98d37e4c40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9dcdf0aba04a1384d82a1aec23da694"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9dcdf0aba04a1384d82a1aec23da694">MCUN0GPIO6</a>: 1</td></tr>
<tr class="separator:af9dcdf0aba04a1384d82a1aec23da694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bc75f2fcadccf002d440d00698097d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a45bc75f2fcadccf002d440d00698097d">MCUN0GPIO7</a>: 1</td></tr>
<tr class="separator:a45bc75f2fcadccf002d440d00698097d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dad92e3b10d146e594c99d2e7d350dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1dad92e3b10d146e594c99d2e7d350dc">MCUN0GPIO8</a>: 1</td></tr>
<tr class="separator:a1dad92e3b10d146e594c99d2e7d350dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03301ee2a2f0a895d6333634ab963adf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03301ee2a2f0a895d6333634ab963adf">MCUN0GPIO9</a>: 1</td></tr>
<tr class="separator:a03301ee2a2f0a895d6333634ab963adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56915037246afb271a5969579e58a056"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56915037246afb271a5969579e58a056">MCUN0GPIO10</a>: 1</td></tr>
<tr class="separator:a56915037246afb271a5969579e58a056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b214c54c880402e2d9d5a0525a7f614"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9b214c54c880402e2d9d5a0525a7f614">MCUN0GPIO11</a>: 1</td></tr>
<tr class="separator:a9b214c54c880402e2d9d5a0525a7f614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5ef0a155c817edce02c73a869b9b1c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abd5ef0a155c817edce02c73a869b9b1c">MCUN0GPIO12</a>: 1</td></tr>
<tr class="separator:abd5ef0a155c817edce02c73a869b9b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae22b9b886830b33614ea271c9ee0646a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae22b9b886830b33614ea271c9ee0646a">MCUN0GPIO13</a>: 1</td></tr>
<tr class="separator:ae22b9b886830b33614ea271c9ee0646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3766c0d95acf67fbbf59e12e6c766c36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3766c0d95acf67fbbf59e12e6c766c36">MCUN0GPIO14</a>: 1</td></tr>
<tr class="separator:a3766c0d95acf67fbbf59e12e6c766c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25859cee9bb6ec70ccb6fd24fc9332d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25859cee9bb6ec70ccb6fd24fc9332d4">MCUN0GPIO15</a>: 1</td></tr>
<tr class="separator:a25859cee9bb6ec70ccb6fd24fc9332d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559f71f5f451b88dbd034f9e246d7207"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a559f71f5f451b88dbd034f9e246d7207">MCUN0GPIO16</a>: 1</td></tr>
<tr class="separator:a559f71f5f451b88dbd034f9e246d7207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6be632ae0c3025d361180563f0e14b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea6be632ae0c3025d361180563f0e14b">MCUN0GPIO17</a>: 1</td></tr>
<tr class="separator:aea6be632ae0c3025d361180563f0e14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42a75ed86afd3a4f6c55b96e02d3cfe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae42a75ed86afd3a4f6c55b96e02d3cfe">MCUN0GPIO18</a>: 1</td></tr>
<tr class="separator:ae42a75ed86afd3a4f6c55b96e02d3cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e77eed31676cf2b7c471cd38ad774a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7e77eed31676cf2b7c471cd38ad774a">MCUN0GPIO19</a>: 1</td></tr>
<tr class="separator:af7e77eed31676cf2b7c471cd38ad774a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65087d17d735658097618e8ab6167353"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65087d17d735658097618e8ab6167353">MCUN0GPIO20</a>: 1</td></tr>
<tr class="separator:a65087d17d735658097618e8ab6167353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f77b6878c582c360a6b31668a638620"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4f77b6878c582c360a6b31668a638620">MCUN0GPIO21</a>: 1</td></tr>
<tr class="separator:a4f77b6878c582c360a6b31668a638620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad946a80ac9fd2b8e79420f2745d9a0a6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad946a80ac9fd2b8e79420f2745d9a0a6">MCUN0GPIO22</a>: 1</td></tr>
<tr class="separator:ad946a80ac9fd2b8e79420f2745d9a0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e230b70e644f118406c80960e443339"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e230b70e644f118406c80960e443339">MCUN0GPIO23</a>: 1</td></tr>
<tr class="separator:a2e230b70e644f118406c80960e443339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa31d0fe2c23d767a6ceba47918a148fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa31d0fe2c23d767a6ceba47918a148fb">MCUN0GPIO24</a>: 1</td></tr>
<tr class="separator:aa31d0fe2c23d767a6ceba47918a148fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cab15f155d424ab5085a9cac828175c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1cab15f155d424ab5085a9cac828175c">MCUN0GPIO25</a>: 1</td></tr>
<tr class="separator:a1cab15f155d424ab5085a9cac828175c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b7e57a76306bad93136969dd1f1ea3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23b7e57a76306bad93136969dd1f1ea3">MCUN0GPIO26</a>: 1</td></tr>
<tr class="separator:a23b7e57a76306bad93136969dd1f1ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1530caa3fdca55d1b8554bb824c01d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c1530caa3fdca55d1b8554bb824c01d">MCUN0GPIO27</a>: 1</td></tr>
<tr class="separator:a7c1530caa3fdca55d1b8554bb824c01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a66a39390f7db8515e55f312d662fb6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a66a39390f7db8515e55f312d662fb6">MCUN0GPIO28</a>: 1</td></tr>
<tr class="separator:a2a66a39390f7db8515e55f312d662fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033a0204298503cebd9713bac9fa82ed"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a033a0204298503cebd9713bac9fa82ed">MCUN0GPIO29</a>: 1</td></tr>
<tr class="separator:a033a0204298503cebd9713bac9fa82ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac255a7621232b53a1226a1cd9d34b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ac255a7621232b53a1226a1cd9d34b8">MCUN0GPIO30</a>: 1</td></tr>
<tr class="separator:a3ac255a7621232b53a1226a1cd9d34b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac097880cb0c9b7ce6276a752d8780a09"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac097880cb0c9b7ce6276a752d8780a09">MCUN0GPIO31</a>: 1</td></tr>
<tr class="separator:ac097880cb0c9b7ce6276a752d8780a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6bad9eb619a3e77c0176cc9c4901c41"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac6bad9eb619a3e77c0176cc9c4901c41">MCUN0INT0SET_b</a></td></tr>
<tr class="separator:ac6bad9eb619a3e77c0176cc9c4901c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4265aede43bd09aa2344e2f2aed22dd"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa4265aede43bd09aa2344e2f2aed22dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3867ad05f64885ae1d3ad82c60e3fa91"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a219148d141a8c8ffd4ff8a4d7108df9e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a219148d141a8c8ffd4ff8a4d7108df9e">MCUN0INT1EN</a></td></tr>
<tr class="separator:a219148d141a8c8ffd4ff8a4d7108df9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5e956c95e19e1f6975407c8eaa0739"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5dfc6e7a07386812b2bbea6ef361f9ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5dfc6e7a07386812b2bbea6ef361f9ca">MCUN0GPIO32</a>: 1</td></tr>
<tr class="separator:a5dfc6e7a07386812b2bbea6ef361f9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861d98cd2b8d6412900d0ce40d4f50f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a861d98cd2b8d6412900d0ce40d4f50f6">MCUN0GPIO33</a>: 1</td></tr>
<tr class="separator:a861d98cd2b8d6412900d0ce40d4f50f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d62177e31d695096b9f12f5e4da572"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac6d62177e31d695096b9f12f5e4da572">MCUN0GPIO34</a>: 1</td></tr>
<tr class="separator:ac6d62177e31d695096b9f12f5e4da572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc6c261e7e5f6f0f4cf97ca432aab4c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7dc6c261e7e5f6f0f4cf97ca432aab4c">MCUN0GPIO35</a>: 1</td></tr>
<tr class="separator:a7dc6c261e7e5f6f0f4cf97ca432aab4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23bdde2d43df3e4624d6590724e32257"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23bdde2d43df3e4624d6590724e32257">MCUN0GPIO36</a>: 1</td></tr>
<tr class="separator:a23bdde2d43df3e4624d6590724e32257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c36a4f0b92161c2e97699a94636a8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20c36a4f0b92161c2e97699a94636a8c">MCUN0GPIO37</a>: 1</td></tr>
<tr class="separator:a20c36a4f0b92161c2e97699a94636a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99a96aa9b796b76d33365d4998bbffa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac99a96aa9b796b76d33365d4998bbffa">MCUN0GPIO38</a>: 1</td></tr>
<tr class="separator:ac99a96aa9b796b76d33365d4998bbffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f79ead2c7fe6a40365fc3275947329f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f79ead2c7fe6a40365fc3275947329f">MCUN0GPIO39</a>: 1</td></tr>
<tr class="separator:a3f79ead2c7fe6a40365fc3275947329f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace07d0218fad960785dc9f4dc45fe7c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace07d0218fad960785dc9f4dc45fe7c2">MCUN0GPIO40</a>: 1</td></tr>
<tr class="separator:ace07d0218fad960785dc9f4dc45fe7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97768f1c56c84dc7417666ab583b7b6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97768f1c56c84dc7417666ab583b7b6a">MCUN0GPIO41</a>: 1</td></tr>
<tr class="separator:a97768f1c56c84dc7417666ab583b7b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77e4263915a9f564da4e7fce8a9157a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af77e4263915a9f564da4e7fce8a9157a">MCUN0GPIO42</a>: 1</td></tr>
<tr class="separator:af77e4263915a9f564da4e7fce8a9157a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81036ed7b76a9a930de6e56c3276c7a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81036ed7b76a9a930de6e56c3276c7a8">MCUN0GPIO43</a>: 1</td></tr>
<tr class="separator:a81036ed7b76a9a930de6e56c3276c7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca402e3771ad09400240c2d2af988768"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca402e3771ad09400240c2d2af988768">MCUN0GPIO44</a>: 1</td></tr>
<tr class="separator:aca402e3771ad09400240c2d2af988768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e019aaee7e1bbc3996c08751cf6763"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53e019aaee7e1bbc3996c08751cf6763">MCUN0GPIO45</a>: 1</td></tr>
<tr class="separator:a53e019aaee7e1bbc3996c08751cf6763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d8b814b24295c9b8441169e45e6716"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53d8b814b24295c9b8441169e45e6716">MCUN0GPIO46</a>: 1</td></tr>
<tr class="separator:a53d8b814b24295c9b8441169e45e6716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b17051cc0d7046821ecad8a9a51ef02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b17051cc0d7046821ecad8a9a51ef02">MCUN0GPIO47</a>: 1</td></tr>
<tr class="separator:a3b17051cc0d7046821ecad8a9a51ef02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677d6da58d13a0c18d36b122f181e27a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a677d6da58d13a0c18d36b122f181e27a">MCUN0GPIO48</a>: 1</td></tr>
<tr class="separator:a677d6da58d13a0c18d36b122f181e27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2c7293f54f14339b6cfdbab6f8b35e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b2c7293f54f14339b6cfdbab6f8b35e">MCUN0GPIO49</a>: 1</td></tr>
<tr class="separator:a1b2c7293f54f14339b6cfdbab6f8b35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3428f498d3b266dc423c4b3a1d1501d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3428f498d3b266dc423c4b3a1d1501d1">MCUN0GPIO50</a>: 1</td></tr>
<tr class="separator:a3428f498d3b266dc423c4b3a1d1501d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae199142f8aeb0ec6879b34df5ca48130"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae199142f8aeb0ec6879b34df5ca48130">MCUN0GPIO51</a>: 1</td></tr>
<tr class="separator:ae199142f8aeb0ec6879b34df5ca48130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609a48618e1a4c73bbd33ed5a9bd2b35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a609a48618e1a4c73bbd33ed5a9bd2b35">MCUN0GPIO52</a>: 1</td></tr>
<tr class="separator:a609a48618e1a4c73bbd33ed5a9bd2b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f9fccf391eb745aa362999b5ff0468"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23f9fccf391eb745aa362999b5ff0468">MCUN0GPIO53</a>: 1</td></tr>
<tr class="separator:a23f9fccf391eb745aa362999b5ff0468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa307c2f9426117b801055da2d58bd060"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa307c2f9426117b801055da2d58bd060">MCUN0GPIO54</a>: 1</td></tr>
<tr class="separator:aa307c2f9426117b801055da2d58bd060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc2c72d14d90670566a3db09ee48f35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3fc2c72d14d90670566a3db09ee48f35">MCUN0GPIO55</a>: 1</td></tr>
<tr class="separator:a3fc2c72d14d90670566a3db09ee48f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83e8b0bc37408c0cb5f81001702a596"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad83e8b0bc37408c0cb5f81001702a596">MCUN0GPIO56</a>: 1</td></tr>
<tr class="separator:ad83e8b0bc37408c0cb5f81001702a596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f77f872a7a150ad7d23dbbd3730d38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05f77f872a7a150ad7d23dbbd3730d38">MCUN0GPIO57</a>: 1</td></tr>
<tr class="separator:a05f77f872a7a150ad7d23dbbd3730d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c2a2b6be83645e480d86aaae4bbcd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4c2a2b6be83645e480d86aaae4bbcd0">MCUN0GPIO58</a>: 1</td></tr>
<tr class="separator:ab4c2a2b6be83645e480d86aaae4bbcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9d34330ea31fcaae63131e33bc90b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d9d34330ea31fcaae63131e33bc90b0">MCUN0GPIO59</a>: 1</td></tr>
<tr class="separator:a6d9d34330ea31fcaae63131e33bc90b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157ca2390b9414a2171f595287bd1f5a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a157ca2390b9414a2171f595287bd1f5a">MCUN0GPIO60</a>: 1</td></tr>
<tr class="separator:a157ca2390b9414a2171f595287bd1f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b558ccaf468b359222fca0a3812eda7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b558ccaf468b359222fca0a3812eda7">MCUN0GPIO61</a>: 1</td></tr>
<tr class="separator:a5b558ccaf468b359222fca0a3812eda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900e4bdc9cf782a0767d5fd862c00b72"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a900e4bdc9cf782a0767d5fd862c00b72">MCUN0GPIO62</a>: 1</td></tr>
<tr class="separator:a900e4bdc9cf782a0767d5fd862c00b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0af6681f32d1a3d50c39dca4fb65ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace0af6681f32d1a3d50c39dca4fb65ba">MCUN0GPIO63</a>: 1</td></tr>
<tr class="separator:ace0af6681f32d1a3d50c39dca4fb65ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5e956c95e19e1f6975407c8eaa0739"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca5e956c95e19e1f6975407c8eaa0739">MCUN0INT1EN_b</a></td></tr>
<tr class="separator:aca5e956c95e19e1f6975407c8eaa0739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3867ad05f64885ae1d3ad82c60e3fa91"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3867ad05f64885ae1d3ad82c60e3fa91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8454e3afca2f3627ec21d0f3ab0e48e8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2cde8ee5276808099aeafcb8a2143233"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2cde8ee5276808099aeafcb8a2143233">MCUN0INT1STAT</a></td></tr>
<tr class="separator:a2cde8ee5276808099aeafcb8a2143233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3123ffef2b0e17c956f461dd01ba602d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5dfc6e7a07386812b2bbea6ef361f9ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5dfc6e7a07386812b2bbea6ef361f9ca">MCUN0GPIO32</a>: 1</td></tr>
<tr class="separator:a5dfc6e7a07386812b2bbea6ef361f9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861d98cd2b8d6412900d0ce40d4f50f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a861d98cd2b8d6412900d0ce40d4f50f6">MCUN0GPIO33</a>: 1</td></tr>
<tr class="separator:a861d98cd2b8d6412900d0ce40d4f50f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d62177e31d695096b9f12f5e4da572"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac6d62177e31d695096b9f12f5e4da572">MCUN0GPIO34</a>: 1</td></tr>
<tr class="separator:ac6d62177e31d695096b9f12f5e4da572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc6c261e7e5f6f0f4cf97ca432aab4c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7dc6c261e7e5f6f0f4cf97ca432aab4c">MCUN0GPIO35</a>: 1</td></tr>
<tr class="separator:a7dc6c261e7e5f6f0f4cf97ca432aab4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23bdde2d43df3e4624d6590724e32257"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23bdde2d43df3e4624d6590724e32257">MCUN0GPIO36</a>: 1</td></tr>
<tr class="separator:a23bdde2d43df3e4624d6590724e32257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c36a4f0b92161c2e97699a94636a8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20c36a4f0b92161c2e97699a94636a8c">MCUN0GPIO37</a>: 1</td></tr>
<tr class="separator:a20c36a4f0b92161c2e97699a94636a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99a96aa9b796b76d33365d4998bbffa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac99a96aa9b796b76d33365d4998bbffa">MCUN0GPIO38</a>: 1</td></tr>
<tr class="separator:ac99a96aa9b796b76d33365d4998bbffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f79ead2c7fe6a40365fc3275947329f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f79ead2c7fe6a40365fc3275947329f">MCUN0GPIO39</a>: 1</td></tr>
<tr class="separator:a3f79ead2c7fe6a40365fc3275947329f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace07d0218fad960785dc9f4dc45fe7c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace07d0218fad960785dc9f4dc45fe7c2">MCUN0GPIO40</a>: 1</td></tr>
<tr class="separator:ace07d0218fad960785dc9f4dc45fe7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97768f1c56c84dc7417666ab583b7b6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97768f1c56c84dc7417666ab583b7b6a">MCUN0GPIO41</a>: 1</td></tr>
<tr class="separator:a97768f1c56c84dc7417666ab583b7b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77e4263915a9f564da4e7fce8a9157a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af77e4263915a9f564da4e7fce8a9157a">MCUN0GPIO42</a>: 1</td></tr>
<tr class="separator:af77e4263915a9f564da4e7fce8a9157a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81036ed7b76a9a930de6e56c3276c7a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81036ed7b76a9a930de6e56c3276c7a8">MCUN0GPIO43</a>: 1</td></tr>
<tr class="separator:a81036ed7b76a9a930de6e56c3276c7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca402e3771ad09400240c2d2af988768"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca402e3771ad09400240c2d2af988768">MCUN0GPIO44</a>: 1</td></tr>
<tr class="separator:aca402e3771ad09400240c2d2af988768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e019aaee7e1bbc3996c08751cf6763"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53e019aaee7e1bbc3996c08751cf6763">MCUN0GPIO45</a>: 1</td></tr>
<tr class="separator:a53e019aaee7e1bbc3996c08751cf6763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d8b814b24295c9b8441169e45e6716"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53d8b814b24295c9b8441169e45e6716">MCUN0GPIO46</a>: 1</td></tr>
<tr class="separator:a53d8b814b24295c9b8441169e45e6716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b17051cc0d7046821ecad8a9a51ef02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b17051cc0d7046821ecad8a9a51ef02">MCUN0GPIO47</a>: 1</td></tr>
<tr class="separator:a3b17051cc0d7046821ecad8a9a51ef02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677d6da58d13a0c18d36b122f181e27a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a677d6da58d13a0c18d36b122f181e27a">MCUN0GPIO48</a>: 1</td></tr>
<tr class="separator:a677d6da58d13a0c18d36b122f181e27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2c7293f54f14339b6cfdbab6f8b35e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b2c7293f54f14339b6cfdbab6f8b35e">MCUN0GPIO49</a>: 1</td></tr>
<tr class="separator:a1b2c7293f54f14339b6cfdbab6f8b35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3428f498d3b266dc423c4b3a1d1501d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3428f498d3b266dc423c4b3a1d1501d1">MCUN0GPIO50</a>: 1</td></tr>
<tr class="separator:a3428f498d3b266dc423c4b3a1d1501d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae199142f8aeb0ec6879b34df5ca48130"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae199142f8aeb0ec6879b34df5ca48130">MCUN0GPIO51</a>: 1</td></tr>
<tr class="separator:ae199142f8aeb0ec6879b34df5ca48130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609a48618e1a4c73bbd33ed5a9bd2b35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a609a48618e1a4c73bbd33ed5a9bd2b35">MCUN0GPIO52</a>: 1</td></tr>
<tr class="separator:a609a48618e1a4c73bbd33ed5a9bd2b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f9fccf391eb745aa362999b5ff0468"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23f9fccf391eb745aa362999b5ff0468">MCUN0GPIO53</a>: 1</td></tr>
<tr class="separator:a23f9fccf391eb745aa362999b5ff0468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa307c2f9426117b801055da2d58bd060"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa307c2f9426117b801055da2d58bd060">MCUN0GPIO54</a>: 1</td></tr>
<tr class="separator:aa307c2f9426117b801055da2d58bd060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc2c72d14d90670566a3db09ee48f35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3fc2c72d14d90670566a3db09ee48f35">MCUN0GPIO55</a>: 1</td></tr>
<tr class="separator:a3fc2c72d14d90670566a3db09ee48f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83e8b0bc37408c0cb5f81001702a596"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad83e8b0bc37408c0cb5f81001702a596">MCUN0GPIO56</a>: 1</td></tr>
<tr class="separator:ad83e8b0bc37408c0cb5f81001702a596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f77f872a7a150ad7d23dbbd3730d38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05f77f872a7a150ad7d23dbbd3730d38">MCUN0GPIO57</a>: 1</td></tr>
<tr class="separator:a05f77f872a7a150ad7d23dbbd3730d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c2a2b6be83645e480d86aaae4bbcd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4c2a2b6be83645e480d86aaae4bbcd0">MCUN0GPIO58</a>: 1</td></tr>
<tr class="separator:ab4c2a2b6be83645e480d86aaae4bbcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9d34330ea31fcaae63131e33bc90b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d9d34330ea31fcaae63131e33bc90b0">MCUN0GPIO59</a>: 1</td></tr>
<tr class="separator:a6d9d34330ea31fcaae63131e33bc90b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157ca2390b9414a2171f595287bd1f5a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a157ca2390b9414a2171f595287bd1f5a">MCUN0GPIO60</a>: 1</td></tr>
<tr class="separator:a157ca2390b9414a2171f595287bd1f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b558ccaf468b359222fca0a3812eda7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b558ccaf468b359222fca0a3812eda7">MCUN0GPIO61</a>: 1</td></tr>
<tr class="separator:a5b558ccaf468b359222fca0a3812eda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900e4bdc9cf782a0767d5fd862c00b72"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a900e4bdc9cf782a0767d5fd862c00b72">MCUN0GPIO62</a>: 1</td></tr>
<tr class="separator:a900e4bdc9cf782a0767d5fd862c00b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0af6681f32d1a3d50c39dca4fb65ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace0af6681f32d1a3d50c39dca4fb65ba">MCUN0GPIO63</a>: 1</td></tr>
<tr class="separator:ace0af6681f32d1a3d50c39dca4fb65ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3123ffef2b0e17c956f461dd01ba602d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3123ffef2b0e17c956f461dd01ba602d">MCUN0INT1STAT_b</a></td></tr>
<tr class="separator:a3123ffef2b0e17c956f461dd01ba602d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8454e3afca2f3627ec21d0f3ab0e48e8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8454e3afca2f3627ec21d0f3ab0e48e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73414b8ab00c18c9059ac6525190585a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9ccb7d9aad1a923384b9d1a88edc93a9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ccb7d9aad1a923384b9d1a88edc93a9">MCUN0INT1CLR</a></td></tr>
<tr class="separator:a9ccb7d9aad1a923384b9d1a88edc93a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa52f806c707403f7c7813f8219f1f953"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5dfc6e7a07386812b2bbea6ef361f9ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5dfc6e7a07386812b2bbea6ef361f9ca">MCUN0GPIO32</a>: 1</td></tr>
<tr class="separator:a5dfc6e7a07386812b2bbea6ef361f9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861d98cd2b8d6412900d0ce40d4f50f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a861d98cd2b8d6412900d0ce40d4f50f6">MCUN0GPIO33</a>: 1</td></tr>
<tr class="separator:a861d98cd2b8d6412900d0ce40d4f50f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d62177e31d695096b9f12f5e4da572"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac6d62177e31d695096b9f12f5e4da572">MCUN0GPIO34</a>: 1</td></tr>
<tr class="separator:ac6d62177e31d695096b9f12f5e4da572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc6c261e7e5f6f0f4cf97ca432aab4c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7dc6c261e7e5f6f0f4cf97ca432aab4c">MCUN0GPIO35</a>: 1</td></tr>
<tr class="separator:a7dc6c261e7e5f6f0f4cf97ca432aab4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23bdde2d43df3e4624d6590724e32257"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23bdde2d43df3e4624d6590724e32257">MCUN0GPIO36</a>: 1</td></tr>
<tr class="separator:a23bdde2d43df3e4624d6590724e32257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c36a4f0b92161c2e97699a94636a8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20c36a4f0b92161c2e97699a94636a8c">MCUN0GPIO37</a>: 1</td></tr>
<tr class="separator:a20c36a4f0b92161c2e97699a94636a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99a96aa9b796b76d33365d4998bbffa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac99a96aa9b796b76d33365d4998bbffa">MCUN0GPIO38</a>: 1</td></tr>
<tr class="separator:ac99a96aa9b796b76d33365d4998bbffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f79ead2c7fe6a40365fc3275947329f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f79ead2c7fe6a40365fc3275947329f">MCUN0GPIO39</a>: 1</td></tr>
<tr class="separator:a3f79ead2c7fe6a40365fc3275947329f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace07d0218fad960785dc9f4dc45fe7c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace07d0218fad960785dc9f4dc45fe7c2">MCUN0GPIO40</a>: 1</td></tr>
<tr class="separator:ace07d0218fad960785dc9f4dc45fe7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97768f1c56c84dc7417666ab583b7b6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97768f1c56c84dc7417666ab583b7b6a">MCUN0GPIO41</a>: 1</td></tr>
<tr class="separator:a97768f1c56c84dc7417666ab583b7b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77e4263915a9f564da4e7fce8a9157a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af77e4263915a9f564da4e7fce8a9157a">MCUN0GPIO42</a>: 1</td></tr>
<tr class="separator:af77e4263915a9f564da4e7fce8a9157a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81036ed7b76a9a930de6e56c3276c7a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81036ed7b76a9a930de6e56c3276c7a8">MCUN0GPIO43</a>: 1</td></tr>
<tr class="separator:a81036ed7b76a9a930de6e56c3276c7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca402e3771ad09400240c2d2af988768"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca402e3771ad09400240c2d2af988768">MCUN0GPIO44</a>: 1</td></tr>
<tr class="separator:aca402e3771ad09400240c2d2af988768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e019aaee7e1bbc3996c08751cf6763"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53e019aaee7e1bbc3996c08751cf6763">MCUN0GPIO45</a>: 1</td></tr>
<tr class="separator:a53e019aaee7e1bbc3996c08751cf6763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d8b814b24295c9b8441169e45e6716"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53d8b814b24295c9b8441169e45e6716">MCUN0GPIO46</a>: 1</td></tr>
<tr class="separator:a53d8b814b24295c9b8441169e45e6716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b17051cc0d7046821ecad8a9a51ef02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b17051cc0d7046821ecad8a9a51ef02">MCUN0GPIO47</a>: 1</td></tr>
<tr class="separator:a3b17051cc0d7046821ecad8a9a51ef02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677d6da58d13a0c18d36b122f181e27a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a677d6da58d13a0c18d36b122f181e27a">MCUN0GPIO48</a>: 1</td></tr>
<tr class="separator:a677d6da58d13a0c18d36b122f181e27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2c7293f54f14339b6cfdbab6f8b35e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b2c7293f54f14339b6cfdbab6f8b35e">MCUN0GPIO49</a>: 1</td></tr>
<tr class="separator:a1b2c7293f54f14339b6cfdbab6f8b35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3428f498d3b266dc423c4b3a1d1501d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3428f498d3b266dc423c4b3a1d1501d1">MCUN0GPIO50</a>: 1</td></tr>
<tr class="separator:a3428f498d3b266dc423c4b3a1d1501d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae199142f8aeb0ec6879b34df5ca48130"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae199142f8aeb0ec6879b34df5ca48130">MCUN0GPIO51</a>: 1</td></tr>
<tr class="separator:ae199142f8aeb0ec6879b34df5ca48130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609a48618e1a4c73bbd33ed5a9bd2b35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a609a48618e1a4c73bbd33ed5a9bd2b35">MCUN0GPIO52</a>: 1</td></tr>
<tr class="separator:a609a48618e1a4c73bbd33ed5a9bd2b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f9fccf391eb745aa362999b5ff0468"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23f9fccf391eb745aa362999b5ff0468">MCUN0GPIO53</a>: 1</td></tr>
<tr class="separator:a23f9fccf391eb745aa362999b5ff0468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa307c2f9426117b801055da2d58bd060"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa307c2f9426117b801055da2d58bd060">MCUN0GPIO54</a>: 1</td></tr>
<tr class="separator:aa307c2f9426117b801055da2d58bd060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc2c72d14d90670566a3db09ee48f35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3fc2c72d14d90670566a3db09ee48f35">MCUN0GPIO55</a>: 1</td></tr>
<tr class="separator:a3fc2c72d14d90670566a3db09ee48f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83e8b0bc37408c0cb5f81001702a596"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad83e8b0bc37408c0cb5f81001702a596">MCUN0GPIO56</a>: 1</td></tr>
<tr class="separator:ad83e8b0bc37408c0cb5f81001702a596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f77f872a7a150ad7d23dbbd3730d38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05f77f872a7a150ad7d23dbbd3730d38">MCUN0GPIO57</a>: 1</td></tr>
<tr class="separator:a05f77f872a7a150ad7d23dbbd3730d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c2a2b6be83645e480d86aaae4bbcd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4c2a2b6be83645e480d86aaae4bbcd0">MCUN0GPIO58</a>: 1</td></tr>
<tr class="separator:ab4c2a2b6be83645e480d86aaae4bbcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9d34330ea31fcaae63131e33bc90b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d9d34330ea31fcaae63131e33bc90b0">MCUN0GPIO59</a>: 1</td></tr>
<tr class="separator:a6d9d34330ea31fcaae63131e33bc90b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157ca2390b9414a2171f595287bd1f5a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a157ca2390b9414a2171f595287bd1f5a">MCUN0GPIO60</a>: 1</td></tr>
<tr class="separator:a157ca2390b9414a2171f595287bd1f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b558ccaf468b359222fca0a3812eda7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b558ccaf468b359222fca0a3812eda7">MCUN0GPIO61</a>: 1</td></tr>
<tr class="separator:a5b558ccaf468b359222fca0a3812eda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900e4bdc9cf782a0767d5fd862c00b72"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a900e4bdc9cf782a0767d5fd862c00b72">MCUN0GPIO62</a>: 1</td></tr>
<tr class="separator:a900e4bdc9cf782a0767d5fd862c00b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0af6681f32d1a3d50c39dca4fb65ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace0af6681f32d1a3d50c39dca4fb65ba">MCUN0GPIO63</a>: 1</td></tr>
<tr class="separator:ace0af6681f32d1a3d50c39dca4fb65ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa52f806c707403f7c7813f8219f1f953"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa52f806c707403f7c7813f8219f1f953">MCUN0INT1CLR_b</a></td></tr>
<tr class="separator:aa52f806c707403f7c7813f8219f1f953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73414b8ab00c18c9059ac6525190585a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a73414b8ab00c18c9059ac6525190585a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab901f25c0e7a69085f89d478b2af6e54"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a278af7c5e5b205af3b3bb185f6d97f8f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a278af7c5e5b205af3b3bb185f6d97f8f">MCUN0INT1SET</a></td></tr>
<tr class="separator:a278af7c5e5b205af3b3bb185f6d97f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac172b51a677cde689bc9201d6086d139"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5dfc6e7a07386812b2bbea6ef361f9ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5dfc6e7a07386812b2bbea6ef361f9ca">MCUN0GPIO32</a>: 1</td></tr>
<tr class="separator:a5dfc6e7a07386812b2bbea6ef361f9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861d98cd2b8d6412900d0ce40d4f50f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a861d98cd2b8d6412900d0ce40d4f50f6">MCUN0GPIO33</a>: 1</td></tr>
<tr class="separator:a861d98cd2b8d6412900d0ce40d4f50f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d62177e31d695096b9f12f5e4da572"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac6d62177e31d695096b9f12f5e4da572">MCUN0GPIO34</a>: 1</td></tr>
<tr class="separator:ac6d62177e31d695096b9f12f5e4da572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc6c261e7e5f6f0f4cf97ca432aab4c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7dc6c261e7e5f6f0f4cf97ca432aab4c">MCUN0GPIO35</a>: 1</td></tr>
<tr class="separator:a7dc6c261e7e5f6f0f4cf97ca432aab4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23bdde2d43df3e4624d6590724e32257"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23bdde2d43df3e4624d6590724e32257">MCUN0GPIO36</a>: 1</td></tr>
<tr class="separator:a23bdde2d43df3e4624d6590724e32257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c36a4f0b92161c2e97699a94636a8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20c36a4f0b92161c2e97699a94636a8c">MCUN0GPIO37</a>: 1</td></tr>
<tr class="separator:a20c36a4f0b92161c2e97699a94636a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99a96aa9b796b76d33365d4998bbffa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac99a96aa9b796b76d33365d4998bbffa">MCUN0GPIO38</a>: 1</td></tr>
<tr class="separator:ac99a96aa9b796b76d33365d4998bbffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f79ead2c7fe6a40365fc3275947329f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f79ead2c7fe6a40365fc3275947329f">MCUN0GPIO39</a>: 1</td></tr>
<tr class="separator:a3f79ead2c7fe6a40365fc3275947329f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace07d0218fad960785dc9f4dc45fe7c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace07d0218fad960785dc9f4dc45fe7c2">MCUN0GPIO40</a>: 1</td></tr>
<tr class="separator:ace07d0218fad960785dc9f4dc45fe7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97768f1c56c84dc7417666ab583b7b6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97768f1c56c84dc7417666ab583b7b6a">MCUN0GPIO41</a>: 1</td></tr>
<tr class="separator:a97768f1c56c84dc7417666ab583b7b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77e4263915a9f564da4e7fce8a9157a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af77e4263915a9f564da4e7fce8a9157a">MCUN0GPIO42</a>: 1</td></tr>
<tr class="separator:af77e4263915a9f564da4e7fce8a9157a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81036ed7b76a9a930de6e56c3276c7a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81036ed7b76a9a930de6e56c3276c7a8">MCUN0GPIO43</a>: 1</td></tr>
<tr class="separator:a81036ed7b76a9a930de6e56c3276c7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca402e3771ad09400240c2d2af988768"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca402e3771ad09400240c2d2af988768">MCUN0GPIO44</a>: 1</td></tr>
<tr class="separator:aca402e3771ad09400240c2d2af988768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e019aaee7e1bbc3996c08751cf6763"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53e019aaee7e1bbc3996c08751cf6763">MCUN0GPIO45</a>: 1</td></tr>
<tr class="separator:a53e019aaee7e1bbc3996c08751cf6763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d8b814b24295c9b8441169e45e6716"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a53d8b814b24295c9b8441169e45e6716">MCUN0GPIO46</a>: 1</td></tr>
<tr class="separator:a53d8b814b24295c9b8441169e45e6716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b17051cc0d7046821ecad8a9a51ef02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b17051cc0d7046821ecad8a9a51ef02">MCUN0GPIO47</a>: 1</td></tr>
<tr class="separator:a3b17051cc0d7046821ecad8a9a51ef02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677d6da58d13a0c18d36b122f181e27a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a677d6da58d13a0c18d36b122f181e27a">MCUN0GPIO48</a>: 1</td></tr>
<tr class="separator:a677d6da58d13a0c18d36b122f181e27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2c7293f54f14339b6cfdbab6f8b35e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b2c7293f54f14339b6cfdbab6f8b35e">MCUN0GPIO49</a>: 1</td></tr>
<tr class="separator:a1b2c7293f54f14339b6cfdbab6f8b35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3428f498d3b266dc423c4b3a1d1501d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3428f498d3b266dc423c4b3a1d1501d1">MCUN0GPIO50</a>: 1</td></tr>
<tr class="separator:a3428f498d3b266dc423c4b3a1d1501d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae199142f8aeb0ec6879b34df5ca48130"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae199142f8aeb0ec6879b34df5ca48130">MCUN0GPIO51</a>: 1</td></tr>
<tr class="separator:ae199142f8aeb0ec6879b34df5ca48130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609a48618e1a4c73bbd33ed5a9bd2b35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a609a48618e1a4c73bbd33ed5a9bd2b35">MCUN0GPIO52</a>: 1</td></tr>
<tr class="separator:a609a48618e1a4c73bbd33ed5a9bd2b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f9fccf391eb745aa362999b5ff0468"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23f9fccf391eb745aa362999b5ff0468">MCUN0GPIO53</a>: 1</td></tr>
<tr class="separator:a23f9fccf391eb745aa362999b5ff0468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa307c2f9426117b801055da2d58bd060"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa307c2f9426117b801055da2d58bd060">MCUN0GPIO54</a>: 1</td></tr>
<tr class="separator:aa307c2f9426117b801055da2d58bd060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc2c72d14d90670566a3db09ee48f35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3fc2c72d14d90670566a3db09ee48f35">MCUN0GPIO55</a>: 1</td></tr>
<tr class="separator:a3fc2c72d14d90670566a3db09ee48f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83e8b0bc37408c0cb5f81001702a596"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad83e8b0bc37408c0cb5f81001702a596">MCUN0GPIO56</a>: 1</td></tr>
<tr class="separator:ad83e8b0bc37408c0cb5f81001702a596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f77f872a7a150ad7d23dbbd3730d38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05f77f872a7a150ad7d23dbbd3730d38">MCUN0GPIO57</a>: 1</td></tr>
<tr class="separator:a05f77f872a7a150ad7d23dbbd3730d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c2a2b6be83645e480d86aaae4bbcd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4c2a2b6be83645e480d86aaae4bbcd0">MCUN0GPIO58</a>: 1</td></tr>
<tr class="separator:ab4c2a2b6be83645e480d86aaae4bbcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9d34330ea31fcaae63131e33bc90b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d9d34330ea31fcaae63131e33bc90b0">MCUN0GPIO59</a>: 1</td></tr>
<tr class="separator:a6d9d34330ea31fcaae63131e33bc90b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157ca2390b9414a2171f595287bd1f5a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a157ca2390b9414a2171f595287bd1f5a">MCUN0GPIO60</a>: 1</td></tr>
<tr class="separator:a157ca2390b9414a2171f595287bd1f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b558ccaf468b359222fca0a3812eda7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b558ccaf468b359222fca0a3812eda7">MCUN0GPIO61</a>: 1</td></tr>
<tr class="separator:a5b558ccaf468b359222fca0a3812eda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900e4bdc9cf782a0767d5fd862c00b72"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a900e4bdc9cf782a0767d5fd862c00b72">MCUN0GPIO62</a>: 1</td></tr>
<tr class="separator:a900e4bdc9cf782a0767d5fd862c00b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0af6681f32d1a3d50c39dca4fb65ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace0af6681f32d1a3d50c39dca4fb65ba">MCUN0GPIO63</a>: 1</td></tr>
<tr class="separator:ace0af6681f32d1a3d50c39dca4fb65ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac172b51a677cde689bc9201d6086d139"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac172b51a677cde689bc9201d6086d139">MCUN0INT1SET_b</a></td></tr>
<tr class="separator:ac172b51a677cde689bc9201d6086d139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab901f25c0e7a69085f89d478b2af6e54"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab901f25c0e7a69085f89d478b2af6e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c7cfacef56ec5e36e6ac76f67a8b8b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab9cf44b86bf9cad5aca922fb80912248"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab9cf44b86bf9cad5aca922fb80912248">MCUN0INT2EN</a></td></tr>
<tr class="separator:ab9cf44b86bf9cad5aca922fb80912248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e631c5fb3479bf06002ae1cc1c6bc8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab0619c21bc4f25999dc851050e587bee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0619c21bc4f25999dc851050e587bee">MCUN0GPIO64</a>: 1</td></tr>
<tr class="separator:ab0619c21bc4f25999dc851050e587bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463402ba1b7a4b8aab953e2e7443504a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a463402ba1b7a4b8aab953e2e7443504a">MCUN0GPIO65</a>: 1</td></tr>
<tr class="separator:a463402ba1b7a4b8aab953e2e7443504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5b4a9d8284d71e5aabfb1b7911828d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b5b4a9d8284d71e5aabfb1b7911828d">MCUN0GPIO66</a>: 1</td></tr>
<tr class="separator:a3b5b4a9d8284d71e5aabfb1b7911828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb1c0b1f3d65f4d8885f3bb5813af9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acbb1c0b1f3d65f4d8885f3bb5813af9e">MCUN0GPIO67</a>: 1</td></tr>
<tr class="separator:acbb1c0b1f3d65f4d8885f3bb5813af9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cc37d1f7ab954c7c048753c23ce59f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a82cc37d1f7ab954c7c048753c23ce59f">MCUN0GPIO68</a>: 1</td></tr>
<tr class="separator:a82cc37d1f7ab954c7c048753c23ce59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7628871e4ba812ec898589616fd7473d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7628871e4ba812ec898589616fd7473d">MCUN0GPIO69</a>: 1</td></tr>
<tr class="separator:a7628871e4ba812ec898589616fd7473d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c5ff4707ee60f3d6348724ed093a42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a34c5ff4707ee60f3d6348724ed093a42">MCUN0GPIO70</a>: 1</td></tr>
<tr class="separator:a34c5ff4707ee60f3d6348724ed093a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfb351e5c095edef1b4c11ef3e7de91"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adcfb351e5c095edef1b4c11ef3e7de91">MCUN0GPIO71</a>: 1</td></tr>
<tr class="separator:adcfb351e5c095edef1b4c11ef3e7de91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8879680678a3e0254a2e5483e0195ce9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8879680678a3e0254a2e5483e0195ce9">MCUN0GPIO72</a>: 1</td></tr>
<tr class="separator:a8879680678a3e0254a2e5483e0195ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619d3d3ee2218aca8f28296b80f8f51e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a619d3d3ee2218aca8f28296b80f8f51e">MCUN0GPIO73</a>: 1</td></tr>
<tr class="separator:a619d3d3ee2218aca8f28296b80f8f51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb674c811f6572be986ea14ba6f7ccf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afeb674c811f6572be986ea14ba6f7ccf">MCUN0GPIO74</a>: 1</td></tr>
<tr class="separator:afeb674c811f6572be986ea14ba6f7ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06e8a04230990a7622f3b33ceb4a7f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae06e8a04230990a7622f3b33ceb4a7f5">MCUN0GPIO75</a>: 1</td></tr>
<tr class="separator:ae06e8a04230990a7622f3b33ceb4a7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f904060f46c4325350dd142135a621"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a17f904060f46c4325350dd142135a621">MCUN0GPIO76</a>: 1</td></tr>
<tr class="separator:a17f904060f46c4325350dd142135a621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6e414e1d7b826eb9ff0f5c2f3d8549"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a6e414e1d7b826eb9ff0f5c2f3d8549">MCUN0GPIO77</a>: 1</td></tr>
<tr class="separator:a1a6e414e1d7b826eb9ff0f5c2f3d8549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9793f117c72f59e75cf23000ec7dea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f9793f117c72f59e75cf23000ec7dea">MCUN0GPIO78</a>: 1</td></tr>
<tr class="separator:a3f9793f117c72f59e75cf23000ec7dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260e7786d7866a0f9157398e7aefbc05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a260e7786d7866a0f9157398e7aefbc05">MCUN0GPIO79</a>: 1</td></tr>
<tr class="separator:a260e7786d7866a0f9157398e7aefbc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6ee24a007bb57ec52726f73d0216a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe6ee24a007bb57ec52726f73d0216a9">MCUN0GPIO80</a>: 1</td></tr>
<tr class="separator:afe6ee24a007bb57ec52726f73d0216a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334a00832466c792a93971aef798dabd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a334a00832466c792a93971aef798dabd">MCUN0GPIO81</a>: 1</td></tr>
<tr class="separator:a334a00832466c792a93971aef798dabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5ad8252dcbfa837b55b84c57a3fe46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea5ad8252dcbfa837b55b84c57a3fe46">MCUN0GPIO82</a>: 1</td></tr>
<tr class="separator:aea5ad8252dcbfa837b55b84c57a3fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a4e755b379dbb8393925ac4114bdc2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7a4e755b379dbb8393925ac4114bdc2">MCUN0GPIO83</a>: 1</td></tr>
<tr class="separator:ac7a4e755b379dbb8393925ac4114bdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a785f17269f2aaf343156498fb26a6514"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a785f17269f2aaf343156498fb26a6514">MCUN0GPIO84</a>: 1</td></tr>
<tr class="separator:a785f17269f2aaf343156498fb26a6514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebd95283694d06cb5eedd7c5ee76f93"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4ebd95283694d06cb5eedd7c5ee76f93">MCUN0GPIO85</a>: 1</td></tr>
<tr class="separator:a4ebd95283694d06cb5eedd7c5ee76f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07517b0da3b8b768a3d1e0636b8a91a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa07517b0da3b8b768a3d1e0636b8a91a">MCUN0GPIO86</a>: 1</td></tr>
<tr class="separator:aa07517b0da3b8b768a3d1e0636b8a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdfda1b919379b5936d2e947f264615"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfdfda1b919379b5936d2e947f264615">MCUN0GPIO87</a>: 1</td></tr>
<tr class="separator:adfdfda1b919379b5936d2e947f264615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a0d905202c87a519a8d473e63a0fa7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a87a0d905202c87a519a8d473e63a0fa7">MCUN0GPIO88</a>: 1</td></tr>
<tr class="separator:a87a0d905202c87a519a8d473e63a0fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64548b6d19dad05b8b3de5edb303f742"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a64548b6d19dad05b8b3de5edb303f742">MCUN0GPIO89</a>: 1</td></tr>
<tr class="separator:a64548b6d19dad05b8b3de5edb303f742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce13d7ca51400c03f63eaee13846143"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acce13d7ca51400c03f63eaee13846143">MCUN0GPIO90</a>: 1</td></tr>
<tr class="separator:acce13d7ca51400c03f63eaee13846143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada00e042a015061bbe317359490742d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ada00e042a015061bbe317359490742d4">MCUN0GPIO91</a>: 1</td></tr>
<tr class="separator:ada00e042a015061bbe317359490742d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7041b9c15e023f9e50b4067b7ae2ca1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7041b9c15e023f9e50b4067b7ae2ca1a">MCUN0GPIO92</a>: 1</td></tr>
<tr class="separator:a7041b9c15e023f9e50b4067b7ae2ca1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7695304587bec0c962fa039b165741e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7695304587bec0c962fa039b165741e">MCUN0GPIO93</a>: 1</td></tr>
<tr class="separator:aa7695304587bec0c962fa039b165741e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3bcbcfa6321d577b46666a5b2a8fde"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e3bcbcfa6321d577b46666a5b2a8fde">MCUN0GPIO94</a>: 1</td></tr>
<tr class="separator:a3e3bcbcfa6321d577b46666a5b2a8fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b873551dce2002c727ded1386a8db4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b873551dce2002c727ded1386a8db4f">MCUN0GPIO95</a>: 1</td></tr>
<tr class="separator:a7b873551dce2002c727ded1386a8db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e631c5fb3479bf06002ae1cc1c6bc8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7e631c5fb3479bf06002ae1cc1c6bc8">MCUN0INT2EN_b</a></td></tr>
<tr class="separator:ae7e631c5fb3479bf06002ae1cc1c6bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c7cfacef56ec5e36e6ac76f67a8b8b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a43c7cfacef56ec5e36e6ac76f67a8b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664b6f3c8857dfee3abb518e7204e589"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0068db71cebeea9e449db4e4708704d3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0068db71cebeea9e449db4e4708704d3">MCUN0INT2STAT</a></td></tr>
<tr class="separator:a0068db71cebeea9e449db4e4708704d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594abffbd1ee5e2bdf16cb363c982bac"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab0619c21bc4f25999dc851050e587bee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0619c21bc4f25999dc851050e587bee">MCUN0GPIO64</a>: 1</td></tr>
<tr class="separator:ab0619c21bc4f25999dc851050e587bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463402ba1b7a4b8aab953e2e7443504a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a463402ba1b7a4b8aab953e2e7443504a">MCUN0GPIO65</a>: 1</td></tr>
<tr class="separator:a463402ba1b7a4b8aab953e2e7443504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5b4a9d8284d71e5aabfb1b7911828d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b5b4a9d8284d71e5aabfb1b7911828d">MCUN0GPIO66</a>: 1</td></tr>
<tr class="separator:a3b5b4a9d8284d71e5aabfb1b7911828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb1c0b1f3d65f4d8885f3bb5813af9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acbb1c0b1f3d65f4d8885f3bb5813af9e">MCUN0GPIO67</a>: 1</td></tr>
<tr class="separator:acbb1c0b1f3d65f4d8885f3bb5813af9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cc37d1f7ab954c7c048753c23ce59f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a82cc37d1f7ab954c7c048753c23ce59f">MCUN0GPIO68</a>: 1</td></tr>
<tr class="separator:a82cc37d1f7ab954c7c048753c23ce59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7628871e4ba812ec898589616fd7473d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7628871e4ba812ec898589616fd7473d">MCUN0GPIO69</a>: 1</td></tr>
<tr class="separator:a7628871e4ba812ec898589616fd7473d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c5ff4707ee60f3d6348724ed093a42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a34c5ff4707ee60f3d6348724ed093a42">MCUN0GPIO70</a>: 1</td></tr>
<tr class="separator:a34c5ff4707ee60f3d6348724ed093a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfb351e5c095edef1b4c11ef3e7de91"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adcfb351e5c095edef1b4c11ef3e7de91">MCUN0GPIO71</a>: 1</td></tr>
<tr class="separator:adcfb351e5c095edef1b4c11ef3e7de91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8879680678a3e0254a2e5483e0195ce9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8879680678a3e0254a2e5483e0195ce9">MCUN0GPIO72</a>: 1</td></tr>
<tr class="separator:a8879680678a3e0254a2e5483e0195ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619d3d3ee2218aca8f28296b80f8f51e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a619d3d3ee2218aca8f28296b80f8f51e">MCUN0GPIO73</a>: 1</td></tr>
<tr class="separator:a619d3d3ee2218aca8f28296b80f8f51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb674c811f6572be986ea14ba6f7ccf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afeb674c811f6572be986ea14ba6f7ccf">MCUN0GPIO74</a>: 1</td></tr>
<tr class="separator:afeb674c811f6572be986ea14ba6f7ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06e8a04230990a7622f3b33ceb4a7f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae06e8a04230990a7622f3b33ceb4a7f5">MCUN0GPIO75</a>: 1</td></tr>
<tr class="separator:ae06e8a04230990a7622f3b33ceb4a7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f904060f46c4325350dd142135a621"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a17f904060f46c4325350dd142135a621">MCUN0GPIO76</a>: 1</td></tr>
<tr class="separator:a17f904060f46c4325350dd142135a621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6e414e1d7b826eb9ff0f5c2f3d8549"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a6e414e1d7b826eb9ff0f5c2f3d8549">MCUN0GPIO77</a>: 1</td></tr>
<tr class="separator:a1a6e414e1d7b826eb9ff0f5c2f3d8549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9793f117c72f59e75cf23000ec7dea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f9793f117c72f59e75cf23000ec7dea">MCUN0GPIO78</a>: 1</td></tr>
<tr class="separator:a3f9793f117c72f59e75cf23000ec7dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260e7786d7866a0f9157398e7aefbc05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a260e7786d7866a0f9157398e7aefbc05">MCUN0GPIO79</a>: 1</td></tr>
<tr class="separator:a260e7786d7866a0f9157398e7aefbc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6ee24a007bb57ec52726f73d0216a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe6ee24a007bb57ec52726f73d0216a9">MCUN0GPIO80</a>: 1</td></tr>
<tr class="separator:afe6ee24a007bb57ec52726f73d0216a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334a00832466c792a93971aef798dabd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a334a00832466c792a93971aef798dabd">MCUN0GPIO81</a>: 1</td></tr>
<tr class="separator:a334a00832466c792a93971aef798dabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5ad8252dcbfa837b55b84c57a3fe46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea5ad8252dcbfa837b55b84c57a3fe46">MCUN0GPIO82</a>: 1</td></tr>
<tr class="separator:aea5ad8252dcbfa837b55b84c57a3fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a4e755b379dbb8393925ac4114bdc2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7a4e755b379dbb8393925ac4114bdc2">MCUN0GPIO83</a>: 1</td></tr>
<tr class="separator:ac7a4e755b379dbb8393925ac4114bdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a785f17269f2aaf343156498fb26a6514"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a785f17269f2aaf343156498fb26a6514">MCUN0GPIO84</a>: 1</td></tr>
<tr class="separator:a785f17269f2aaf343156498fb26a6514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebd95283694d06cb5eedd7c5ee76f93"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4ebd95283694d06cb5eedd7c5ee76f93">MCUN0GPIO85</a>: 1</td></tr>
<tr class="separator:a4ebd95283694d06cb5eedd7c5ee76f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07517b0da3b8b768a3d1e0636b8a91a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa07517b0da3b8b768a3d1e0636b8a91a">MCUN0GPIO86</a>: 1</td></tr>
<tr class="separator:aa07517b0da3b8b768a3d1e0636b8a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdfda1b919379b5936d2e947f264615"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfdfda1b919379b5936d2e947f264615">MCUN0GPIO87</a>: 1</td></tr>
<tr class="separator:adfdfda1b919379b5936d2e947f264615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a0d905202c87a519a8d473e63a0fa7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a87a0d905202c87a519a8d473e63a0fa7">MCUN0GPIO88</a>: 1</td></tr>
<tr class="separator:a87a0d905202c87a519a8d473e63a0fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64548b6d19dad05b8b3de5edb303f742"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a64548b6d19dad05b8b3de5edb303f742">MCUN0GPIO89</a>: 1</td></tr>
<tr class="separator:a64548b6d19dad05b8b3de5edb303f742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce13d7ca51400c03f63eaee13846143"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acce13d7ca51400c03f63eaee13846143">MCUN0GPIO90</a>: 1</td></tr>
<tr class="separator:acce13d7ca51400c03f63eaee13846143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada00e042a015061bbe317359490742d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ada00e042a015061bbe317359490742d4">MCUN0GPIO91</a>: 1</td></tr>
<tr class="separator:ada00e042a015061bbe317359490742d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7041b9c15e023f9e50b4067b7ae2ca1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7041b9c15e023f9e50b4067b7ae2ca1a">MCUN0GPIO92</a>: 1</td></tr>
<tr class="separator:a7041b9c15e023f9e50b4067b7ae2ca1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7695304587bec0c962fa039b165741e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7695304587bec0c962fa039b165741e">MCUN0GPIO93</a>: 1</td></tr>
<tr class="separator:aa7695304587bec0c962fa039b165741e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3bcbcfa6321d577b46666a5b2a8fde"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e3bcbcfa6321d577b46666a5b2a8fde">MCUN0GPIO94</a>: 1</td></tr>
<tr class="separator:a3e3bcbcfa6321d577b46666a5b2a8fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b873551dce2002c727ded1386a8db4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b873551dce2002c727ded1386a8db4f">MCUN0GPIO95</a>: 1</td></tr>
<tr class="separator:a7b873551dce2002c727ded1386a8db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594abffbd1ee5e2bdf16cb363c982bac"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a594abffbd1ee5e2bdf16cb363c982bac">MCUN0INT2STAT_b</a></td></tr>
<tr class="separator:a594abffbd1ee5e2bdf16cb363c982bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664b6f3c8857dfee3abb518e7204e589"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a664b6f3c8857dfee3abb518e7204e589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5608cf82d071f4aa4691a840894bb301"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af166cab6c718be150f0b12ea46263f55"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af166cab6c718be150f0b12ea46263f55">MCUN0INT2CLR</a></td></tr>
<tr class="separator:af166cab6c718be150f0b12ea46263f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae50ec7b4aba042d20f75d89317e07492"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab0619c21bc4f25999dc851050e587bee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0619c21bc4f25999dc851050e587bee">MCUN0GPIO64</a>: 1</td></tr>
<tr class="separator:ab0619c21bc4f25999dc851050e587bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463402ba1b7a4b8aab953e2e7443504a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a463402ba1b7a4b8aab953e2e7443504a">MCUN0GPIO65</a>: 1</td></tr>
<tr class="separator:a463402ba1b7a4b8aab953e2e7443504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5b4a9d8284d71e5aabfb1b7911828d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b5b4a9d8284d71e5aabfb1b7911828d">MCUN0GPIO66</a>: 1</td></tr>
<tr class="separator:a3b5b4a9d8284d71e5aabfb1b7911828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb1c0b1f3d65f4d8885f3bb5813af9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acbb1c0b1f3d65f4d8885f3bb5813af9e">MCUN0GPIO67</a>: 1</td></tr>
<tr class="separator:acbb1c0b1f3d65f4d8885f3bb5813af9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cc37d1f7ab954c7c048753c23ce59f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a82cc37d1f7ab954c7c048753c23ce59f">MCUN0GPIO68</a>: 1</td></tr>
<tr class="separator:a82cc37d1f7ab954c7c048753c23ce59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7628871e4ba812ec898589616fd7473d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7628871e4ba812ec898589616fd7473d">MCUN0GPIO69</a>: 1</td></tr>
<tr class="separator:a7628871e4ba812ec898589616fd7473d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c5ff4707ee60f3d6348724ed093a42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a34c5ff4707ee60f3d6348724ed093a42">MCUN0GPIO70</a>: 1</td></tr>
<tr class="separator:a34c5ff4707ee60f3d6348724ed093a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfb351e5c095edef1b4c11ef3e7de91"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adcfb351e5c095edef1b4c11ef3e7de91">MCUN0GPIO71</a>: 1</td></tr>
<tr class="separator:adcfb351e5c095edef1b4c11ef3e7de91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8879680678a3e0254a2e5483e0195ce9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8879680678a3e0254a2e5483e0195ce9">MCUN0GPIO72</a>: 1</td></tr>
<tr class="separator:a8879680678a3e0254a2e5483e0195ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619d3d3ee2218aca8f28296b80f8f51e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a619d3d3ee2218aca8f28296b80f8f51e">MCUN0GPIO73</a>: 1</td></tr>
<tr class="separator:a619d3d3ee2218aca8f28296b80f8f51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb674c811f6572be986ea14ba6f7ccf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afeb674c811f6572be986ea14ba6f7ccf">MCUN0GPIO74</a>: 1</td></tr>
<tr class="separator:afeb674c811f6572be986ea14ba6f7ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06e8a04230990a7622f3b33ceb4a7f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae06e8a04230990a7622f3b33ceb4a7f5">MCUN0GPIO75</a>: 1</td></tr>
<tr class="separator:ae06e8a04230990a7622f3b33ceb4a7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f904060f46c4325350dd142135a621"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a17f904060f46c4325350dd142135a621">MCUN0GPIO76</a>: 1</td></tr>
<tr class="separator:a17f904060f46c4325350dd142135a621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6e414e1d7b826eb9ff0f5c2f3d8549"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a6e414e1d7b826eb9ff0f5c2f3d8549">MCUN0GPIO77</a>: 1</td></tr>
<tr class="separator:a1a6e414e1d7b826eb9ff0f5c2f3d8549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9793f117c72f59e75cf23000ec7dea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f9793f117c72f59e75cf23000ec7dea">MCUN0GPIO78</a>: 1</td></tr>
<tr class="separator:a3f9793f117c72f59e75cf23000ec7dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260e7786d7866a0f9157398e7aefbc05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a260e7786d7866a0f9157398e7aefbc05">MCUN0GPIO79</a>: 1</td></tr>
<tr class="separator:a260e7786d7866a0f9157398e7aefbc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6ee24a007bb57ec52726f73d0216a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe6ee24a007bb57ec52726f73d0216a9">MCUN0GPIO80</a>: 1</td></tr>
<tr class="separator:afe6ee24a007bb57ec52726f73d0216a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334a00832466c792a93971aef798dabd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a334a00832466c792a93971aef798dabd">MCUN0GPIO81</a>: 1</td></tr>
<tr class="separator:a334a00832466c792a93971aef798dabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5ad8252dcbfa837b55b84c57a3fe46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea5ad8252dcbfa837b55b84c57a3fe46">MCUN0GPIO82</a>: 1</td></tr>
<tr class="separator:aea5ad8252dcbfa837b55b84c57a3fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a4e755b379dbb8393925ac4114bdc2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7a4e755b379dbb8393925ac4114bdc2">MCUN0GPIO83</a>: 1</td></tr>
<tr class="separator:ac7a4e755b379dbb8393925ac4114bdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a785f17269f2aaf343156498fb26a6514"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a785f17269f2aaf343156498fb26a6514">MCUN0GPIO84</a>: 1</td></tr>
<tr class="separator:a785f17269f2aaf343156498fb26a6514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebd95283694d06cb5eedd7c5ee76f93"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4ebd95283694d06cb5eedd7c5ee76f93">MCUN0GPIO85</a>: 1</td></tr>
<tr class="separator:a4ebd95283694d06cb5eedd7c5ee76f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07517b0da3b8b768a3d1e0636b8a91a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa07517b0da3b8b768a3d1e0636b8a91a">MCUN0GPIO86</a>: 1</td></tr>
<tr class="separator:aa07517b0da3b8b768a3d1e0636b8a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdfda1b919379b5936d2e947f264615"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfdfda1b919379b5936d2e947f264615">MCUN0GPIO87</a>: 1</td></tr>
<tr class="separator:adfdfda1b919379b5936d2e947f264615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a0d905202c87a519a8d473e63a0fa7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a87a0d905202c87a519a8d473e63a0fa7">MCUN0GPIO88</a>: 1</td></tr>
<tr class="separator:a87a0d905202c87a519a8d473e63a0fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64548b6d19dad05b8b3de5edb303f742"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a64548b6d19dad05b8b3de5edb303f742">MCUN0GPIO89</a>: 1</td></tr>
<tr class="separator:a64548b6d19dad05b8b3de5edb303f742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce13d7ca51400c03f63eaee13846143"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acce13d7ca51400c03f63eaee13846143">MCUN0GPIO90</a>: 1</td></tr>
<tr class="separator:acce13d7ca51400c03f63eaee13846143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada00e042a015061bbe317359490742d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ada00e042a015061bbe317359490742d4">MCUN0GPIO91</a>: 1</td></tr>
<tr class="separator:ada00e042a015061bbe317359490742d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7041b9c15e023f9e50b4067b7ae2ca1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7041b9c15e023f9e50b4067b7ae2ca1a">MCUN0GPIO92</a>: 1</td></tr>
<tr class="separator:a7041b9c15e023f9e50b4067b7ae2ca1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7695304587bec0c962fa039b165741e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7695304587bec0c962fa039b165741e">MCUN0GPIO93</a>: 1</td></tr>
<tr class="separator:aa7695304587bec0c962fa039b165741e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3bcbcfa6321d577b46666a5b2a8fde"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e3bcbcfa6321d577b46666a5b2a8fde">MCUN0GPIO94</a>: 1</td></tr>
<tr class="separator:a3e3bcbcfa6321d577b46666a5b2a8fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b873551dce2002c727ded1386a8db4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b873551dce2002c727ded1386a8db4f">MCUN0GPIO95</a>: 1</td></tr>
<tr class="separator:a7b873551dce2002c727ded1386a8db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae50ec7b4aba042d20f75d89317e07492"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae50ec7b4aba042d20f75d89317e07492">MCUN0INT2CLR_b</a></td></tr>
<tr class="separator:ae50ec7b4aba042d20f75d89317e07492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5608cf82d071f4aa4691a840894bb301"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5608cf82d071f4aa4691a840894bb301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b89807b3d4fd6e26ccf856b9af2051"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7ec2580313807128c985f1a8b5972812"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7ec2580313807128c985f1a8b5972812">MCUN0INT2SET</a></td></tr>
<tr class="separator:a7ec2580313807128c985f1a8b5972812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba42b4f65f3c70a1bc7d9a656d38dde7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab0619c21bc4f25999dc851050e587bee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0619c21bc4f25999dc851050e587bee">MCUN0GPIO64</a>: 1</td></tr>
<tr class="separator:ab0619c21bc4f25999dc851050e587bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463402ba1b7a4b8aab953e2e7443504a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a463402ba1b7a4b8aab953e2e7443504a">MCUN0GPIO65</a>: 1</td></tr>
<tr class="separator:a463402ba1b7a4b8aab953e2e7443504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5b4a9d8284d71e5aabfb1b7911828d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b5b4a9d8284d71e5aabfb1b7911828d">MCUN0GPIO66</a>: 1</td></tr>
<tr class="separator:a3b5b4a9d8284d71e5aabfb1b7911828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb1c0b1f3d65f4d8885f3bb5813af9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acbb1c0b1f3d65f4d8885f3bb5813af9e">MCUN0GPIO67</a>: 1</td></tr>
<tr class="separator:acbb1c0b1f3d65f4d8885f3bb5813af9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cc37d1f7ab954c7c048753c23ce59f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a82cc37d1f7ab954c7c048753c23ce59f">MCUN0GPIO68</a>: 1</td></tr>
<tr class="separator:a82cc37d1f7ab954c7c048753c23ce59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7628871e4ba812ec898589616fd7473d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7628871e4ba812ec898589616fd7473d">MCUN0GPIO69</a>: 1</td></tr>
<tr class="separator:a7628871e4ba812ec898589616fd7473d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c5ff4707ee60f3d6348724ed093a42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a34c5ff4707ee60f3d6348724ed093a42">MCUN0GPIO70</a>: 1</td></tr>
<tr class="separator:a34c5ff4707ee60f3d6348724ed093a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfb351e5c095edef1b4c11ef3e7de91"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adcfb351e5c095edef1b4c11ef3e7de91">MCUN0GPIO71</a>: 1</td></tr>
<tr class="separator:adcfb351e5c095edef1b4c11ef3e7de91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8879680678a3e0254a2e5483e0195ce9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8879680678a3e0254a2e5483e0195ce9">MCUN0GPIO72</a>: 1</td></tr>
<tr class="separator:a8879680678a3e0254a2e5483e0195ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619d3d3ee2218aca8f28296b80f8f51e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a619d3d3ee2218aca8f28296b80f8f51e">MCUN0GPIO73</a>: 1</td></tr>
<tr class="separator:a619d3d3ee2218aca8f28296b80f8f51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb674c811f6572be986ea14ba6f7ccf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afeb674c811f6572be986ea14ba6f7ccf">MCUN0GPIO74</a>: 1</td></tr>
<tr class="separator:afeb674c811f6572be986ea14ba6f7ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06e8a04230990a7622f3b33ceb4a7f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae06e8a04230990a7622f3b33ceb4a7f5">MCUN0GPIO75</a>: 1</td></tr>
<tr class="separator:ae06e8a04230990a7622f3b33ceb4a7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f904060f46c4325350dd142135a621"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a17f904060f46c4325350dd142135a621">MCUN0GPIO76</a>: 1</td></tr>
<tr class="separator:a17f904060f46c4325350dd142135a621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6e414e1d7b826eb9ff0f5c2f3d8549"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a6e414e1d7b826eb9ff0f5c2f3d8549">MCUN0GPIO77</a>: 1</td></tr>
<tr class="separator:a1a6e414e1d7b826eb9ff0f5c2f3d8549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9793f117c72f59e75cf23000ec7dea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f9793f117c72f59e75cf23000ec7dea">MCUN0GPIO78</a>: 1</td></tr>
<tr class="separator:a3f9793f117c72f59e75cf23000ec7dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260e7786d7866a0f9157398e7aefbc05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a260e7786d7866a0f9157398e7aefbc05">MCUN0GPIO79</a>: 1</td></tr>
<tr class="separator:a260e7786d7866a0f9157398e7aefbc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6ee24a007bb57ec52726f73d0216a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe6ee24a007bb57ec52726f73d0216a9">MCUN0GPIO80</a>: 1</td></tr>
<tr class="separator:afe6ee24a007bb57ec52726f73d0216a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334a00832466c792a93971aef798dabd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a334a00832466c792a93971aef798dabd">MCUN0GPIO81</a>: 1</td></tr>
<tr class="separator:a334a00832466c792a93971aef798dabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5ad8252dcbfa837b55b84c57a3fe46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea5ad8252dcbfa837b55b84c57a3fe46">MCUN0GPIO82</a>: 1</td></tr>
<tr class="separator:aea5ad8252dcbfa837b55b84c57a3fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a4e755b379dbb8393925ac4114bdc2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7a4e755b379dbb8393925ac4114bdc2">MCUN0GPIO83</a>: 1</td></tr>
<tr class="separator:ac7a4e755b379dbb8393925ac4114bdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a785f17269f2aaf343156498fb26a6514"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a785f17269f2aaf343156498fb26a6514">MCUN0GPIO84</a>: 1</td></tr>
<tr class="separator:a785f17269f2aaf343156498fb26a6514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebd95283694d06cb5eedd7c5ee76f93"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4ebd95283694d06cb5eedd7c5ee76f93">MCUN0GPIO85</a>: 1</td></tr>
<tr class="separator:a4ebd95283694d06cb5eedd7c5ee76f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07517b0da3b8b768a3d1e0636b8a91a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa07517b0da3b8b768a3d1e0636b8a91a">MCUN0GPIO86</a>: 1</td></tr>
<tr class="separator:aa07517b0da3b8b768a3d1e0636b8a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdfda1b919379b5936d2e947f264615"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfdfda1b919379b5936d2e947f264615">MCUN0GPIO87</a>: 1</td></tr>
<tr class="separator:adfdfda1b919379b5936d2e947f264615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a0d905202c87a519a8d473e63a0fa7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a87a0d905202c87a519a8d473e63a0fa7">MCUN0GPIO88</a>: 1</td></tr>
<tr class="separator:a87a0d905202c87a519a8d473e63a0fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64548b6d19dad05b8b3de5edb303f742"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a64548b6d19dad05b8b3de5edb303f742">MCUN0GPIO89</a>: 1</td></tr>
<tr class="separator:a64548b6d19dad05b8b3de5edb303f742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce13d7ca51400c03f63eaee13846143"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acce13d7ca51400c03f63eaee13846143">MCUN0GPIO90</a>: 1</td></tr>
<tr class="separator:acce13d7ca51400c03f63eaee13846143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada00e042a015061bbe317359490742d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ada00e042a015061bbe317359490742d4">MCUN0GPIO91</a>: 1</td></tr>
<tr class="separator:ada00e042a015061bbe317359490742d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7041b9c15e023f9e50b4067b7ae2ca1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7041b9c15e023f9e50b4067b7ae2ca1a">MCUN0GPIO92</a>: 1</td></tr>
<tr class="separator:a7041b9c15e023f9e50b4067b7ae2ca1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7695304587bec0c962fa039b165741e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7695304587bec0c962fa039b165741e">MCUN0GPIO93</a>: 1</td></tr>
<tr class="separator:aa7695304587bec0c962fa039b165741e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3bcbcfa6321d577b46666a5b2a8fde"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e3bcbcfa6321d577b46666a5b2a8fde">MCUN0GPIO94</a>: 1</td></tr>
<tr class="separator:a3e3bcbcfa6321d577b46666a5b2a8fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b873551dce2002c727ded1386a8db4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b873551dce2002c727ded1386a8db4f">MCUN0GPIO95</a>: 1</td></tr>
<tr class="separator:a7b873551dce2002c727ded1386a8db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba42b4f65f3c70a1bc7d9a656d38dde7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba42b4f65f3c70a1bc7d9a656d38dde7">MCUN0INT2SET_b</a></td></tr>
<tr class="separator:aba42b4f65f3c70a1bc7d9a656d38dde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b89807b3d4fd6e26ccf856b9af2051"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a10b89807b3d4fd6e26ccf856b9af2051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd74c5eb07668869302883646bfd9288"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af7bb92d53c34863beb22e8a9199f2d27"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7bb92d53c34863beb22e8a9199f2d27">MCUN0INT3EN</a></td></tr>
<tr class="separator:af7bb92d53c34863beb22e8a9199f2d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d3123023d310a5458d30b293437bd2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a846bedb15457e263f4649bd1044399d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a846bedb15457e263f4649bd1044399d4">MCUN0GPIO96</a>: 1</td></tr>
<tr class="separator:a846bedb15457e263f4649bd1044399d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170192818798382a6c5fb382970b93d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a170192818798382a6c5fb382970b93d5">MCUN0GPIO97</a>: 1</td></tr>
<tr class="separator:a170192818798382a6c5fb382970b93d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8240c2f8016ee73fb1f00cb3c124e048"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8240c2f8016ee73fb1f00cb3c124e048">MCUN0GPIO98</a>: 1</td></tr>
<tr class="separator:a8240c2f8016ee73fb1f00cb3c124e048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3042091da4530a9f0a262ccf2048c721"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3042091da4530a9f0a262ccf2048c721">MCUN0GPIO99</a>: 1</td></tr>
<tr class="separator:a3042091da4530a9f0a262ccf2048c721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd65472ca35d9b2ec856b781b943b39"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5dd65472ca35d9b2ec856b781b943b39">MCUN0GPIO100</a>: 1</td></tr>
<tr class="separator:a5dd65472ca35d9b2ec856b781b943b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6297ef90fba94efe0a2c40918fcb7c3d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6297ef90fba94efe0a2c40918fcb7c3d">MCUN0GPIO101</a>: 1</td></tr>
<tr class="separator:a6297ef90fba94efe0a2c40918fcb7c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7542ea7a1b1b9f756dd01f13942d35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a7542ea7a1b1b9f756dd01f13942d35">MCUN0GPIO102</a>: 1</td></tr>
<tr class="separator:a4a7542ea7a1b1b9f756dd01f13942d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2768561516ebc7093a6f6cf7fa8de7f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2768561516ebc7093a6f6cf7fa8de7f3">MCUN0GPIO103</a>: 1</td></tr>
<tr class="separator:a2768561516ebc7093a6f6cf7fa8de7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25319604271e9e22665ad99502336019"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25319604271e9e22665ad99502336019">MCUN0GPIO104</a>: 1</td></tr>
<tr class="separator:a25319604271e9e22665ad99502336019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab4d45d921a81edc32416bba7e867d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaab4d45d921a81edc32416bba7e867d8">MCUN0GPIO105</a>: 1</td></tr>
<tr class="separator:aaab4d45d921a81edc32416bba7e867d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7bf56cd43d28b668e8363bb362f4f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c7bf56cd43d28b668e8363bb362f4f6">MCUN0GPIO106</a>: 1</td></tr>
<tr class="separator:a6c7bf56cd43d28b668e8363bb362f4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0407d1da3fda60b8940f8133c939766"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0407d1da3fda60b8940f8133c939766">MCUN0GPIO107</a>: 1</td></tr>
<tr class="separator:af0407d1da3fda60b8940f8133c939766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab3509b3554dbabcd8c8ca5c3b1c2df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8ab3509b3554dbabcd8c8ca5c3b1c2df">MCUN0GPIO108</a>: 1</td></tr>
<tr class="separator:a8ab3509b3554dbabcd8c8ca5c3b1c2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b3ea85f7979ee09e9877d2ab860c54"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49b3ea85f7979ee09e9877d2ab860c54">MCUN0GPIO109</a>: 1</td></tr>
<tr class="separator:a49b3ea85f7979ee09e9877d2ab860c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c85b15a39b16e0625f16bb59ef8a012"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c85b15a39b16e0625f16bb59ef8a012">MCUN0GPIO110</a>: 1</td></tr>
<tr class="separator:a7c85b15a39b16e0625f16bb59ef8a012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1553faa7150c9a03d2b3fffadc220ff3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1553faa7150c9a03d2b3fffadc220ff3">MCUN0GPIO111</a>: 1</td></tr>
<tr class="separator:a1553faa7150c9a03d2b3fffadc220ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac13258d4780ac74e0cf65e539bb23d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac13258d4780ac74e0cf65e539bb23d9">MCUN0GPIO112</a>: 1</td></tr>
<tr class="separator:aac13258d4780ac74e0cf65e539bb23d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf0e6315f6e6309eb58d6123de3c658"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1bf0e6315f6e6309eb58d6123de3c658">MCUN0GPIO113</a>: 1</td></tr>
<tr class="separator:a1bf0e6315f6e6309eb58d6123de3c658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576f590f6c223906f014fef0967de22c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a576f590f6c223906f014fef0967de22c">MCUN0GPIO114</a>: 1</td></tr>
<tr class="separator:a576f590f6c223906f014fef0967de22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c71db95fc1a32e302aced7a1a6006b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a74c71db95fc1a32e302aced7a1a6006b">MCUN0GPIO115</a>: 1</td></tr>
<tr class="separator:a74c71db95fc1a32e302aced7a1a6006b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d908c579ef4ef3d27ecafa96af637c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7d908c579ef4ef3d27ecafa96af637c">MCUN0GPIO116</a>: 1</td></tr>
<tr class="separator:ab7d908c579ef4ef3d27ecafa96af637c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729fd258fd32bd1a36eee76dfcceb38b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a729fd258fd32bd1a36eee76dfcceb38b">MCUN0GPIO117</a>: 1</td></tr>
<tr class="separator:a729fd258fd32bd1a36eee76dfcceb38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727a96216c015d533214b3e6a139a0c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a727a96216c015d533214b3e6a139a0c9">MCUN0GPIO118</a>: 1</td></tr>
<tr class="separator:a727a96216c015d533214b3e6a139a0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e21073dceb0f4f45c91f6ee029fda3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad0e21073dceb0f4f45c91f6ee029fda3">MCUN0GPIO119</a>: 1</td></tr>
<tr class="separator:ad0e21073dceb0f4f45c91f6ee029fda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b47fac391cc1f352ee756dd0760f49d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b47fac391cc1f352ee756dd0760f49d">MCUN0GPIO120</a>: 1</td></tr>
<tr class="separator:a3b47fac391cc1f352ee756dd0760f49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96d477fd6036641d26a159c7c1eeec7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af96d477fd6036641d26a159c7c1eeec7">MCUN0GPIO121</a>: 1</td></tr>
<tr class="separator:af96d477fd6036641d26a159c7c1eeec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a600c53ffd7290199d0cc29e2da059"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a40a600c53ffd7290199d0cc29e2da059">MCUN0GPIO122</a>: 1</td></tr>
<tr class="separator:a40a600c53ffd7290199d0cc29e2da059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a82341d50c7f5d7582511b82e2a3099"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a82341d50c7f5d7582511b82e2a3099">MCUN0GPIO123</a>: 1</td></tr>
<tr class="separator:a4a82341d50c7f5d7582511b82e2a3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6e99f9ea04bcf44e35c0f76584ef3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba6e99f9ea04bcf44e35c0f76584ef3c">MCUN0GPIO124</a>: 1</td></tr>
<tr class="separator:aba6e99f9ea04bcf44e35c0f76584ef3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406f6363cbfc243d69f393cb57dd01db"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a406f6363cbfc243d69f393cb57dd01db">MCUN0GPIO125</a>: 1</td></tr>
<tr class="separator:a406f6363cbfc243d69f393cb57dd01db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85f1feba2ff3cf9390e99bdfb087771"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa85f1feba2ff3cf9390e99bdfb087771">MCUN0GPIO126</a>: 1</td></tr>
<tr class="separator:aa85f1feba2ff3cf9390e99bdfb087771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae152ec984358edbc268f4dd91365243d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae152ec984358edbc268f4dd91365243d">MCUN0GPIO127</a>: 1</td></tr>
<tr class="separator:ae152ec984358edbc268f4dd91365243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d3123023d310a5458d30b293437bd2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79d3123023d310a5458d30b293437bd2">MCUN0INT3EN_b</a></td></tr>
<tr class="separator:a79d3123023d310a5458d30b293437bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd74c5eb07668869302883646bfd9288"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abd74c5eb07668869302883646bfd9288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef34904090442c256f141595c0e2c8ff"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0bc65d054bb19ba2746b04288a93076f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0bc65d054bb19ba2746b04288a93076f">MCUN0INT3STAT</a></td></tr>
<tr class="separator:a0bc65d054bb19ba2746b04288a93076f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e35cb0e6227fce2215d47b6b160de3a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a846bedb15457e263f4649bd1044399d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a846bedb15457e263f4649bd1044399d4">MCUN0GPIO96</a>: 1</td></tr>
<tr class="separator:a846bedb15457e263f4649bd1044399d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170192818798382a6c5fb382970b93d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a170192818798382a6c5fb382970b93d5">MCUN0GPIO97</a>: 1</td></tr>
<tr class="separator:a170192818798382a6c5fb382970b93d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8240c2f8016ee73fb1f00cb3c124e048"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8240c2f8016ee73fb1f00cb3c124e048">MCUN0GPIO98</a>: 1</td></tr>
<tr class="separator:a8240c2f8016ee73fb1f00cb3c124e048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3042091da4530a9f0a262ccf2048c721"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3042091da4530a9f0a262ccf2048c721">MCUN0GPIO99</a>: 1</td></tr>
<tr class="separator:a3042091da4530a9f0a262ccf2048c721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd65472ca35d9b2ec856b781b943b39"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5dd65472ca35d9b2ec856b781b943b39">MCUN0GPIO100</a>: 1</td></tr>
<tr class="separator:a5dd65472ca35d9b2ec856b781b943b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6297ef90fba94efe0a2c40918fcb7c3d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6297ef90fba94efe0a2c40918fcb7c3d">MCUN0GPIO101</a>: 1</td></tr>
<tr class="separator:a6297ef90fba94efe0a2c40918fcb7c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7542ea7a1b1b9f756dd01f13942d35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a7542ea7a1b1b9f756dd01f13942d35">MCUN0GPIO102</a>: 1</td></tr>
<tr class="separator:a4a7542ea7a1b1b9f756dd01f13942d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2768561516ebc7093a6f6cf7fa8de7f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2768561516ebc7093a6f6cf7fa8de7f3">MCUN0GPIO103</a>: 1</td></tr>
<tr class="separator:a2768561516ebc7093a6f6cf7fa8de7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25319604271e9e22665ad99502336019"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25319604271e9e22665ad99502336019">MCUN0GPIO104</a>: 1</td></tr>
<tr class="separator:a25319604271e9e22665ad99502336019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab4d45d921a81edc32416bba7e867d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaab4d45d921a81edc32416bba7e867d8">MCUN0GPIO105</a>: 1</td></tr>
<tr class="separator:aaab4d45d921a81edc32416bba7e867d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7bf56cd43d28b668e8363bb362f4f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c7bf56cd43d28b668e8363bb362f4f6">MCUN0GPIO106</a>: 1</td></tr>
<tr class="separator:a6c7bf56cd43d28b668e8363bb362f4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0407d1da3fda60b8940f8133c939766"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0407d1da3fda60b8940f8133c939766">MCUN0GPIO107</a>: 1</td></tr>
<tr class="separator:af0407d1da3fda60b8940f8133c939766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab3509b3554dbabcd8c8ca5c3b1c2df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8ab3509b3554dbabcd8c8ca5c3b1c2df">MCUN0GPIO108</a>: 1</td></tr>
<tr class="separator:a8ab3509b3554dbabcd8c8ca5c3b1c2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b3ea85f7979ee09e9877d2ab860c54"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49b3ea85f7979ee09e9877d2ab860c54">MCUN0GPIO109</a>: 1</td></tr>
<tr class="separator:a49b3ea85f7979ee09e9877d2ab860c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c85b15a39b16e0625f16bb59ef8a012"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c85b15a39b16e0625f16bb59ef8a012">MCUN0GPIO110</a>: 1</td></tr>
<tr class="separator:a7c85b15a39b16e0625f16bb59ef8a012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1553faa7150c9a03d2b3fffadc220ff3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1553faa7150c9a03d2b3fffadc220ff3">MCUN0GPIO111</a>: 1</td></tr>
<tr class="separator:a1553faa7150c9a03d2b3fffadc220ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac13258d4780ac74e0cf65e539bb23d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac13258d4780ac74e0cf65e539bb23d9">MCUN0GPIO112</a>: 1</td></tr>
<tr class="separator:aac13258d4780ac74e0cf65e539bb23d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf0e6315f6e6309eb58d6123de3c658"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1bf0e6315f6e6309eb58d6123de3c658">MCUN0GPIO113</a>: 1</td></tr>
<tr class="separator:a1bf0e6315f6e6309eb58d6123de3c658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576f590f6c223906f014fef0967de22c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a576f590f6c223906f014fef0967de22c">MCUN0GPIO114</a>: 1</td></tr>
<tr class="separator:a576f590f6c223906f014fef0967de22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c71db95fc1a32e302aced7a1a6006b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a74c71db95fc1a32e302aced7a1a6006b">MCUN0GPIO115</a>: 1</td></tr>
<tr class="separator:a74c71db95fc1a32e302aced7a1a6006b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d908c579ef4ef3d27ecafa96af637c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7d908c579ef4ef3d27ecafa96af637c">MCUN0GPIO116</a>: 1</td></tr>
<tr class="separator:ab7d908c579ef4ef3d27ecafa96af637c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729fd258fd32bd1a36eee76dfcceb38b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a729fd258fd32bd1a36eee76dfcceb38b">MCUN0GPIO117</a>: 1</td></tr>
<tr class="separator:a729fd258fd32bd1a36eee76dfcceb38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727a96216c015d533214b3e6a139a0c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a727a96216c015d533214b3e6a139a0c9">MCUN0GPIO118</a>: 1</td></tr>
<tr class="separator:a727a96216c015d533214b3e6a139a0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e21073dceb0f4f45c91f6ee029fda3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad0e21073dceb0f4f45c91f6ee029fda3">MCUN0GPIO119</a>: 1</td></tr>
<tr class="separator:ad0e21073dceb0f4f45c91f6ee029fda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b47fac391cc1f352ee756dd0760f49d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b47fac391cc1f352ee756dd0760f49d">MCUN0GPIO120</a>: 1</td></tr>
<tr class="separator:a3b47fac391cc1f352ee756dd0760f49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96d477fd6036641d26a159c7c1eeec7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af96d477fd6036641d26a159c7c1eeec7">MCUN0GPIO121</a>: 1</td></tr>
<tr class="separator:af96d477fd6036641d26a159c7c1eeec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a600c53ffd7290199d0cc29e2da059"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a40a600c53ffd7290199d0cc29e2da059">MCUN0GPIO122</a>: 1</td></tr>
<tr class="separator:a40a600c53ffd7290199d0cc29e2da059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a82341d50c7f5d7582511b82e2a3099"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a82341d50c7f5d7582511b82e2a3099">MCUN0GPIO123</a>: 1</td></tr>
<tr class="separator:a4a82341d50c7f5d7582511b82e2a3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6e99f9ea04bcf44e35c0f76584ef3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba6e99f9ea04bcf44e35c0f76584ef3c">MCUN0GPIO124</a>: 1</td></tr>
<tr class="separator:aba6e99f9ea04bcf44e35c0f76584ef3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406f6363cbfc243d69f393cb57dd01db"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a406f6363cbfc243d69f393cb57dd01db">MCUN0GPIO125</a>: 1</td></tr>
<tr class="separator:a406f6363cbfc243d69f393cb57dd01db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85f1feba2ff3cf9390e99bdfb087771"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa85f1feba2ff3cf9390e99bdfb087771">MCUN0GPIO126</a>: 1</td></tr>
<tr class="separator:aa85f1feba2ff3cf9390e99bdfb087771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae152ec984358edbc268f4dd91365243d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae152ec984358edbc268f4dd91365243d">MCUN0GPIO127</a>: 1</td></tr>
<tr class="separator:ae152ec984358edbc268f4dd91365243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e35cb0e6227fce2215d47b6b160de3a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e35cb0e6227fce2215d47b6b160de3a">MCUN0INT3STAT_b</a></td></tr>
<tr class="separator:a4e35cb0e6227fce2215d47b6b160de3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef34904090442c256f141595c0e2c8ff"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aef34904090442c256f141595c0e2c8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7289b26c019813e431c8642ff9b4480f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5c87293034027145691096de2f977bde"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5c87293034027145691096de2f977bde">MCUN0INT3CLR</a></td></tr>
<tr class="separator:a5c87293034027145691096de2f977bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ccb074989fc80f62800e80c3e7e75fe"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a846bedb15457e263f4649bd1044399d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a846bedb15457e263f4649bd1044399d4">MCUN0GPIO96</a>: 1</td></tr>
<tr class="separator:a846bedb15457e263f4649bd1044399d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170192818798382a6c5fb382970b93d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a170192818798382a6c5fb382970b93d5">MCUN0GPIO97</a>: 1</td></tr>
<tr class="separator:a170192818798382a6c5fb382970b93d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8240c2f8016ee73fb1f00cb3c124e048"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8240c2f8016ee73fb1f00cb3c124e048">MCUN0GPIO98</a>: 1</td></tr>
<tr class="separator:a8240c2f8016ee73fb1f00cb3c124e048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3042091da4530a9f0a262ccf2048c721"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3042091da4530a9f0a262ccf2048c721">MCUN0GPIO99</a>: 1</td></tr>
<tr class="separator:a3042091da4530a9f0a262ccf2048c721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd65472ca35d9b2ec856b781b943b39"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5dd65472ca35d9b2ec856b781b943b39">MCUN0GPIO100</a>: 1</td></tr>
<tr class="separator:a5dd65472ca35d9b2ec856b781b943b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6297ef90fba94efe0a2c40918fcb7c3d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6297ef90fba94efe0a2c40918fcb7c3d">MCUN0GPIO101</a>: 1</td></tr>
<tr class="separator:a6297ef90fba94efe0a2c40918fcb7c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7542ea7a1b1b9f756dd01f13942d35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a7542ea7a1b1b9f756dd01f13942d35">MCUN0GPIO102</a>: 1</td></tr>
<tr class="separator:a4a7542ea7a1b1b9f756dd01f13942d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2768561516ebc7093a6f6cf7fa8de7f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2768561516ebc7093a6f6cf7fa8de7f3">MCUN0GPIO103</a>: 1</td></tr>
<tr class="separator:a2768561516ebc7093a6f6cf7fa8de7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25319604271e9e22665ad99502336019"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25319604271e9e22665ad99502336019">MCUN0GPIO104</a>: 1</td></tr>
<tr class="separator:a25319604271e9e22665ad99502336019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab4d45d921a81edc32416bba7e867d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaab4d45d921a81edc32416bba7e867d8">MCUN0GPIO105</a>: 1</td></tr>
<tr class="separator:aaab4d45d921a81edc32416bba7e867d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7bf56cd43d28b668e8363bb362f4f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c7bf56cd43d28b668e8363bb362f4f6">MCUN0GPIO106</a>: 1</td></tr>
<tr class="separator:a6c7bf56cd43d28b668e8363bb362f4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0407d1da3fda60b8940f8133c939766"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0407d1da3fda60b8940f8133c939766">MCUN0GPIO107</a>: 1</td></tr>
<tr class="separator:af0407d1da3fda60b8940f8133c939766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab3509b3554dbabcd8c8ca5c3b1c2df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8ab3509b3554dbabcd8c8ca5c3b1c2df">MCUN0GPIO108</a>: 1</td></tr>
<tr class="separator:a8ab3509b3554dbabcd8c8ca5c3b1c2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b3ea85f7979ee09e9877d2ab860c54"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49b3ea85f7979ee09e9877d2ab860c54">MCUN0GPIO109</a>: 1</td></tr>
<tr class="separator:a49b3ea85f7979ee09e9877d2ab860c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c85b15a39b16e0625f16bb59ef8a012"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c85b15a39b16e0625f16bb59ef8a012">MCUN0GPIO110</a>: 1</td></tr>
<tr class="separator:a7c85b15a39b16e0625f16bb59ef8a012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1553faa7150c9a03d2b3fffadc220ff3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1553faa7150c9a03d2b3fffadc220ff3">MCUN0GPIO111</a>: 1</td></tr>
<tr class="separator:a1553faa7150c9a03d2b3fffadc220ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac13258d4780ac74e0cf65e539bb23d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac13258d4780ac74e0cf65e539bb23d9">MCUN0GPIO112</a>: 1</td></tr>
<tr class="separator:aac13258d4780ac74e0cf65e539bb23d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf0e6315f6e6309eb58d6123de3c658"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1bf0e6315f6e6309eb58d6123de3c658">MCUN0GPIO113</a>: 1</td></tr>
<tr class="separator:a1bf0e6315f6e6309eb58d6123de3c658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576f590f6c223906f014fef0967de22c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a576f590f6c223906f014fef0967de22c">MCUN0GPIO114</a>: 1</td></tr>
<tr class="separator:a576f590f6c223906f014fef0967de22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c71db95fc1a32e302aced7a1a6006b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a74c71db95fc1a32e302aced7a1a6006b">MCUN0GPIO115</a>: 1</td></tr>
<tr class="separator:a74c71db95fc1a32e302aced7a1a6006b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d908c579ef4ef3d27ecafa96af637c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7d908c579ef4ef3d27ecafa96af637c">MCUN0GPIO116</a>: 1</td></tr>
<tr class="separator:ab7d908c579ef4ef3d27ecafa96af637c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729fd258fd32bd1a36eee76dfcceb38b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a729fd258fd32bd1a36eee76dfcceb38b">MCUN0GPIO117</a>: 1</td></tr>
<tr class="separator:a729fd258fd32bd1a36eee76dfcceb38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727a96216c015d533214b3e6a139a0c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a727a96216c015d533214b3e6a139a0c9">MCUN0GPIO118</a>: 1</td></tr>
<tr class="separator:a727a96216c015d533214b3e6a139a0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e21073dceb0f4f45c91f6ee029fda3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad0e21073dceb0f4f45c91f6ee029fda3">MCUN0GPIO119</a>: 1</td></tr>
<tr class="separator:ad0e21073dceb0f4f45c91f6ee029fda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b47fac391cc1f352ee756dd0760f49d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b47fac391cc1f352ee756dd0760f49d">MCUN0GPIO120</a>: 1</td></tr>
<tr class="separator:a3b47fac391cc1f352ee756dd0760f49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96d477fd6036641d26a159c7c1eeec7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af96d477fd6036641d26a159c7c1eeec7">MCUN0GPIO121</a>: 1</td></tr>
<tr class="separator:af96d477fd6036641d26a159c7c1eeec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a600c53ffd7290199d0cc29e2da059"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a40a600c53ffd7290199d0cc29e2da059">MCUN0GPIO122</a>: 1</td></tr>
<tr class="separator:a40a600c53ffd7290199d0cc29e2da059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a82341d50c7f5d7582511b82e2a3099"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a82341d50c7f5d7582511b82e2a3099">MCUN0GPIO123</a>: 1</td></tr>
<tr class="separator:a4a82341d50c7f5d7582511b82e2a3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6e99f9ea04bcf44e35c0f76584ef3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba6e99f9ea04bcf44e35c0f76584ef3c">MCUN0GPIO124</a>: 1</td></tr>
<tr class="separator:aba6e99f9ea04bcf44e35c0f76584ef3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406f6363cbfc243d69f393cb57dd01db"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a406f6363cbfc243d69f393cb57dd01db">MCUN0GPIO125</a>: 1</td></tr>
<tr class="separator:a406f6363cbfc243d69f393cb57dd01db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85f1feba2ff3cf9390e99bdfb087771"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa85f1feba2ff3cf9390e99bdfb087771">MCUN0GPIO126</a>: 1</td></tr>
<tr class="separator:aa85f1feba2ff3cf9390e99bdfb087771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae152ec984358edbc268f4dd91365243d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae152ec984358edbc268f4dd91365243d">MCUN0GPIO127</a>: 1</td></tr>
<tr class="separator:ae152ec984358edbc268f4dd91365243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ccb074989fc80f62800e80c3e7e75fe"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7ccb074989fc80f62800e80c3e7e75fe">MCUN0INT3CLR_b</a></td></tr>
<tr class="separator:a7ccb074989fc80f62800e80c3e7e75fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7289b26c019813e431c8642ff9b4480f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7289b26c019813e431c8642ff9b4480f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442cade821293b88b137aba712a23686"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae45c6ba58c68aa13432ec430294b2de0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae45c6ba58c68aa13432ec430294b2de0">MCUN0INT3SET</a></td></tr>
<tr class="separator:ae45c6ba58c68aa13432ec430294b2de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c5e845d698ab1aafddfcf369b39c8a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a846bedb15457e263f4649bd1044399d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a846bedb15457e263f4649bd1044399d4">MCUN0GPIO96</a>: 1</td></tr>
<tr class="separator:a846bedb15457e263f4649bd1044399d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170192818798382a6c5fb382970b93d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a170192818798382a6c5fb382970b93d5">MCUN0GPIO97</a>: 1</td></tr>
<tr class="separator:a170192818798382a6c5fb382970b93d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8240c2f8016ee73fb1f00cb3c124e048"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8240c2f8016ee73fb1f00cb3c124e048">MCUN0GPIO98</a>: 1</td></tr>
<tr class="separator:a8240c2f8016ee73fb1f00cb3c124e048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3042091da4530a9f0a262ccf2048c721"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3042091da4530a9f0a262ccf2048c721">MCUN0GPIO99</a>: 1</td></tr>
<tr class="separator:a3042091da4530a9f0a262ccf2048c721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd65472ca35d9b2ec856b781b943b39"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5dd65472ca35d9b2ec856b781b943b39">MCUN0GPIO100</a>: 1</td></tr>
<tr class="separator:a5dd65472ca35d9b2ec856b781b943b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6297ef90fba94efe0a2c40918fcb7c3d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6297ef90fba94efe0a2c40918fcb7c3d">MCUN0GPIO101</a>: 1</td></tr>
<tr class="separator:a6297ef90fba94efe0a2c40918fcb7c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7542ea7a1b1b9f756dd01f13942d35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a7542ea7a1b1b9f756dd01f13942d35">MCUN0GPIO102</a>: 1</td></tr>
<tr class="separator:a4a7542ea7a1b1b9f756dd01f13942d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2768561516ebc7093a6f6cf7fa8de7f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2768561516ebc7093a6f6cf7fa8de7f3">MCUN0GPIO103</a>: 1</td></tr>
<tr class="separator:a2768561516ebc7093a6f6cf7fa8de7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25319604271e9e22665ad99502336019"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25319604271e9e22665ad99502336019">MCUN0GPIO104</a>: 1</td></tr>
<tr class="separator:a25319604271e9e22665ad99502336019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab4d45d921a81edc32416bba7e867d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaab4d45d921a81edc32416bba7e867d8">MCUN0GPIO105</a>: 1</td></tr>
<tr class="separator:aaab4d45d921a81edc32416bba7e867d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7bf56cd43d28b668e8363bb362f4f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c7bf56cd43d28b668e8363bb362f4f6">MCUN0GPIO106</a>: 1</td></tr>
<tr class="separator:a6c7bf56cd43d28b668e8363bb362f4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0407d1da3fda60b8940f8133c939766"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0407d1da3fda60b8940f8133c939766">MCUN0GPIO107</a>: 1</td></tr>
<tr class="separator:af0407d1da3fda60b8940f8133c939766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab3509b3554dbabcd8c8ca5c3b1c2df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8ab3509b3554dbabcd8c8ca5c3b1c2df">MCUN0GPIO108</a>: 1</td></tr>
<tr class="separator:a8ab3509b3554dbabcd8c8ca5c3b1c2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b3ea85f7979ee09e9877d2ab860c54"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49b3ea85f7979ee09e9877d2ab860c54">MCUN0GPIO109</a>: 1</td></tr>
<tr class="separator:a49b3ea85f7979ee09e9877d2ab860c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c85b15a39b16e0625f16bb59ef8a012"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c85b15a39b16e0625f16bb59ef8a012">MCUN0GPIO110</a>: 1</td></tr>
<tr class="separator:a7c85b15a39b16e0625f16bb59ef8a012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1553faa7150c9a03d2b3fffadc220ff3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1553faa7150c9a03d2b3fffadc220ff3">MCUN0GPIO111</a>: 1</td></tr>
<tr class="separator:a1553faa7150c9a03d2b3fffadc220ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac13258d4780ac74e0cf65e539bb23d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac13258d4780ac74e0cf65e539bb23d9">MCUN0GPIO112</a>: 1</td></tr>
<tr class="separator:aac13258d4780ac74e0cf65e539bb23d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf0e6315f6e6309eb58d6123de3c658"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1bf0e6315f6e6309eb58d6123de3c658">MCUN0GPIO113</a>: 1</td></tr>
<tr class="separator:a1bf0e6315f6e6309eb58d6123de3c658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576f590f6c223906f014fef0967de22c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a576f590f6c223906f014fef0967de22c">MCUN0GPIO114</a>: 1</td></tr>
<tr class="separator:a576f590f6c223906f014fef0967de22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c71db95fc1a32e302aced7a1a6006b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a74c71db95fc1a32e302aced7a1a6006b">MCUN0GPIO115</a>: 1</td></tr>
<tr class="separator:a74c71db95fc1a32e302aced7a1a6006b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d908c579ef4ef3d27ecafa96af637c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7d908c579ef4ef3d27ecafa96af637c">MCUN0GPIO116</a>: 1</td></tr>
<tr class="separator:ab7d908c579ef4ef3d27ecafa96af637c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729fd258fd32bd1a36eee76dfcceb38b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a729fd258fd32bd1a36eee76dfcceb38b">MCUN0GPIO117</a>: 1</td></tr>
<tr class="separator:a729fd258fd32bd1a36eee76dfcceb38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727a96216c015d533214b3e6a139a0c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a727a96216c015d533214b3e6a139a0c9">MCUN0GPIO118</a>: 1</td></tr>
<tr class="separator:a727a96216c015d533214b3e6a139a0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e21073dceb0f4f45c91f6ee029fda3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad0e21073dceb0f4f45c91f6ee029fda3">MCUN0GPIO119</a>: 1</td></tr>
<tr class="separator:ad0e21073dceb0f4f45c91f6ee029fda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b47fac391cc1f352ee756dd0760f49d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b47fac391cc1f352ee756dd0760f49d">MCUN0GPIO120</a>: 1</td></tr>
<tr class="separator:a3b47fac391cc1f352ee756dd0760f49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96d477fd6036641d26a159c7c1eeec7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af96d477fd6036641d26a159c7c1eeec7">MCUN0GPIO121</a>: 1</td></tr>
<tr class="separator:af96d477fd6036641d26a159c7c1eeec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a600c53ffd7290199d0cc29e2da059"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a40a600c53ffd7290199d0cc29e2da059">MCUN0GPIO122</a>: 1</td></tr>
<tr class="separator:a40a600c53ffd7290199d0cc29e2da059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a82341d50c7f5d7582511b82e2a3099"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a82341d50c7f5d7582511b82e2a3099">MCUN0GPIO123</a>: 1</td></tr>
<tr class="separator:a4a82341d50c7f5d7582511b82e2a3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6e99f9ea04bcf44e35c0f76584ef3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba6e99f9ea04bcf44e35c0f76584ef3c">MCUN0GPIO124</a>: 1</td></tr>
<tr class="separator:aba6e99f9ea04bcf44e35c0f76584ef3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406f6363cbfc243d69f393cb57dd01db"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a406f6363cbfc243d69f393cb57dd01db">MCUN0GPIO125</a>: 1</td></tr>
<tr class="separator:a406f6363cbfc243d69f393cb57dd01db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85f1feba2ff3cf9390e99bdfb087771"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa85f1feba2ff3cf9390e99bdfb087771">MCUN0GPIO126</a>: 1</td></tr>
<tr class="separator:aa85f1feba2ff3cf9390e99bdfb087771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae152ec984358edbc268f4dd91365243d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae152ec984358edbc268f4dd91365243d">MCUN0GPIO127</a>: 1</td></tr>
<tr class="separator:ae152ec984358edbc268f4dd91365243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c5e845d698ab1aafddfcf369b39c8a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa2c5e845d698ab1aafddfcf369b39c8a">MCUN0INT3SET_b</a></td></tr>
<tr class="separator:aa2c5e845d698ab1aafddfcf369b39c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442cade821293b88b137aba712a23686"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a442cade821293b88b137aba712a23686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8405db527b0c5f0081334fe593c755"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3f6bb98da67401d0fc587388ed7d8476"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f6bb98da67401d0fc587388ed7d8476">MCUN1INT0EN</a></td></tr>
<tr class="separator:a3f6bb98da67401d0fc587388ed7d8476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fdf4c308e7bb8f25978f2a773eebf8c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9e0595ec95b75e9b7de8a256b591c59f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e0595ec95b75e9b7de8a256b591c59f">MCUN1GPIO0</a>: 1</td></tr>
<tr class="separator:a9e0595ec95b75e9b7de8a256b591c59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dadfb1effb5e543777bc229ff89081f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dadfb1effb5e543777bc229ff89081f">MCUN1GPIO1</a>: 1</td></tr>
<tr class="separator:a6dadfb1effb5e543777bc229ff89081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3677a8c80809a98ab6c6dcd8760352f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab3677a8c80809a98ab6c6dcd8760352f">MCUN1GPIO2</a>: 1</td></tr>
<tr class="separator:ab3677a8c80809a98ab6c6dcd8760352f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05674cee389f15a39438e506b8da69c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af05674cee389f15a39438e506b8da69c">MCUN1GPIO3</a>: 1</td></tr>
<tr class="separator:af05674cee389f15a39438e506b8da69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82695e56e26c1516ddcc7baeb241c50c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a82695e56e26c1516ddcc7baeb241c50c">MCUN1GPIO4</a>: 1</td></tr>
<tr class="separator:a82695e56e26c1516ddcc7baeb241c50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe0577a81080f24cefb30ee443100d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aafe0577a81080f24cefb30ee443100d0">MCUN1GPIO5</a>: 1</td></tr>
<tr class="separator:aafe0577a81080f24cefb30ee443100d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aea71926efbeeeae8c24566a400bfc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af4aea71926efbeeeae8c24566a400bfc">MCUN1GPIO6</a>: 1</td></tr>
<tr class="separator:af4aea71926efbeeeae8c24566a400bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef604aa25649b7f0a315899952bfe240"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef604aa25649b7f0a315899952bfe240">MCUN1GPIO7</a>: 1</td></tr>
<tr class="separator:aef604aa25649b7f0a315899952bfe240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa003085b61cbd8e9f816b1aa1a4dbca3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa003085b61cbd8e9f816b1aa1a4dbca3">MCUN1GPIO8</a>: 1</td></tr>
<tr class="separator:aa003085b61cbd8e9f816b1aa1a4dbca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854ee1f3d6aabdfede718a1a81d42c14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a854ee1f3d6aabdfede718a1a81d42c14">MCUN1GPIO9</a>: 1</td></tr>
<tr class="separator:a854ee1f3d6aabdfede718a1a81d42c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dec3550a3f72bd63c13bf4348dbf1c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dec3550a3f72bd63c13bf4348dbf1c1">MCUN1GPIO10</a>: 1</td></tr>
<tr class="separator:a6dec3550a3f72bd63c13bf4348dbf1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e141cce668685f0536fdbcf9f23996c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e141cce668685f0536fdbcf9f23996c">MCUN1GPIO11</a>: 1</td></tr>
<tr class="separator:a9e141cce668685f0536fdbcf9f23996c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1385af99738f7bcdf95990a1b18610eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1385af99738f7bcdf95990a1b18610eb">MCUN1GPIO12</a>: 1</td></tr>
<tr class="separator:a1385af99738f7bcdf95990a1b18610eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2021aeb8f26fe34db3017c9d43be9bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2021aeb8f26fe34db3017c9d43be9bc">MCUN1GPIO13</a>: 1</td></tr>
<tr class="separator:ae2021aeb8f26fe34db3017c9d43be9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4badefd61bbfba561700af84a156d2e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4badefd61bbfba561700af84a156d2e">MCUN1GPIO14</a>: 1</td></tr>
<tr class="separator:aa4badefd61bbfba561700af84a156d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53db7283cdb6fdd6f1005df7d156b74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae53db7283cdb6fdd6f1005df7d156b74">MCUN1GPIO15</a>: 1</td></tr>
<tr class="separator:ae53db7283cdb6fdd6f1005df7d156b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0febb05dfaa15877e5af6496061cea40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0febb05dfaa15877e5af6496061cea40">MCUN1GPIO16</a>: 1</td></tr>
<tr class="separator:a0febb05dfaa15877e5af6496061cea40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb80e79e70e70fd2825256b1b9fa2cc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb80e79e70e70fd2825256b1b9fa2cc5">MCUN1GPIO17</a>: 1</td></tr>
<tr class="separator:abb80e79e70e70fd2825256b1b9fa2cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883611da560fa8c11da0dd318664bbf7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a883611da560fa8c11da0dd318664bbf7">MCUN1GPIO18</a>: 1</td></tr>
<tr class="separator:a883611da560fa8c11da0dd318664bbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a78f95a4197558514933458602d72b6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a78f95a4197558514933458602d72b6">MCUN1GPIO19</a>: 1</td></tr>
<tr class="separator:a9a78f95a4197558514933458602d72b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ea272dbd33f4738739729c10518fd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6ea272dbd33f4738739729c10518fd9">MCUN1GPIO20</a>: 1</td></tr>
<tr class="separator:ae6ea272dbd33f4738739729c10518fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2c1bbde3439af899eb2e7cb9628833"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc2c1bbde3439af899eb2e7cb9628833">MCUN1GPIO21</a>: 1</td></tr>
<tr class="separator:adc2c1bbde3439af899eb2e7cb9628833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c14c8d9ba98f0b180510881541019a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43c14c8d9ba98f0b180510881541019a">MCUN1GPIO22</a>: 1</td></tr>
<tr class="separator:a43c14c8d9ba98f0b180510881541019a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab9e700d7b0015bb51fd2cfc69fa0e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ab9e700d7b0015bb51fd2cfc69fa0e6">MCUN1GPIO23</a>: 1</td></tr>
<tr class="separator:a3ab9e700d7b0015bb51fd2cfc69fa0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac749efbc4b508cf971c9e424ba746e28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac749efbc4b508cf971c9e424ba746e28">MCUN1GPIO24</a>: 1</td></tr>
<tr class="separator:ac749efbc4b508cf971c9e424ba746e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96509b26cc065f677d90d2f4d185ac7f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a96509b26cc065f677d90d2f4d185ac7f">MCUN1GPIO25</a>: 1</td></tr>
<tr class="separator:a96509b26cc065f677d90d2f4d185ac7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55ce03e9187c950a2b244edbb1d3bb4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af55ce03e9187c950a2b244edbb1d3bb4">MCUN1GPIO26</a>: 1</td></tr>
<tr class="separator:af55ce03e9187c950a2b244edbb1d3bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4810c4ea38eba48b8195a724a104306c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4810c4ea38eba48b8195a724a104306c">MCUN1GPIO27</a>: 1</td></tr>
<tr class="separator:a4810c4ea38eba48b8195a724a104306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75a0582ec2c824ccc9c04ba7343665b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad75a0582ec2c824ccc9c04ba7343665b">MCUN1GPIO28</a>: 1</td></tr>
<tr class="separator:ad75a0582ec2c824ccc9c04ba7343665b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499cf657be59206a714f79abe9bf4dce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a499cf657be59206a714f79abe9bf4dce">MCUN1GPIO29</a>: 1</td></tr>
<tr class="separator:a499cf657be59206a714f79abe9bf4dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fa815118f8a154a2b312992664724c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a57fa815118f8a154a2b312992664724c">MCUN1GPIO30</a>: 1</td></tr>
<tr class="separator:a57fa815118f8a154a2b312992664724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36210dca223bad7de116d4e9ddcea704"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a36210dca223bad7de116d4e9ddcea704">MCUN1GPIO31</a>: 1</td></tr>
<tr class="separator:a36210dca223bad7de116d4e9ddcea704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fdf4c308e7bb8f25978f2a773eebf8c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5fdf4c308e7bb8f25978f2a773eebf8c">MCUN1INT0EN_b</a></td></tr>
<tr class="separator:a5fdf4c308e7bb8f25978f2a773eebf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8405db527b0c5f0081334fe593c755"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adc8405db527b0c5f0081334fe593c755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056921a085dd27b8043b57d5fd5d797d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af8704dd801006555e95c466be7c99444"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af8704dd801006555e95c466be7c99444">MCUN1INT0STAT</a></td></tr>
<tr class="separator:af8704dd801006555e95c466be7c99444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9103cf9ff345f51856ab7a4955ecdbde"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9e0595ec95b75e9b7de8a256b591c59f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e0595ec95b75e9b7de8a256b591c59f">MCUN1GPIO0</a>: 1</td></tr>
<tr class="separator:a9e0595ec95b75e9b7de8a256b591c59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dadfb1effb5e543777bc229ff89081f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dadfb1effb5e543777bc229ff89081f">MCUN1GPIO1</a>: 1</td></tr>
<tr class="separator:a6dadfb1effb5e543777bc229ff89081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3677a8c80809a98ab6c6dcd8760352f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab3677a8c80809a98ab6c6dcd8760352f">MCUN1GPIO2</a>: 1</td></tr>
<tr class="separator:ab3677a8c80809a98ab6c6dcd8760352f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05674cee389f15a39438e506b8da69c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af05674cee389f15a39438e506b8da69c">MCUN1GPIO3</a>: 1</td></tr>
<tr class="separator:af05674cee389f15a39438e506b8da69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82695e56e26c1516ddcc7baeb241c50c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a82695e56e26c1516ddcc7baeb241c50c">MCUN1GPIO4</a>: 1</td></tr>
<tr class="separator:a82695e56e26c1516ddcc7baeb241c50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe0577a81080f24cefb30ee443100d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aafe0577a81080f24cefb30ee443100d0">MCUN1GPIO5</a>: 1</td></tr>
<tr class="separator:aafe0577a81080f24cefb30ee443100d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aea71926efbeeeae8c24566a400bfc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af4aea71926efbeeeae8c24566a400bfc">MCUN1GPIO6</a>: 1</td></tr>
<tr class="separator:af4aea71926efbeeeae8c24566a400bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef604aa25649b7f0a315899952bfe240"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef604aa25649b7f0a315899952bfe240">MCUN1GPIO7</a>: 1</td></tr>
<tr class="separator:aef604aa25649b7f0a315899952bfe240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa003085b61cbd8e9f816b1aa1a4dbca3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa003085b61cbd8e9f816b1aa1a4dbca3">MCUN1GPIO8</a>: 1</td></tr>
<tr class="separator:aa003085b61cbd8e9f816b1aa1a4dbca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854ee1f3d6aabdfede718a1a81d42c14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a854ee1f3d6aabdfede718a1a81d42c14">MCUN1GPIO9</a>: 1</td></tr>
<tr class="separator:a854ee1f3d6aabdfede718a1a81d42c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dec3550a3f72bd63c13bf4348dbf1c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dec3550a3f72bd63c13bf4348dbf1c1">MCUN1GPIO10</a>: 1</td></tr>
<tr class="separator:a6dec3550a3f72bd63c13bf4348dbf1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e141cce668685f0536fdbcf9f23996c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e141cce668685f0536fdbcf9f23996c">MCUN1GPIO11</a>: 1</td></tr>
<tr class="separator:a9e141cce668685f0536fdbcf9f23996c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1385af99738f7bcdf95990a1b18610eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1385af99738f7bcdf95990a1b18610eb">MCUN1GPIO12</a>: 1</td></tr>
<tr class="separator:a1385af99738f7bcdf95990a1b18610eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2021aeb8f26fe34db3017c9d43be9bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2021aeb8f26fe34db3017c9d43be9bc">MCUN1GPIO13</a>: 1</td></tr>
<tr class="separator:ae2021aeb8f26fe34db3017c9d43be9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4badefd61bbfba561700af84a156d2e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4badefd61bbfba561700af84a156d2e">MCUN1GPIO14</a>: 1</td></tr>
<tr class="separator:aa4badefd61bbfba561700af84a156d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53db7283cdb6fdd6f1005df7d156b74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae53db7283cdb6fdd6f1005df7d156b74">MCUN1GPIO15</a>: 1</td></tr>
<tr class="separator:ae53db7283cdb6fdd6f1005df7d156b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0febb05dfaa15877e5af6496061cea40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0febb05dfaa15877e5af6496061cea40">MCUN1GPIO16</a>: 1</td></tr>
<tr class="separator:a0febb05dfaa15877e5af6496061cea40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb80e79e70e70fd2825256b1b9fa2cc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb80e79e70e70fd2825256b1b9fa2cc5">MCUN1GPIO17</a>: 1</td></tr>
<tr class="separator:abb80e79e70e70fd2825256b1b9fa2cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883611da560fa8c11da0dd318664bbf7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a883611da560fa8c11da0dd318664bbf7">MCUN1GPIO18</a>: 1</td></tr>
<tr class="separator:a883611da560fa8c11da0dd318664bbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a78f95a4197558514933458602d72b6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a78f95a4197558514933458602d72b6">MCUN1GPIO19</a>: 1</td></tr>
<tr class="separator:a9a78f95a4197558514933458602d72b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ea272dbd33f4738739729c10518fd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6ea272dbd33f4738739729c10518fd9">MCUN1GPIO20</a>: 1</td></tr>
<tr class="separator:ae6ea272dbd33f4738739729c10518fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2c1bbde3439af899eb2e7cb9628833"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc2c1bbde3439af899eb2e7cb9628833">MCUN1GPIO21</a>: 1</td></tr>
<tr class="separator:adc2c1bbde3439af899eb2e7cb9628833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c14c8d9ba98f0b180510881541019a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43c14c8d9ba98f0b180510881541019a">MCUN1GPIO22</a>: 1</td></tr>
<tr class="separator:a43c14c8d9ba98f0b180510881541019a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab9e700d7b0015bb51fd2cfc69fa0e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ab9e700d7b0015bb51fd2cfc69fa0e6">MCUN1GPIO23</a>: 1</td></tr>
<tr class="separator:a3ab9e700d7b0015bb51fd2cfc69fa0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac749efbc4b508cf971c9e424ba746e28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac749efbc4b508cf971c9e424ba746e28">MCUN1GPIO24</a>: 1</td></tr>
<tr class="separator:ac749efbc4b508cf971c9e424ba746e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96509b26cc065f677d90d2f4d185ac7f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a96509b26cc065f677d90d2f4d185ac7f">MCUN1GPIO25</a>: 1</td></tr>
<tr class="separator:a96509b26cc065f677d90d2f4d185ac7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55ce03e9187c950a2b244edbb1d3bb4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af55ce03e9187c950a2b244edbb1d3bb4">MCUN1GPIO26</a>: 1</td></tr>
<tr class="separator:af55ce03e9187c950a2b244edbb1d3bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4810c4ea38eba48b8195a724a104306c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4810c4ea38eba48b8195a724a104306c">MCUN1GPIO27</a>: 1</td></tr>
<tr class="separator:a4810c4ea38eba48b8195a724a104306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75a0582ec2c824ccc9c04ba7343665b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad75a0582ec2c824ccc9c04ba7343665b">MCUN1GPIO28</a>: 1</td></tr>
<tr class="separator:ad75a0582ec2c824ccc9c04ba7343665b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499cf657be59206a714f79abe9bf4dce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a499cf657be59206a714f79abe9bf4dce">MCUN1GPIO29</a>: 1</td></tr>
<tr class="separator:a499cf657be59206a714f79abe9bf4dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fa815118f8a154a2b312992664724c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a57fa815118f8a154a2b312992664724c">MCUN1GPIO30</a>: 1</td></tr>
<tr class="separator:a57fa815118f8a154a2b312992664724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36210dca223bad7de116d4e9ddcea704"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a36210dca223bad7de116d4e9ddcea704">MCUN1GPIO31</a>: 1</td></tr>
<tr class="separator:a36210dca223bad7de116d4e9ddcea704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9103cf9ff345f51856ab7a4955ecdbde"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9103cf9ff345f51856ab7a4955ecdbde">MCUN1INT0STAT_b</a></td></tr>
<tr class="separator:a9103cf9ff345f51856ab7a4955ecdbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056921a085dd27b8043b57d5fd5d797d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a056921a085dd27b8043b57d5fd5d797d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae906175e58beb2371d203c3553865c33"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3b1181a891d1df146699d99a55e674ac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b1181a891d1df146699d99a55e674ac">MCUN1INT0CLR</a></td></tr>
<tr class="separator:a3b1181a891d1df146699d99a55e674ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0db41c547eea333a6819b7f52d6e87"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9e0595ec95b75e9b7de8a256b591c59f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e0595ec95b75e9b7de8a256b591c59f">MCUN1GPIO0</a>: 1</td></tr>
<tr class="separator:a9e0595ec95b75e9b7de8a256b591c59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dadfb1effb5e543777bc229ff89081f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dadfb1effb5e543777bc229ff89081f">MCUN1GPIO1</a>: 1</td></tr>
<tr class="separator:a6dadfb1effb5e543777bc229ff89081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3677a8c80809a98ab6c6dcd8760352f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab3677a8c80809a98ab6c6dcd8760352f">MCUN1GPIO2</a>: 1</td></tr>
<tr class="separator:ab3677a8c80809a98ab6c6dcd8760352f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05674cee389f15a39438e506b8da69c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af05674cee389f15a39438e506b8da69c">MCUN1GPIO3</a>: 1</td></tr>
<tr class="separator:af05674cee389f15a39438e506b8da69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82695e56e26c1516ddcc7baeb241c50c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a82695e56e26c1516ddcc7baeb241c50c">MCUN1GPIO4</a>: 1</td></tr>
<tr class="separator:a82695e56e26c1516ddcc7baeb241c50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe0577a81080f24cefb30ee443100d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aafe0577a81080f24cefb30ee443100d0">MCUN1GPIO5</a>: 1</td></tr>
<tr class="separator:aafe0577a81080f24cefb30ee443100d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aea71926efbeeeae8c24566a400bfc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af4aea71926efbeeeae8c24566a400bfc">MCUN1GPIO6</a>: 1</td></tr>
<tr class="separator:af4aea71926efbeeeae8c24566a400bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef604aa25649b7f0a315899952bfe240"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef604aa25649b7f0a315899952bfe240">MCUN1GPIO7</a>: 1</td></tr>
<tr class="separator:aef604aa25649b7f0a315899952bfe240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa003085b61cbd8e9f816b1aa1a4dbca3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa003085b61cbd8e9f816b1aa1a4dbca3">MCUN1GPIO8</a>: 1</td></tr>
<tr class="separator:aa003085b61cbd8e9f816b1aa1a4dbca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854ee1f3d6aabdfede718a1a81d42c14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a854ee1f3d6aabdfede718a1a81d42c14">MCUN1GPIO9</a>: 1</td></tr>
<tr class="separator:a854ee1f3d6aabdfede718a1a81d42c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dec3550a3f72bd63c13bf4348dbf1c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dec3550a3f72bd63c13bf4348dbf1c1">MCUN1GPIO10</a>: 1</td></tr>
<tr class="separator:a6dec3550a3f72bd63c13bf4348dbf1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e141cce668685f0536fdbcf9f23996c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e141cce668685f0536fdbcf9f23996c">MCUN1GPIO11</a>: 1</td></tr>
<tr class="separator:a9e141cce668685f0536fdbcf9f23996c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1385af99738f7bcdf95990a1b18610eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1385af99738f7bcdf95990a1b18610eb">MCUN1GPIO12</a>: 1</td></tr>
<tr class="separator:a1385af99738f7bcdf95990a1b18610eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2021aeb8f26fe34db3017c9d43be9bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2021aeb8f26fe34db3017c9d43be9bc">MCUN1GPIO13</a>: 1</td></tr>
<tr class="separator:ae2021aeb8f26fe34db3017c9d43be9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4badefd61bbfba561700af84a156d2e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4badefd61bbfba561700af84a156d2e">MCUN1GPIO14</a>: 1</td></tr>
<tr class="separator:aa4badefd61bbfba561700af84a156d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53db7283cdb6fdd6f1005df7d156b74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae53db7283cdb6fdd6f1005df7d156b74">MCUN1GPIO15</a>: 1</td></tr>
<tr class="separator:ae53db7283cdb6fdd6f1005df7d156b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0febb05dfaa15877e5af6496061cea40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0febb05dfaa15877e5af6496061cea40">MCUN1GPIO16</a>: 1</td></tr>
<tr class="separator:a0febb05dfaa15877e5af6496061cea40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb80e79e70e70fd2825256b1b9fa2cc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb80e79e70e70fd2825256b1b9fa2cc5">MCUN1GPIO17</a>: 1</td></tr>
<tr class="separator:abb80e79e70e70fd2825256b1b9fa2cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883611da560fa8c11da0dd318664bbf7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a883611da560fa8c11da0dd318664bbf7">MCUN1GPIO18</a>: 1</td></tr>
<tr class="separator:a883611da560fa8c11da0dd318664bbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a78f95a4197558514933458602d72b6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a78f95a4197558514933458602d72b6">MCUN1GPIO19</a>: 1</td></tr>
<tr class="separator:a9a78f95a4197558514933458602d72b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ea272dbd33f4738739729c10518fd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6ea272dbd33f4738739729c10518fd9">MCUN1GPIO20</a>: 1</td></tr>
<tr class="separator:ae6ea272dbd33f4738739729c10518fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2c1bbde3439af899eb2e7cb9628833"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc2c1bbde3439af899eb2e7cb9628833">MCUN1GPIO21</a>: 1</td></tr>
<tr class="separator:adc2c1bbde3439af899eb2e7cb9628833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c14c8d9ba98f0b180510881541019a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43c14c8d9ba98f0b180510881541019a">MCUN1GPIO22</a>: 1</td></tr>
<tr class="separator:a43c14c8d9ba98f0b180510881541019a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab9e700d7b0015bb51fd2cfc69fa0e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ab9e700d7b0015bb51fd2cfc69fa0e6">MCUN1GPIO23</a>: 1</td></tr>
<tr class="separator:a3ab9e700d7b0015bb51fd2cfc69fa0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac749efbc4b508cf971c9e424ba746e28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac749efbc4b508cf971c9e424ba746e28">MCUN1GPIO24</a>: 1</td></tr>
<tr class="separator:ac749efbc4b508cf971c9e424ba746e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96509b26cc065f677d90d2f4d185ac7f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a96509b26cc065f677d90d2f4d185ac7f">MCUN1GPIO25</a>: 1</td></tr>
<tr class="separator:a96509b26cc065f677d90d2f4d185ac7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55ce03e9187c950a2b244edbb1d3bb4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af55ce03e9187c950a2b244edbb1d3bb4">MCUN1GPIO26</a>: 1</td></tr>
<tr class="separator:af55ce03e9187c950a2b244edbb1d3bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4810c4ea38eba48b8195a724a104306c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4810c4ea38eba48b8195a724a104306c">MCUN1GPIO27</a>: 1</td></tr>
<tr class="separator:a4810c4ea38eba48b8195a724a104306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75a0582ec2c824ccc9c04ba7343665b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad75a0582ec2c824ccc9c04ba7343665b">MCUN1GPIO28</a>: 1</td></tr>
<tr class="separator:ad75a0582ec2c824ccc9c04ba7343665b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499cf657be59206a714f79abe9bf4dce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a499cf657be59206a714f79abe9bf4dce">MCUN1GPIO29</a>: 1</td></tr>
<tr class="separator:a499cf657be59206a714f79abe9bf4dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fa815118f8a154a2b312992664724c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a57fa815118f8a154a2b312992664724c">MCUN1GPIO30</a>: 1</td></tr>
<tr class="separator:a57fa815118f8a154a2b312992664724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36210dca223bad7de116d4e9ddcea704"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a36210dca223bad7de116d4e9ddcea704">MCUN1GPIO31</a>: 1</td></tr>
<tr class="separator:a36210dca223bad7de116d4e9ddcea704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0db41c547eea333a6819b7f52d6e87"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d0db41c547eea333a6819b7f52d6e87">MCUN1INT0CLR_b</a></td></tr>
<tr class="separator:a5d0db41c547eea333a6819b7f52d6e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae906175e58beb2371d203c3553865c33"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae906175e58beb2371d203c3553865c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a3605d44a69eccfffc1b3c78308354"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae8f4b54cbd3dcd4b16a7425fb2adf4ca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae8f4b54cbd3dcd4b16a7425fb2adf4ca">MCUN1INT0SET</a></td></tr>
<tr class="separator:ae8f4b54cbd3dcd4b16a7425fb2adf4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37e94f0c06346eb30ed389f52bdc4594"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9e0595ec95b75e9b7de8a256b591c59f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e0595ec95b75e9b7de8a256b591c59f">MCUN1GPIO0</a>: 1</td></tr>
<tr class="separator:a9e0595ec95b75e9b7de8a256b591c59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dadfb1effb5e543777bc229ff89081f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dadfb1effb5e543777bc229ff89081f">MCUN1GPIO1</a>: 1</td></tr>
<tr class="separator:a6dadfb1effb5e543777bc229ff89081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3677a8c80809a98ab6c6dcd8760352f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab3677a8c80809a98ab6c6dcd8760352f">MCUN1GPIO2</a>: 1</td></tr>
<tr class="separator:ab3677a8c80809a98ab6c6dcd8760352f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05674cee389f15a39438e506b8da69c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af05674cee389f15a39438e506b8da69c">MCUN1GPIO3</a>: 1</td></tr>
<tr class="separator:af05674cee389f15a39438e506b8da69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82695e56e26c1516ddcc7baeb241c50c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a82695e56e26c1516ddcc7baeb241c50c">MCUN1GPIO4</a>: 1</td></tr>
<tr class="separator:a82695e56e26c1516ddcc7baeb241c50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe0577a81080f24cefb30ee443100d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aafe0577a81080f24cefb30ee443100d0">MCUN1GPIO5</a>: 1</td></tr>
<tr class="separator:aafe0577a81080f24cefb30ee443100d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4aea71926efbeeeae8c24566a400bfc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af4aea71926efbeeeae8c24566a400bfc">MCUN1GPIO6</a>: 1</td></tr>
<tr class="separator:af4aea71926efbeeeae8c24566a400bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef604aa25649b7f0a315899952bfe240"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef604aa25649b7f0a315899952bfe240">MCUN1GPIO7</a>: 1</td></tr>
<tr class="separator:aef604aa25649b7f0a315899952bfe240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa003085b61cbd8e9f816b1aa1a4dbca3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa003085b61cbd8e9f816b1aa1a4dbca3">MCUN1GPIO8</a>: 1</td></tr>
<tr class="separator:aa003085b61cbd8e9f816b1aa1a4dbca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854ee1f3d6aabdfede718a1a81d42c14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a854ee1f3d6aabdfede718a1a81d42c14">MCUN1GPIO9</a>: 1</td></tr>
<tr class="separator:a854ee1f3d6aabdfede718a1a81d42c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dec3550a3f72bd63c13bf4348dbf1c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dec3550a3f72bd63c13bf4348dbf1c1">MCUN1GPIO10</a>: 1</td></tr>
<tr class="separator:a6dec3550a3f72bd63c13bf4348dbf1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e141cce668685f0536fdbcf9f23996c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e141cce668685f0536fdbcf9f23996c">MCUN1GPIO11</a>: 1</td></tr>
<tr class="separator:a9e141cce668685f0536fdbcf9f23996c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1385af99738f7bcdf95990a1b18610eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1385af99738f7bcdf95990a1b18610eb">MCUN1GPIO12</a>: 1</td></tr>
<tr class="separator:a1385af99738f7bcdf95990a1b18610eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2021aeb8f26fe34db3017c9d43be9bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2021aeb8f26fe34db3017c9d43be9bc">MCUN1GPIO13</a>: 1</td></tr>
<tr class="separator:ae2021aeb8f26fe34db3017c9d43be9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4badefd61bbfba561700af84a156d2e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4badefd61bbfba561700af84a156d2e">MCUN1GPIO14</a>: 1</td></tr>
<tr class="separator:aa4badefd61bbfba561700af84a156d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53db7283cdb6fdd6f1005df7d156b74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae53db7283cdb6fdd6f1005df7d156b74">MCUN1GPIO15</a>: 1</td></tr>
<tr class="separator:ae53db7283cdb6fdd6f1005df7d156b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0febb05dfaa15877e5af6496061cea40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0febb05dfaa15877e5af6496061cea40">MCUN1GPIO16</a>: 1</td></tr>
<tr class="separator:a0febb05dfaa15877e5af6496061cea40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb80e79e70e70fd2825256b1b9fa2cc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb80e79e70e70fd2825256b1b9fa2cc5">MCUN1GPIO17</a>: 1</td></tr>
<tr class="separator:abb80e79e70e70fd2825256b1b9fa2cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883611da560fa8c11da0dd318664bbf7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a883611da560fa8c11da0dd318664bbf7">MCUN1GPIO18</a>: 1</td></tr>
<tr class="separator:a883611da560fa8c11da0dd318664bbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a78f95a4197558514933458602d72b6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a78f95a4197558514933458602d72b6">MCUN1GPIO19</a>: 1</td></tr>
<tr class="separator:a9a78f95a4197558514933458602d72b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ea272dbd33f4738739729c10518fd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6ea272dbd33f4738739729c10518fd9">MCUN1GPIO20</a>: 1</td></tr>
<tr class="separator:ae6ea272dbd33f4738739729c10518fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2c1bbde3439af899eb2e7cb9628833"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc2c1bbde3439af899eb2e7cb9628833">MCUN1GPIO21</a>: 1</td></tr>
<tr class="separator:adc2c1bbde3439af899eb2e7cb9628833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c14c8d9ba98f0b180510881541019a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43c14c8d9ba98f0b180510881541019a">MCUN1GPIO22</a>: 1</td></tr>
<tr class="separator:a43c14c8d9ba98f0b180510881541019a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab9e700d7b0015bb51fd2cfc69fa0e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ab9e700d7b0015bb51fd2cfc69fa0e6">MCUN1GPIO23</a>: 1</td></tr>
<tr class="separator:a3ab9e700d7b0015bb51fd2cfc69fa0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac749efbc4b508cf971c9e424ba746e28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac749efbc4b508cf971c9e424ba746e28">MCUN1GPIO24</a>: 1</td></tr>
<tr class="separator:ac749efbc4b508cf971c9e424ba746e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96509b26cc065f677d90d2f4d185ac7f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a96509b26cc065f677d90d2f4d185ac7f">MCUN1GPIO25</a>: 1</td></tr>
<tr class="separator:a96509b26cc065f677d90d2f4d185ac7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55ce03e9187c950a2b244edbb1d3bb4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af55ce03e9187c950a2b244edbb1d3bb4">MCUN1GPIO26</a>: 1</td></tr>
<tr class="separator:af55ce03e9187c950a2b244edbb1d3bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4810c4ea38eba48b8195a724a104306c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4810c4ea38eba48b8195a724a104306c">MCUN1GPIO27</a>: 1</td></tr>
<tr class="separator:a4810c4ea38eba48b8195a724a104306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75a0582ec2c824ccc9c04ba7343665b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad75a0582ec2c824ccc9c04ba7343665b">MCUN1GPIO28</a>: 1</td></tr>
<tr class="separator:ad75a0582ec2c824ccc9c04ba7343665b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499cf657be59206a714f79abe9bf4dce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a499cf657be59206a714f79abe9bf4dce">MCUN1GPIO29</a>: 1</td></tr>
<tr class="separator:a499cf657be59206a714f79abe9bf4dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fa815118f8a154a2b312992664724c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a57fa815118f8a154a2b312992664724c">MCUN1GPIO30</a>: 1</td></tr>
<tr class="separator:a57fa815118f8a154a2b312992664724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36210dca223bad7de116d4e9ddcea704"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a36210dca223bad7de116d4e9ddcea704">MCUN1GPIO31</a>: 1</td></tr>
<tr class="separator:a36210dca223bad7de116d4e9ddcea704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37e94f0c06346eb30ed389f52bdc4594"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a37e94f0c06346eb30ed389f52bdc4594">MCUN1INT0SET_b</a></td></tr>
<tr class="separator:a37e94f0c06346eb30ed389f52bdc4594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a3605d44a69eccfffc1b3c78308354"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae6a3605d44a69eccfffc1b3c78308354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5608f9d8cd31013ad1e133e6dc2955cb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4cef534c4fdc43d63a498a25384443a7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4cef534c4fdc43d63a498a25384443a7">MCUN1INT1EN</a></td></tr>
<tr class="separator:a4cef534c4fdc43d63a498a25384443a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8c2c5b3fb34f07b3847195a3df5911"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a336a065fbc7120bb16edb90863bbb085"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a336a065fbc7120bb16edb90863bbb085">MCUN1GPIO32</a>: 1</td></tr>
<tr class="separator:a336a065fbc7120bb16edb90863bbb085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d608496c0cc8f0fa69f0d8972b3d630"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d608496c0cc8f0fa69f0d8972b3d630">MCUN1GPIO33</a>: 1</td></tr>
<tr class="separator:a8d608496c0cc8f0fa69f0d8972b3d630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b61f3b233c50883ec8d961d71808d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7b61f3b233c50883ec8d961d71808d7">MCUN1GPIO34</a>: 1</td></tr>
<tr class="separator:ab7b61f3b233c50883ec8d961d71808d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c9406f38f46e69ed912a854918a65d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a21c9406f38f46e69ed912a854918a65d">MCUN1GPIO35</a>: 1</td></tr>
<tr class="separator:a21c9406f38f46e69ed912a854918a65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95404919acc4e3baa5a9f86335a9fae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa95404919acc4e3baa5a9f86335a9fae">MCUN1GPIO36</a>: 1</td></tr>
<tr class="separator:aa95404919acc4e3baa5a9f86335a9fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0d81a71e8773e6896ac1d4943d25bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e0d81a71e8773e6896ac1d4943d25bb">MCUN1GPIO37</a>: 1</td></tr>
<tr class="separator:a9e0d81a71e8773e6896ac1d4943d25bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4283ce250719935386db9e260b4d65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe4283ce250719935386db9e260b4d65">MCUN1GPIO38</a>: 1</td></tr>
<tr class="separator:afe4283ce250719935386db9e260b4d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a584b6d5857f269761e0d5e831f91b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0a584b6d5857f269761e0d5e831f91b">MCUN1GPIO39</a>: 1</td></tr>
<tr class="separator:ac0a584b6d5857f269761e0d5e831f91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42a5c4abde36ce8fa789e708a35cf11"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac42a5c4abde36ce8fa789e708a35cf11">MCUN1GPIO40</a>: 1</td></tr>
<tr class="separator:ac42a5c4abde36ce8fa789e708a35cf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788c52dba4d88ebdffe89c0eb2170e36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a788c52dba4d88ebdffe89c0eb2170e36">MCUN1GPIO41</a>: 1</td></tr>
<tr class="separator:a788c52dba4d88ebdffe89c0eb2170e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0dc424f8c8a348bc7c295ffb7687332"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0dc424f8c8a348bc7c295ffb7687332">MCUN1GPIO42</a>: 1</td></tr>
<tr class="separator:ab0dc424f8c8a348bc7c295ffb7687332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbb66e5c289d42de638a36527396f75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4dbb66e5c289d42de638a36527396f75">MCUN1GPIO43</a>: 1</td></tr>
<tr class="separator:a4dbb66e5c289d42de638a36527396f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e52b13fbd69727f646b3d620d9cf2c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e52b13fbd69727f646b3d620d9cf2c6">MCUN1GPIO44</a>: 1</td></tr>
<tr class="separator:a8e52b13fbd69727f646b3d620d9cf2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf0e8122d6d5889cea9a1508c3d4237"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeaf0e8122d6d5889cea9a1508c3d4237">MCUN1GPIO45</a>: 1</td></tr>
<tr class="separator:aeaf0e8122d6d5889cea9a1508c3d4237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193929fcaa3f0748633b540d23be01fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a193929fcaa3f0748633b540d23be01fc">MCUN1GPIO46</a>: 1</td></tr>
<tr class="separator:a193929fcaa3f0748633b540d23be01fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a8b6e1122647e98d0487cf3608a7a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65a8b6e1122647e98d0487cf3608a7a7">MCUN1GPIO47</a>: 1</td></tr>
<tr class="separator:a65a8b6e1122647e98d0487cf3608a7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e376d8115c92fa117db84a1f532b60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a78e376d8115c92fa117db84a1f532b60">MCUN1GPIO48</a>: 1</td></tr>
<tr class="separator:a78e376d8115c92fa117db84a1f532b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eeabfdb580faf372c9a66453fda8d9a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6eeabfdb580faf372c9a66453fda8d9a">MCUN1GPIO49</a>: 1</td></tr>
<tr class="separator:a6eeabfdb580faf372c9a66453fda8d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2dfd5d9f22a874e288b16644b07ef3b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad2dfd5d9f22a874e288b16644b07ef3b">MCUN1GPIO50</a>: 1</td></tr>
<tr class="separator:ad2dfd5d9f22a874e288b16644b07ef3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec75f3353fe6a2858edafa2aa32e2fdc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec75f3353fe6a2858edafa2aa32e2fdc">MCUN1GPIO51</a>: 1</td></tr>
<tr class="separator:aec75f3353fe6a2858edafa2aa32e2fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095d3d65124b4c848cdb15b168cad403"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a095d3d65124b4c848cdb15b168cad403">MCUN1GPIO52</a>: 1</td></tr>
<tr class="separator:a095d3d65124b4c848cdb15b168cad403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6ebad963768b3d4f49124d75953743"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef6ebad963768b3d4f49124d75953743">MCUN1GPIO53</a>: 1</td></tr>
<tr class="separator:aef6ebad963768b3d4f49124d75953743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757cf28c0bc4304f388708a80220852c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a757cf28c0bc4304f388708a80220852c">MCUN1GPIO54</a>: 1</td></tr>
<tr class="separator:a757cf28c0bc4304f388708a80220852c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75916fad3a13685c360c892325ef742"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae75916fad3a13685c360c892325ef742">MCUN1GPIO55</a>: 1</td></tr>
<tr class="separator:ae75916fad3a13685c360c892325ef742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829ea9995bdbdd0beccf8ae1e2316018"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a829ea9995bdbdd0beccf8ae1e2316018">MCUN1GPIO56</a>: 1</td></tr>
<tr class="separator:a829ea9995bdbdd0beccf8ae1e2316018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e472163cd00848ece54ce9dbe39088"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88e472163cd00848ece54ce9dbe39088">MCUN1GPIO57</a>: 1</td></tr>
<tr class="separator:a88e472163cd00848ece54ce9dbe39088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56fb99ff986977a1b5f2ef934131517"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab56fb99ff986977a1b5f2ef934131517">MCUN1GPIO58</a>: 1</td></tr>
<tr class="separator:ab56fb99ff986977a1b5f2ef934131517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce6c3f7535045001b3ede6be2ab286a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ce6c3f7535045001b3ede6be2ab286a">MCUN1GPIO59</a>: 1</td></tr>
<tr class="separator:a3ce6c3f7535045001b3ede6be2ab286a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a566b05a4089f11ad9bf7f6a58e8e95d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a566b05a4089f11ad9bf7f6a58e8e95d1">MCUN1GPIO60</a>: 1</td></tr>
<tr class="separator:a566b05a4089f11ad9bf7f6a58e8e95d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678efed6db6e89d7db2c946f31216e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a678efed6db6e89d7db2c946f31216e0d">MCUN1GPIO61</a>: 1</td></tr>
<tr class="separator:a678efed6db6e89d7db2c946f31216e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695ebc31c43769cdd80cf133dd688f50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a695ebc31c43769cdd80cf133dd688f50">MCUN1GPIO62</a>: 1</td></tr>
<tr class="separator:a695ebc31c43769cdd80cf133dd688f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf47e58cc0fb05ba6b259a4b476ccd05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acf47e58cc0fb05ba6b259a4b476ccd05">MCUN1GPIO63</a>: 1</td></tr>
<tr class="separator:acf47e58cc0fb05ba6b259a4b476ccd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8c2c5b3fb34f07b3847195a3df5911"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e8c2c5b3fb34f07b3847195a3df5911">MCUN1INT1EN_b</a></td></tr>
<tr class="separator:a0e8c2c5b3fb34f07b3847195a3df5911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5608f9d8cd31013ad1e133e6dc2955cb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5608f9d8cd31013ad1e133e6dc2955cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1617d6f03a98df040e9cd4392590cf6c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af5041757886468c6d76c377b1acee06a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af5041757886468c6d76c377b1acee06a">MCUN1INT1STAT</a></td></tr>
<tr class="separator:af5041757886468c6d76c377b1acee06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90714cd26723e124a08917e532fcd46a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a336a065fbc7120bb16edb90863bbb085"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a336a065fbc7120bb16edb90863bbb085">MCUN1GPIO32</a>: 1</td></tr>
<tr class="separator:a336a065fbc7120bb16edb90863bbb085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d608496c0cc8f0fa69f0d8972b3d630"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d608496c0cc8f0fa69f0d8972b3d630">MCUN1GPIO33</a>: 1</td></tr>
<tr class="separator:a8d608496c0cc8f0fa69f0d8972b3d630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b61f3b233c50883ec8d961d71808d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7b61f3b233c50883ec8d961d71808d7">MCUN1GPIO34</a>: 1</td></tr>
<tr class="separator:ab7b61f3b233c50883ec8d961d71808d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c9406f38f46e69ed912a854918a65d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a21c9406f38f46e69ed912a854918a65d">MCUN1GPIO35</a>: 1</td></tr>
<tr class="separator:a21c9406f38f46e69ed912a854918a65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95404919acc4e3baa5a9f86335a9fae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa95404919acc4e3baa5a9f86335a9fae">MCUN1GPIO36</a>: 1</td></tr>
<tr class="separator:aa95404919acc4e3baa5a9f86335a9fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0d81a71e8773e6896ac1d4943d25bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e0d81a71e8773e6896ac1d4943d25bb">MCUN1GPIO37</a>: 1</td></tr>
<tr class="separator:a9e0d81a71e8773e6896ac1d4943d25bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4283ce250719935386db9e260b4d65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe4283ce250719935386db9e260b4d65">MCUN1GPIO38</a>: 1</td></tr>
<tr class="separator:afe4283ce250719935386db9e260b4d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a584b6d5857f269761e0d5e831f91b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0a584b6d5857f269761e0d5e831f91b">MCUN1GPIO39</a>: 1</td></tr>
<tr class="separator:ac0a584b6d5857f269761e0d5e831f91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42a5c4abde36ce8fa789e708a35cf11"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac42a5c4abde36ce8fa789e708a35cf11">MCUN1GPIO40</a>: 1</td></tr>
<tr class="separator:ac42a5c4abde36ce8fa789e708a35cf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788c52dba4d88ebdffe89c0eb2170e36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a788c52dba4d88ebdffe89c0eb2170e36">MCUN1GPIO41</a>: 1</td></tr>
<tr class="separator:a788c52dba4d88ebdffe89c0eb2170e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0dc424f8c8a348bc7c295ffb7687332"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0dc424f8c8a348bc7c295ffb7687332">MCUN1GPIO42</a>: 1</td></tr>
<tr class="separator:ab0dc424f8c8a348bc7c295ffb7687332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbb66e5c289d42de638a36527396f75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4dbb66e5c289d42de638a36527396f75">MCUN1GPIO43</a>: 1</td></tr>
<tr class="separator:a4dbb66e5c289d42de638a36527396f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e52b13fbd69727f646b3d620d9cf2c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e52b13fbd69727f646b3d620d9cf2c6">MCUN1GPIO44</a>: 1</td></tr>
<tr class="separator:a8e52b13fbd69727f646b3d620d9cf2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf0e8122d6d5889cea9a1508c3d4237"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeaf0e8122d6d5889cea9a1508c3d4237">MCUN1GPIO45</a>: 1</td></tr>
<tr class="separator:aeaf0e8122d6d5889cea9a1508c3d4237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193929fcaa3f0748633b540d23be01fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a193929fcaa3f0748633b540d23be01fc">MCUN1GPIO46</a>: 1</td></tr>
<tr class="separator:a193929fcaa3f0748633b540d23be01fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a8b6e1122647e98d0487cf3608a7a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65a8b6e1122647e98d0487cf3608a7a7">MCUN1GPIO47</a>: 1</td></tr>
<tr class="separator:a65a8b6e1122647e98d0487cf3608a7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e376d8115c92fa117db84a1f532b60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a78e376d8115c92fa117db84a1f532b60">MCUN1GPIO48</a>: 1</td></tr>
<tr class="separator:a78e376d8115c92fa117db84a1f532b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eeabfdb580faf372c9a66453fda8d9a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6eeabfdb580faf372c9a66453fda8d9a">MCUN1GPIO49</a>: 1</td></tr>
<tr class="separator:a6eeabfdb580faf372c9a66453fda8d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2dfd5d9f22a874e288b16644b07ef3b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad2dfd5d9f22a874e288b16644b07ef3b">MCUN1GPIO50</a>: 1</td></tr>
<tr class="separator:ad2dfd5d9f22a874e288b16644b07ef3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec75f3353fe6a2858edafa2aa32e2fdc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec75f3353fe6a2858edafa2aa32e2fdc">MCUN1GPIO51</a>: 1</td></tr>
<tr class="separator:aec75f3353fe6a2858edafa2aa32e2fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095d3d65124b4c848cdb15b168cad403"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a095d3d65124b4c848cdb15b168cad403">MCUN1GPIO52</a>: 1</td></tr>
<tr class="separator:a095d3d65124b4c848cdb15b168cad403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6ebad963768b3d4f49124d75953743"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef6ebad963768b3d4f49124d75953743">MCUN1GPIO53</a>: 1</td></tr>
<tr class="separator:aef6ebad963768b3d4f49124d75953743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757cf28c0bc4304f388708a80220852c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a757cf28c0bc4304f388708a80220852c">MCUN1GPIO54</a>: 1</td></tr>
<tr class="separator:a757cf28c0bc4304f388708a80220852c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75916fad3a13685c360c892325ef742"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae75916fad3a13685c360c892325ef742">MCUN1GPIO55</a>: 1</td></tr>
<tr class="separator:ae75916fad3a13685c360c892325ef742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829ea9995bdbdd0beccf8ae1e2316018"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a829ea9995bdbdd0beccf8ae1e2316018">MCUN1GPIO56</a>: 1</td></tr>
<tr class="separator:a829ea9995bdbdd0beccf8ae1e2316018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e472163cd00848ece54ce9dbe39088"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88e472163cd00848ece54ce9dbe39088">MCUN1GPIO57</a>: 1</td></tr>
<tr class="separator:a88e472163cd00848ece54ce9dbe39088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56fb99ff986977a1b5f2ef934131517"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab56fb99ff986977a1b5f2ef934131517">MCUN1GPIO58</a>: 1</td></tr>
<tr class="separator:ab56fb99ff986977a1b5f2ef934131517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce6c3f7535045001b3ede6be2ab286a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ce6c3f7535045001b3ede6be2ab286a">MCUN1GPIO59</a>: 1</td></tr>
<tr class="separator:a3ce6c3f7535045001b3ede6be2ab286a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a566b05a4089f11ad9bf7f6a58e8e95d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a566b05a4089f11ad9bf7f6a58e8e95d1">MCUN1GPIO60</a>: 1</td></tr>
<tr class="separator:a566b05a4089f11ad9bf7f6a58e8e95d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678efed6db6e89d7db2c946f31216e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a678efed6db6e89d7db2c946f31216e0d">MCUN1GPIO61</a>: 1</td></tr>
<tr class="separator:a678efed6db6e89d7db2c946f31216e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695ebc31c43769cdd80cf133dd688f50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a695ebc31c43769cdd80cf133dd688f50">MCUN1GPIO62</a>: 1</td></tr>
<tr class="separator:a695ebc31c43769cdd80cf133dd688f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf47e58cc0fb05ba6b259a4b476ccd05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acf47e58cc0fb05ba6b259a4b476ccd05">MCUN1GPIO63</a>: 1</td></tr>
<tr class="separator:acf47e58cc0fb05ba6b259a4b476ccd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90714cd26723e124a08917e532fcd46a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90714cd26723e124a08917e532fcd46a">MCUN1INT1STAT_b</a></td></tr>
<tr class="separator:a90714cd26723e124a08917e532fcd46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1617d6f03a98df040e9cd4392590cf6c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1617d6f03a98df040e9cd4392590cf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07201542dcb0467ef15fe5c96e23e517"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afe15bde21a9148f93a468a7f3b5e3b3b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe15bde21a9148f93a468a7f3b5e3b3b">MCUN1INT1CLR</a></td></tr>
<tr class="separator:afe15bde21a9148f93a468a7f3b5e3b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4b02e72ed1dfed24bce53e98860b9a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a336a065fbc7120bb16edb90863bbb085"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a336a065fbc7120bb16edb90863bbb085">MCUN1GPIO32</a>: 1</td></tr>
<tr class="separator:a336a065fbc7120bb16edb90863bbb085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d608496c0cc8f0fa69f0d8972b3d630"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d608496c0cc8f0fa69f0d8972b3d630">MCUN1GPIO33</a>: 1</td></tr>
<tr class="separator:a8d608496c0cc8f0fa69f0d8972b3d630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b61f3b233c50883ec8d961d71808d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7b61f3b233c50883ec8d961d71808d7">MCUN1GPIO34</a>: 1</td></tr>
<tr class="separator:ab7b61f3b233c50883ec8d961d71808d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c9406f38f46e69ed912a854918a65d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a21c9406f38f46e69ed912a854918a65d">MCUN1GPIO35</a>: 1</td></tr>
<tr class="separator:a21c9406f38f46e69ed912a854918a65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95404919acc4e3baa5a9f86335a9fae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa95404919acc4e3baa5a9f86335a9fae">MCUN1GPIO36</a>: 1</td></tr>
<tr class="separator:aa95404919acc4e3baa5a9f86335a9fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0d81a71e8773e6896ac1d4943d25bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e0d81a71e8773e6896ac1d4943d25bb">MCUN1GPIO37</a>: 1</td></tr>
<tr class="separator:a9e0d81a71e8773e6896ac1d4943d25bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4283ce250719935386db9e260b4d65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe4283ce250719935386db9e260b4d65">MCUN1GPIO38</a>: 1</td></tr>
<tr class="separator:afe4283ce250719935386db9e260b4d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a584b6d5857f269761e0d5e831f91b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0a584b6d5857f269761e0d5e831f91b">MCUN1GPIO39</a>: 1</td></tr>
<tr class="separator:ac0a584b6d5857f269761e0d5e831f91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42a5c4abde36ce8fa789e708a35cf11"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac42a5c4abde36ce8fa789e708a35cf11">MCUN1GPIO40</a>: 1</td></tr>
<tr class="separator:ac42a5c4abde36ce8fa789e708a35cf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788c52dba4d88ebdffe89c0eb2170e36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a788c52dba4d88ebdffe89c0eb2170e36">MCUN1GPIO41</a>: 1</td></tr>
<tr class="separator:a788c52dba4d88ebdffe89c0eb2170e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0dc424f8c8a348bc7c295ffb7687332"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0dc424f8c8a348bc7c295ffb7687332">MCUN1GPIO42</a>: 1</td></tr>
<tr class="separator:ab0dc424f8c8a348bc7c295ffb7687332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbb66e5c289d42de638a36527396f75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4dbb66e5c289d42de638a36527396f75">MCUN1GPIO43</a>: 1</td></tr>
<tr class="separator:a4dbb66e5c289d42de638a36527396f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e52b13fbd69727f646b3d620d9cf2c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e52b13fbd69727f646b3d620d9cf2c6">MCUN1GPIO44</a>: 1</td></tr>
<tr class="separator:a8e52b13fbd69727f646b3d620d9cf2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf0e8122d6d5889cea9a1508c3d4237"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeaf0e8122d6d5889cea9a1508c3d4237">MCUN1GPIO45</a>: 1</td></tr>
<tr class="separator:aeaf0e8122d6d5889cea9a1508c3d4237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193929fcaa3f0748633b540d23be01fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a193929fcaa3f0748633b540d23be01fc">MCUN1GPIO46</a>: 1</td></tr>
<tr class="separator:a193929fcaa3f0748633b540d23be01fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a8b6e1122647e98d0487cf3608a7a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65a8b6e1122647e98d0487cf3608a7a7">MCUN1GPIO47</a>: 1</td></tr>
<tr class="separator:a65a8b6e1122647e98d0487cf3608a7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e376d8115c92fa117db84a1f532b60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a78e376d8115c92fa117db84a1f532b60">MCUN1GPIO48</a>: 1</td></tr>
<tr class="separator:a78e376d8115c92fa117db84a1f532b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eeabfdb580faf372c9a66453fda8d9a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6eeabfdb580faf372c9a66453fda8d9a">MCUN1GPIO49</a>: 1</td></tr>
<tr class="separator:a6eeabfdb580faf372c9a66453fda8d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2dfd5d9f22a874e288b16644b07ef3b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad2dfd5d9f22a874e288b16644b07ef3b">MCUN1GPIO50</a>: 1</td></tr>
<tr class="separator:ad2dfd5d9f22a874e288b16644b07ef3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec75f3353fe6a2858edafa2aa32e2fdc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec75f3353fe6a2858edafa2aa32e2fdc">MCUN1GPIO51</a>: 1</td></tr>
<tr class="separator:aec75f3353fe6a2858edafa2aa32e2fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095d3d65124b4c848cdb15b168cad403"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a095d3d65124b4c848cdb15b168cad403">MCUN1GPIO52</a>: 1</td></tr>
<tr class="separator:a095d3d65124b4c848cdb15b168cad403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6ebad963768b3d4f49124d75953743"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef6ebad963768b3d4f49124d75953743">MCUN1GPIO53</a>: 1</td></tr>
<tr class="separator:aef6ebad963768b3d4f49124d75953743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757cf28c0bc4304f388708a80220852c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a757cf28c0bc4304f388708a80220852c">MCUN1GPIO54</a>: 1</td></tr>
<tr class="separator:a757cf28c0bc4304f388708a80220852c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75916fad3a13685c360c892325ef742"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae75916fad3a13685c360c892325ef742">MCUN1GPIO55</a>: 1</td></tr>
<tr class="separator:ae75916fad3a13685c360c892325ef742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829ea9995bdbdd0beccf8ae1e2316018"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a829ea9995bdbdd0beccf8ae1e2316018">MCUN1GPIO56</a>: 1</td></tr>
<tr class="separator:a829ea9995bdbdd0beccf8ae1e2316018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e472163cd00848ece54ce9dbe39088"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88e472163cd00848ece54ce9dbe39088">MCUN1GPIO57</a>: 1</td></tr>
<tr class="separator:a88e472163cd00848ece54ce9dbe39088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56fb99ff986977a1b5f2ef934131517"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab56fb99ff986977a1b5f2ef934131517">MCUN1GPIO58</a>: 1</td></tr>
<tr class="separator:ab56fb99ff986977a1b5f2ef934131517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce6c3f7535045001b3ede6be2ab286a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ce6c3f7535045001b3ede6be2ab286a">MCUN1GPIO59</a>: 1</td></tr>
<tr class="separator:a3ce6c3f7535045001b3ede6be2ab286a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a566b05a4089f11ad9bf7f6a58e8e95d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a566b05a4089f11ad9bf7f6a58e8e95d1">MCUN1GPIO60</a>: 1</td></tr>
<tr class="separator:a566b05a4089f11ad9bf7f6a58e8e95d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678efed6db6e89d7db2c946f31216e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a678efed6db6e89d7db2c946f31216e0d">MCUN1GPIO61</a>: 1</td></tr>
<tr class="separator:a678efed6db6e89d7db2c946f31216e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695ebc31c43769cdd80cf133dd688f50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a695ebc31c43769cdd80cf133dd688f50">MCUN1GPIO62</a>: 1</td></tr>
<tr class="separator:a695ebc31c43769cdd80cf133dd688f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf47e58cc0fb05ba6b259a4b476ccd05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acf47e58cc0fb05ba6b259a4b476ccd05">MCUN1GPIO63</a>: 1</td></tr>
<tr class="separator:acf47e58cc0fb05ba6b259a4b476ccd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4b02e72ed1dfed24bce53e98860b9a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb4b02e72ed1dfed24bce53e98860b9a">MCUN1INT1CLR_b</a></td></tr>
<tr class="separator:adb4b02e72ed1dfed24bce53e98860b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07201542dcb0467ef15fe5c96e23e517"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a07201542dcb0467ef15fe5c96e23e517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d67d9959fb7c715c35cc31ff742d4d1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a01543c38a9b770a298df5ba410e06ee5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01543c38a9b770a298df5ba410e06ee5">MCUN1INT1SET</a></td></tr>
<tr class="separator:a01543c38a9b770a298df5ba410e06ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93722f98643fd561ee09a49c1cd81e4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a336a065fbc7120bb16edb90863bbb085"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a336a065fbc7120bb16edb90863bbb085">MCUN1GPIO32</a>: 1</td></tr>
<tr class="separator:a336a065fbc7120bb16edb90863bbb085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d608496c0cc8f0fa69f0d8972b3d630"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d608496c0cc8f0fa69f0d8972b3d630">MCUN1GPIO33</a>: 1</td></tr>
<tr class="separator:a8d608496c0cc8f0fa69f0d8972b3d630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b61f3b233c50883ec8d961d71808d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7b61f3b233c50883ec8d961d71808d7">MCUN1GPIO34</a>: 1</td></tr>
<tr class="separator:ab7b61f3b233c50883ec8d961d71808d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c9406f38f46e69ed912a854918a65d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a21c9406f38f46e69ed912a854918a65d">MCUN1GPIO35</a>: 1</td></tr>
<tr class="separator:a21c9406f38f46e69ed912a854918a65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95404919acc4e3baa5a9f86335a9fae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa95404919acc4e3baa5a9f86335a9fae">MCUN1GPIO36</a>: 1</td></tr>
<tr class="separator:aa95404919acc4e3baa5a9f86335a9fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0d81a71e8773e6896ac1d4943d25bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e0d81a71e8773e6896ac1d4943d25bb">MCUN1GPIO37</a>: 1</td></tr>
<tr class="separator:a9e0d81a71e8773e6896ac1d4943d25bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4283ce250719935386db9e260b4d65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe4283ce250719935386db9e260b4d65">MCUN1GPIO38</a>: 1</td></tr>
<tr class="separator:afe4283ce250719935386db9e260b4d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a584b6d5857f269761e0d5e831f91b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0a584b6d5857f269761e0d5e831f91b">MCUN1GPIO39</a>: 1</td></tr>
<tr class="separator:ac0a584b6d5857f269761e0d5e831f91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42a5c4abde36ce8fa789e708a35cf11"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac42a5c4abde36ce8fa789e708a35cf11">MCUN1GPIO40</a>: 1</td></tr>
<tr class="separator:ac42a5c4abde36ce8fa789e708a35cf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788c52dba4d88ebdffe89c0eb2170e36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a788c52dba4d88ebdffe89c0eb2170e36">MCUN1GPIO41</a>: 1</td></tr>
<tr class="separator:a788c52dba4d88ebdffe89c0eb2170e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0dc424f8c8a348bc7c295ffb7687332"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0dc424f8c8a348bc7c295ffb7687332">MCUN1GPIO42</a>: 1</td></tr>
<tr class="separator:ab0dc424f8c8a348bc7c295ffb7687332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dbb66e5c289d42de638a36527396f75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4dbb66e5c289d42de638a36527396f75">MCUN1GPIO43</a>: 1</td></tr>
<tr class="separator:a4dbb66e5c289d42de638a36527396f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e52b13fbd69727f646b3d620d9cf2c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e52b13fbd69727f646b3d620d9cf2c6">MCUN1GPIO44</a>: 1</td></tr>
<tr class="separator:a8e52b13fbd69727f646b3d620d9cf2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf0e8122d6d5889cea9a1508c3d4237"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeaf0e8122d6d5889cea9a1508c3d4237">MCUN1GPIO45</a>: 1</td></tr>
<tr class="separator:aeaf0e8122d6d5889cea9a1508c3d4237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193929fcaa3f0748633b540d23be01fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a193929fcaa3f0748633b540d23be01fc">MCUN1GPIO46</a>: 1</td></tr>
<tr class="separator:a193929fcaa3f0748633b540d23be01fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a8b6e1122647e98d0487cf3608a7a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65a8b6e1122647e98d0487cf3608a7a7">MCUN1GPIO47</a>: 1</td></tr>
<tr class="separator:a65a8b6e1122647e98d0487cf3608a7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e376d8115c92fa117db84a1f532b60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a78e376d8115c92fa117db84a1f532b60">MCUN1GPIO48</a>: 1</td></tr>
<tr class="separator:a78e376d8115c92fa117db84a1f532b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eeabfdb580faf372c9a66453fda8d9a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6eeabfdb580faf372c9a66453fda8d9a">MCUN1GPIO49</a>: 1</td></tr>
<tr class="separator:a6eeabfdb580faf372c9a66453fda8d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2dfd5d9f22a874e288b16644b07ef3b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad2dfd5d9f22a874e288b16644b07ef3b">MCUN1GPIO50</a>: 1</td></tr>
<tr class="separator:ad2dfd5d9f22a874e288b16644b07ef3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec75f3353fe6a2858edafa2aa32e2fdc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec75f3353fe6a2858edafa2aa32e2fdc">MCUN1GPIO51</a>: 1</td></tr>
<tr class="separator:aec75f3353fe6a2858edafa2aa32e2fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095d3d65124b4c848cdb15b168cad403"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a095d3d65124b4c848cdb15b168cad403">MCUN1GPIO52</a>: 1</td></tr>
<tr class="separator:a095d3d65124b4c848cdb15b168cad403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6ebad963768b3d4f49124d75953743"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef6ebad963768b3d4f49124d75953743">MCUN1GPIO53</a>: 1</td></tr>
<tr class="separator:aef6ebad963768b3d4f49124d75953743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757cf28c0bc4304f388708a80220852c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a757cf28c0bc4304f388708a80220852c">MCUN1GPIO54</a>: 1</td></tr>
<tr class="separator:a757cf28c0bc4304f388708a80220852c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75916fad3a13685c360c892325ef742"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae75916fad3a13685c360c892325ef742">MCUN1GPIO55</a>: 1</td></tr>
<tr class="separator:ae75916fad3a13685c360c892325ef742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829ea9995bdbdd0beccf8ae1e2316018"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a829ea9995bdbdd0beccf8ae1e2316018">MCUN1GPIO56</a>: 1</td></tr>
<tr class="separator:a829ea9995bdbdd0beccf8ae1e2316018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e472163cd00848ece54ce9dbe39088"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88e472163cd00848ece54ce9dbe39088">MCUN1GPIO57</a>: 1</td></tr>
<tr class="separator:a88e472163cd00848ece54ce9dbe39088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56fb99ff986977a1b5f2ef934131517"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab56fb99ff986977a1b5f2ef934131517">MCUN1GPIO58</a>: 1</td></tr>
<tr class="separator:ab56fb99ff986977a1b5f2ef934131517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce6c3f7535045001b3ede6be2ab286a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ce6c3f7535045001b3ede6be2ab286a">MCUN1GPIO59</a>: 1</td></tr>
<tr class="separator:a3ce6c3f7535045001b3ede6be2ab286a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a566b05a4089f11ad9bf7f6a58e8e95d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a566b05a4089f11ad9bf7f6a58e8e95d1">MCUN1GPIO60</a>: 1</td></tr>
<tr class="separator:a566b05a4089f11ad9bf7f6a58e8e95d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678efed6db6e89d7db2c946f31216e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a678efed6db6e89d7db2c946f31216e0d">MCUN1GPIO61</a>: 1</td></tr>
<tr class="separator:a678efed6db6e89d7db2c946f31216e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695ebc31c43769cdd80cf133dd688f50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a695ebc31c43769cdd80cf133dd688f50">MCUN1GPIO62</a>: 1</td></tr>
<tr class="separator:a695ebc31c43769cdd80cf133dd688f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf47e58cc0fb05ba6b259a4b476ccd05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acf47e58cc0fb05ba6b259a4b476ccd05">MCUN1GPIO63</a>: 1</td></tr>
<tr class="separator:acf47e58cc0fb05ba6b259a4b476ccd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93722f98643fd561ee09a49c1cd81e4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa93722f98643fd561ee09a49c1cd81e4">MCUN1INT1SET_b</a></td></tr>
<tr class="separator:aa93722f98643fd561ee09a49c1cd81e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d67d9959fb7c715c35cc31ff742d4d1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5d67d9959fb7c715c35cc31ff742d4d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebaa5e0a11f10fd134651485e6fb98c7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7c5a31d2cbcf271395d5a7fd36013310"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c5a31d2cbcf271395d5a7fd36013310">MCUN1INT2EN</a></td></tr>
<tr class="separator:a7c5a31d2cbcf271395d5a7fd36013310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8311ac3121e4864ad0a708d481c4b8b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8d1eafdc228594d148f0892ba1a91351"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d1eafdc228594d148f0892ba1a91351">MCUN1GPIO64</a>: 1</td></tr>
<tr class="separator:a8d1eafdc228594d148f0892ba1a91351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2093af00e2100ec2d3a249af10a059a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2093af00e2100ec2d3a249af10a059a0">MCUN1GPIO65</a>: 1</td></tr>
<tr class="separator:a2093af00e2100ec2d3a249af10a059a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf748467f7bf098623aaaaa7408d71a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaf748467f7bf098623aaaaa7408d71a7">MCUN1GPIO66</a>: 1</td></tr>
<tr class="separator:aaf748467f7bf098623aaaaa7408d71a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171d800bdd86429f2d5559218bba0218"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a171d800bdd86429f2d5559218bba0218">MCUN1GPIO67</a>: 1</td></tr>
<tr class="separator:a171d800bdd86429f2d5559218bba0218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaecb85c31c27b181575d51901a81b6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acaecb85c31c27b181575d51901a81b6e">MCUN1GPIO68</a>: 1</td></tr>
<tr class="separator:acaecb85c31c27b181575d51901a81b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351363d1dc3c275fd39bcfee24e1e5f7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a351363d1dc3c275fd39bcfee24e1e5f7">MCUN1GPIO69</a>: 1</td></tr>
<tr class="separator:a351363d1dc3c275fd39bcfee24e1e5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48cd57c641762b3a016a6ef70123fc0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48cd57c641762b3a016a6ef70123fc0a">MCUN1GPIO70</a>: 1</td></tr>
<tr class="separator:a48cd57c641762b3a016a6ef70123fc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010f1bfe04e7707312e5b0b8d65b3537"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a010f1bfe04e7707312e5b0b8d65b3537">MCUN1GPIO71</a>: 1</td></tr>
<tr class="separator:a010f1bfe04e7707312e5b0b8d65b3537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36c1c167442bae9ced660cb65d0b254"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa36c1c167442bae9ced660cb65d0b254">MCUN1GPIO72</a>: 1</td></tr>
<tr class="separator:aa36c1c167442bae9ced660cb65d0b254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61080eb099972c26ed47450d0c23ba73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61080eb099972c26ed47450d0c23ba73">MCUN1GPIO73</a>: 1</td></tr>
<tr class="separator:a61080eb099972c26ed47450d0c23ba73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea73425cbd83a0e64a0679c4b31a5f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaea73425cbd83a0e64a0679c4b31a5f4">MCUN1GPIO74</a>: 1</td></tr>
<tr class="separator:aaea73425cbd83a0e64a0679c4b31a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0244aa2e38198c50ed4307e62a5340d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0244aa2e38198c50ed4307e62a5340d5">MCUN1GPIO75</a>: 1</td></tr>
<tr class="separator:a0244aa2e38198c50ed4307e62a5340d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add03edc8221d93049c39aabc63765355"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add03edc8221d93049c39aabc63765355">MCUN1GPIO76</a>: 1</td></tr>
<tr class="separator:add03edc8221d93049c39aabc63765355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cad97b79c6c44f5a645f5a711bfc687"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2cad97b79c6c44f5a645f5a711bfc687">MCUN1GPIO77</a>: 1</td></tr>
<tr class="separator:a2cad97b79c6c44f5a645f5a711bfc687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447ea3a75dbe167397b3de7ef289a01a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a447ea3a75dbe167397b3de7ef289a01a">MCUN1GPIO78</a>: 1</td></tr>
<tr class="separator:a447ea3a75dbe167397b3de7ef289a01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6dda7293d3f64f4295334bf4843975e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6dda7293d3f64f4295334bf4843975e">MCUN1GPIO79</a>: 1</td></tr>
<tr class="separator:af6dda7293d3f64f4295334bf4843975e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5381e0b2aaab1278dcc8335b39337322"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5381e0b2aaab1278dcc8335b39337322">MCUN1GPIO80</a>: 1</td></tr>
<tr class="separator:a5381e0b2aaab1278dcc8335b39337322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4a2d45d04276bcf19fcd8db0494567"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea4a2d45d04276bcf19fcd8db0494567">MCUN1GPIO81</a>: 1</td></tr>
<tr class="separator:aea4a2d45d04276bcf19fcd8db0494567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5442fd7fccc2dae7a7017be2ad60726"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac5442fd7fccc2dae7a7017be2ad60726">MCUN1GPIO82</a>: 1</td></tr>
<tr class="separator:ac5442fd7fccc2dae7a7017be2ad60726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409e4e4d5c729ff4dd9bd9d1b2020db2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a409e4e4d5c729ff4dd9bd9d1b2020db2">MCUN1GPIO83</a>: 1</td></tr>
<tr class="separator:a409e4e4d5c729ff4dd9bd9d1b2020db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad340f7be7f55a1b12a5a40de51892800"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad340f7be7f55a1b12a5a40de51892800">MCUN1GPIO84</a>: 1</td></tr>
<tr class="separator:ad340f7be7f55a1b12a5a40de51892800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19f8ce7c4886573b2b0fad9d068683e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad19f8ce7c4886573b2b0fad9d068683e">MCUN1GPIO85</a>: 1</td></tr>
<tr class="separator:ad19f8ce7c4886573b2b0fad9d068683e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f335d38986076b01fc8e3c47f6c5a73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f335d38986076b01fc8e3c47f6c5a73">MCUN1GPIO86</a>: 1</td></tr>
<tr class="separator:a3f335d38986076b01fc8e3c47f6c5a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b992d838c275de915765b050ef33243"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b992d838c275de915765b050ef33243">MCUN1GPIO87</a>: 1</td></tr>
<tr class="separator:a5b992d838c275de915765b050ef33243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accba17e33f1f99b132e6fc3b79e00aa5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#accba17e33f1f99b132e6fc3b79e00aa5">MCUN1GPIO88</a>: 1</td></tr>
<tr class="separator:accba17e33f1f99b132e6fc3b79e00aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfd01ca8b5a54d1b66a7d9cac6f8306"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addfd01ca8b5a54d1b66a7d9cac6f8306">MCUN1GPIO89</a>: 1</td></tr>
<tr class="separator:addfd01ca8b5a54d1b66a7d9cac6f8306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e3072265268b41e76a3008d8832e2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2e3072265268b41e76a3008d8832e2c">MCUN1GPIO90</a>: 1</td></tr>
<tr class="separator:ae2e3072265268b41e76a3008d8832e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ff81e18c5ff49376e0fe6faec3ecfd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66ff81e18c5ff49376e0fe6faec3ecfd">MCUN1GPIO91</a>: 1</td></tr>
<tr class="separator:a66ff81e18c5ff49376e0fe6faec3ecfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0925a61e1d4650cc2e74131bdd8a8220"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0925a61e1d4650cc2e74131bdd8a8220">MCUN1GPIO92</a>: 1</td></tr>
<tr class="separator:a0925a61e1d4650cc2e74131bdd8a8220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415901dfe3ac3411f8714c1457e2fe10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a415901dfe3ac3411f8714c1457e2fe10">MCUN1GPIO93</a>: 1</td></tr>
<tr class="separator:a415901dfe3ac3411f8714c1457e2fe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c526517ee7d3cf57903328e45058aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7c526517ee7d3cf57903328e45058aa">MCUN1GPIO94</a>: 1</td></tr>
<tr class="separator:ae7c526517ee7d3cf57903328e45058aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035a04a4aed2c3e104fbb0f9fff4204b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a035a04a4aed2c3e104fbb0f9fff4204b">MCUN1GPIO95</a>: 1</td></tr>
<tr class="separator:a035a04a4aed2c3e104fbb0f9fff4204b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8311ac3121e4864ad0a708d481c4b8b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8311ac3121e4864ad0a708d481c4b8b">MCUN1INT2EN_b</a></td></tr>
<tr class="separator:ad8311ac3121e4864ad0a708d481c4b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebaa5e0a11f10fd134651485e6fb98c7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aebaa5e0a11f10fd134651485e6fb98c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b67d82a2b493eb590faf8bf18d2f2cb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae326ca77f72b33fa84b470cc73f1c1c7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae326ca77f72b33fa84b470cc73f1c1c7">MCUN1INT2STAT</a></td></tr>
<tr class="separator:ae326ca77f72b33fa84b470cc73f1c1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9acaec91a83ded9c2861cd3b28f687"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8d1eafdc228594d148f0892ba1a91351"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d1eafdc228594d148f0892ba1a91351">MCUN1GPIO64</a>: 1</td></tr>
<tr class="separator:a8d1eafdc228594d148f0892ba1a91351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2093af00e2100ec2d3a249af10a059a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2093af00e2100ec2d3a249af10a059a0">MCUN1GPIO65</a>: 1</td></tr>
<tr class="separator:a2093af00e2100ec2d3a249af10a059a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf748467f7bf098623aaaaa7408d71a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaf748467f7bf098623aaaaa7408d71a7">MCUN1GPIO66</a>: 1</td></tr>
<tr class="separator:aaf748467f7bf098623aaaaa7408d71a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171d800bdd86429f2d5559218bba0218"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a171d800bdd86429f2d5559218bba0218">MCUN1GPIO67</a>: 1</td></tr>
<tr class="separator:a171d800bdd86429f2d5559218bba0218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaecb85c31c27b181575d51901a81b6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acaecb85c31c27b181575d51901a81b6e">MCUN1GPIO68</a>: 1</td></tr>
<tr class="separator:acaecb85c31c27b181575d51901a81b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351363d1dc3c275fd39bcfee24e1e5f7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a351363d1dc3c275fd39bcfee24e1e5f7">MCUN1GPIO69</a>: 1</td></tr>
<tr class="separator:a351363d1dc3c275fd39bcfee24e1e5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48cd57c641762b3a016a6ef70123fc0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48cd57c641762b3a016a6ef70123fc0a">MCUN1GPIO70</a>: 1</td></tr>
<tr class="separator:a48cd57c641762b3a016a6ef70123fc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010f1bfe04e7707312e5b0b8d65b3537"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a010f1bfe04e7707312e5b0b8d65b3537">MCUN1GPIO71</a>: 1</td></tr>
<tr class="separator:a010f1bfe04e7707312e5b0b8d65b3537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36c1c167442bae9ced660cb65d0b254"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa36c1c167442bae9ced660cb65d0b254">MCUN1GPIO72</a>: 1</td></tr>
<tr class="separator:aa36c1c167442bae9ced660cb65d0b254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61080eb099972c26ed47450d0c23ba73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61080eb099972c26ed47450d0c23ba73">MCUN1GPIO73</a>: 1</td></tr>
<tr class="separator:a61080eb099972c26ed47450d0c23ba73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea73425cbd83a0e64a0679c4b31a5f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaea73425cbd83a0e64a0679c4b31a5f4">MCUN1GPIO74</a>: 1</td></tr>
<tr class="separator:aaea73425cbd83a0e64a0679c4b31a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0244aa2e38198c50ed4307e62a5340d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0244aa2e38198c50ed4307e62a5340d5">MCUN1GPIO75</a>: 1</td></tr>
<tr class="separator:a0244aa2e38198c50ed4307e62a5340d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add03edc8221d93049c39aabc63765355"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add03edc8221d93049c39aabc63765355">MCUN1GPIO76</a>: 1</td></tr>
<tr class="separator:add03edc8221d93049c39aabc63765355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cad97b79c6c44f5a645f5a711bfc687"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2cad97b79c6c44f5a645f5a711bfc687">MCUN1GPIO77</a>: 1</td></tr>
<tr class="separator:a2cad97b79c6c44f5a645f5a711bfc687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447ea3a75dbe167397b3de7ef289a01a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a447ea3a75dbe167397b3de7ef289a01a">MCUN1GPIO78</a>: 1</td></tr>
<tr class="separator:a447ea3a75dbe167397b3de7ef289a01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6dda7293d3f64f4295334bf4843975e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6dda7293d3f64f4295334bf4843975e">MCUN1GPIO79</a>: 1</td></tr>
<tr class="separator:af6dda7293d3f64f4295334bf4843975e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5381e0b2aaab1278dcc8335b39337322"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5381e0b2aaab1278dcc8335b39337322">MCUN1GPIO80</a>: 1</td></tr>
<tr class="separator:a5381e0b2aaab1278dcc8335b39337322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4a2d45d04276bcf19fcd8db0494567"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea4a2d45d04276bcf19fcd8db0494567">MCUN1GPIO81</a>: 1</td></tr>
<tr class="separator:aea4a2d45d04276bcf19fcd8db0494567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5442fd7fccc2dae7a7017be2ad60726"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac5442fd7fccc2dae7a7017be2ad60726">MCUN1GPIO82</a>: 1</td></tr>
<tr class="separator:ac5442fd7fccc2dae7a7017be2ad60726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409e4e4d5c729ff4dd9bd9d1b2020db2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a409e4e4d5c729ff4dd9bd9d1b2020db2">MCUN1GPIO83</a>: 1</td></tr>
<tr class="separator:a409e4e4d5c729ff4dd9bd9d1b2020db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad340f7be7f55a1b12a5a40de51892800"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad340f7be7f55a1b12a5a40de51892800">MCUN1GPIO84</a>: 1</td></tr>
<tr class="separator:ad340f7be7f55a1b12a5a40de51892800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19f8ce7c4886573b2b0fad9d068683e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad19f8ce7c4886573b2b0fad9d068683e">MCUN1GPIO85</a>: 1</td></tr>
<tr class="separator:ad19f8ce7c4886573b2b0fad9d068683e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f335d38986076b01fc8e3c47f6c5a73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f335d38986076b01fc8e3c47f6c5a73">MCUN1GPIO86</a>: 1</td></tr>
<tr class="separator:a3f335d38986076b01fc8e3c47f6c5a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b992d838c275de915765b050ef33243"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b992d838c275de915765b050ef33243">MCUN1GPIO87</a>: 1</td></tr>
<tr class="separator:a5b992d838c275de915765b050ef33243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accba17e33f1f99b132e6fc3b79e00aa5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#accba17e33f1f99b132e6fc3b79e00aa5">MCUN1GPIO88</a>: 1</td></tr>
<tr class="separator:accba17e33f1f99b132e6fc3b79e00aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfd01ca8b5a54d1b66a7d9cac6f8306"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addfd01ca8b5a54d1b66a7d9cac6f8306">MCUN1GPIO89</a>: 1</td></tr>
<tr class="separator:addfd01ca8b5a54d1b66a7d9cac6f8306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e3072265268b41e76a3008d8832e2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2e3072265268b41e76a3008d8832e2c">MCUN1GPIO90</a>: 1</td></tr>
<tr class="separator:ae2e3072265268b41e76a3008d8832e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ff81e18c5ff49376e0fe6faec3ecfd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66ff81e18c5ff49376e0fe6faec3ecfd">MCUN1GPIO91</a>: 1</td></tr>
<tr class="separator:a66ff81e18c5ff49376e0fe6faec3ecfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0925a61e1d4650cc2e74131bdd8a8220"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0925a61e1d4650cc2e74131bdd8a8220">MCUN1GPIO92</a>: 1</td></tr>
<tr class="separator:a0925a61e1d4650cc2e74131bdd8a8220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415901dfe3ac3411f8714c1457e2fe10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a415901dfe3ac3411f8714c1457e2fe10">MCUN1GPIO93</a>: 1</td></tr>
<tr class="separator:a415901dfe3ac3411f8714c1457e2fe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c526517ee7d3cf57903328e45058aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7c526517ee7d3cf57903328e45058aa">MCUN1GPIO94</a>: 1</td></tr>
<tr class="separator:ae7c526517ee7d3cf57903328e45058aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035a04a4aed2c3e104fbb0f9fff4204b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a035a04a4aed2c3e104fbb0f9fff4204b">MCUN1GPIO95</a>: 1</td></tr>
<tr class="separator:a035a04a4aed2c3e104fbb0f9fff4204b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9acaec91a83ded9c2861cd3b28f687"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1e9acaec91a83ded9c2861cd3b28f687">MCUN1INT2STAT_b</a></td></tr>
<tr class="separator:a1e9acaec91a83ded9c2861cd3b28f687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b67d82a2b493eb590faf8bf18d2f2cb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1b67d82a2b493eb590faf8bf18d2f2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ee0d0d958933aeff2fd1c66aabd0b1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0baed4f03ec237ff134e6c4b93883034"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0baed4f03ec237ff134e6c4b93883034">MCUN1INT2CLR</a></td></tr>
<tr class="separator:a0baed4f03ec237ff134e6c4b93883034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5768f05ee2ac90c9d7d62f56c5f1c484"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8d1eafdc228594d148f0892ba1a91351"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d1eafdc228594d148f0892ba1a91351">MCUN1GPIO64</a>: 1</td></tr>
<tr class="separator:a8d1eafdc228594d148f0892ba1a91351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2093af00e2100ec2d3a249af10a059a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2093af00e2100ec2d3a249af10a059a0">MCUN1GPIO65</a>: 1</td></tr>
<tr class="separator:a2093af00e2100ec2d3a249af10a059a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf748467f7bf098623aaaaa7408d71a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaf748467f7bf098623aaaaa7408d71a7">MCUN1GPIO66</a>: 1</td></tr>
<tr class="separator:aaf748467f7bf098623aaaaa7408d71a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171d800bdd86429f2d5559218bba0218"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a171d800bdd86429f2d5559218bba0218">MCUN1GPIO67</a>: 1</td></tr>
<tr class="separator:a171d800bdd86429f2d5559218bba0218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaecb85c31c27b181575d51901a81b6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acaecb85c31c27b181575d51901a81b6e">MCUN1GPIO68</a>: 1</td></tr>
<tr class="separator:acaecb85c31c27b181575d51901a81b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351363d1dc3c275fd39bcfee24e1e5f7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a351363d1dc3c275fd39bcfee24e1e5f7">MCUN1GPIO69</a>: 1</td></tr>
<tr class="separator:a351363d1dc3c275fd39bcfee24e1e5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48cd57c641762b3a016a6ef70123fc0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48cd57c641762b3a016a6ef70123fc0a">MCUN1GPIO70</a>: 1</td></tr>
<tr class="separator:a48cd57c641762b3a016a6ef70123fc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010f1bfe04e7707312e5b0b8d65b3537"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a010f1bfe04e7707312e5b0b8d65b3537">MCUN1GPIO71</a>: 1</td></tr>
<tr class="separator:a010f1bfe04e7707312e5b0b8d65b3537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36c1c167442bae9ced660cb65d0b254"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa36c1c167442bae9ced660cb65d0b254">MCUN1GPIO72</a>: 1</td></tr>
<tr class="separator:aa36c1c167442bae9ced660cb65d0b254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61080eb099972c26ed47450d0c23ba73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61080eb099972c26ed47450d0c23ba73">MCUN1GPIO73</a>: 1</td></tr>
<tr class="separator:a61080eb099972c26ed47450d0c23ba73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea73425cbd83a0e64a0679c4b31a5f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaea73425cbd83a0e64a0679c4b31a5f4">MCUN1GPIO74</a>: 1</td></tr>
<tr class="separator:aaea73425cbd83a0e64a0679c4b31a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0244aa2e38198c50ed4307e62a5340d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0244aa2e38198c50ed4307e62a5340d5">MCUN1GPIO75</a>: 1</td></tr>
<tr class="separator:a0244aa2e38198c50ed4307e62a5340d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add03edc8221d93049c39aabc63765355"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add03edc8221d93049c39aabc63765355">MCUN1GPIO76</a>: 1</td></tr>
<tr class="separator:add03edc8221d93049c39aabc63765355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cad97b79c6c44f5a645f5a711bfc687"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2cad97b79c6c44f5a645f5a711bfc687">MCUN1GPIO77</a>: 1</td></tr>
<tr class="separator:a2cad97b79c6c44f5a645f5a711bfc687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447ea3a75dbe167397b3de7ef289a01a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a447ea3a75dbe167397b3de7ef289a01a">MCUN1GPIO78</a>: 1</td></tr>
<tr class="separator:a447ea3a75dbe167397b3de7ef289a01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6dda7293d3f64f4295334bf4843975e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6dda7293d3f64f4295334bf4843975e">MCUN1GPIO79</a>: 1</td></tr>
<tr class="separator:af6dda7293d3f64f4295334bf4843975e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5381e0b2aaab1278dcc8335b39337322"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5381e0b2aaab1278dcc8335b39337322">MCUN1GPIO80</a>: 1</td></tr>
<tr class="separator:a5381e0b2aaab1278dcc8335b39337322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4a2d45d04276bcf19fcd8db0494567"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea4a2d45d04276bcf19fcd8db0494567">MCUN1GPIO81</a>: 1</td></tr>
<tr class="separator:aea4a2d45d04276bcf19fcd8db0494567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5442fd7fccc2dae7a7017be2ad60726"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac5442fd7fccc2dae7a7017be2ad60726">MCUN1GPIO82</a>: 1</td></tr>
<tr class="separator:ac5442fd7fccc2dae7a7017be2ad60726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409e4e4d5c729ff4dd9bd9d1b2020db2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a409e4e4d5c729ff4dd9bd9d1b2020db2">MCUN1GPIO83</a>: 1</td></tr>
<tr class="separator:a409e4e4d5c729ff4dd9bd9d1b2020db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad340f7be7f55a1b12a5a40de51892800"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad340f7be7f55a1b12a5a40de51892800">MCUN1GPIO84</a>: 1</td></tr>
<tr class="separator:ad340f7be7f55a1b12a5a40de51892800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19f8ce7c4886573b2b0fad9d068683e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad19f8ce7c4886573b2b0fad9d068683e">MCUN1GPIO85</a>: 1</td></tr>
<tr class="separator:ad19f8ce7c4886573b2b0fad9d068683e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f335d38986076b01fc8e3c47f6c5a73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f335d38986076b01fc8e3c47f6c5a73">MCUN1GPIO86</a>: 1</td></tr>
<tr class="separator:a3f335d38986076b01fc8e3c47f6c5a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b992d838c275de915765b050ef33243"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b992d838c275de915765b050ef33243">MCUN1GPIO87</a>: 1</td></tr>
<tr class="separator:a5b992d838c275de915765b050ef33243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accba17e33f1f99b132e6fc3b79e00aa5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#accba17e33f1f99b132e6fc3b79e00aa5">MCUN1GPIO88</a>: 1</td></tr>
<tr class="separator:accba17e33f1f99b132e6fc3b79e00aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfd01ca8b5a54d1b66a7d9cac6f8306"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addfd01ca8b5a54d1b66a7d9cac6f8306">MCUN1GPIO89</a>: 1</td></tr>
<tr class="separator:addfd01ca8b5a54d1b66a7d9cac6f8306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e3072265268b41e76a3008d8832e2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2e3072265268b41e76a3008d8832e2c">MCUN1GPIO90</a>: 1</td></tr>
<tr class="separator:ae2e3072265268b41e76a3008d8832e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ff81e18c5ff49376e0fe6faec3ecfd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66ff81e18c5ff49376e0fe6faec3ecfd">MCUN1GPIO91</a>: 1</td></tr>
<tr class="separator:a66ff81e18c5ff49376e0fe6faec3ecfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0925a61e1d4650cc2e74131bdd8a8220"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0925a61e1d4650cc2e74131bdd8a8220">MCUN1GPIO92</a>: 1</td></tr>
<tr class="separator:a0925a61e1d4650cc2e74131bdd8a8220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415901dfe3ac3411f8714c1457e2fe10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a415901dfe3ac3411f8714c1457e2fe10">MCUN1GPIO93</a>: 1</td></tr>
<tr class="separator:a415901dfe3ac3411f8714c1457e2fe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c526517ee7d3cf57903328e45058aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7c526517ee7d3cf57903328e45058aa">MCUN1GPIO94</a>: 1</td></tr>
<tr class="separator:ae7c526517ee7d3cf57903328e45058aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035a04a4aed2c3e104fbb0f9fff4204b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a035a04a4aed2c3e104fbb0f9fff4204b">MCUN1GPIO95</a>: 1</td></tr>
<tr class="separator:a035a04a4aed2c3e104fbb0f9fff4204b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5768f05ee2ac90c9d7d62f56c5f1c484"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5768f05ee2ac90c9d7d62f56c5f1c484">MCUN1INT2CLR_b</a></td></tr>
<tr class="separator:a5768f05ee2ac90c9d7d62f56c5f1c484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ee0d0d958933aeff2fd1c66aabd0b1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a16ee0d0d958933aeff2fd1c66aabd0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3c294394434db7ba7dbbbecb552f17"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0e2fce1dbcc6554e3b518bd9aab62c27"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e2fce1dbcc6554e3b518bd9aab62c27">MCUN1INT2SET</a></td></tr>
<tr class="separator:a0e2fce1dbcc6554e3b518bd9aab62c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38d308f2a47933a7873cca4db3e8a56"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8d1eafdc228594d148f0892ba1a91351"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d1eafdc228594d148f0892ba1a91351">MCUN1GPIO64</a>: 1</td></tr>
<tr class="separator:a8d1eafdc228594d148f0892ba1a91351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2093af00e2100ec2d3a249af10a059a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2093af00e2100ec2d3a249af10a059a0">MCUN1GPIO65</a>: 1</td></tr>
<tr class="separator:a2093af00e2100ec2d3a249af10a059a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf748467f7bf098623aaaaa7408d71a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaf748467f7bf098623aaaaa7408d71a7">MCUN1GPIO66</a>: 1</td></tr>
<tr class="separator:aaf748467f7bf098623aaaaa7408d71a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171d800bdd86429f2d5559218bba0218"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a171d800bdd86429f2d5559218bba0218">MCUN1GPIO67</a>: 1</td></tr>
<tr class="separator:a171d800bdd86429f2d5559218bba0218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaecb85c31c27b181575d51901a81b6e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acaecb85c31c27b181575d51901a81b6e">MCUN1GPIO68</a>: 1</td></tr>
<tr class="separator:acaecb85c31c27b181575d51901a81b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351363d1dc3c275fd39bcfee24e1e5f7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a351363d1dc3c275fd39bcfee24e1e5f7">MCUN1GPIO69</a>: 1</td></tr>
<tr class="separator:a351363d1dc3c275fd39bcfee24e1e5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48cd57c641762b3a016a6ef70123fc0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48cd57c641762b3a016a6ef70123fc0a">MCUN1GPIO70</a>: 1</td></tr>
<tr class="separator:a48cd57c641762b3a016a6ef70123fc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010f1bfe04e7707312e5b0b8d65b3537"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a010f1bfe04e7707312e5b0b8d65b3537">MCUN1GPIO71</a>: 1</td></tr>
<tr class="separator:a010f1bfe04e7707312e5b0b8d65b3537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36c1c167442bae9ced660cb65d0b254"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa36c1c167442bae9ced660cb65d0b254">MCUN1GPIO72</a>: 1</td></tr>
<tr class="separator:aa36c1c167442bae9ced660cb65d0b254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61080eb099972c26ed47450d0c23ba73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61080eb099972c26ed47450d0c23ba73">MCUN1GPIO73</a>: 1</td></tr>
<tr class="separator:a61080eb099972c26ed47450d0c23ba73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea73425cbd83a0e64a0679c4b31a5f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaea73425cbd83a0e64a0679c4b31a5f4">MCUN1GPIO74</a>: 1</td></tr>
<tr class="separator:aaea73425cbd83a0e64a0679c4b31a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0244aa2e38198c50ed4307e62a5340d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0244aa2e38198c50ed4307e62a5340d5">MCUN1GPIO75</a>: 1</td></tr>
<tr class="separator:a0244aa2e38198c50ed4307e62a5340d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add03edc8221d93049c39aabc63765355"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add03edc8221d93049c39aabc63765355">MCUN1GPIO76</a>: 1</td></tr>
<tr class="separator:add03edc8221d93049c39aabc63765355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cad97b79c6c44f5a645f5a711bfc687"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2cad97b79c6c44f5a645f5a711bfc687">MCUN1GPIO77</a>: 1</td></tr>
<tr class="separator:a2cad97b79c6c44f5a645f5a711bfc687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447ea3a75dbe167397b3de7ef289a01a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a447ea3a75dbe167397b3de7ef289a01a">MCUN1GPIO78</a>: 1</td></tr>
<tr class="separator:a447ea3a75dbe167397b3de7ef289a01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6dda7293d3f64f4295334bf4843975e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6dda7293d3f64f4295334bf4843975e">MCUN1GPIO79</a>: 1</td></tr>
<tr class="separator:af6dda7293d3f64f4295334bf4843975e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5381e0b2aaab1278dcc8335b39337322"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5381e0b2aaab1278dcc8335b39337322">MCUN1GPIO80</a>: 1</td></tr>
<tr class="separator:a5381e0b2aaab1278dcc8335b39337322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4a2d45d04276bcf19fcd8db0494567"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aea4a2d45d04276bcf19fcd8db0494567">MCUN1GPIO81</a>: 1</td></tr>
<tr class="separator:aea4a2d45d04276bcf19fcd8db0494567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5442fd7fccc2dae7a7017be2ad60726"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac5442fd7fccc2dae7a7017be2ad60726">MCUN1GPIO82</a>: 1</td></tr>
<tr class="separator:ac5442fd7fccc2dae7a7017be2ad60726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409e4e4d5c729ff4dd9bd9d1b2020db2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a409e4e4d5c729ff4dd9bd9d1b2020db2">MCUN1GPIO83</a>: 1</td></tr>
<tr class="separator:a409e4e4d5c729ff4dd9bd9d1b2020db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad340f7be7f55a1b12a5a40de51892800"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad340f7be7f55a1b12a5a40de51892800">MCUN1GPIO84</a>: 1</td></tr>
<tr class="separator:ad340f7be7f55a1b12a5a40de51892800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19f8ce7c4886573b2b0fad9d068683e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad19f8ce7c4886573b2b0fad9d068683e">MCUN1GPIO85</a>: 1</td></tr>
<tr class="separator:ad19f8ce7c4886573b2b0fad9d068683e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f335d38986076b01fc8e3c47f6c5a73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f335d38986076b01fc8e3c47f6c5a73">MCUN1GPIO86</a>: 1</td></tr>
<tr class="separator:a3f335d38986076b01fc8e3c47f6c5a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b992d838c275de915765b050ef33243"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b992d838c275de915765b050ef33243">MCUN1GPIO87</a>: 1</td></tr>
<tr class="separator:a5b992d838c275de915765b050ef33243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accba17e33f1f99b132e6fc3b79e00aa5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#accba17e33f1f99b132e6fc3b79e00aa5">MCUN1GPIO88</a>: 1</td></tr>
<tr class="separator:accba17e33f1f99b132e6fc3b79e00aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfd01ca8b5a54d1b66a7d9cac6f8306"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addfd01ca8b5a54d1b66a7d9cac6f8306">MCUN1GPIO89</a>: 1</td></tr>
<tr class="separator:addfd01ca8b5a54d1b66a7d9cac6f8306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e3072265268b41e76a3008d8832e2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2e3072265268b41e76a3008d8832e2c">MCUN1GPIO90</a>: 1</td></tr>
<tr class="separator:ae2e3072265268b41e76a3008d8832e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ff81e18c5ff49376e0fe6faec3ecfd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66ff81e18c5ff49376e0fe6faec3ecfd">MCUN1GPIO91</a>: 1</td></tr>
<tr class="separator:a66ff81e18c5ff49376e0fe6faec3ecfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0925a61e1d4650cc2e74131bdd8a8220"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0925a61e1d4650cc2e74131bdd8a8220">MCUN1GPIO92</a>: 1</td></tr>
<tr class="separator:a0925a61e1d4650cc2e74131bdd8a8220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415901dfe3ac3411f8714c1457e2fe10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a415901dfe3ac3411f8714c1457e2fe10">MCUN1GPIO93</a>: 1</td></tr>
<tr class="separator:a415901dfe3ac3411f8714c1457e2fe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c526517ee7d3cf57903328e45058aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7c526517ee7d3cf57903328e45058aa">MCUN1GPIO94</a>: 1</td></tr>
<tr class="separator:ae7c526517ee7d3cf57903328e45058aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035a04a4aed2c3e104fbb0f9fff4204b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a035a04a4aed2c3e104fbb0f9fff4204b">MCUN1GPIO95</a>: 1</td></tr>
<tr class="separator:a035a04a4aed2c3e104fbb0f9fff4204b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38d308f2a47933a7873cca4db3e8a56"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad38d308f2a47933a7873cca4db3e8a56">MCUN1INT2SET_b</a></td></tr>
<tr class="separator:ad38d308f2a47933a7873cca4db3e8a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3c294394434db7ba7dbbbecb552f17"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6b3c294394434db7ba7dbbbecb552f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f901b1dc6bfc23ccb0f9abff9e27509"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a154ed828ae26f9b1d4dfec1fb2407f38"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a154ed828ae26f9b1d4dfec1fb2407f38">MCUN1INT3EN</a></td></tr>
<tr class="separator:a154ed828ae26f9b1d4dfec1fb2407f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd894eadffad831cce17e3193ae7d25"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a229c49c8ed32da6fa1a805890fc42980"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a229c49c8ed32da6fa1a805890fc42980">MCUN1GPIO96</a>: 1</td></tr>
<tr class="separator:a229c49c8ed32da6fa1a805890fc42980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6f64ac5660eb84c77c8b883862b34a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab6f64ac5660eb84c77c8b883862b34a">MCUN1GPIO97</a>: 1</td></tr>
<tr class="separator:aab6f64ac5660eb84c77c8b883862b34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8db3eb6e40f909e82cf68f559243c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e8db3eb6e40f909e82cf68f559243c4">MCUN1GPIO98</a>: 1</td></tr>
<tr class="separator:a0e8db3eb6e40f909e82cf68f559243c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19b44687625ad09f0529dd77e339047"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab19b44687625ad09f0529dd77e339047">MCUN1GPIO99</a>: 1</td></tr>
<tr class="separator:ab19b44687625ad09f0529dd77e339047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db699f56e665e32cc5c0ae93b901339"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9db699f56e665e32cc5c0ae93b901339">MCUN1GPIO100</a>: 1</td></tr>
<tr class="separator:a9db699f56e665e32cc5c0ae93b901339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec1124f5001d6afc501eea542127886"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ec1124f5001d6afc501eea542127886">MCUN1GPIO101</a>: 1</td></tr>
<tr class="separator:a1ec1124f5001d6afc501eea542127886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1449dcfc599735283b0ee7df1a6f6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d1449dcfc599735283b0ee7df1a6f6d">MCUN1GPIO102</a>: 1</td></tr>
<tr class="separator:a8d1449dcfc599735283b0ee7df1a6f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3eca0e9366b66e1f294082ef43b4b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d3eca0e9366b66e1f294082ef43b4b0">MCUN1GPIO103</a>: 1</td></tr>
<tr class="separator:a9d3eca0e9366b66e1f294082ef43b4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3ab39807398e6a4dbce55fd10f4682"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a3ab39807398e6a4dbce55fd10f4682">MCUN1GPIO104</a>: 1</td></tr>
<tr class="separator:a1a3ab39807398e6a4dbce55fd10f4682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96d9bda4de5c4ed8469e716ddf68362"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab96d9bda4de5c4ed8469e716ddf68362">MCUN1GPIO105</a>: 1</td></tr>
<tr class="separator:ab96d9bda4de5c4ed8469e716ddf68362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4eb0e79d7a00c7ff63f74e3e88c6913"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4eb0e79d7a00c7ff63f74e3e88c6913">MCUN1GPIO106</a>: 1</td></tr>
<tr class="separator:aa4eb0e79d7a00c7ff63f74e3e88c6913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821a3fea976e3dfd36a2886e24892840"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a821a3fea976e3dfd36a2886e24892840">MCUN1GPIO107</a>: 1</td></tr>
<tr class="separator:a821a3fea976e3dfd36a2886e24892840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd2ec8ccc08deb2874ba8ec5e76f240"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addd2ec8ccc08deb2874ba8ec5e76f240">MCUN1GPIO108</a>: 1</td></tr>
<tr class="separator:addd2ec8ccc08deb2874ba8ec5e76f240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa9112eb8eebd10418be83f49b46787"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfa9112eb8eebd10418be83f49b46787">MCUN1GPIO109</a>: 1</td></tr>
<tr class="separator:adfa9112eb8eebd10418be83f49b46787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae783fcf61ad5da979df2ed0d7ad6c32d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae783fcf61ad5da979df2ed0d7ad6c32d">MCUN1GPIO110</a>: 1</td></tr>
<tr class="separator:ae783fcf61ad5da979df2ed0d7ad6c32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257c768aea5d1173e05e0cae62bbbcb9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a257c768aea5d1173e05e0cae62bbbcb9">MCUN1GPIO111</a>: 1</td></tr>
<tr class="separator:a257c768aea5d1173e05e0cae62bbbcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6e61ceb3b54c450762eeac4ef99a8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc6e61ceb3b54c450762eeac4ef99a8c">MCUN1GPIO112</a>: 1</td></tr>
<tr class="separator:adc6e61ceb3b54c450762eeac4ef99a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548ce9196e078bf496bf0b12081cfa43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a548ce9196e078bf496bf0b12081cfa43">MCUN1GPIO113</a>: 1</td></tr>
<tr class="separator:a548ce9196e078bf496bf0b12081cfa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72d95787bd726fb079d9d3a6d099d14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae72d95787bd726fb079d9d3a6d099d14">MCUN1GPIO114</a>: 1</td></tr>
<tr class="separator:ae72d95787bd726fb079d9d3a6d099d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3feb4ccc19690327dea34b7a1759bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca3feb4ccc19690327dea34b7a1759bd">MCUN1GPIO115</a>: 1</td></tr>
<tr class="separator:aca3feb4ccc19690327dea34b7a1759bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25ba32293c08ba4995c3c34942c1f07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af25ba32293c08ba4995c3c34942c1f07">MCUN1GPIO116</a>: 1</td></tr>
<tr class="separator:af25ba32293c08ba4995c3c34942c1f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7abe680248d3e855eed452c8c7bdd4a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7abe680248d3e855eed452c8c7bdd4a">MCUN1GPIO117</a>: 1</td></tr>
<tr class="separator:af7abe680248d3e855eed452c8c7bdd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77bacea3d25fbd9f148dcadaa74f9af"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad77bacea3d25fbd9f148dcadaa74f9af">MCUN1GPIO118</a>: 1</td></tr>
<tr class="separator:ad77bacea3d25fbd9f148dcadaa74f9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6f4590c05e0b0b453498b084a72541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb6f4590c05e0b0b453498b084a72541">MCUN1GPIO119</a>: 1</td></tr>
<tr class="separator:adb6f4590c05e0b0b453498b084a72541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09981ba047f86af5dd63746fdb0d86a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09981ba047f86af5dd63746fdb0d86a1">MCUN1GPIO120</a>: 1</td></tr>
<tr class="separator:a09981ba047f86af5dd63746fdb0d86a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8024354707d83d656d4c7d7fb4b086"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac8024354707d83d656d4c7d7fb4b086">MCUN1GPIO121</a>: 1</td></tr>
<tr class="separator:aac8024354707d83d656d4c7d7fb4b086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96000bea710155bc30216634f487fb76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a96000bea710155bc30216634f487fb76">MCUN1GPIO122</a>: 1</td></tr>
<tr class="separator:a96000bea710155bc30216634f487fb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8cf29771c2c94718897cc1aea31e86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8c8cf29771c2c94718897cc1aea31e86">MCUN1GPIO123</a>: 1</td></tr>
<tr class="separator:a8c8cf29771c2c94718897cc1aea31e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af705b070c6fe4e0420595acbfc67d9fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af705b070c6fe4e0420595acbfc67d9fd">MCUN1GPIO124</a>: 1</td></tr>
<tr class="separator:af705b070c6fe4e0420595acbfc67d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a565af7acc19cc71b3e46ec205a7d48"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a565af7acc19cc71b3e46ec205a7d48">MCUN1GPIO125</a>: 1</td></tr>
<tr class="separator:a8a565af7acc19cc71b3e46ec205a7d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab36d54fa952b1c388f286d73d093ee9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab36d54fa952b1c388f286d73d093ee9">MCUN1GPIO126</a>: 1</td></tr>
<tr class="separator:aab36d54fa952b1c388f286d73d093ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bdd8baacf881417c8526233bfc8f030"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5bdd8baacf881417c8526233bfc8f030">MCUN1GPIO127</a>: 1</td></tr>
<tr class="separator:a5bdd8baacf881417c8526233bfc8f030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd894eadffad831cce17e3193ae7d25"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9fd894eadffad831cce17e3193ae7d25">MCUN1INT3EN_b</a></td></tr>
<tr class="separator:a9fd894eadffad831cce17e3193ae7d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f901b1dc6bfc23ccb0f9abff9e27509"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2f901b1dc6bfc23ccb0f9abff9e27509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd16c2a429532b02875a0e4c38c741b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7a8ffc100e6818fd62863f613a55f642"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7a8ffc100e6818fd62863f613a55f642">MCUN1INT3STAT</a></td></tr>
<tr class="separator:a7a8ffc100e6818fd62863f613a55f642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8780846549a861abbe8ea970414e41"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a229c49c8ed32da6fa1a805890fc42980"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a229c49c8ed32da6fa1a805890fc42980">MCUN1GPIO96</a>: 1</td></tr>
<tr class="separator:a229c49c8ed32da6fa1a805890fc42980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6f64ac5660eb84c77c8b883862b34a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab6f64ac5660eb84c77c8b883862b34a">MCUN1GPIO97</a>: 1</td></tr>
<tr class="separator:aab6f64ac5660eb84c77c8b883862b34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8db3eb6e40f909e82cf68f559243c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e8db3eb6e40f909e82cf68f559243c4">MCUN1GPIO98</a>: 1</td></tr>
<tr class="separator:a0e8db3eb6e40f909e82cf68f559243c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19b44687625ad09f0529dd77e339047"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab19b44687625ad09f0529dd77e339047">MCUN1GPIO99</a>: 1</td></tr>
<tr class="separator:ab19b44687625ad09f0529dd77e339047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db699f56e665e32cc5c0ae93b901339"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9db699f56e665e32cc5c0ae93b901339">MCUN1GPIO100</a>: 1</td></tr>
<tr class="separator:a9db699f56e665e32cc5c0ae93b901339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec1124f5001d6afc501eea542127886"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ec1124f5001d6afc501eea542127886">MCUN1GPIO101</a>: 1</td></tr>
<tr class="separator:a1ec1124f5001d6afc501eea542127886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1449dcfc599735283b0ee7df1a6f6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d1449dcfc599735283b0ee7df1a6f6d">MCUN1GPIO102</a>: 1</td></tr>
<tr class="separator:a8d1449dcfc599735283b0ee7df1a6f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3eca0e9366b66e1f294082ef43b4b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d3eca0e9366b66e1f294082ef43b4b0">MCUN1GPIO103</a>: 1</td></tr>
<tr class="separator:a9d3eca0e9366b66e1f294082ef43b4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3ab39807398e6a4dbce55fd10f4682"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a3ab39807398e6a4dbce55fd10f4682">MCUN1GPIO104</a>: 1</td></tr>
<tr class="separator:a1a3ab39807398e6a4dbce55fd10f4682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96d9bda4de5c4ed8469e716ddf68362"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab96d9bda4de5c4ed8469e716ddf68362">MCUN1GPIO105</a>: 1</td></tr>
<tr class="separator:ab96d9bda4de5c4ed8469e716ddf68362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4eb0e79d7a00c7ff63f74e3e88c6913"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4eb0e79d7a00c7ff63f74e3e88c6913">MCUN1GPIO106</a>: 1</td></tr>
<tr class="separator:aa4eb0e79d7a00c7ff63f74e3e88c6913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821a3fea976e3dfd36a2886e24892840"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a821a3fea976e3dfd36a2886e24892840">MCUN1GPIO107</a>: 1</td></tr>
<tr class="separator:a821a3fea976e3dfd36a2886e24892840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd2ec8ccc08deb2874ba8ec5e76f240"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addd2ec8ccc08deb2874ba8ec5e76f240">MCUN1GPIO108</a>: 1</td></tr>
<tr class="separator:addd2ec8ccc08deb2874ba8ec5e76f240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa9112eb8eebd10418be83f49b46787"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfa9112eb8eebd10418be83f49b46787">MCUN1GPIO109</a>: 1</td></tr>
<tr class="separator:adfa9112eb8eebd10418be83f49b46787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae783fcf61ad5da979df2ed0d7ad6c32d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae783fcf61ad5da979df2ed0d7ad6c32d">MCUN1GPIO110</a>: 1</td></tr>
<tr class="separator:ae783fcf61ad5da979df2ed0d7ad6c32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257c768aea5d1173e05e0cae62bbbcb9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a257c768aea5d1173e05e0cae62bbbcb9">MCUN1GPIO111</a>: 1</td></tr>
<tr class="separator:a257c768aea5d1173e05e0cae62bbbcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6e61ceb3b54c450762eeac4ef99a8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc6e61ceb3b54c450762eeac4ef99a8c">MCUN1GPIO112</a>: 1</td></tr>
<tr class="separator:adc6e61ceb3b54c450762eeac4ef99a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548ce9196e078bf496bf0b12081cfa43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a548ce9196e078bf496bf0b12081cfa43">MCUN1GPIO113</a>: 1</td></tr>
<tr class="separator:a548ce9196e078bf496bf0b12081cfa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72d95787bd726fb079d9d3a6d099d14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae72d95787bd726fb079d9d3a6d099d14">MCUN1GPIO114</a>: 1</td></tr>
<tr class="separator:ae72d95787bd726fb079d9d3a6d099d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3feb4ccc19690327dea34b7a1759bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca3feb4ccc19690327dea34b7a1759bd">MCUN1GPIO115</a>: 1</td></tr>
<tr class="separator:aca3feb4ccc19690327dea34b7a1759bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25ba32293c08ba4995c3c34942c1f07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af25ba32293c08ba4995c3c34942c1f07">MCUN1GPIO116</a>: 1</td></tr>
<tr class="separator:af25ba32293c08ba4995c3c34942c1f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7abe680248d3e855eed452c8c7bdd4a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7abe680248d3e855eed452c8c7bdd4a">MCUN1GPIO117</a>: 1</td></tr>
<tr class="separator:af7abe680248d3e855eed452c8c7bdd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77bacea3d25fbd9f148dcadaa74f9af"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad77bacea3d25fbd9f148dcadaa74f9af">MCUN1GPIO118</a>: 1</td></tr>
<tr class="separator:ad77bacea3d25fbd9f148dcadaa74f9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6f4590c05e0b0b453498b084a72541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb6f4590c05e0b0b453498b084a72541">MCUN1GPIO119</a>: 1</td></tr>
<tr class="separator:adb6f4590c05e0b0b453498b084a72541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09981ba047f86af5dd63746fdb0d86a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09981ba047f86af5dd63746fdb0d86a1">MCUN1GPIO120</a>: 1</td></tr>
<tr class="separator:a09981ba047f86af5dd63746fdb0d86a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8024354707d83d656d4c7d7fb4b086"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac8024354707d83d656d4c7d7fb4b086">MCUN1GPIO121</a>: 1</td></tr>
<tr class="separator:aac8024354707d83d656d4c7d7fb4b086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96000bea710155bc30216634f487fb76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a96000bea710155bc30216634f487fb76">MCUN1GPIO122</a>: 1</td></tr>
<tr class="separator:a96000bea710155bc30216634f487fb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8cf29771c2c94718897cc1aea31e86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8c8cf29771c2c94718897cc1aea31e86">MCUN1GPIO123</a>: 1</td></tr>
<tr class="separator:a8c8cf29771c2c94718897cc1aea31e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af705b070c6fe4e0420595acbfc67d9fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af705b070c6fe4e0420595acbfc67d9fd">MCUN1GPIO124</a>: 1</td></tr>
<tr class="separator:af705b070c6fe4e0420595acbfc67d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a565af7acc19cc71b3e46ec205a7d48"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a565af7acc19cc71b3e46ec205a7d48">MCUN1GPIO125</a>: 1</td></tr>
<tr class="separator:a8a565af7acc19cc71b3e46ec205a7d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab36d54fa952b1c388f286d73d093ee9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab36d54fa952b1c388f286d73d093ee9">MCUN1GPIO126</a>: 1</td></tr>
<tr class="separator:aab36d54fa952b1c388f286d73d093ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bdd8baacf881417c8526233bfc8f030"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5bdd8baacf881417c8526233bfc8f030">MCUN1GPIO127</a>: 1</td></tr>
<tr class="separator:a5bdd8baacf881417c8526233bfc8f030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8780846549a861abbe8ea970414e41"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e8780846549a861abbe8ea970414e41">MCUN1INT3STAT_b</a></td></tr>
<tr class="separator:a4e8780846549a861abbe8ea970414e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd16c2a429532b02875a0e4c38c741b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:affd16c2a429532b02875a0e4c38c741b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6223e161dfbda578d19f1ce2c453456"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a04d2e8e17c1e796f8d37e69da0e65f12"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a04d2e8e17c1e796f8d37e69da0e65f12">MCUN1INT3CLR</a></td></tr>
<tr class="separator:a04d2e8e17c1e796f8d37e69da0e65f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1cb818b404e85ec1f3c165ce9041023"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a229c49c8ed32da6fa1a805890fc42980"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a229c49c8ed32da6fa1a805890fc42980">MCUN1GPIO96</a>: 1</td></tr>
<tr class="separator:a229c49c8ed32da6fa1a805890fc42980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6f64ac5660eb84c77c8b883862b34a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab6f64ac5660eb84c77c8b883862b34a">MCUN1GPIO97</a>: 1</td></tr>
<tr class="separator:aab6f64ac5660eb84c77c8b883862b34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8db3eb6e40f909e82cf68f559243c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e8db3eb6e40f909e82cf68f559243c4">MCUN1GPIO98</a>: 1</td></tr>
<tr class="separator:a0e8db3eb6e40f909e82cf68f559243c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19b44687625ad09f0529dd77e339047"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab19b44687625ad09f0529dd77e339047">MCUN1GPIO99</a>: 1</td></tr>
<tr class="separator:ab19b44687625ad09f0529dd77e339047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db699f56e665e32cc5c0ae93b901339"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9db699f56e665e32cc5c0ae93b901339">MCUN1GPIO100</a>: 1</td></tr>
<tr class="separator:a9db699f56e665e32cc5c0ae93b901339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec1124f5001d6afc501eea542127886"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ec1124f5001d6afc501eea542127886">MCUN1GPIO101</a>: 1</td></tr>
<tr class="separator:a1ec1124f5001d6afc501eea542127886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1449dcfc599735283b0ee7df1a6f6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d1449dcfc599735283b0ee7df1a6f6d">MCUN1GPIO102</a>: 1</td></tr>
<tr class="separator:a8d1449dcfc599735283b0ee7df1a6f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3eca0e9366b66e1f294082ef43b4b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d3eca0e9366b66e1f294082ef43b4b0">MCUN1GPIO103</a>: 1</td></tr>
<tr class="separator:a9d3eca0e9366b66e1f294082ef43b4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3ab39807398e6a4dbce55fd10f4682"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a3ab39807398e6a4dbce55fd10f4682">MCUN1GPIO104</a>: 1</td></tr>
<tr class="separator:a1a3ab39807398e6a4dbce55fd10f4682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96d9bda4de5c4ed8469e716ddf68362"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab96d9bda4de5c4ed8469e716ddf68362">MCUN1GPIO105</a>: 1</td></tr>
<tr class="separator:ab96d9bda4de5c4ed8469e716ddf68362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4eb0e79d7a00c7ff63f74e3e88c6913"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4eb0e79d7a00c7ff63f74e3e88c6913">MCUN1GPIO106</a>: 1</td></tr>
<tr class="separator:aa4eb0e79d7a00c7ff63f74e3e88c6913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821a3fea976e3dfd36a2886e24892840"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a821a3fea976e3dfd36a2886e24892840">MCUN1GPIO107</a>: 1</td></tr>
<tr class="separator:a821a3fea976e3dfd36a2886e24892840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd2ec8ccc08deb2874ba8ec5e76f240"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addd2ec8ccc08deb2874ba8ec5e76f240">MCUN1GPIO108</a>: 1</td></tr>
<tr class="separator:addd2ec8ccc08deb2874ba8ec5e76f240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa9112eb8eebd10418be83f49b46787"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfa9112eb8eebd10418be83f49b46787">MCUN1GPIO109</a>: 1</td></tr>
<tr class="separator:adfa9112eb8eebd10418be83f49b46787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae783fcf61ad5da979df2ed0d7ad6c32d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae783fcf61ad5da979df2ed0d7ad6c32d">MCUN1GPIO110</a>: 1</td></tr>
<tr class="separator:ae783fcf61ad5da979df2ed0d7ad6c32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257c768aea5d1173e05e0cae62bbbcb9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a257c768aea5d1173e05e0cae62bbbcb9">MCUN1GPIO111</a>: 1</td></tr>
<tr class="separator:a257c768aea5d1173e05e0cae62bbbcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6e61ceb3b54c450762eeac4ef99a8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc6e61ceb3b54c450762eeac4ef99a8c">MCUN1GPIO112</a>: 1</td></tr>
<tr class="separator:adc6e61ceb3b54c450762eeac4ef99a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548ce9196e078bf496bf0b12081cfa43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a548ce9196e078bf496bf0b12081cfa43">MCUN1GPIO113</a>: 1</td></tr>
<tr class="separator:a548ce9196e078bf496bf0b12081cfa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72d95787bd726fb079d9d3a6d099d14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae72d95787bd726fb079d9d3a6d099d14">MCUN1GPIO114</a>: 1</td></tr>
<tr class="separator:ae72d95787bd726fb079d9d3a6d099d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3feb4ccc19690327dea34b7a1759bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca3feb4ccc19690327dea34b7a1759bd">MCUN1GPIO115</a>: 1</td></tr>
<tr class="separator:aca3feb4ccc19690327dea34b7a1759bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25ba32293c08ba4995c3c34942c1f07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af25ba32293c08ba4995c3c34942c1f07">MCUN1GPIO116</a>: 1</td></tr>
<tr class="separator:af25ba32293c08ba4995c3c34942c1f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7abe680248d3e855eed452c8c7bdd4a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7abe680248d3e855eed452c8c7bdd4a">MCUN1GPIO117</a>: 1</td></tr>
<tr class="separator:af7abe680248d3e855eed452c8c7bdd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77bacea3d25fbd9f148dcadaa74f9af"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad77bacea3d25fbd9f148dcadaa74f9af">MCUN1GPIO118</a>: 1</td></tr>
<tr class="separator:ad77bacea3d25fbd9f148dcadaa74f9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6f4590c05e0b0b453498b084a72541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb6f4590c05e0b0b453498b084a72541">MCUN1GPIO119</a>: 1</td></tr>
<tr class="separator:adb6f4590c05e0b0b453498b084a72541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09981ba047f86af5dd63746fdb0d86a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09981ba047f86af5dd63746fdb0d86a1">MCUN1GPIO120</a>: 1</td></tr>
<tr class="separator:a09981ba047f86af5dd63746fdb0d86a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8024354707d83d656d4c7d7fb4b086"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac8024354707d83d656d4c7d7fb4b086">MCUN1GPIO121</a>: 1</td></tr>
<tr class="separator:aac8024354707d83d656d4c7d7fb4b086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96000bea710155bc30216634f487fb76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a96000bea710155bc30216634f487fb76">MCUN1GPIO122</a>: 1</td></tr>
<tr class="separator:a96000bea710155bc30216634f487fb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8cf29771c2c94718897cc1aea31e86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8c8cf29771c2c94718897cc1aea31e86">MCUN1GPIO123</a>: 1</td></tr>
<tr class="separator:a8c8cf29771c2c94718897cc1aea31e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af705b070c6fe4e0420595acbfc67d9fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af705b070c6fe4e0420595acbfc67d9fd">MCUN1GPIO124</a>: 1</td></tr>
<tr class="separator:af705b070c6fe4e0420595acbfc67d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a565af7acc19cc71b3e46ec205a7d48"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a565af7acc19cc71b3e46ec205a7d48">MCUN1GPIO125</a>: 1</td></tr>
<tr class="separator:a8a565af7acc19cc71b3e46ec205a7d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab36d54fa952b1c388f286d73d093ee9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab36d54fa952b1c388f286d73d093ee9">MCUN1GPIO126</a>: 1</td></tr>
<tr class="separator:aab36d54fa952b1c388f286d73d093ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bdd8baacf881417c8526233bfc8f030"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5bdd8baacf881417c8526233bfc8f030">MCUN1GPIO127</a>: 1</td></tr>
<tr class="separator:a5bdd8baacf881417c8526233bfc8f030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1cb818b404e85ec1f3c165ce9041023"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad1cb818b404e85ec1f3c165ce9041023">MCUN1INT3CLR_b</a></td></tr>
<tr class="separator:ad1cb818b404e85ec1f3c165ce9041023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6223e161dfbda578d19f1ce2c453456"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac6223e161dfbda578d19f1ce2c453456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76283b1234858dd692588f09d65fc9d3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae77cd73a1bc97f56800989fd07215c36"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae77cd73a1bc97f56800989fd07215c36">MCUN1INT3SET</a></td></tr>
<tr class="separator:ae77cd73a1bc97f56800989fd07215c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9659759bb5ffdb71c46c9509dc9f83f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a229c49c8ed32da6fa1a805890fc42980"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a229c49c8ed32da6fa1a805890fc42980">MCUN1GPIO96</a>: 1</td></tr>
<tr class="separator:a229c49c8ed32da6fa1a805890fc42980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6f64ac5660eb84c77c8b883862b34a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab6f64ac5660eb84c77c8b883862b34a">MCUN1GPIO97</a>: 1</td></tr>
<tr class="separator:aab6f64ac5660eb84c77c8b883862b34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8db3eb6e40f909e82cf68f559243c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e8db3eb6e40f909e82cf68f559243c4">MCUN1GPIO98</a>: 1</td></tr>
<tr class="separator:a0e8db3eb6e40f909e82cf68f559243c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19b44687625ad09f0529dd77e339047"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab19b44687625ad09f0529dd77e339047">MCUN1GPIO99</a>: 1</td></tr>
<tr class="separator:ab19b44687625ad09f0529dd77e339047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db699f56e665e32cc5c0ae93b901339"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9db699f56e665e32cc5c0ae93b901339">MCUN1GPIO100</a>: 1</td></tr>
<tr class="separator:a9db699f56e665e32cc5c0ae93b901339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec1124f5001d6afc501eea542127886"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ec1124f5001d6afc501eea542127886">MCUN1GPIO101</a>: 1</td></tr>
<tr class="separator:a1ec1124f5001d6afc501eea542127886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1449dcfc599735283b0ee7df1a6f6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d1449dcfc599735283b0ee7df1a6f6d">MCUN1GPIO102</a>: 1</td></tr>
<tr class="separator:a8d1449dcfc599735283b0ee7df1a6f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3eca0e9366b66e1f294082ef43b4b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d3eca0e9366b66e1f294082ef43b4b0">MCUN1GPIO103</a>: 1</td></tr>
<tr class="separator:a9d3eca0e9366b66e1f294082ef43b4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3ab39807398e6a4dbce55fd10f4682"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1a3ab39807398e6a4dbce55fd10f4682">MCUN1GPIO104</a>: 1</td></tr>
<tr class="separator:a1a3ab39807398e6a4dbce55fd10f4682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96d9bda4de5c4ed8469e716ddf68362"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab96d9bda4de5c4ed8469e716ddf68362">MCUN1GPIO105</a>: 1</td></tr>
<tr class="separator:ab96d9bda4de5c4ed8469e716ddf68362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4eb0e79d7a00c7ff63f74e3e88c6913"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4eb0e79d7a00c7ff63f74e3e88c6913">MCUN1GPIO106</a>: 1</td></tr>
<tr class="separator:aa4eb0e79d7a00c7ff63f74e3e88c6913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821a3fea976e3dfd36a2886e24892840"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a821a3fea976e3dfd36a2886e24892840">MCUN1GPIO107</a>: 1</td></tr>
<tr class="separator:a821a3fea976e3dfd36a2886e24892840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd2ec8ccc08deb2874ba8ec5e76f240"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addd2ec8ccc08deb2874ba8ec5e76f240">MCUN1GPIO108</a>: 1</td></tr>
<tr class="separator:addd2ec8ccc08deb2874ba8ec5e76f240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa9112eb8eebd10418be83f49b46787"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfa9112eb8eebd10418be83f49b46787">MCUN1GPIO109</a>: 1</td></tr>
<tr class="separator:adfa9112eb8eebd10418be83f49b46787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae783fcf61ad5da979df2ed0d7ad6c32d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae783fcf61ad5da979df2ed0d7ad6c32d">MCUN1GPIO110</a>: 1</td></tr>
<tr class="separator:ae783fcf61ad5da979df2ed0d7ad6c32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257c768aea5d1173e05e0cae62bbbcb9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a257c768aea5d1173e05e0cae62bbbcb9">MCUN1GPIO111</a>: 1</td></tr>
<tr class="separator:a257c768aea5d1173e05e0cae62bbbcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6e61ceb3b54c450762eeac4ef99a8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc6e61ceb3b54c450762eeac4ef99a8c">MCUN1GPIO112</a>: 1</td></tr>
<tr class="separator:adc6e61ceb3b54c450762eeac4ef99a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a548ce9196e078bf496bf0b12081cfa43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a548ce9196e078bf496bf0b12081cfa43">MCUN1GPIO113</a>: 1</td></tr>
<tr class="separator:a548ce9196e078bf496bf0b12081cfa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72d95787bd726fb079d9d3a6d099d14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae72d95787bd726fb079d9d3a6d099d14">MCUN1GPIO114</a>: 1</td></tr>
<tr class="separator:ae72d95787bd726fb079d9d3a6d099d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3feb4ccc19690327dea34b7a1759bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca3feb4ccc19690327dea34b7a1759bd">MCUN1GPIO115</a>: 1</td></tr>
<tr class="separator:aca3feb4ccc19690327dea34b7a1759bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25ba32293c08ba4995c3c34942c1f07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af25ba32293c08ba4995c3c34942c1f07">MCUN1GPIO116</a>: 1</td></tr>
<tr class="separator:af25ba32293c08ba4995c3c34942c1f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7abe680248d3e855eed452c8c7bdd4a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af7abe680248d3e855eed452c8c7bdd4a">MCUN1GPIO117</a>: 1</td></tr>
<tr class="separator:af7abe680248d3e855eed452c8c7bdd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77bacea3d25fbd9f148dcadaa74f9af"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad77bacea3d25fbd9f148dcadaa74f9af">MCUN1GPIO118</a>: 1</td></tr>
<tr class="separator:ad77bacea3d25fbd9f148dcadaa74f9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6f4590c05e0b0b453498b084a72541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb6f4590c05e0b0b453498b084a72541">MCUN1GPIO119</a>: 1</td></tr>
<tr class="separator:adb6f4590c05e0b0b453498b084a72541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09981ba047f86af5dd63746fdb0d86a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09981ba047f86af5dd63746fdb0d86a1">MCUN1GPIO120</a>: 1</td></tr>
<tr class="separator:a09981ba047f86af5dd63746fdb0d86a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8024354707d83d656d4c7d7fb4b086"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac8024354707d83d656d4c7d7fb4b086">MCUN1GPIO121</a>: 1</td></tr>
<tr class="separator:aac8024354707d83d656d4c7d7fb4b086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96000bea710155bc30216634f487fb76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a96000bea710155bc30216634f487fb76">MCUN1GPIO122</a>: 1</td></tr>
<tr class="separator:a96000bea710155bc30216634f487fb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8cf29771c2c94718897cc1aea31e86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8c8cf29771c2c94718897cc1aea31e86">MCUN1GPIO123</a>: 1</td></tr>
<tr class="separator:a8c8cf29771c2c94718897cc1aea31e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af705b070c6fe4e0420595acbfc67d9fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af705b070c6fe4e0420595acbfc67d9fd">MCUN1GPIO124</a>: 1</td></tr>
<tr class="separator:af705b070c6fe4e0420595acbfc67d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a565af7acc19cc71b3e46ec205a7d48"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a565af7acc19cc71b3e46ec205a7d48">MCUN1GPIO125</a>: 1</td></tr>
<tr class="separator:a8a565af7acc19cc71b3e46ec205a7d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab36d54fa952b1c388f286d73d093ee9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aab36d54fa952b1c388f286d73d093ee9">MCUN1GPIO126</a>: 1</td></tr>
<tr class="separator:aab36d54fa952b1c388f286d73d093ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bdd8baacf881417c8526233bfc8f030"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5bdd8baacf881417c8526233bfc8f030">MCUN1GPIO127</a>: 1</td></tr>
<tr class="separator:a5bdd8baacf881417c8526233bfc8f030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9659759bb5ffdb71c46c9509dc9f83f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab9659759bb5ffdb71c46c9509dc9f83f">MCUN1INT3SET_b</a></td></tr>
<tr class="separator:ab9659759bb5ffdb71c46c9509dc9f83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76283b1234858dd692588f09d65fc9d3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a76283b1234858dd692588f09d65fc9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580879eacd02afdbfd039fcaf0d93419"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a023029045ae64c21de9e398924c36693"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a023029045ae64c21de9e398924c36693">DSP0N0INT0EN</a></td></tr>
<tr class="separator:a023029045ae64c21de9e398924c36693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37d35a6e05bb6504378104c886a57ba"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a18527530ca71549453d177fd8e769a63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18527530ca71549453d177fd8e769a63">DSP0N0GPIO0</a>: 1</td></tr>
<tr class="separator:a18527530ca71549453d177fd8e769a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa973304369f98ca9d486ade4bf4d1b02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa973304369f98ca9d486ade4bf4d1b02">DSP0N0GPIO1</a>: 1</td></tr>
<tr class="separator:aa973304369f98ca9d486ade4bf4d1b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4f430a101d91dadc0500a76340f380"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4d4f430a101d91dadc0500a76340f380">DSP0N0GPIO2</a>: 1</td></tr>
<tr class="separator:a4d4f430a101d91dadc0500a76340f380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bba4b39160d5cf32a29a223d56f2b1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3bba4b39160d5cf32a29a223d56f2b1b">DSP0N0GPIO3</a>: 1</td></tr>
<tr class="separator:a3bba4b39160d5cf32a29a223d56f2b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112d0ad52451d891c286db0e03f3d1ac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a112d0ad52451d891c286db0e03f3d1ac">DSP0N0GPIO4</a>: 1</td></tr>
<tr class="separator:a112d0ad52451d891c286db0e03f3d1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b8ef01002c39ffdd2c3628cb2c5264"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a76b8ef01002c39ffdd2c3628cb2c5264">DSP0N0GPIO5</a>: 1</td></tr>
<tr class="separator:a76b8ef01002c39ffdd2c3628cb2c5264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51832e5728390604c8011d1c8e9fab42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a51832e5728390604c8011d1c8e9fab42">DSP0N0GPIO6</a>: 1</td></tr>
<tr class="separator:a51832e5728390604c8011d1c8e9fab42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c7386fd8b7572e1fb9404204765f15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab2c7386fd8b7572e1fb9404204765f15">DSP0N0GPIO7</a>: 1</td></tr>
<tr class="separator:ab2c7386fd8b7572e1fb9404204765f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b570e17c944b667d37179ba7cc5c61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09b570e17c944b667d37179ba7cc5c61">DSP0N0GPIO8</a>: 1</td></tr>
<tr class="separator:a09b570e17c944b667d37179ba7cc5c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e0fc0481994acdcda18a00bac1901e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a16e0fc0481994acdcda18a00bac1901e">DSP0N0GPIO9</a>: 1</td></tr>
<tr class="separator:a16e0fc0481994acdcda18a00bac1901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fce8be9bb32064aadba5ad7f481fa38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2fce8be9bb32064aadba5ad7f481fa38">DSP0N0GPIO10</a>: 1</td></tr>
<tr class="separator:a2fce8be9bb32064aadba5ad7f481fa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf02759c6fec6994f1075c5364a767a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6cf02759c6fec6994f1075c5364a767a">DSP0N0GPIO11</a>: 1</td></tr>
<tr class="separator:a6cf02759c6fec6994f1075c5364a767a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e51903a907264e83bb780238ea8d36f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e51903a907264e83bb780238ea8d36f">DSP0N0GPIO12</a>: 1</td></tr>
<tr class="separator:a9e51903a907264e83bb780238ea8d36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa25652062bb24117865e2a0934cd9d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afa25652062bb24117865e2a0934cd9d5">DSP0N0GPIO13</a>: 1</td></tr>
<tr class="separator:afa25652062bb24117865e2a0934cd9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ffde05971a851842ad7a2166f22d0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26ffde05971a851842ad7a2166f22d0b">DSP0N0GPIO14</a>: 1</td></tr>
<tr class="separator:a26ffde05971a851842ad7a2166f22d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30fe7d257e03b61982459b99d9a72e6c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a30fe7d257e03b61982459b99d9a72e6c">DSP0N0GPIO15</a>: 1</td></tr>
<tr class="separator:a30fe7d257e03b61982459b99d9a72e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529896ef76e0728929604db810a08050"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a529896ef76e0728929604db810a08050">DSP0N0GPIO16</a>: 1</td></tr>
<tr class="separator:a529896ef76e0728929604db810a08050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49524352bbc58531887012d1891e850a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49524352bbc58531887012d1891e850a">DSP0N0GPIO17</a>: 1</td></tr>
<tr class="separator:a49524352bbc58531887012d1891e850a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9e49299928f865f96fe34c01a2a18b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f9e49299928f865f96fe34c01a2a18b">DSP0N0GPIO18</a>: 1</td></tr>
<tr class="separator:a1f9e49299928f865f96fe34c01a2a18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090063ec4230ea0fc47c38cfadab7925"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a090063ec4230ea0fc47c38cfadab7925">DSP0N0GPIO19</a>: 1</td></tr>
<tr class="separator:a090063ec4230ea0fc47c38cfadab7925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace13f43510f05b94e6e91dab9a5aca5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace13f43510f05b94e6e91dab9a5aca5d">DSP0N0GPIO20</a>: 1</td></tr>
<tr class="separator:ace13f43510f05b94e6e91dab9a5aca5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f089d750b411522f248f40b665a169d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f089d750b411522f248f40b665a169d">DSP0N0GPIO21</a>: 1</td></tr>
<tr class="separator:a6f089d750b411522f248f40b665a169d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b7d8ac1167d2ba7a6f03964f70ca6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab1b7d8ac1167d2ba7a6f03964f70ca6d">DSP0N0GPIO22</a>: 1</td></tr>
<tr class="separator:ab1b7d8ac1167d2ba7a6f03964f70ca6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d040db59a27b4d701e0858430d841a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1d040db59a27b4d701e0858430d841a1">DSP0N0GPIO23</a>: 1</td></tr>
<tr class="separator:a1d040db59a27b4d701e0858430d841a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c21146e728848a6238197e5d1849ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad9c21146e728848a6238197e5d1849ea">DSP0N0GPIO24</a>: 1</td></tr>
<tr class="separator:ad9c21146e728848a6238197e5d1849ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c3de1a087f702b898412189391efd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2c3de1a087f702b898412189391efd0">DSP0N0GPIO25</a>: 1</td></tr>
<tr class="separator:ac2c3de1a087f702b898412189391efd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066b96f145d21443341f6e9a0560a572"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a066b96f145d21443341f6e9a0560a572">DSP0N0GPIO26</a>: 1</td></tr>
<tr class="separator:a066b96f145d21443341f6e9a0560a572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8cd0805489179a39a3ebdaad9a2f90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac8cd0805489179a39a3ebdaad9a2f90">DSP0N0GPIO27</a>: 1</td></tr>
<tr class="separator:aac8cd0805489179a39a3ebdaad9a2f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114638ee2ad0f99665b33a283a51d533"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a114638ee2ad0f99665b33a283a51d533">DSP0N0GPIO28</a>: 1</td></tr>
<tr class="separator:a114638ee2ad0f99665b33a283a51d533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1695bc52950a52d94201c670d6528b5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae1695bc52950a52d94201c670d6528b5">DSP0N0GPIO29</a>: 1</td></tr>
<tr class="separator:ae1695bc52950a52d94201c670d6528b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bb71c01a54e419d34155a76e9d98e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0bb71c01a54e419d34155a76e9d98e0">DSP0N0GPIO30</a>: 1</td></tr>
<tr class="separator:ab0bb71c01a54e419d34155a76e9d98e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0ac3cd75c30cae45f7a3d777a79d50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e0ac3cd75c30cae45f7a3d777a79d50">DSP0N0GPIO31</a>: 1</td></tr>
<tr class="separator:a2e0ac3cd75c30cae45f7a3d777a79d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37d35a6e05bb6504378104c886a57ba"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac37d35a6e05bb6504378104c886a57ba">DSP0N0INT0EN_b</a></td></tr>
<tr class="separator:ac37d35a6e05bb6504378104c886a57ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580879eacd02afdbfd039fcaf0d93419"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a580879eacd02afdbfd039fcaf0d93419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e329a3c348aa8a947e3d3c7dd70285"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abfd1b996c72c96481e152b80fe9fea71"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abfd1b996c72c96481e152b80fe9fea71">DSP0N0INT0STAT</a></td></tr>
<tr class="separator:abfd1b996c72c96481e152b80fe9fea71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b3b69b47f51c3ccb2338bfd11cea96"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a18527530ca71549453d177fd8e769a63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18527530ca71549453d177fd8e769a63">DSP0N0GPIO0</a>: 1</td></tr>
<tr class="separator:a18527530ca71549453d177fd8e769a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa973304369f98ca9d486ade4bf4d1b02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa973304369f98ca9d486ade4bf4d1b02">DSP0N0GPIO1</a>: 1</td></tr>
<tr class="separator:aa973304369f98ca9d486ade4bf4d1b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4f430a101d91dadc0500a76340f380"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4d4f430a101d91dadc0500a76340f380">DSP0N0GPIO2</a>: 1</td></tr>
<tr class="separator:a4d4f430a101d91dadc0500a76340f380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bba4b39160d5cf32a29a223d56f2b1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3bba4b39160d5cf32a29a223d56f2b1b">DSP0N0GPIO3</a>: 1</td></tr>
<tr class="separator:a3bba4b39160d5cf32a29a223d56f2b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112d0ad52451d891c286db0e03f3d1ac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a112d0ad52451d891c286db0e03f3d1ac">DSP0N0GPIO4</a>: 1</td></tr>
<tr class="separator:a112d0ad52451d891c286db0e03f3d1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b8ef01002c39ffdd2c3628cb2c5264"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a76b8ef01002c39ffdd2c3628cb2c5264">DSP0N0GPIO5</a>: 1</td></tr>
<tr class="separator:a76b8ef01002c39ffdd2c3628cb2c5264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51832e5728390604c8011d1c8e9fab42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a51832e5728390604c8011d1c8e9fab42">DSP0N0GPIO6</a>: 1</td></tr>
<tr class="separator:a51832e5728390604c8011d1c8e9fab42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c7386fd8b7572e1fb9404204765f15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab2c7386fd8b7572e1fb9404204765f15">DSP0N0GPIO7</a>: 1</td></tr>
<tr class="separator:ab2c7386fd8b7572e1fb9404204765f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b570e17c944b667d37179ba7cc5c61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09b570e17c944b667d37179ba7cc5c61">DSP0N0GPIO8</a>: 1</td></tr>
<tr class="separator:a09b570e17c944b667d37179ba7cc5c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e0fc0481994acdcda18a00bac1901e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a16e0fc0481994acdcda18a00bac1901e">DSP0N0GPIO9</a>: 1</td></tr>
<tr class="separator:a16e0fc0481994acdcda18a00bac1901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fce8be9bb32064aadba5ad7f481fa38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2fce8be9bb32064aadba5ad7f481fa38">DSP0N0GPIO10</a>: 1</td></tr>
<tr class="separator:a2fce8be9bb32064aadba5ad7f481fa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf02759c6fec6994f1075c5364a767a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6cf02759c6fec6994f1075c5364a767a">DSP0N0GPIO11</a>: 1</td></tr>
<tr class="separator:a6cf02759c6fec6994f1075c5364a767a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e51903a907264e83bb780238ea8d36f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e51903a907264e83bb780238ea8d36f">DSP0N0GPIO12</a>: 1</td></tr>
<tr class="separator:a9e51903a907264e83bb780238ea8d36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa25652062bb24117865e2a0934cd9d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afa25652062bb24117865e2a0934cd9d5">DSP0N0GPIO13</a>: 1</td></tr>
<tr class="separator:afa25652062bb24117865e2a0934cd9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ffde05971a851842ad7a2166f22d0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26ffde05971a851842ad7a2166f22d0b">DSP0N0GPIO14</a>: 1</td></tr>
<tr class="separator:a26ffde05971a851842ad7a2166f22d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30fe7d257e03b61982459b99d9a72e6c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a30fe7d257e03b61982459b99d9a72e6c">DSP0N0GPIO15</a>: 1</td></tr>
<tr class="separator:a30fe7d257e03b61982459b99d9a72e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529896ef76e0728929604db810a08050"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a529896ef76e0728929604db810a08050">DSP0N0GPIO16</a>: 1</td></tr>
<tr class="separator:a529896ef76e0728929604db810a08050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49524352bbc58531887012d1891e850a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49524352bbc58531887012d1891e850a">DSP0N0GPIO17</a>: 1</td></tr>
<tr class="separator:a49524352bbc58531887012d1891e850a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9e49299928f865f96fe34c01a2a18b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f9e49299928f865f96fe34c01a2a18b">DSP0N0GPIO18</a>: 1</td></tr>
<tr class="separator:a1f9e49299928f865f96fe34c01a2a18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090063ec4230ea0fc47c38cfadab7925"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a090063ec4230ea0fc47c38cfadab7925">DSP0N0GPIO19</a>: 1</td></tr>
<tr class="separator:a090063ec4230ea0fc47c38cfadab7925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace13f43510f05b94e6e91dab9a5aca5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace13f43510f05b94e6e91dab9a5aca5d">DSP0N0GPIO20</a>: 1</td></tr>
<tr class="separator:ace13f43510f05b94e6e91dab9a5aca5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f089d750b411522f248f40b665a169d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f089d750b411522f248f40b665a169d">DSP0N0GPIO21</a>: 1</td></tr>
<tr class="separator:a6f089d750b411522f248f40b665a169d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b7d8ac1167d2ba7a6f03964f70ca6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab1b7d8ac1167d2ba7a6f03964f70ca6d">DSP0N0GPIO22</a>: 1</td></tr>
<tr class="separator:ab1b7d8ac1167d2ba7a6f03964f70ca6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d040db59a27b4d701e0858430d841a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1d040db59a27b4d701e0858430d841a1">DSP0N0GPIO23</a>: 1</td></tr>
<tr class="separator:a1d040db59a27b4d701e0858430d841a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c21146e728848a6238197e5d1849ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad9c21146e728848a6238197e5d1849ea">DSP0N0GPIO24</a>: 1</td></tr>
<tr class="separator:ad9c21146e728848a6238197e5d1849ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c3de1a087f702b898412189391efd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2c3de1a087f702b898412189391efd0">DSP0N0GPIO25</a>: 1</td></tr>
<tr class="separator:ac2c3de1a087f702b898412189391efd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066b96f145d21443341f6e9a0560a572"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a066b96f145d21443341f6e9a0560a572">DSP0N0GPIO26</a>: 1</td></tr>
<tr class="separator:a066b96f145d21443341f6e9a0560a572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8cd0805489179a39a3ebdaad9a2f90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac8cd0805489179a39a3ebdaad9a2f90">DSP0N0GPIO27</a>: 1</td></tr>
<tr class="separator:aac8cd0805489179a39a3ebdaad9a2f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114638ee2ad0f99665b33a283a51d533"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a114638ee2ad0f99665b33a283a51d533">DSP0N0GPIO28</a>: 1</td></tr>
<tr class="separator:a114638ee2ad0f99665b33a283a51d533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1695bc52950a52d94201c670d6528b5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae1695bc52950a52d94201c670d6528b5">DSP0N0GPIO29</a>: 1</td></tr>
<tr class="separator:ae1695bc52950a52d94201c670d6528b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bb71c01a54e419d34155a76e9d98e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0bb71c01a54e419d34155a76e9d98e0">DSP0N0GPIO30</a>: 1</td></tr>
<tr class="separator:ab0bb71c01a54e419d34155a76e9d98e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0ac3cd75c30cae45f7a3d777a79d50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e0ac3cd75c30cae45f7a3d777a79d50">DSP0N0GPIO31</a>: 1</td></tr>
<tr class="separator:a2e0ac3cd75c30cae45f7a3d777a79d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b3b69b47f51c3ccb2338bfd11cea96"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97b3b69b47f51c3ccb2338bfd11cea96">DSP0N0INT0STAT_b</a></td></tr>
<tr class="separator:a97b3b69b47f51c3ccb2338bfd11cea96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e329a3c348aa8a947e3d3c7dd70285"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a71e329a3c348aa8a947e3d3c7dd70285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d35ec1ad4770dedb67645fddb18dd6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab9f13e8f84692cee9bac3637bb0996a2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab9f13e8f84692cee9bac3637bb0996a2">DSP0N0INT0CLR</a></td></tr>
<tr class="separator:ab9f13e8f84692cee9bac3637bb0996a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669d59c68918ccf29bd80efe27e5d7fa"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a18527530ca71549453d177fd8e769a63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18527530ca71549453d177fd8e769a63">DSP0N0GPIO0</a>: 1</td></tr>
<tr class="separator:a18527530ca71549453d177fd8e769a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa973304369f98ca9d486ade4bf4d1b02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa973304369f98ca9d486ade4bf4d1b02">DSP0N0GPIO1</a>: 1</td></tr>
<tr class="separator:aa973304369f98ca9d486ade4bf4d1b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4f430a101d91dadc0500a76340f380"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4d4f430a101d91dadc0500a76340f380">DSP0N0GPIO2</a>: 1</td></tr>
<tr class="separator:a4d4f430a101d91dadc0500a76340f380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bba4b39160d5cf32a29a223d56f2b1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3bba4b39160d5cf32a29a223d56f2b1b">DSP0N0GPIO3</a>: 1</td></tr>
<tr class="separator:a3bba4b39160d5cf32a29a223d56f2b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112d0ad52451d891c286db0e03f3d1ac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a112d0ad52451d891c286db0e03f3d1ac">DSP0N0GPIO4</a>: 1</td></tr>
<tr class="separator:a112d0ad52451d891c286db0e03f3d1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b8ef01002c39ffdd2c3628cb2c5264"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a76b8ef01002c39ffdd2c3628cb2c5264">DSP0N0GPIO5</a>: 1</td></tr>
<tr class="separator:a76b8ef01002c39ffdd2c3628cb2c5264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51832e5728390604c8011d1c8e9fab42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a51832e5728390604c8011d1c8e9fab42">DSP0N0GPIO6</a>: 1</td></tr>
<tr class="separator:a51832e5728390604c8011d1c8e9fab42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c7386fd8b7572e1fb9404204765f15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab2c7386fd8b7572e1fb9404204765f15">DSP0N0GPIO7</a>: 1</td></tr>
<tr class="separator:ab2c7386fd8b7572e1fb9404204765f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b570e17c944b667d37179ba7cc5c61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09b570e17c944b667d37179ba7cc5c61">DSP0N0GPIO8</a>: 1</td></tr>
<tr class="separator:a09b570e17c944b667d37179ba7cc5c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e0fc0481994acdcda18a00bac1901e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a16e0fc0481994acdcda18a00bac1901e">DSP0N0GPIO9</a>: 1</td></tr>
<tr class="separator:a16e0fc0481994acdcda18a00bac1901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fce8be9bb32064aadba5ad7f481fa38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2fce8be9bb32064aadba5ad7f481fa38">DSP0N0GPIO10</a>: 1</td></tr>
<tr class="separator:a2fce8be9bb32064aadba5ad7f481fa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf02759c6fec6994f1075c5364a767a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6cf02759c6fec6994f1075c5364a767a">DSP0N0GPIO11</a>: 1</td></tr>
<tr class="separator:a6cf02759c6fec6994f1075c5364a767a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e51903a907264e83bb780238ea8d36f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e51903a907264e83bb780238ea8d36f">DSP0N0GPIO12</a>: 1</td></tr>
<tr class="separator:a9e51903a907264e83bb780238ea8d36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa25652062bb24117865e2a0934cd9d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afa25652062bb24117865e2a0934cd9d5">DSP0N0GPIO13</a>: 1</td></tr>
<tr class="separator:afa25652062bb24117865e2a0934cd9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ffde05971a851842ad7a2166f22d0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26ffde05971a851842ad7a2166f22d0b">DSP0N0GPIO14</a>: 1</td></tr>
<tr class="separator:a26ffde05971a851842ad7a2166f22d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30fe7d257e03b61982459b99d9a72e6c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a30fe7d257e03b61982459b99d9a72e6c">DSP0N0GPIO15</a>: 1</td></tr>
<tr class="separator:a30fe7d257e03b61982459b99d9a72e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529896ef76e0728929604db810a08050"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a529896ef76e0728929604db810a08050">DSP0N0GPIO16</a>: 1</td></tr>
<tr class="separator:a529896ef76e0728929604db810a08050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49524352bbc58531887012d1891e850a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49524352bbc58531887012d1891e850a">DSP0N0GPIO17</a>: 1</td></tr>
<tr class="separator:a49524352bbc58531887012d1891e850a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9e49299928f865f96fe34c01a2a18b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f9e49299928f865f96fe34c01a2a18b">DSP0N0GPIO18</a>: 1</td></tr>
<tr class="separator:a1f9e49299928f865f96fe34c01a2a18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090063ec4230ea0fc47c38cfadab7925"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a090063ec4230ea0fc47c38cfadab7925">DSP0N0GPIO19</a>: 1</td></tr>
<tr class="separator:a090063ec4230ea0fc47c38cfadab7925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace13f43510f05b94e6e91dab9a5aca5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace13f43510f05b94e6e91dab9a5aca5d">DSP0N0GPIO20</a>: 1</td></tr>
<tr class="separator:ace13f43510f05b94e6e91dab9a5aca5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f089d750b411522f248f40b665a169d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f089d750b411522f248f40b665a169d">DSP0N0GPIO21</a>: 1</td></tr>
<tr class="separator:a6f089d750b411522f248f40b665a169d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b7d8ac1167d2ba7a6f03964f70ca6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab1b7d8ac1167d2ba7a6f03964f70ca6d">DSP0N0GPIO22</a>: 1</td></tr>
<tr class="separator:ab1b7d8ac1167d2ba7a6f03964f70ca6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d040db59a27b4d701e0858430d841a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1d040db59a27b4d701e0858430d841a1">DSP0N0GPIO23</a>: 1</td></tr>
<tr class="separator:a1d040db59a27b4d701e0858430d841a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c21146e728848a6238197e5d1849ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad9c21146e728848a6238197e5d1849ea">DSP0N0GPIO24</a>: 1</td></tr>
<tr class="separator:ad9c21146e728848a6238197e5d1849ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c3de1a087f702b898412189391efd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2c3de1a087f702b898412189391efd0">DSP0N0GPIO25</a>: 1</td></tr>
<tr class="separator:ac2c3de1a087f702b898412189391efd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066b96f145d21443341f6e9a0560a572"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a066b96f145d21443341f6e9a0560a572">DSP0N0GPIO26</a>: 1</td></tr>
<tr class="separator:a066b96f145d21443341f6e9a0560a572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8cd0805489179a39a3ebdaad9a2f90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac8cd0805489179a39a3ebdaad9a2f90">DSP0N0GPIO27</a>: 1</td></tr>
<tr class="separator:aac8cd0805489179a39a3ebdaad9a2f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114638ee2ad0f99665b33a283a51d533"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a114638ee2ad0f99665b33a283a51d533">DSP0N0GPIO28</a>: 1</td></tr>
<tr class="separator:a114638ee2ad0f99665b33a283a51d533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1695bc52950a52d94201c670d6528b5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae1695bc52950a52d94201c670d6528b5">DSP0N0GPIO29</a>: 1</td></tr>
<tr class="separator:ae1695bc52950a52d94201c670d6528b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bb71c01a54e419d34155a76e9d98e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0bb71c01a54e419d34155a76e9d98e0">DSP0N0GPIO30</a>: 1</td></tr>
<tr class="separator:ab0bb71c01a54e419d34155a76e9d98e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0ac3cd75c30cae45f7a3d777a79d50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e0ac3cd75c30cae45f7a3d777a79d50">DSP0N0GPIO31</a>: 1</td></tr>
<tr class="separator:a2e0ac3cd75c30cae45f7a3d777a79d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669d59c68918ccf29bd80efe27e5d7fa"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a669d59c68918ccf29bd80efe27e5d7fa">DSP0N0INT0CLR_b</a></td></tr>
<tr class="separator:a669d59c68918ccf29bd80efe27e5d7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66d35ec1ad4770dedb67645fddb18dd6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a66d35ec1ad4770dedb67645fddb18dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95969dea1f04820e5e67910c9bd0a35"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0a45bf5986cce098e81261a3f32e0757"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0a45bf5986cce098e81261a3f32e0757">DSP0N0INT0SET</a></td></tr>
<tr class="separator:a0a45bf5986cce098e81261a3f32e0757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47285d51d13224baaf94e2a8998c2475"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a18527530ca71549453d177fd8e769a63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18527530ca71549453d177fd8e769a63">DSP0N0GPIO0</a>: 1</td></tr>
<tr class="separator:a18527530ca71549453d177fd8e769a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa973304369f98ca9d486ade4bf4d1b02"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa973304369f98ca9d486ade4bf4d1b02">DSP0N0GPIO1</a>: 1</td></tr>
<tr class="separator:aa973304369f98ca9d486ade4bf4d1b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4f430a101d91dadc0500a76340f380"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4d4f430a101d91dadc0500a76340f380">DSP0N0GPIO2</a>: 1</td></tr>
<tr class="separator:a4d4f430a101d91dadc0500a76340f380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bba4b39160d5cf32a29a223d56f2b1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3bba4b39160d5cf32a29a223d56f2b1b">DSP0N0GPIO3</a>: 1</td></tr>
<tr class="separator:a3bba4b39160d5cf32a29a223d56f2b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112d0ad52451d891c286db0e03f3d1ac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a112d0ad52451d891c286db0e03f3d1ac">DSP0N0GPIO4</a>: 1</td></tr>
<tr class="separator:a112d0ad52451d891c286db0e03f3d1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b8ef01002c39ffdd2c3628cb2c5264"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a76b8ef01002c39ffdd2c3628cb2c5264">DSP0N0GPIO5</a>: 1</td></tr>
<tr class="separator:a76b8ef01002c39ffdd2c3628cb2c5264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51832e5728390604c8011d1c8e9fab42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a51832e5728390604c8011d1c8e9fab42">DSP0N0GPIO6</a>: 1</td></tr>
<tr class="separator:a51832e5728390604c8011d1c8e9fab42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c7386fd8b7572e1fb9404204765f15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab2c7386fd8b7572e1fb9404204765f15">DSP0N0GPIO7</a>: 1</td></tr>
<tr class="separator:ab2c7386fd8b7572e1fb9404204765f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b570e17c944b667d37179ba7cc5c61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09b570e17c944b667d37179ba7cc5c61">DSP0N0GPIO8</a>: 1</td></tr>
<tr class="separator:a09b570e17c944b667d37179ba7cc5c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e0fc0481994acdcda18a00bac1901e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a16e0fc0481994acdcda18a00bac1901e">DSP0N0GPIO9</a>: 1</td></tr>
<tr class="separator:a16e0fc0481994acdcda18a00bac1901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fce8be9bb32064aadba5ad7f481fa38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2fce8be9bb32064aadba5ad7f481fa38">DSP0N0GPIO10</a>: 1</td></tr>
<tr class="separator:a2fce8be9bb32064aadba5ad7f481fa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf02759c6fec6994f1075c5364a767a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6cf02759c6fec6994f1075c5364a767a">DSP0N0GPIO11</a>: 1</td></tr>
<tr class="separator:a6cf02759c6fec6994f1075c5364a767a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e51903a907264e83bb780238ea8d36f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9e51903a907264e83bb780238ea8d36f">DSP0N0GPIO12</a>: 1</td></tr>
<tr class="separator:a9e51903a907264e83bb780238ea8d36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa25652062bb24117865e2a0934cd9d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afa25652062bb24117865e2a0934cd9d5">DSP0N0GPIO13</a>: 1</td></tr>
<tr class="separator:afa25652062bb24117865e2a0934cd9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ffde05971a851842ad7a2166f22d0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26ffde05971a851842ad7a2166f22d0b">DSP0N0GPIO14</a>: 1</td></tr>
<tr class="separator:a26ffde05971a851842ad7a2166f22d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30fe7d257e03b61982459b99d9a72e6c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a30fe7d257e03b61982459b99d9a72e6c">DSP0N0GPIO15</a>: 1</td></tr>
<tr class="separator:a30fe7d257e03b61982459b99d9a72e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529896ef76e0728929604db810a08050"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a529896ef76e0728929604db810a08050">DSP0N0GPIO16</a>: 1</td></tr>
<tr class="separator:a529896ef76e0728929604db810a08050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49524352bbc58531887012d1891e850a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49524352bbc58531887012d1891e850a">DSP0N0GPIO17</a>: 1</td></tr>
<tr class="separator:a49524352bbc58531887012d1891e850a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9e49299928f865f96fe34c01a2a18b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f9e49299928f865f96fe34c01a2a18b">DSP0N0GPIO18</a>: 1</td></tr>
<tr class="separator:a1f9e49299928f865f96fe34c01a2a18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090063ec4230ea0fc47c38cfadab7925"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a090063ec4230ea0fc47c38cfadab7925">DSP0N0GPIO19</a>: 1</td></tr>
<tr class="separator:a090063ec4230ea0fc47c38cfadab7925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace13f43510f05b94e6e91dab9a5aca5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ace13f43510f05b94e6e91dab9a5aca5d">DSP0N0GPIO20</a>: 1</td></tr>
<tr class="separator:ace13f43510f05b94e6e91dab9a5aca5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f089d750b411522f248f40b665a169d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f089d750b411522f248f40b665a169d">DSP0N0GPIO21</a>: 1</td></tr>
<tr class="separator:a6f089d750b411522f248f40b665a169d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b7d8ac1167d2ba7a6f03964f70ca6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab1b7d8ac1167d2ba7a6f03964f70ca6d">DSP0N0GPIO22</a>: 1</td></tr>
<tr class="separator:ab1b7d8ac1167d2ba7a6f03964f70ca6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d040db59a27b4d701e0858430d841a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1d040db59a27b4d701e0858430d841a1">DSP0N0GPIO23</a>: 1</td></tr>
<tr class="separator:a1d040db59a27b4d701e0858430d841a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c21146e728848a6238197e5d1849ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad9c21146e728848a6238197e5d1849ea">DSP0N0GPIO24</a>: 1</td></tr>
<tr class="separator:ad9c21146e728848a6238197e5d1849ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c3de1a087f702b898412189391efd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac2c3de1a087f702b898412189391efd0">DSP0N0GPIO25</a>: 1</td></tr>
<tr class="separator:ac2c3de1a087f702b898412189391efd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066b96f145d21443341f6e9a0560a572"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a066b96f145d21443341f6e9a0560a572">DSP0N0GPIO26</a>: 1</td></tr>
<tr class="separator:a066b96f145d21443341f6e9a0560a572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8cd0805489179a39a3ebdaad9a2f90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aac8cd0805489179a39a3ebdaad9a2f90">DSP0N0GPIO27</a>: 1</td></tr>
<tr class="separator:aac8cd0805489179a39a3ebdaad9a2f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114638ee2ad0f99665b33a283a51d533"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a114638ee2ad0f99665b33a283a51d533">DSP0N0GPIO28</a>: 1</td></tr>
<tr class="separator:a114638ee2ad0f99665b33a283a51d533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1695bc52950a52d94201c670d6528b5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae1695bc52950a52d94201c670d6528b5">DSP0N0GPIO29</a>: 1</td></tr>
<tr class="separator:ae1695bc52950a52d94201c670d6528b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bb71c01a54e419d34155a76e9d98e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab0bb71c01a54e419d34155a76e9d98e0">DSP0N0GPIO30</a>: 1</td></tr>
<tr class="separator:ab0bb71c01a54e419d34155a76e9d98e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0ac3cd75c30cae45f7a3d777a79d50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e0ac3cd75c30cae45f7a3d777a79d50">DSP0N0GPIO31</a>: 1</td></tr>
<tr class="separator:a2e0ac3cd75c30cae45f7a3d777a79d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47285d51d13224baaf94e2a8998c2475"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47285d51d13224baaf94e2a8998c2475">DSP0N0INT0SET_b</a></td></tr>
<tr class="separator:a47285d51d13224baaf94e2a8998c2475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95969dea1f04820e5e67910c9bd0a35"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab95969dea1f04820e5e67910c9bd0a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be6d7f5cee8be37a26012e434b76ac1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a24d1e90ca9f811de4e44d5d3c7aa40b0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a24d1e90ca9f811de4e44d5d3c7aa40b0">DSP0N0INT1EN</a></td></tr>
<tr class="separator:a24d1e90ca9f811de4e44d5d3c7aa40b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cdccc3fd2a16467f80e90b1d5adcda"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6561e8f99f3b8df73c2322057b0cb255"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6561e8f99f3b8df73c2322057b0cb255">DSP0N0GPIO32</a>: 1</td></tr>
<tr class="separator:a6561e8f99f3b8df73c2322057b0cb255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc4d6fe08737dc41f2eb9337f76ff38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6fc4d6fe08737dc41f2eb9337f76ff38">DSP0N0GPIO33</a>: 1</td></tr>
<tr class="separator:a6fc4d6fe08737dc41f2eb9337f76ff38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3477e282a6c78fa540df5a8fe60f5fd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3477e282a6c78fa540df5a8fe60f5fd9">DSP0N0GPIO34</a>: 1</td></tr>
<tr class="separator:a3477e282a6c78fa540df5a8fe60f5fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d5a9a51d969e56e8547e00aeb724aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae5d5a9a51d969e56e8547e00aeb724aa">DSP0N0GPIO35</a>: 1</td></tr>
<tr class="separator:ae5d5a9a51d969e56e8547e00aeb724aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5a06a209ace809c186a9ec93730bf6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a5a06a209ace809c186a9ec93730bf6">DSP0N0GPIO36</a>: 1</td></tr>
<tr class="separator:a6a5a06a209ace809c186a9ec93730bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb92086fe3cf8d18fc2dc0a29ffb745"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaeb92086fe3cf8d18fc2dc0a29ffb745">DSP0N0GPIO37</a>: 1</td></tr>
<tr class="separator:aaeb92086fe3cf8d18fc2dc0a29ffb745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d43eb59a1717f63c0734ccf7fa430de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2d43eb59a1717f63c0734ccf7fa430de">DSP0N0GPIO38</a>: 1</td></tr>
<tr class="separator:a2d43eb59a1717f63c0734ccf7fa430de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1ad7d9701373b3e787e0489b1adae0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5c1ad7d9701373b3e787e0489b1adae0">DSP0N0GPIO39</a>: 1</td></tr>
<tr class="separator:a5c1ad7d9701373b3e787e0489b1adae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ea51926751c06113eb4b58ae22c97a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad3ea51926751c06113eb4b58ae22c97a">DSP0N0GPIO40</a>: 1</td></tr>
<tr class="separator:ad3ea51926751c06113eb4b58ae22c97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ae2698eccaf8669ab431a7c3d3e4b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86ae2698eccaf8669ab431a7c3d3e4b7">DSP0N0GPIO41</a>: 1</td></tr>
<tr class="separator:a86ae2698eccaf8669ab431a7c3d3e4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dc079b059513bec052ae6e80c2e660"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61dc079b059513bec052ae6e80c2e660">DSP0N0GPIO42</a>: 1</td></tr>
<tr class="separator:a61dc079b059513bec052ae6e80c2e660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08377201fa55c28dbe2de4df7dcd5faa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08377201fa55c28dbe2de4df7dcd5faa">DSP0N0GPIO43</a>: 1</td></tr>
<tr class="separator:a08377201fa55c28dbe2de4df7dcd5faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e51f71e308506db2d36b0dad9961089"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e51f71e308506db2d36b0dad9961089">DSP0N0GPIO44</a>: 1</td></tr>
<tr class="separator:a0e51f71e308506db2d36b0dad9961089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c630cc554a536b8681da2c98b34286f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c630cc554a536b8681da2c98b34286f">DSP0N0GPIO45</a>: 1</td></tr>
<tr class="separator:a6c630cc554a536b8681da2c98b34286f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf652167e8585f339c98b362e62cd47"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8cf652167e8585f339c98b362e62cd47">DSP0N0GPIO46</a>: 1</td></tr>
<tr class="separator:a8cf652167e8585f339c98b362e62cd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86045140f412bd8bcb7898a914d0c446"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86045140f412bd8bcb7898a914d0c446">DSP0N0GPIO47</a>: 1</td></tr>
<tr class="separator:a86045140f412bd8bcb7898a914d0c446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2fb574498e17bab5326fbbc890be3f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e2fb574498e17bab5326fbbc890be3f">DSP0N0GPIO48</a>: 1</td></tr>
<tr class="separator:a3e2fb574498e17bab5326fbbc890be3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64189d904397eac50efe0250645de18"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae64189d904397eac50efe0250645de18">DSP0N0GPIO49</a>: 1</td></tr>
<tr class="separator:ae64189d904397eac50efe0250645de18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb688e463b2e4da930f909839cd6a875"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb688e463b2e4da930f909839cd6a875">DSP0N0GPIO50</a>: 1</td></tr>
<tr class="separator:afb688e463b2e4da930f909839cd6a875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5563774355061558545b46dd896b211a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5563774355061558545b46dd896b211a">DSP0N0GPIO51</a>: 1</td></tr>
<tr class="separator:a5563774355061558545b46dd896b211a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c66189592cd0fe50733c18965161b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0c66189592cd0fe50733c18965161b7">DSP0N0GPIO52</a>: 1</td></tr>
<tr class="separator:ac0c66189592cd0fe50733c18965161b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c2c37df099b8951825530ef68183f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56c2c37df099b8951825530ef68183f4">DSP0N0GPIO53</a>: 1</td></tr>
<tr class="separator:a56c2c37df099b8951825530ef68183f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb98f79accb3640216b06c83ab95bc0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0bb98f79accb3640216b06c83ab95bc0">DSP0N0GPIO54</a>: 1</td></tr>
<tr class="separator:a0bb98f79accb3640216b06c83ab95bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e89a7f3e16fca068083d525683d107"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a80e89a7f3e16fca068083d525683d107">DSP0N0GPIO55</a>: 1</td></tr>
<tr class="separator:a80e89a7f3e16fca068083d525683d107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdf4a82e6b3c884a326d238d8e1d99e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bdf4a82e6b3c884a326d238d8e1d99e">DSP0N0GPIO56</a>: 1</td></tr>
<tr class="separator:a7bdf4a82e6b3c884a326d238d8e1d99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04a13e118e3fa11db53629d79035f41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad04a13e118e3fa11db53629d79035f41">DSP0N0GPIO57</a>: 1</td></tr>
<tr class="separator:ad04a13e118e3fa11db53629d79035f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc6cd4669ef15f565d48fd856c787a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abfc6cd4669ef15f565d48fd856c787a9">DSP0N0GPIO58</a>: 1</td></tr>
<tr class="separator:abfc6cd4669ef15f565d48fd856c787a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8587bbcb8de272eebaca3159a04323"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb8587bbcb8de272eebaca3159a04323">DSP0N0GPIO59</a>: 1</td></tr>
<tr class="separator:aeb8587bbcb8de272eebaca3159a04323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77fd598e20c787f3338b6d3691bcc23a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a77fd598e20c787f3338b6d3691bcc23a">DSP0N0GPIO60</a>: 1</td></tr>
<tr class="separator:a77fd598e20c787f3338b6d3691bcc23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb2e3cbb8b475534e18a26fc8d90a1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adbb2e3cbb8b475534e18a26fc8d90a1a">DSP0N0GPIO61</a>: 1</td></tr>
<tr class="separator:adbb2e3cbb8b475534e18a26fc8d90a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b23f1f486921483d8bd044e18fc78f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b23f1f486921483d8bd044e18fc78f1">DSP0N0GPIO62</a>: 1</td></tr>
<tr class="separator:a1b23f1f486921483d8bd044e18fc78f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ef1fdf85f9d788b42f534ca7dc336a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58ef1fdf85f9d788b42f534ca7dc336a">DSP0N0GPIO63</a>: 1</td></tr>
<tr class="separator:a58ef1fdf85f9d788b42f534ca7dc336a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cdccc3fd2a16467f80e90b1d5adcda"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a55cdccc3fd2a16467f80e90b1d5adcda">DSP0N0INT1EN_b</a></td></tr>
<tr class="separator:a55cdccc3fd2a16467f80e90b1d5adcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be6d7f5cee8be37a26012e434b76ac1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7be6d7f5cee8be37a26012e434b76ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90aabe064a495b64b19383b9d6a6e5eb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab1e18edc047100dc17c327231e91c2d4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab1e18edc047100dc17c327231e91c2d4">DSP0N0INT1STAT</a></td></tr>
<tr class="separator:ab1e18edc047100dc17c327231e91c2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7753469eb30f787d552946511754f995"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6561e8f99f3b8df73c2322057b0cb255"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6561e8f99f3b8df73c2322057b0cb255">DSP0N0GPIO32</a>: 1</td></tr>
<tr class="separator:a6561e8f99f3b8df73c2322057b0cb255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc4d6fe08737dc41f2eb9337f76ff38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6fc4d6fe08737dc41f2eb9337f76ff38">DSP0N0GPIO33</a>: 1</td></tr>
<tr class="separator:a6fc4d6fe08737dc41f2eb9337f76ff38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3477e282a6c78fa540df5a8fe60f5fd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3477e282a6c78fa540df5a8fe60f5fd9">DSP0N0GPIO34</a>: 1</td></tr>
<tr class="separator:a3477e282a6c78fa540df5a8fe60f5fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d5a9a51d969e56e8547e00aeb724aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae5d5a9a51d969e56e8547e00aeb724aa">DSP0N0GPIO35</a>: 1</td></tr>
<tr class="separator:ae5d5a9a51d969e56e8547e00aeb724aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5a06a209ace809c186a9ec93730bf6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a5a06a209ace809c186a9ec93730bf6">DSP0N0GPIO36</a>: 1</td></tr>
<tr class="separator:a6a5a06a209ace809c186a9ec93730bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb92086fe3cf8d18fc2dc0a29ffb745"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaeb92086fe3cf8d18fc2dc0a29ffb745">DSP0N0GPIO37</a>: 1</td></tr>
<tr class="separator:aaeb92086fe3cf8d18fc2dc0a29ffb745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d43eb59a1717f63c0734ccf7fa430de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2d43eb59a1717f63c0734ccf7fa430de">DSP0N0GPIO38</a>: 1</td></tr>
<tr class="separator:a2d43eb59a1717f63c0734ccf7fa430de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1ad7d9701373b3e787e0489b1adae0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5c1ad7d9701373b3e787e0489b1adae0">DSP0N0GPIO39</a>: 1</td></tr>
<tr class="separator:a5c1ad7d9701373b3e787e0489b1adae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ea51926751c06113eb4b58ae22c97a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad3ea51926751c06113eb4b58ae22c97a">DSP0N0GPIO40</a>: 1</td></tr>
<tr class="separator:ad3ea51926751c06113eb4b58ae22c97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ae2698eccaf8669ab431a7c3d3e4b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86ae2698eccaf8669ab431a7c3d3e4b7">DSP0N0GPIO41</a>: 1</td></tr>
<tr class="separator:a86ae2698eccaf8669ab431a7c3d3e4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dc079b059513bec052ae6e80c2e660"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61dc079b059513bec052ae6e80c2e660">DSP0N0GPIO42</a>: 1</td></tr>
<tr class="separator:a61dc079b059513bec052ae6e80c2e660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08377201fa55c28dbe2de4df7dcd5faa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08377201fa55c28dbe2de4df7dcd5faa">DSP0N0GPIO43</a>: 1</td></tr>
<tr class="separator:a08377201fa55c28dbe2de4df7dcd5faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e51f71e308506db2d36b0dad9961089"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e51f71e308506db2d36b0dad9961089">DSP0N0GPIO44</a>: 1</td></tr>
<tr class="separator:a0e51f71e308506db2d36b0dad9961089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c630cc554a536b8681da2c98b34286f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c630cc554a536b8681da2c98b34286f">DSP0N0GPIO45</a>: 1</td></tr>
<tr class="separator:a6c630cc554a536b8681da2c98b34286f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf652167e8585f339c98b362e62cd47"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8cf652167e8585f339c98b362e62cd47">DSP0N0GPIO46</a>: 1</td></tr>
<tr class="separator:a8cf652167e8585f339c98b362e62cd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86045140f412bd8bcb7898a914d0c446"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86045140f412bd8bcb7898a914d0c446">DSP0N0GPIO47</a>: 1</td></tr>
<tr class="separator:a86045140f412bd8bcb7898a914d0c446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2fb574498e17bab5326fbbc890be3f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e2fb574498e17bab5326fbbc890be3f">DSP0N0GPIO48</a>: 1</td></tr>
<tr class="separator:a3e2fb574498e17bab5326fbbc890be3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64189d904397eac50efe0250645de18"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae64189d904397eac50efe0250645de18">DSP0N0GPIO49</a>: 1</td></tr>
<tr class="separator:ae64189d904397eac50efe0250645de18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb688e463b2e4da930f909839cd6a875"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb688e463b2e4da930f909839cd6a875">DSP0N0GPIO50</a>: 1</td></tr>
<tr class="separator:afb688e463b2e4da930f909839cd6a875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5563774355061558545b46dd896b211a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5563774355061558545b46dd896b211a">DSP0N0GPIO51</a>: 1</td></tr>
<tr class="separator:a5563774355061558545b46dd896b211a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c66189592cd0fe50733c18965161b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0c66189592cd0fe50733c18965161b7">DSP0N0GPIO52</a>: 1</td></tr>
<tr class="separator:ac0c66189592cd0fe50733c18965161b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c2c37df099b8951825530ef68183f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56c2c37df099b8951825530ef68183f4">DSP0N0GPIO53</a>: 1</td></tr>
<tr class="separator:a56c2c37df099b8951825530ef68183f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb98f79accb3640216b06c83ab95bc0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0bb98f79accb3640216b06c83ab95bc0">DSP0N0GPIO54</a>: 1</td></tr>
<tr class="separator:a0bb98f79accb3640216b06c83ab95bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e89a7f3e16fca068083d525683d107"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a80e89a7f3e16fca068083d525683d107">DSP0N0GPIO55</a>: 1</td></tr>
<tr class="separator:a80e89a7f3e16fca068083d525683d107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdf4a82e6b3c884a326d238d8e1d99e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bdf4a82e6b3c884a326d238d8e1d99e">DSP0N0GPIO56</a>: 1</td></tr>
<tr class="separator:a7bdf4a82e6b3c884a326d238d8e1d99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04a13e118e3fa11db53629d79035f41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad04a13e118e3fa11db53629d79035f41">DSP0N0GPIO57</a>: 1</td></tr>
<tr class="separator:ad04a13e118e3fa11db53629d79035f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc6cd4669ef15f565d48fd856c787a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abfc6cd4669ef15f565d48fd856c787a9">DSP0N0GPIO58</a>: 1</td></tr>
<tr class="separator:abfc6cd4669ef15f565d48fd856c787a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8587bbcb8de272eebaca3159a04323"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb8587bbcb8de272eebaca3159a04323">DSP0N0GPIO59</a>: 1</td></tr>
<tr class="separator:aeb8587bbcb8de272eebaca3159a04323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77fd598e20c787f3338b6d3691bcc23a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a77fd598e20c787f3338b6d3691bcc23a">DSP0N0GPIO60</a>: 1</td></tr>
<tr class="separator:a77fd598e20c787f3338b6d3691bcc23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb2e3cbb8b475534e18a26fc8d90a1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adbb2e3cbb8b475534e18a26fc8d90a1a">DSP0N0GPIO61</a>: 1</td></tr>
<tr class="separator:adbb2e3cbb8b475534e18a26fc8d90a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b23f1f486921483d8bd044e18fc78f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b23f1f486921483d8bd044e18fc78f1">DSP0N0GPIO62</a>: 1</td></tr>
<tr class="separator:a1b23f1f486921483d8bd044e18fc78f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ef1fdf85f9d788b42f534ca7dc336a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58ef1fdf85f9d788b42f534ca7dc336a">DSP0N0GPIO63</a>: 1</td></tr>
<tr class="separator:a58ef1fdf85f9d788b42f534ca7dc336a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7753469eb30f787d552946511754f995"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7753469eb30f787d552946511754f995">DSP0N0INT1STAT_b</a></td></tr>
<tr class="separator:a7753469eb30f787d552946511754f995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90aabe064a495b64b19383b9d6a6e5eb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a90aabe064a495b64b19383b9d6a6e5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1332ce036a0bfdff99b5a386f95b4a6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:accb4e62d5c08358f44f441ef4e389c45"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#accb4e62d5c08358f44f441ef4e389c45">DSP0N0INT1CLR</a></td></tr>
<tr class="separator:accb4e62d5c08358f44f441ef4e389c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf124a462c1c28722987fb4f021254f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6561e8f99f3b8df73c2322057b0cb255"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6561e8f99f3b8df73c2322057b0cb255">DSP0N0GPIO32</a>: 1</td></tr>
<tr class="separator:a6561e8f99f3b8df73c2322057b0cb255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc4d6fe08737dc41f2eb9337f76ff38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6fc4d6fe08737dc41f2eb9337f76ff38">DSP0N0GPIO33</a>: 1</td></tr>
<tr class="separator:a6fc4d6fe08737dc41f2eb9337f76ff38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3477e282a6c78fa540df5a8fe60f5fd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3477e282a6c78fa540df5a8fe60f5fd9">DSP0N0GPIO34</a>: 1</td></tr>
<tr class="separator:a3477e282a6c78fa540df5a8fe60f5fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d5a9a51d969e56e8547e00aeb724aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae5d5a9a51d969e56e8547e00aeb724aa">DSP0N0GPIO35</a>: 1</td></tr>
<tr class="separator:ae5d5a9a51d969e56e8547e00aeb724aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5a06a209ace809c186a9ec93730bf6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a5a06a209ace809c186a9ec93730bf6">DSP0N0GPIO36</a>: 1</td></tr>
<tr class="separator:a6a5a06a209ace809c186a9ec93730bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb92086fe3cf8d18fc2dc0a29ffb745"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaeb92086fe3cf8d18fc2dc0a29ffb745">DSP0N0GPIO37</a>: 1</td></tr>
<tr class="separator:aaeb92086fe3cf8d18fc2dc0a29ffb745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d43eb59a1717f63c0734ccf7fa430de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2d43eb59a1717f63c0734ccf7fa430de">DSP0N0GPIO38</a>: 1</td></tr>
<tr class="separator:a2d43eb59a1717f63c0734ccf7fa430de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1ad7d9701373b3e787e0489b1adae0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5c1ad7d9701373b3e787e0489b1adae0">DSP0N0GPIO39</a>: 1</td></tr>
<tr class="separator:a5c1ad7d9701373b3e787e0489b1adae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ea51926751c06113eb4b58ae22c97a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad3ea51926751c06113eb4b58ae22c97a">DSP0N0GPIO40</a>: 1</td></tr>
<tr class="separator:ad3ea51926751c06113eb4b58ae22c97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ae2698eccaf8669ab431a7c3d3e4b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86ae2698eccaf8669ab431a7c3d3e4b7">DSP0N0GPIO41</a>: 1</td></tr>
<tr class="separator:a86ae2698eccaf8669ab431a7c3d3e4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dc079b059513bec052ae6e80c2e660"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61dc079b059513bec052ae6e80c2e660">DSP0N0GPIO42</a>: 1</td></tr>
<tr class="separator:a61dc079b059513bec052ae6e80c2e660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08377201fa55c28dbe2de4df7dcd5faa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08377201fa55c28dbe2de4df7dcd5faa">DSP0N0GPIO43</a>: 1</td></tr>
<tr class="separator:a08377201fa55c28dbe2de4df7dcd5faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e51f71e308506db2d36b0dad9961089"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e51f71e308506db2d36b0dad9961089">DSP0N0GPIO44</a>: 1</td></tr>
<tr class="separator:a0e51f71e308506db2d36b0dad9961089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c630cc554a536b8681da2c98b34286f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c630cc554a536b8681da2c98b34286f">DSP0N0GPIO45</a>: 1</td></tr>
<tr class="separator:a6c630cc554a536b8681da2c98b34286f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf652167e8585f339c98b362e62cd47"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8cf652167e8585f339c98b362e62cd47">DSP0N0GPIO46</a>: 1</td></tr>
<tr class="separator:a8cf652167e8585f339c98b362e62cd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86045140f412bd8bcb7898a914d0c446"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86045140f412bd8bcb7898a914d0c446">DSP0N0GPIO47</a>: 1</td></tr>
<tr class="separator:a86045140f412bd8bcb7898a914d0c446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2fb574498e17bab5326fbbc890be3f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e2fb574498e17bab5326fbbc890be3f">DSP0N0GPIO48</a>: 1</td></tr>
<tr class="separator:a3e2fb574498e17bab5326fbbc890be3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64189d904397eac50efe0250645de18"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae64189d904397eac50efe0250645de18">DSP0N0GPIO49</a>: 1</td></tr>
<tr class="separator:ae64189d904397eac50efe0250645de18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb688e463b2e4da930f909839cd6a875"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb688e463b2e4da930f909839cd6a875">DSP0N0GPIO50</a>: 1</td></tr>
<tr class="separator:afb688e463b2e4da930f909839cd6a875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5563774355061558545b46dd896b211a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5563774355061558545b46dd896b211a">DSP0N0GPIO51</a>: 1</td></tr>
<tr class="separator:a5563774355061558545b46dd896b211a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c66189592cd0fe50733c18965161b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0c66189592cd0fe50733c18965161b7">DSP0N0GPIO52</a>: 1</td></tr>
<tr class="separator:ac0c66189592cd0fe50733c18965161b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c2c37df099b8951825530ef68183f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56c2c37df099b8951825530ef68183f4">DSP0N0GPIO53</a>: 1</td></tr>
<tr class="separator:a56c2c37df099b8951825530ef68183f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb98f79accb3640216b06c83ab95bc0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0bb98f79accb3640216b06c83ab95bc0">DSP0N0GPIO54</a>: 1</td></tr>
<tr class="separator:a0bb98f79accb3640216b06c83ab95bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e89a7f3e16fca068083d525683d107"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a80e89a7f3e16fca068083d525683d107">DSP0N0GPIO55</a>: 1</td></tr>
<tr class="separator:a80e89a7f3e16fca068083d525683d107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdf4a82e6b3c884a326d238d8e1d99e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bdf4a82e6b3c884a326d238d8e1d99e">DSP0N0GPIO56</a>: 1</td></tr>
<tr class="separator:a7bdf4a82e6b3c884a326d238d8e1d99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04a13e118e3fa11db53629d79035f41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad04a13e118e3fa11db53629d79035f41">DSP0N0GPIO57</a>: 1</td></tr>
<tr class="separator:ad04a13e118e3fa11db53629d79035f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc6cd4669ef15f565d48fd856c787a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abfc6cd4669ef15f565d48fd856c787a9">DSP0N0GPIO58</a>: 1</td></tr>
<tr class="separator:abfc6cd4669ef15f565d48fd856c787a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8587bbcb8de272eebaca3159a04323"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb8587bbcb8de272eebaca3159a04323">DSP0N0GPIO59</a>: 1</td></tr>
<tr class="separator:aeb8587bbcb8de272eebaca3159a04323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77fd598e20c787f3338b6d3691bcc23a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a77fd598e20c787f3338b6d3691bcc23a">DSP0N0GPIO60</a>: 1</td></tr>
<tr class="separator:a77fd598e20c787f3338b6d3691bcc23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb2e3cbb8b475534e18a26fc8d90a1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adbb2e3cbb8b475534e18a26fc8d90a1a">DSP0N0GPIO61</a>: 1</td></tr>
<tr class="separator:adbb2e3cbb8b475534e18a26fc8d90a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b23f1f486921483d8bd044e18fc78f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b23f1f486921483d8bd044e18fc78f1">DSP0N0GPIO62</a>: 1</td></tr>
<tr class="separator:a1b23f1f486921483d8bd044e18fc78f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ef1fdf85f9d788b42f534ca7dc336a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58ef1fdf85f9d788b42f534ca7dc336a">DSP0N0GPIO63</a>: 1</td></tr>
<tr class="separator:a58ef1fdf85f9d788b42f534ca7dc336a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf124a462c1c28722987fb4f021254f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acdf124a462c1c28722987fb4f021254f">DSP0N0INT1CLR_b</a></td></tr>
<tr class="separator:acdf124a462c1c28722987fb4f021254f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1332ce036a0bfdff99b5a386f95b4a6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa1332ce036a0bfdff99b5a386f95b4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3574cec686555290d5f53b4411faad0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a523c8e1cb283685f658e28f4346b7049"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a523c8e1cb283685f658e28f4346b7049">DSP0N0INT1SET</a></td></tr>
<tr class="separator:a523c8e1cb283685f658e28f4346b7049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f1b848809ba812503b0399cb7a5469"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6561e8f99f3b8df73c2322057b0cb255"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6561e8f99f3b8df73c2322057b0cb255">DSP0N0GPIO32</a>: 1</td></tr>
<tr class="separator:a6561e8f99f3b8df73c2322057b0cb255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc4d6fe08737dc41f2eb9337f76ff38"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6fc4d6fe08737dc41f2eb9337f76ff38">DSP0N0GPIO33</a>: 1</td></tr>
<tr class="separator:a6fc4d6fe08737dc41f2eb9337f76ff38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3477e282a6c78fa540df5a8fe60f5fd9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3477e282a6c78fa540df5a8fe60f5fd9">DSP0N0GPIO34</a>: 1</td></tr>
<tr class="separator:a3477e282a6c78fa540df5a8fe60f5fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d5a9a51d969e56e8547e00aeb724aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae5d5a9a51d969e56e8547e00aeb724aa">DSP0N0GPIO35</a>: 1</td></tr>
<tr class="separator:ae5d5a9a51d969e56e8547e00aeb724aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5a06a209ace809c186a9ec93730bf6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a5a06a209ace809c186a9ec93730bf6">DSP0N0GPIO36</a>: 1</td></tr>
<tr class="separator:a6a5a06a209ace809c186a9ec93730bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb92086fe3cf8d18fc2dc0a29ffb745"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaeb92086fe3cf8d18fc2dc0a29ffb745">DSP0N0GPIO37</a>: 1</td></tr>
<tr class="separator:aaeb92086fe3cf8d18fc2dc0a29ffb745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d43eb59a1717f63c0734ccf7fa430de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2d43eb59a1717f63c0734ccf7fa430de">DSP0N0GPIO38</a>: 1</td></tr>
<tr class="separator:a2d43eb59a1717f63c0734ccf7fa430de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1ad7d9701373b3e787e0489b1adae0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5c1ad7d9701373b3e787e0489b1adae0">DSP0N0GPIO39</a>: 1</td></tr>
<tr class="separator:a5c1ad7d9701373b3e787e0489b1adae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ea51926751c06113eb4b58ae22c97a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad3ea51926751c06113eb4b58ae22c97a">DSP0N0GPIO40</a>: 1</td></tr>
<tr class="separator:ad3ea51926751c06113eb4b58ae22c97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ae2698eccaf8669ab431a7c3d3e4b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86ae2698eccaf8669ab431a7c3d3e4b7">DSP0N0GPIO41</a>: 1</td></tr>
<tr class="separator:a86ae2698eccaf8669ab431a7c3d3e4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dc079b059513bec052ae6e80c2e660"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61dc079b059513bec052ae6e80c2e660">DSP0N0GPIO42</a>: 1</td></tr>
<tr class="separator:a61dc079b059513bec052ae6e80c2e660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08377201fa55c28dbe2de4df7dcd5faa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08377201fa55c28dbe2de4df7dcd5faa">DSP0N0GPIO43</a>: 1</td></tr>
<tr class="separator:a08377201fa55c28dbe2de4df7dcd5faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e51f71e308506db2d36b0dad9961089"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0e51f71e308506db2d36b0dad9961089">DSP0N0GPIO44</a>: 1</td></tr>
<tr class="separator:a0e51f71e308506db2d36b0dad9961089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c630cc554a536b8681da2c98b34286f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c630cc554a536b8681da2c98b34286f">DSP0N0GPIO45</a>: 1</td></tr>
<tr class="separator:a6c630cc554a536b8681da2c98b34286f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf652167e8585f339c98b362e62cd47"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8cf652167e8585f339c98b362e62cd47">DSP0N0GPIO46</a>: 1</td></tr>
<tr class="separator:a8cf652167e8585f339c98b362e62cd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86045140f412bd8bcb7898a914d0c446"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86045140f412bd8bcb7898a914d0c446">DSP0N0GPIO47</a>: 1</td></tr>
<tr class="separator:a86045140f412bd8bcb7898a914d0c446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2fb574498e17bab5326fbbc890be3f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e2fb574498e17bab5326fbbc890be3f">DSP0N0GPIO48</a>: 1</td></tr>
<tr class="separator:a3e2fb574498e17bab5326fbbc890be3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64189d904397eac50efe0250645de18"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae64189d904397eac50efe0250645de18">DSP0N0GPIO49</a>: 1</td></tr>
<tr class="separator:ae64189d904397eac50efe0250645de18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb688e463b2e4da930f909839cd6a875"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb688e463b2e4da930f909839cd6a875">DSP0N0GPIO50</a>: 1</td></tr>
<tr class="separator:afb688e463b2e4da930f909839cd6a875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5563774355061558545b46dd896b211a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5563774355061558545b46dd896b211a">DSP0N0GPIO51</a>: 1</td></tr>
<tr class="separator:a5563774355061558545b46dd896b211a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c66189592cd0fe50733c18965161b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0c66189592cd0fe50733c18965161b7">DSP0N0GPIO52</a>: 1</td></tr>
<tr class="separator:ac0c66189592cd0fe50733c18965161b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c2c37df099b8951825530ef68183f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56c2c37df099b8951825530ef68183f4">DSP0N0GPIO53</a>: 1</td></tr>
<tr class="separator:a56c2c37df099b8951825530ef68183f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb98f79accb3640216b06c83ab95bc0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0bb98f79accb3640216b06c83ab95bc0">DSP0N0GPIO54</a>: 1</td></tr>
<tr class="separator:a0bb98f79accb3640216b06c83ab95bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e89a7f3e16fca068083d525683d107"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a80e89a7f3e16fca068083d525683d107">DSP0N0GPIO55</a>: 1</td></tr>
<tr class="separator:a80e89a7f3e16fca068083d525683d107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdf4a82e6b3c884a326d238d8e1d99e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bdf4a82e6b3c884a326d238d8e1d99e">DSP0N0GPIO56</a>: 1</td></tr>
<tr class="separator:a7bdf4a82e6b3c884a326d238d8e1d99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04a13e118e3fa11db53629d79035f41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad04a13e118e3fa11db53629d79035f41">DSP0N0GPIO57</a>: 1</td></tr>
<tr class="separator:ad04a13e118e3fa11db53629d79035f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc6cd4669ef15f565d48fd856c787a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abfc6cd4669ef15f565d48fd856c787a9">DSP0N0GPIO58</a>: 1</td></tr>
<tr class="separator:abfc6cd4669ef15f565d48fd856c787a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8587bbcb8de272eebaca3159a04323"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb8587bbcb8de272eebaca3159a04323">DSP0N0GPIO59</a>: 1</td></tr>
<tr class="separator:aeb8587bbcb8de272eebaca3159a04323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77fd598e20c787f3338b6d3691bcc23a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a77fd598e20c787f3338b6d3691bcc23a">DSP0N0GPIO60</a>: 1</td></tr>
<tr class="separator:a77fd598e20c787f3338b6d3691bcc23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb2e3cbb8b475534e18a26fc8d90a1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adbb2e3cbb8b475534e18a26fc8d90a1a">DSP0N0GPIO61</a>: 1</td></tr>
<tr class="separator:adbb2e3cbb8b475534e18a26fc8d90a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b23f1f486921483d8bd044e18fc78f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b23f1f486921483d8bd044e18fc78f1">DSP0N0GPIO62</a>: 1</td></tr>
<tr class="separator:a1b23f1f486921483d8bd044e18fc78f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ef1fdf85f9d788b42f534ca7dc336a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58ef1fdf85f9d788b42f534ca7dc336a">DSP0N0GPIO63</a>: 1</td></tr>
<tr class="separator:a58ef1fdf85f9d788b42f534ca7dc336a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f1b848809ba812503b0399cb7a5469"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2f1b848809ba812503b0399cb7a5469">DSP0N0INT1SET_b</a></td></tr>
<tr class="separator:ae2f1b848809ba812503b0399cb7a5469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3574cec686555290d5f53b4411faad0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac3574cec686555290d5f53b4411faad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97fd5ebc716340aca11a1b629829cb4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a831825cc7348831990118968efc9855c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a831825cc7348831990118968efc9855c">DSP0N0INT2EN</a></td></tr>
<tr class="separator:a831825cc7348831990118968efc9855c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a9992d78b7aca02be3a22537da5825"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5e77fd5851af1d768afeeb8540783db1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e77fd5851af1d768afeeb8540783db1">DSP0N0GPIO64</a>: 1</td></tr>
<tr class="separator:a5e77fd5851af1d768afeeb8540783db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19abfc42c4a96c3b23a059fa6c5c609"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab19abfc42c4a96c3b23a059fa6c5c609">DSP0N0GPIO65</a>: 1</td></tr>
<tr class="separator:ab19abfc42c4a96c3b23a059fa6c5c609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2116e991d0332677309e3a3e77fc36f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2116e991d0332677309e3a3e77fc36f3">DSP0N0GPIO66</a>: 1</td></tr>
<tr class="separator:a2116e991d0332677309e3a3e77fc36f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae373db820058c7646c4413cb59fe3033"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae373db820058c7646c4413cb59fe3033">DSP0N0GPIO67</a>: 1</td></tr>
<tr class="separator:ae373db820058c7646c4413cb59fe3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b376bd527a1bf6dcc23e9b7fa73af6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b376bd527a1bf6dcc23e9b7fa73af6d">DSP0N0GPIO68</a>: 1</td></tr>
<tr class="separator:a7b376bd527a1bf6dcc23e9b7fa73af6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe25bc4c4dbc48e0efdffd0b3de3634"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfe25bc4c4dbc48e0efdffd0b3de3634">DSP0N0GPIO69</a>: 1</td></tr>
<tr class="separator:adfe25bc4c4dbc48e0efdffd0b3de3634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb772926e9b8fb22cada6df577d42d8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb772926e9b8fb22cada6df577d42d8b">DSP0N0GPIO70</a>: 1</td></tr>
<tr class="separator:afb772926e9b8fb22cada6df577d42d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f303122b5c720f01df4574f357efb57"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8f303122b5c720f01df4574f357efb57">DSP0N0GPIO71</a>: 1</td></tr>
<tr class="separator:a8f303122b5c720f01df4574f357efb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdac773a8ac92c4e97410f5acb57fe9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bdac773a8ac92c4e97410f5acb57fe9">DSP0N0GPIO72</a>: 1</td></tr>
<tr class="separator:a7bdac773a8ac92c4e97410f5acb57fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19259977951447831226cc46b12cdd8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a19259977951447831226cc46b12cdd8c">DSP0N0GPIO73</a>: 1</td></tr>
<tr class="separator:a19259977951447831226cc46b12cdd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab687695941b0980ad67db8f7d687ab74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab687695941b0980ad67db8f7d687ab74">DSP0N0GPIO74</a>: 1</td></tr>
<tr class="separator:ab687695941b0980ad67db8f7d687ab74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a315a00bd35033fb3a6e3ae3427faba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a315a00bd35033fb3a6e3ae3427faba">DSP0N0GPIO75</a>: 1</td></tr>
<tr class="separator:a3a315a00bd35033fb3a6e3ae3427faba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584d836fa355e48416e59950335e145f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a584d836fa355e48416e59950335e145f">DSP0N0GPIO76</a>: 1</td></tr>
<tr class="separator:a584d836fa355e48416e59950335e145f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ea79e081b4c0aa0462969ac1e74223"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61ea79e081b4c0aa0462969ac1e74223">DSP0N0GPIO77</a>: 1</td></tr>
<tr class="separator:a61ea79e081b4c0aa0462969ac1e74223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef675dd09cf144b39599eb5ee93d8660"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef675dd09cf144b39599eb5ee93d8660">DSP0N0GPIO78</a>: 1</td></tr>
<tr class="separator:aef675dd09cf144b39599eb5ee93d8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669c3c4da6c7184a968a3ec0cda39189"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a669c3c4da6c7184a968a3ec0cda39189">DSP0N0GPIO79</a>: 1</td></tr>
<tr class="separator:a669c3c4da6c7184a968a3ec0cda39189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7d6944b0570a23c778f84941668467"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba7d6944b0570a23c778f84941668467">DSP0N0GPIO80</a>: 1</td></tr>
<tr class="separator:aba7d6944b0570a23c778f84941668467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad683975530c950b5b19397917f7a3d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad683975530c950b5b19397917f7a3d7">DSP0N0GPIO81</a>: 1</td></tr>
<tr class="separator:aad683975530c950b5b19397917f7a3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17f1af33e42d52738c5f8652ff5e50a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa17f1af33e42d52738c5f8652ff5e50a">DSP0N0GPIO82</a>: 1</td></tr>
<tr class="separator:aa17f1af33e42d52738c5f8652ff5e50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd50cd5fed9a383de2fa6620d8a0013"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bd50cd5fed9a383de2fa6620d8a0013">DSP0N0GPIO83</a>: 1</td></tr>
<tr class="separator:a9bd50cd5fed9a383de2fa6620d8a0013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab5478ada5c5d0fa3b8e58e2cda8bae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ab5478ada5c5d0fa3b8e58e2cda8bae">DSP0N0GPIO84</a>: 1</td></tr>
<tr class="separator:a1ab5478ada5c5d0fa3b8e58e2cda8bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07279090a793484e2e5ca9a7f4d2631e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a07279090a793484e2e5ca9a7f4d2631e">DSP0N0GPIO85</a>: 1</td></tr>
<tr class="separator:a07279090a793484e2e5ca9a7f4d2631e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1548a35323f68e1174004f73499ccc6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1548a35323f68e1174004f73499ccc6a">DSP0N0GPIO86</a>: 1</td></tr>
<tr class="separator:a1548a35323f68e1174004f73499ccc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c239ff49b686654ba2f0e53eeec8ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae0c239ff49b686654ba2f0e53eeec8ea">DSP0N0GPIO87</a>: 1</td></tr>
<tr class="separator:ae0c239ff49b686654ba2f0e53eeec8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1f6e57a61b33689295465dd47e75e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe1f6e57a61b33689295465dd47e75e0">DSP0N0GPIO88</a>: 1</td></tr>
<tr class="separator:afe1f6e57a61b33689295465dd47e75e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca74c2d0ef52ae948ea7ec81b5cba78"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ca74c2d0ef52ae948ea7ec81b5cba78">DSP0N0GPIO89</a>: 1</td></tr>
<tr class="separator:a9ca74c2d0ef52ae948ea7ec81b5cba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44213224484ed0b304f92186439e920"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af44213224484ed0b304f92186439e920">DSP0N0GPIO90</a>: 1</td></tr>
<tr class="separator:af44213224484ed0b304f92186439e920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9263c12bf7c8f60911fa1c62fb0bccc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9263c12bf7c8f60911fa1c62fb0bccc">DSP0N0GPIO91</a>: 1</td></tr>
<tr class="separator:ae9263c12bf7c8f60911fa1c62fb0bccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef983974e3cd85930c44a4cfa1384e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ef983974e3cd85930c44a4cfa1384e4">DSP0N0GPIO92</a>: 1</td></tr>
<tr class="separator:a3ef983974e3cd85930c44a4cfa1384e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1caf0f14b46e20eb18063f7d2986ee3d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1caf0f14b46e20eb18063f7d2986ee3d">DSP0N0GPIO93</a>: 1</td></tr>
<tr class="separator:a1caf0f14b46e20eb18063f7d2986ee3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86807df40673d74057de6b3cc906af9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86807df40673d74057de6b3cc906af9f">DSP0N0GPIO94</a>: 1</td></tr>
<tr class="separator:a86807df40673d74057de6b3cc906af9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec759ee62307bc656ad6ed1084781531"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec759ee62307bc656ad6ed1084781531">DSP0N0GPIO95</a>: 1</td></tr>
<tr class="separator:aec759ee62307bc656ad6ed1084781531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a9992d78b7aca02be3a22537da5825"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26a9992d78b7aca02be3a22537da5825">DSP0N0INT2EN_b</a></td></tr>
<tr class="separator:a26a9992d78b7aca02be3a22537da5825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97fd5ebc716340aca11a1b629829cb4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af97fd5ebc716340aca11a1b629829cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1981ea3aa5047153b446dca99617d8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5b0809cbfa4f50a0bc97d89eb11e68b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5b0809cbfa4f50a0bc97d89eb11e68b9">DSP0N0INT2STAT</a></td></tr>
<tr class="separator:a5b0809cbfa4f50a0bc97d89eb11e68b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2376249c3b984aebd4676bb1d26b78b1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5e77fd5851af1d768afeeb8540783db1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e77fd5851af1d768afeeb8540783db1">DSP0N0GPIO64</a>: 1</td></tr>
<tr class="separator:a5e77fd5851af1d768afeeb8540783db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19abfc42c4a96c3b23a059fa6c5c609"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab19abfc42c4a96c3b23a059fa6c5c609">DSP0N0GPIO65</a>: 1</td></tr>
<tr class="separator:ab19abfc42c4a96c3b23a059fa6c5c609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2116e991d0332677309e3a3e77fc36f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2116e991d0332677309e3a3e77fc36f3">DSP0N0GPIO66</a>: 1</td></tr>
<tr class="separator:a2116e991d0332677309e3a3e77fc36f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae373db820058c7646c4413cb59fe3033"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae373db820058c7646c4413cb59fe3033">DSP0N0GPIO67</a>: 1</td></tr>
<tr class="separator:ae373db820058c7646c4413cb59fe3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b376bd527a1bf6dcc23e9b7fa73af6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b376bd527a1bf6dcc23e9b7fa73af6d">DSP0N0GPIO68</a>: 1</td></tr>
<tr class="separator:a7b376bd527a1bf6dcc23e9b7fa73af6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe25bc4c4dbc48e0efdffd0b3de3634"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfe25bc4c4dbc48e0efdffd0b3de3634">DSP0N0GPIO69</a>: 1</td></tr>
<tr class="separator:adfe25bc4c4dbc48e0efdffd0b3de3634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb772926e9b8fb22cada6df577d42d8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb772926e9b8fb22cada6df577d42d8b">DSP0N0GPIO70</a>: 1</td></tr>
<tr class="separator:afb772926e9b8fb22cada6df577d42d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f303122b5c720f01df4574f357efb57"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8f303122b5c720f01df4574f357efb57">DSP0N0GPIO71</a>: 1</td></tr>
<tr class="separator:a8f303122b5c720f01df4574f357efb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdac773a8ac92c4e97410f5acb57fe9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bdac773a8ac92c4e97410f5acb57fe9">DSP0N0GPIO72</a>: 1</td></tr>
<tr class="separator:a7bdac773a8ac92c4e97410f5acb57fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19259977951447831226cc46b12cdd8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a19259977951447831226cc46b12cdd8c">DSP0N0GPIO73</a>: 1</td></tr>
<tr class="separator:a19259977951447831226cc46b12cdd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab687695941b0980ad67db8f7d687ab74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab687695941b0980ad67db8f7d687ab74">DSP0N0GPIO74</a>: 1</td></tr>
<tr class="separator:ab687695941b0980ad67db8f7d687ab74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a315a00bd35033fb3a6e3ae3427faba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a315a00bd35033fb3a6e3ae3427faba">DSP0N0GPIO75</a>: 1</td></tr>
<tr class="separator:a3a315a00bd35033fb3a6e3ae3427faba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584d836fa355e48416e59950335e145f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a584d836fa355e48416e59950335e145f">DSP0N0GPIO76</a>: 1</td></tr>
<tr class="separator:a584d836fa355e48416e59950335e145f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ea79e081b4c0aa0462969ac1e74223"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61ea79e081b4c0aa0462969ac1e74223">DSP0N0GPIO77</a>: 1</td></tr>
<tr class="separator:a61ea79e081b4c0aa0462969ac1e74223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef675dd09cf144b39599eb5ee93d8660"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef675dd09cf144b39599eb5ee93d8660">DSP0N0GPIO78</a>: 1</td></tr>
<tr class="separator:aef675dd09cf144b39599eb5ee93d8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669c3c4da6c7184a968a3ec0cda39189"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a669c3c4da6c7184a968a3ec0cda39189">DSP0N0GPIO79</a>: 1</td></tr>
<tr class="separator:a669c3c4da6c7184a968a3ec0cda39189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7d6944b0570a23c778f84941668467"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba7d6944b0570a23c778f84941668467">DSP0N0GPIO80</a>: 1</td></tr>
<tr class="separator:aba7d6944b0570a23c778f84941668467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad683975530c950b5b19397917f7a3d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad683975530c950b5b19397917f7a3d7">DSP0N0GPIO81</a>: 1</td></tr>
<tr class="separator:aad683975530c950b5b19397917f7a3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17f1af33e42d52738c5f8652ff5e50a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa17f1af33e42d52738c5f8652ff5e50a">DSP0N0GPIO82</a>: 1</td></tr>
<tr class="separator:aa17f1af33e42d52738c5f8652ff5e50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd50cd5fed9a383de2fa6620d8a0013"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bd50cd5fed9a383de2fa6620d8a0013">DSP0N0GPIO83</a>: 1</td></tr>
<tr class="separator:a9bd50cd5fed9a383de2fa6620d8a0013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab5478ada5c5d0fa3b8e58e2cda8bae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ab5478ada5c5d0fa3b8e58e2cda8bae">DSP0N0GPIO84</a>: 1</td></tr>
<tr class="separator:a1ab5478ada5c5d0fa3b8e58e2cda8bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07279090a793484e2e5ca9a7f4d2631e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a07279090a793484e2e5ca9a7f4d2631e">DSP0N0GPIO85</a>: 1</td></tr>
<tr class="separator:a07279090a793484e2e5ca9a7f4d2631e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1548a35323f68e1174004f73499ccc6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1548a35323f68e1174004f73499ccc6a">DSP0N0GPIO86</a>: 1</td></tr>
<tr class="separator:a1548a35323f68e1174004f73499ccc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c239ff49b686654ba2f0e53eeec8ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae0c239ff49b686654ba2f0e53eeec8ea">DSP0N0GPIO87</a>: 1</td></tr>
<tr class="separator:ae0c239ff49b686654ba2f0e53eeec8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1f6e57a61b33689295465dd47e75e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe1f6e57a61b33689295465dd47e75e0">DSP0N0GPIO88</a>: 1</td></tr>
<tr class="separator:afe1f6e57a61b33689295465dd47e75e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca74c2d0ef52ae948ea7ec81b5cba78"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ca74c2d0ef52ae948ea7ec81b5cba78">DSP0N0GPIO89</a>: 1</td></tr>
<tr class="separator:a9ca74c2d0ef52ae948ea7ec81b5cba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44213224484ed0b304f92186439e920"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af44213224484ed0b304f92186439e920">DSP0N0GPIO90</a>: 1</td></tr>
<tr class="separator:af44213224484ed0b304f92186439e920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9263c12bf7c8f60911fa1c62fb0bccc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9263c12bf7c8f60911fa1c62fb0bccc">DSP0N0GPIO91</a>: 1</td></tr>
<tr class="separator:ae9263c12bf7c8f60911fa1c62fb0bccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef983974e3cd85930c44a4cfa1384e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ef983974e3cd85930c44a4cfa1384e4">DSP0N0GPIO92</a>: 1</td></tr>
<tr class="separator:a3ef983974e3cd85930c44a4cfa1384e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1caf0f14b46e20eb18063f7d2986ee3d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1caf0f14b46e20eb18063f7d2986ee3d">DSP0N0GPIO93</a>: 1</td></tr>
<tr class="separator:a1caf0f14b46e20eb18063f7d2986ee3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86807df40673d74057de6b3cc906af9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86807df40673d74057de6b3cc906af9f">DSP0N0GPIO94</a>: 1</td></tr>
<tr class="separator:a86807df40673d74057de6b3cc906af9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec759ee62307bc656ad6ed1084781531"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec759ee62307bc656ad6ed1084781531">DSP0N0GPIO95</a>: 1</td></tr>
<tr class="separator:aec759ee62307bc656ad6ed1084781531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2376249c3b984aebd4676bb1d26b78b1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2376249c3b984aebd4676bb1d26b78b1">DSP0N0INT2STAT_b</a></td></tr>
<tr class="separator:a2376249c3b984aebd4676bb1d26b78b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1981ea3aa5047153b446dca99617d8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acb1981ea3aa5047153b446dca99617d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd4a1736062861721a71135e9d30bae"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a29e4f85e1dc10a5656e7141752f7652c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a29e4f85e1dc10a5656e7141752f7652c">DSP0N0INT2CLR</a></td></tr>
<tr class="separator:a29e4f85e1dc10a5656e7141752f7652c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec5e96e9f7566d2a0f09bff0495d85a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5e77fd5851af1d768afeeb8540783db1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e77fd5851af1d768afeeb8540783db1">DSP0N0GPIO64</a>: 1</td></tr>
<tr class="separator:a5e77fd5851af1d768afeeb8540783db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19abfc42c4a96c3b23a059fa6c5c609"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab19abfc42c4a96c3b23a059fa6c5c609">DSP0N0GPIO65</a>: 1</td></tr>
<tr class="separator:ab19abfc42c4a96c3b23a059fa6c5c609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2116e991d0332677309e3a3e77fc36f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2116e991d0332677309e3a3e77fc36f3">DSP0N0GPIO66</a>: 1</td></tr>
<tr class="separator:a2116e991d0332677309e3a3e77fc36f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae373db820058c7646c4413cb59fe3033"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae373db820058c7646c4413cb59fe3033">DSP0N0GPIO67</a>: 1</td></tr>
<tr class="separator:ae373db820058c7646c4413cb59fe3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b376bd527a1bf6dcc23e9b7fa73af6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b376bd527a1bf6dcc23e9b7fa73af6d">DSP0N0GPIO68</a>: 1</td></tr>
<tr class="separator:a7b376bd527a1bf6dcc23e9b7fa73af6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe25bc4c4dbc48e0efdffd0b3de3634"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfe25bc4c4dbc48e0efdffd0b3de3634">DSP0N0GPIO69</a>: 1</td></tr>
<tr class="separator:adfe25bc4c4dbc48e0efdffd0b3de3634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb772926e9b8fb22cada6df577d42d8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb772926e9b8fb22cada6df577d42d8b">DSP0N0GPIO70</a>: 1</td></tr>
<tr class="separator:afb772926e9b8fb22cada6df577d42d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f303122b5c720f01df4574f357efb57"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8f303122b5c720f01df4574f357efb57">DSP0N0GPIO71</a>: 1</td></tr>
<tr class="separator:a8f303122b5c720f01df4574f357efb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdac773a8ac92c4e97410f5acb57fe9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bdac773a8ac92c4e97410f5acb57fe9">DSP0N0GPIO72</a>: 1</td></tr>
<tr class="separator:a7bdac773a8ac92c4e97410f5acb57fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19259977951447831226cc46b12cdd8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a19259977951447831226cc46b12cdd8c">DSP0N0GPIO73</a>: 1</td></tr>
<tr class="separator:a19259977951447831226cc46b12cdd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab687695941b0980ad67db8f7d687ab74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab687695941b0980ad67db8f7d687ab74">DSP0N0GPIO74</a>: 1</td></tr>
<tr class="separator:ab687695941b0980ad67db8f7d687ab74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a315a00bd35033fb3a6e3ae3427faba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a315a00bd35033fb3a6e3ae3427faba">DSP0N0GPIO75</a>: 1</td></tr>
<tr class="separator:a3a315a00bd35033fb3a6e3ae3427faba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584d836fa355e48416e59950335e145f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a584d836fa355e48416e59950335e145f">DSP0N0GPIO76</a>: 1</td></tr>
<tr class="separator:a584d836fa355e48416e59950335e145f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ea79e081b4c0aa0462969ac1e74223"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61ea79e081b4c0aa0462969ac1e74223">DSP0N0GPIO77</a>: 1</td></tr>
<tr class="separator:a61ea79e081b4c0aa0462969ac1e74223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef675dd09cf144b39599eb5ee93d8660"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef675dd09cf144b39599eb5ee93d8660">DSP0N0GPIO78</a>: 1</td></tr>
<tr class="separator:aef675dd09cf144b39599eb5ee93d8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669c3c4da6c7184a968a3ec0cda39189"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a669c3c4da6c7184a968a3ec0cda39189">DSP0N0GPIO79</a>: 1</td></tr>
<tr class="separator:a669c3c4da6c7184a968a3ec0cda39189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7d6944b0570a23c778f84941668467"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba7d6944b0570a23c778f84941668467">DSP0N0GPIO80</a>: 1</td></tr>
<tr class="separator:aba7d6944b0570a23c778f84941668467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad683975530c950b5b19397917f7a3d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad683975530c950b5b19397917f7a3d7">DSP0N0GPIO81</a>: 1</td></tr>
<tr class="separator:aad683975530c950b5b19397917f7a3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17f1af33e42d52738c5f8652ff5e50a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa17f1af33e42d52738c5f8652ff5e50a">DSP0N0GPIO82</a>: 1</td></tr>
<tr class="separator:aa17f1af33e42d52738c5f8652ff5e50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd50cd5fed9a383de2fa6620d8a0013"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bd50cd5fed9a383de2fa6620d8a0013">DSP0N0GPIO83</a>: 1</td></tr>
<tr class="separator:a9bd50cd5fed9a383de2fa6620d8a0013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab5478ada5c5d0fa3b8e58e2cda8bae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ab5478ada5c5d0fa3b8e58e2cda8bae">DSP0N0GPIO84</a>: 1</td></tr>
<tr class="separator:a1ab5478ada5c5d0fa3b8e58e2cda8bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07279090a793484e2e5ca9a7f4d2631e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a07279090a793484e2e5ca9a7f4d2631e">DSP0N0GPIO85</a>: 1</td></tr>
<tr class="separator:a07279090a793484e2e5ca9a7f4d2631e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1548a35323f68e1174004f73499ccc6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1548a35323f68e1174004f73499ccc6a">DSP0N0GPIO86</a>: 1</td></tr>
<tr class="separator:a1548a35323f68e1174004f73499ccc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c239ff49b686654ba2f0e53eeec8ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae0c239ff49b686654ba2f0e53eeec8ea">DSP0N0GPIO87</a>: 1</td></tr>
<tr class="separator:ae0c239ff49b686654ba2f0e53eeec8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1f6e57a61b33689295465dd47e75e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe1f6e57a61b33689295465dd47e75e0">DSP0N0GPIO88</a>: 1</td></tr>
<tr class="separator:afe1f6e57a61b33689295465dd47e75e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca74c2d0ef52ae948ea7ec81b5cba78"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ca74c2d0ef52ae948ea7ec81b5cba78">DSP0N0GPIO89</a>: 1</td></tr>
<tr class="separator:a9ca74c2d0ef52ae948ea7ec81b5cba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44213224484ed0b304f92186439e920"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af44213224484ed0b304f92186439e920">DSP0N0GPIO90</a>: 1</td></tr>
<tr class="separator:af44213224484ed0b304f92186439e920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9263c12bf7c8f60911fa1c62fb0bccc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9263c12bf7c8f60911fa1c62fb0bccc">DSP0N0GPIO91</a>: 1</td></tr>
<tr class="separator:ae9263c12bf7c8f60911fa1c62fb0bccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef983974e3cd85930c44a4cfa1384e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ef983974e3cd85930c44a4cfa1384e4">DSP0N0GPIO92</a>: 1</td></tr>
<tr class="separator:a3ef983974e3cd85930c44a4cfa1384e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1caf0f14b46e20eb18063f7d2986ee3d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1caf0f14b46e20eb18063f7d2986ee3d">DSP0N0GPIO93</a>: 1</td></tr>
<tr class="separator:a1caf0f14b46e20eb18063f7d2986ee3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86807df40673d74057de6b3cc906af9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86807df40673d74057de6b3cc906af9f">DSP0N0GPIO94</a>: 1</td></tr>
<tr class="separator:a86807df40673d74057de6b3cc906af9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec759ee62307bc656ad6ed1084781531"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec759ee62307bc656ad6ed1084781531">DSP0N0GPIO95</a>: 1</td></tr>
<tr class="separator:aec759ee62307bc656ad6ed1084781531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec5e96e9f7566d2a0f09bff0495d85a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abec5e96e9f7566d2a0f09bff0495d85a">DSP0N0INT2CLR_b</a></td></tr>
<tr class="separator:abec5e96e9f7566d2a0f09bff0495d85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd4a1736062861721a71135e9d30bae"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1bd4a1736062861721a71135e9d30bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb78782d4ea667f4ec16ff8aeebf4e1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab119c2e30149749da95474e8aaad22f5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab119c2e30149749da95474e8aaad22f5">DSP0N0INT2SET</a></td></tr>
<tr class="separator:ab119c2e30149749da95474e8aaad22f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7b143aa03fdb68608bc4ac9239fc96"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5e77fd5851af1d768afeeb8540783db1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e77fd5851af1d768afeeb8540783db1">DSP0N0GPIO64</a>: 1</td></tr>
<tr class="separator:a5e77fd5851af1d768afeeb8540783db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19abfc42c4a96c3b23a059fa6c5c609"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab19abfc42c4a96c3b23a059fa6c5c609">DSP0N0GPIO65</a>: 1</td></tr>
<tr class="separator:ab19abfc42c4a96c3b23a059fa6c5c609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2116e991d0332677309e3a3e77fc36f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2116e991d0332677309e3a3e77fc36f3">DSP0N0GPIO66</a>: 1</td></tr>
<tr class="separator:a2116e991d0332677309e3a3e77fc36f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae373db820058c7646c4413cb59fe3033"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae373db820058c7646c4413cb59fe3033">DSP0N0GPIO67</a>: 1</td></tr>
<tr class="separator:ae373db820058c7646c4413cb59fe3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b376bd527a1bf6dcc23e9b7fa73af6d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7b376bd527a1bf6dcc23e9b7fa73af6d">DSP0N0GPIO68</a>: 1</td></tr>
<tr class="separator:a7b376bd527a1bf6dcc23e9b7fa73af6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe25bc4c4dbc48e0efdffd0b3de3634"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfe25bc4c4dbc48e0efdffd0b3de3634">DSP0N0GPIO69</a>: 1</td></tr>
<tr class="separator:adfe25bc4c4dbc48e0efdffd0b3de3634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb772926e9b8fb22cada6df577d42d8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb772926e9b8fb22cada6df577d42d8b">DSP0N0GPIO70</a>: 1</td></tr>
<tr class="separator:afb772926e9b8fb22cada6df577d42d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f303122b5c720f01df4574f357efb57"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8f303122b5c720f01df4574f357efb57">DSP0N0GPIO71</a>: 1</td></tr>
<tr class="separator:a8f303122b5c720f01df4574f357efb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdac773a8ac92c4e97410f5acb57fe9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bdac773a8ac92c4e97410f5acb57fe9">DSP0N0GPIO72</a>: 1</td></tr>
<tr class="separator:a7bdac773a8ac92c4e97410f5acb57fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19259977951447831226cc46b12cdd8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a19259977951447831226cc46b12cdd8c">DSP0N0GPIO73</a>: 1</td></tr>
<tr class="separator:a19259977951447831226cc46b12cdd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab687695941b0980ad67db8f7d687ab74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab687695941b0980ad67db8f7d687ab74">DSP0N0GPIO74</a>: 1</td></tr>
<tr class="separator:ab687695941b0980ad67db8f7d687ab74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a315a00bd35033fb3a6e3ae3427faba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a315a00bd35033fb3a6e3ae3427faba">DSP0N0GPIO75</a>: 1</td></tr>
<tr class="separator:a3a315a00bd35033fb3a6e3ae3427faba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584d836fa355e48416e59950335e145f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a584d836fa355e48416e59950335e145f">DSP0N0GPIO76</a>: 1</td></tr>
<tr class="separator:a584d836fa355e48416e59950335e145f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ea79e081b4c0aa0462969ac1e74223"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61ea79e081b4c0aa0462969ac1e74223">DSP0N0GPIO77</a>: 1</td></tr>
<tr class="separator:a61ea79e081b4c0aa0462969ac1e74223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef675dd09cf144b39599eb5ee93d8660"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef675dd09cf144b39599eb5ee93d8660">DSP0N0GPIO78</a>: 1</td></tr>
<tr class="separator:aef675dd09cf144b39599eb5ee93d8660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669c3c4da6c7184a968a3ec0cda39189"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a669c3c4da6c7184a968a3ec0cda39189">DSP0N0GPIO79</a>: 1</td></tr>
<tr class="separator:a669c3c4da6c7184a968a3ec0cda39189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7d6944b0570a23c778f84941668467"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba7d6944b0570a23c778f84941668467">DSP0N0GPIO80</a>: 1</td></tr>
<tr class="separator:aba7d6944b0570a23c778f84941668467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad683975530c950b5b19397917f7a3d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad683975530c950b5b19397917f7a3d7">DSP0N0GPIO81</a>: 1</td></tr>
<tr class="separator:aad683975530c950b5b19397917f7a3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17f1af33e42d52738c5f8652ff5e50a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa17f1af33e42d52738c5f8652ff5e50a">DSP0N0GPIO82</a>: 1</td></tr>
<tr class="separator:aa17f1af33e42d52738c5f8652ff5e50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd50cd5fed9a383de2fa6620d8a0013"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bd50cd5fed9a383de2fa6620d8a0013">DSP0N0GPIO83</a>: 1</td></tr>
<tr class="separator:a9bd50cd5fed9a383de2fa6620d8a0013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab5478ada5c5d0fa3b8e58e2cda8bae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ab5478ada5c5d0fa3b8e58e2cda8bae">DSP0N0GPIO84</a>: 1</td></tr>
<tr class="separator:a1ab5478ada5c5d0fa3b8e58e2cda8bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07279090a793484e2e5ca9a7f4d2631e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a07279090a793484e2e5ca9a7f4d2631e">DSP0N0GPIO85</a>: 1</td></tr>
<tr class="separator:a07279090a793484e2e5ca9a7f4d2631e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1548a35323f68e1174004f73499ccc6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1548a35323f68e1174004f73499ccc6a">DSP0N0GPIO86</a>: 1</td></tr>
<tr class="separator:a1548a35323f68e1174004f73499ccc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c239ff49b686654ba2f0e53eeec8ea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae0c239ff49b686654ba2f0e53eeec8ea">DSP0N0GPIO87</a>: 1</td></tr>
<tr class="separator:ae0c239ff49b686654ba2f0e53eeec8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1f6e57a61b33689295465dd47e75e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe1f6e57a61b33689295465dd47e75e0">DSP0N0GPIO88</a>: 1</td></tr>
<tr class="separator:afe1f6e57a61b33689295465dd47e75e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca74c2d0ef52ae948ea7ec81b5cba78"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ca74c2d0ef52ae948ea7ec81b5cba78">DSP0N0GPIO89</a>: 1</td></tr>
<tr class="separator:a9ca74c2d0ef52ae948ea7ec81b5cba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44213224484ed0b304f92186439e920"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af44213224484ed0b304f92186439e920">DSP0N0GPIO90</a>: 1</td></tr>
<tr class="separator:af44213224484ed0b304f92186439e920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9263c12bf7c8f60911fa1c62fb0bccc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9263c12bf7c8f60911fa1c62fb0bccc">DSP0N0GPIO91</a>: 1</td></tr>
<tr class="separator:ae9263c12bf7c8f60911fa1c62fb0bccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef983974e3cd85930c44a4cfa1384e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ef983974e3cd85930c44a4cfa1384e4">DSP0N0GPIO92</a>: 1</td></tr>
<tr class="separator:a3ef983974e3cd85930c44a4cfa1384e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1caf0f14b46e20eb18063f7d2986ee3d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1caf0f14b46e20eb18063f7d2986ee3d">DSP0N0GPIO93</a>: 1</td></tr>
<tr class="separator:a1caf0f14b46e20eb18063f7d2986ee3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86807df40673d74057de6b3cc906af9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86807df40673d74057de6b3cc906af9f">DSP0N0GPIO94</a>: 1</td></tr>
<tr class="separator:a86807df40673d74057de6b3cc906af9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec759ee62307bc656ad6ed1084781531"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec759ee62307bc656ad6ed1084781531">DSP0N0GPIO95</a>: 1</td></tr>
<tr class="separator:aec759ee62307bc656ad6ed1084781531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7b143aa03fdb68608bc4ac9239fc96"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6e7b143aa03fdb68608bc4ac9239fc96">DSP0N0INT2SET_b</a></td></tr>
<tr class="separator:a6e7b143aa03fdb68608bc4ac9239fc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb78782d4ea667f4ec16ff8aeebf4e1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5cb78782d4ea667f4ec16ff8aeebf4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555ccbc7f0641051cb426ab39d0f46b9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0156744ad43a02de1061792f9787c40f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0156744ad43a02de1061792f9787c40f">DSP0N0INT3EN</a></td></tr>
<tr class="separator:a0156744ad43a02de1061792f9787c40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34179f5a57bf3e28f1685a38d3b8e4f2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa3e32983f57ecfcbafde7fd676b305d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa3e32983f57ecfcbafde7fd676b305d4">DSP0N0GPIO96</a>: 1</td></tr>
<tr class="separator:aa3e32983f57ecfcbafde7fd676b305d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa709fea4ff699c1c03e007d5f58d3f0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa709fea4ff699c1c03e007d5f58d3f0b">DSP0N0GPIO97</a>: 1</td></tr>
<tr class="separator:aa709fea4ff699c1c03e007d5f58d3f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3a8011cdc81ac8a720c30380c8d6d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4b3a8011cdc81ac8a720c30380c8d6d0">DSP0N0GPIO98</a>: 1</td></tr>
<tr class="separator:a4b3a8011cdc81ac8a720c30380c8d6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328956e13b688cad14dff78c0fba80cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a328956e13b688cad14dff78c0fba80cc">DSP0N0GPIO99</a>: 1</td></tr>
<tr class="separator:a328956e13b688cad14dff78c0fba80cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab703b6e8bef7c9735ff74c05e3f321e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab703b6e8bef7c9735ff74c05e3f321e0">DSP0N0GPIO100</a>: 1</td></tr>
<tr class="separator:ab703b6e8bef7c9735ff74c05e3f321e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379005ce653764d786e61ca881b1f318"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a379005ce653764d786e61ca881b1f318">DSP0N0GPIO101</a>: 1</td></tr>
<tr class="separator:a379005ce653764d786e61ca881b1f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711316d310ef651675db19014f674053"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a711316d310ef651675db19014f674053">DSP0N0GPIO102</a>: 1</td></tr>
<tr class="separator:a711316d310ef651675db19014f674053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaae1714682c6c24f34596a16d1b912c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acaae1714682c6c24f34596a16d1b912c">DSP0N0GPIO103</a>: 1</td></tr>
<tr class="separator:acaae1714682c6c24f34596a16d1b912c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9d597e633b8ca1f120a4dcba353d1e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef9d597e633b8ca1f120a4dcba353d1e">DSP0N0GPIO104</a>: 1</td></tr>
<tr class="separator:aef9d597e633b8ca1f120a4dcba353d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18625008a88e9fa4121648d36af1eb49"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18625008a88e9fa4121648d36af1eb49">DSP0N0GPIO105</a>: 1</td></tr>
<tr class="separator:a18625008a88e9fa4121648d36af1eb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528b07973c7c25347ab94a965dfd840c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a528b07973c7c25347ab94a965dfd840c">DSP0N0GPIO106</a>: 1</td></tr>
<tr class="separator:a528b07973c7c25347ab94a965dfd840c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be4a586b338062b8482de68ee22a699"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5be4a586b338062b8482de68ee22a699">DSP0N0GPIO107</a>: 1</td></tr>
<tr class="separator:a5be4a586b338062b8482de68ee22a699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875228b4c9c1c9d945e5dbc9d0f0812c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a875228b4c9c1c9d945e5dbc9d0f0812c">DSP0N0GPIO108</a>: 1</td></tr>
<tr class="separator:a875228b4c9c1c9d945e5dbc9d0f0812c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82b08ae9ab222c1143530e401481ea8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac82b08ae9ab222c1143530e401481ea8">DSP0N0GPIO109</a>: 1</td></tr>
<tr class="separator:ac82b08ae9ab222c1143530e401481ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7696c197a66dbaf26546cd14e2a801e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7696c197a66dbaf26546cd14e2a801e">DSP0N0GPIO110</a>: 1</td></tr>
<tr class="separator:aa7696c197a66dbaf26546cd14e2a801e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab572e280256ea17191d62224660789b4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab572e280256ea17191d62224660789b4">DSP0N0GPIO111</a>: 1</td></tr>
<tr class="separator:ab572e280256ea17191d62224660789b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2f6976d91dc180b3de9a2dff33ab1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc2f6976d91dc180b3de9a2dff33ab1d">DSP0N0GPIO112</a>: 1</td></tr>
<tr class="separator:adc2f6976d91dc180b3de9a2dff33ab1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3944b98372a75301ef58fcf74aefc8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb3944b98372a75301ef58fcf74aefc8">DSP0N0GPIO113</a>: 1</td></tr>
<tr class="separator:aeb3944b98372a75301ef58fcf74aefc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99311640254317bd475a62119b4e0b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad99311640254317bd475a62119b4e0b7">DSP0N0GPIO114</a>: 1</td></tr>
<tr class="separator:ad99311640254317bd475a62119b4e0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8f9505a240e4d5fc24daf031373390"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acf8f9505a240e4d5fc24daf031373390">DSP0N0GPIO115</a>: 1</td></tr>
<tr class="separator:acf8f9505a240e4d5fc24daf031373390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a42b1e3b4f0333fa093755dc3b6561"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09a42b1e3b4f0333fa093755dc3b6561">DSP0N0GPIO116</a>: 1</td></tr>
<tr class="separator:a09a42b1e3b4f0333fa093755dc3b6561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c03e55577ffb5f4ea2b479a38c2771f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c03e55577ffb5f4ea2b479a38c2771f">DSP0N0GPIO117</a>: 1</td></tr>
<tr class="separator:a0c03e55577ffb5f4ea2b479a38c2771f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424fb147686ece1218ec0c51a40091d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a424fb147686ece1218ec0c51a40091d4">DSP0N0GPIO118</a>: 1</td></tr>
<tr class="separator:a424fb147686ece1218ec0c51a40091d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43183b48c172988bc6e02607356738e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43183b48c172988bc6e02607356738e3">DSP0N0GPIO119</a>: 1</td></tr>
<tr class="separator:a43183b48c172988bc6e02607356738e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbbdba685c6dbae10715e05a42d732f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8fbbdba685c6dbae10715e05a42d732f">DSP0N0GPIO120</a>: 1</td></tr>
<tr class="separator:a8fbbdba685c6dbae10715e05a42d732f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0ac9008d7fadf77a6a47f7da83e4ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5a0ac9008d7fadf77a6a47f7da83e4ad">DSP0N0GPIO121</a>: 1</td></tr>
<tr class="separator:a5a0ac9008d7fadf77a6a47f7da83e4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171150d281cf31ab250eb0fe4f9925e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a171150d281cf31ab250eb0fe4f9925e5">DSP0N0GPIO122</a>: 1</td></tr>
<tr class="separator:a171150d281cf31ab250eb0fe4f9925e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072fe719ff2dc2dc2beaac08f867fea7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a072fe719ff2dc2dc2beaac08f867fea7">DSP0N0GPIO123</a>: 1</td></tr>
<tr class="separator:a072fe719ff2dc2dc2beaac08f867fea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a8befe15f7d46efd391d5bf7153a71"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac3a8befe15f7d46efd391d5bf7153a71">DSP0N0GPIO124</a>: 1</td></tr>
<tr class="separator:ac3a8befe15f7d46efd391d5bf7153a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28dc5fd8a1044cd0275cb48c2148976c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a28dc5fd8a1044cd0275cb48c2148976c">DSP0N0GPIO125</a>: 1</td></tr>
<tr class="separator:a28dc5fd8a1044cd0275cb48c2148976c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04c8ff3539da2131ad0cd023db6ca2f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab04c8ff3539da2131ad0cd023db6ca2f">DSP0N0GPIO126</a>: 1</td></tr>
<tr class="separator:ab04c8ff3539da2131ad0cd023db6ca2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8691d4c90fbbea4df8f0c5aa0b4e2ed9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8691d4c90fbbea4df8f0c5aa0b4e2ed9">DSP0N0GPIO127</a>: 1</td></tr>
<tr class="separator:a8691d4c90fbbea4df8f0c5aa0b4e2ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34179f5a57bf3e28f1685a38d3b8e4f2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a34179f5a57bf3e28f1685a38d3b8e4f2">DSP0N0INT3EN_b</a></td></tr>
<tr class="separator:a34179f5a57bf3e28f1685a38d3b8e4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555ccbc7f0641051cb426ab39d0f46b9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a555ccbc7f0641051cb426ab39d0f46b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0715c230278175072f6afcd4929c27ed"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae801ddb9e56aeb2570dc530dc1195d30"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae801ddb9e56aeb2570dc530dc1195d30">DSP0N0INT3STAT</a></td></tr>
<tr class="separator:ae801ddb9e56aeb2570dc530dc1195d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220f857b147f500300df37b70583e528"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa3e32983f57ecfcbafde7fd676b305d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa3e32983f57ecfcbafde7fd676b305d4">DSP0N0GPIO96</a>: 1</td></tr>
<tr class="separator:aa3e32983f57ecfcbafde7fd676b305d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa709fea4ff699c1c03e007d5f58d3f0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa709fea4ff699c1c03e007d5f58d3f0b">DSP0N0GPIO97</a>: 1</td></tr>
<tr class="separator:aa709fea4ff699c1c03e007d5f58d3f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3a8011cdc81ac8a720c30380c8d6d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4b3a8011cdc81ac8a720c30380c8d6d0">DSP0N0GPIO98</a>: 1</td></tr>
<tr class="separator:a4b3a8011cdc81ac8a720c30380c8d6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328956e13b688cad14dff78c0fba80cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a328956e13b688cad14dff78c0fba80cc">DSP0N0GPIO99</a>: 1</td></tr>
<tr class="separator:a328956e13b688cad14dff78c0fba80cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab703b6e8bef7c9735ff74c05e3f321e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab703b6e8bef7c9735ff74c05e3f321e0">DSP0N0GPIO100</a>: 1</td></tr>
<tr class="separator:ab703b6e8bef7c9735ff74c05e3f321e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379005ce653764d786e61ca881b1f318"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a379005ce653764d786e61ca881b1f318">DSP0N0GPIO101</a>: 1</td></tr>
<tr class="separator:a379005ce653764d786e61ca881b1f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711316d310ef651675db19014f674053"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a711316d310ef651675db19014f674053">DSP0N0GPIO102</a>: 1</td></tr>
<tr class="separator:a711316d310ef651675db19014f674053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaae1714682c6c24f34596a16d1b912c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acaae1714682c6c24f34596a16d1b912c">DSP0N0GPIO103</a>: 1</td></tr>
<tr class="separator:acaae1714682c6c24f34596a16d1b912c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9d597e633b8ca1f120a4dcba353d1e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef9d597e633b8ca1f120a4dcba353d1e">DSP0N0GPIO104</a>: 1</td></tr>
<tr class="separator:aef9d597e633b8ca1f120a4dcba353d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18625008a88e9fa4121648d36af1eb49"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18625008a88e9fa4121648d36af1eb49">DSP0N0GPIO105</a>: 1</td></tr>
<tr class="separator:a18625008a88e9fa4121648d36af1eb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528b07973c7c25347ab94a965dfd840c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a528b07973c7c25347ab94a965dfd840c">DSP0N0GPIO106</a>: 1</td></tr>
<tr class="separator:a528b07973c7c25347ab94a965dfd840c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be4a586b338062b8482de68ee22a699"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5be4a586b338062b8482de68ee22a699">DSP0N0GPIO107</a>: 1</td></tr>
<tr class="separator:a5be4a586b338062b8482de68ee22a699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875228b4c9c1c9d945e5dbc9d0f0812c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a875228b4c9c1c9d945e5dbc9d0f0812c">DSP0N0GPIO108</a>: 1</td></tr>
<tr class="separator:a875228b4c9c1c9d945e5dbc9d0f0812c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82b08ae9ab222c1143530e401481ea8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac82b08ae9ab222c1143530e401481ea8">DSP0N0GPIO109</a>: 1</td></tr>
<tr class="separator:ac82b08ae9ab222c1143530e401481ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7696c197a66dbaf26546cd14e2a801e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7696c197a66dbaf26546cd14e2a801e">DSP0N0GPIO110</a>: 1</td></tr>
<tr class="separator:aa7696c197a66dbaf26546cd14e2a801e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab572e280256ea17191d62224660789b4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab572e280256ea17191d62224660789b4">DSP0N0GPIO111</a>: 1</td></tr>
<tr class="separator:ab572e280256ea17191d62224660789b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2f6976d91dc180b3de9a2dff33ab1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc2f6976d91dc180b3de9a2dff33ab1d">DSP0N0GPIO112</a>: 1</td></tr>
<tr class="separator:adc2f6976d91dc180b3de9a2dff33ab1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3944b98372a75301ef58fcf74aefc8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb3944b98372a75301ef58fcf74aefc8">DSP0N0GPIO113</a>: 1</td></tr>
<tr class="separator:aeb3944b98372a75301ef58fcf74aefc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99311640254317bd475a62119b4e0b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad99311640254317bd475a62119b4e0b7">DSP0N0GPIO114</a>: 1</td></tr>
<tr class="separator:ad99311640254317bd475a62119b4e0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8f9505a240e4d5fc24daf031373390"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acf8f9505a240e4d5fc24daf031373390">DSP0N0GPIO115</a>: 1</td></tr>
<tr class="separator:acf8f9505a240e4d5fc24daf031373390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a42b1e3b4f0333fa093755dc3b6561"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09a42b1e3b4f0333fa093755dc3b6561">DSP0N0GPIO116</a>: 1</td></tr>
<tr class="separator:a09a42b1e3b4f0333fa093755dc3b6561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c03e55577ffb5f4ea2b479a38c2771f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c03e55577ffb5f4ea2b479a38c2771f">DSP0N0GPIO117</a>: 1</td></tr>
<tr class="separator:a0c03e55577ffb5f4ea2b479a38c2771f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424fb147686ece1218ec0c51a40091d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a424fb147686ece1218ec0c51a40091d4">DSP0N0GPIO118</a>: 1</td></tr>
<tr class="separator:a424fb147686ece1218ec0c51a40091d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43183b48c172988bc6e02607356738e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43183b48c172988bc6e02607356738e3">DSP0N0GPIO119</a>: 1</td></tr>
<tr class="separator:a43183b48c172988bc6e02607356738e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbbdba685c6dbae10715e05a42d732f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8fbbdba685c6dbae10715e05a42d732f">DSP0N0GPIO120</a>: 1</td></tr>
<tr class="separator:a8fbbdba685c6dbae10715e05a42d732f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0ac9008d7fadf77a6a47f7da83e4ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5a0ac9008d7fadf77a6a47f7da83e4ad">DSP0N0GPIO121</a>: 1</td></tr>
<tr class="separator:a5a0ac9008d7fadf77a6a47f7da83e4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171150d281cf31ab250eb0fe4f9925e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a171150d281cf31ab250eb0fe4f9925e5">DSP0N0GPIO122</a>: 1</td></tr>
<tr class="separator:a171150d281cf31ab250eb0fe4f9925e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072fe719ff2dc2dc2beaac08f867fea7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a072fe719ff2dc2dc2beaac08f867fea7">DSP0N0GPIO123</a>: 1</td></tr>
<tr class="separator:a072fe719ff2dc2dc2beaac08f867fea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a8befe15f7d46efd391d5bf7153a71"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac3a8befe15f7d46efd391d5bf7153a71">DSP0N0GPIO124</a>: 1</td></tr>
<tr class="separator:ac3a8befe15f7d46efd391d5bf7153a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28dc5fd8a1044cd0275cb48c2148976c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a28dc5fd8a1044cd0275cb48c2148976c">DSP0N0GPIO125</a>: 1</td></tr>
<tr class="separator:a28dc5fd8a1044cd0275cb48c2148976c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04c8ff3539da2131ad0cd023db6ca2f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab04c8ff3539da2131ad0cd023db6ca2f">DSP0N0GPIO126</a>: 1</td></tr>
<tr class="separator:ab04c8ff3539da2131ad0cd023db6ca2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8691d4c90fbbea4df8f0c5aa0b4e2ed9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8691d4c90fbbea4df8f0c5aa0b4e2ed9">DSP0N0GPIO127</a>: 1</td></tr>
<tr class="separator:a8691d4c90fbbea4df8f0c5aa0b4e2ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220f857b147f500300df37b70583e528"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a220f857b147f500300df37b70583e528">DSP0N0INT3STAT_b</a></td></tr>
<tr class="separator:a220f857b147f500300df37b70583e528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0715c230278175072f6afcd4929c27ed"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0715c230278175072f6afcd4929c27ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8e7c008321f2f8fcc6bdcf6de7c049"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a61d168eac8af01975123a8eef98246c7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61d168eac8af01975123a8eef98246c7">DSP0N0INT3CLR</a></td></tr>
<tr class="separator:a61d168eac8af01975123a8eef98246c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bd1b1e9dd7098930402ba2e782f713"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa3e32983f57ecfcbafde7fd676b305d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa3e32983f57ecfcbafde7fd676b305d4">DSP0N0GPIO96</a>: 1</td></tr>
<tr class="separator:aa3e32983f57ecfcbafde7fd676b305d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa709fea4ff699c1c03e007d5f58d3f0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa709fea4ff699c1c03e007d5f58d3f0b">DSP0N0GPIO97</a>: 1</td></tr>
<tr class="separator:aa709fea4ff699c1c03e007d5f58d3f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3a8011cdc81ac8a720c30380c8d6d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4b3a8011cdc81ac8a720c30380c8d6d0">DSP0N0GPIO98</a>: 1</td></tr>
<tr class="separator:a4b3a8011cdc81ac8a720c30380c8d6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328956e13b688cad14dff78c0fba80cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a328956e13b688cad14dff78c0fba80cc">DSP0N0GPIO99</a>: 1</td></tr>
<tr class="separator:a328956e13b688cad14dff78c0fba80cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab703b6e8bef7c9735ff74c05e3f321e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab703b6e8bef7c9735ff74c05e3f321e0">DSP0N0GPIO100</a>: 1</td></tr>
<tr class="separator:ab703b6e8bef7c9735ff74c05e3f321e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379005ce653764d786e61ca881b1f318"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a379005ce653764d786e61ca881b1f318">DSP0N0GPIO101</a>: 1</td></tr>
<tr class="separator:a379005ce653764d786e61ca881b1f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711316d310ef651675db19014f674053"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a711316d310ef651675db19014f674053">DSP0N0GPIO102</a>: 1</td></tr>
<tr class="separator:a711316d310ef651675db19014f674053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaae1714682c6c24f34596a16d1b912c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acaae1714682c6c24f34596a16d1b912c">DSP0N0GPIO103</a>: 1</td></tr>
<tr class="separator:acaae1714682c6c24f34596a16d1b912c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9d597e633b8ca1f120a4dcba353d1e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef9d597e633b8ca1f120a4dcba353d1e">DSP0N0GPIO104</a>: 1</td></tr>
<tr class="separator:aef9d597e633b8ca1f120a4dcba353d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18625008a88e9fa4121648d36af1eb49"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18625008a88e9fa4121648d36af1eb49">DSP0N0GPIO105</a>: 1</td></tr>
<tr class="separator:a18625008a88e9fa4121648d36af1eb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528b07973c7c25347ab94a965dfd840c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a528b07973c7c25347ab94a965dfd840c">DSP0N0GPIO106</a>: 1</td></tr>
<tr class="separator:a528b07973c7c25347ab94a965dfd840c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be4a586b338062b8482de68ee22a699"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5be4a586b338062b8482de68ee22a699">DSP0N0GPIO107</a>: 1</td></tr>
<tr class="separator:a5be4a586b338062b8482de68ee22a699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875228b4c9c1c9d945e5dbc9d0f0812c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a875228b4c9c1c9d945e5dbc9d0f0812c">DSP0N0GPIO108</a>: 1</td></tr>
<tr class="separator:a875228b4c9c1c9d945e5dbc9d0f0812c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82b08ae9ab222c1143530e401481ea8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac82b08ae9ab222c1143530e401481ea8">DSP0N0GPIO109</a>: 1</td></tr>
<tr class="separator:ac82b08ae9ab222c1143530e401481ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7696c197a66dbaf26546cd14e2a801e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7696c197a66dbaf26546cd14e2a801e">DSP0N0GPIO110</a>: 1</td></tr>
<tr class="separator:aa7696c197a66dbaf26546cd14e2a801e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab572e280256ea17191d62224660789b4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab572e280256ea17191d62224660789b4">DSP0N0GPIO111</a>: 1</td></tr>
<tr class="separator:ab572e280256ea17191d62224660789b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2f6976d91dc180b3de9a2dff33ab1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc2f6976d91dc180b3de9a2dff33ab1d">DSP0N0GPIO112</a>: 1</td></tr>
<tr class="separator:adc2f6976d91dc180b3de9a2dff33ab1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3944b98372a75301ef58fcf74aefc8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb3944b98372a75301ef58fcf74aefc8">DSP0N0GPIO113</a>: 1</td></tr>
<tr class="separator:aeb3944b98372a75301ef58fcf74aefc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99311640254317bd475a62119b4e0b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad99311640254317bd475a62119b4e0b7">DSP0N0GPIO114</a>: 1</td></tr>
<tr class="separator:ad99311640254317bd475a62119b4e0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8f9505a240e4d5fc24daf031373390"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acf8f9505a240e4d5fc24daf031373390">DSP0N0GPIO115</a>: 1</td></tr>
<tr class="separator:acf8f9505a240e4d5fc24daf031373390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a42b1e3b4f0333fa093755dc3b6561"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09a42b1e3b4f0333fa093755dc3b6561">DSP0N0GPIO116</a>: 1</td></tr>
<tr class="separator:a09a42b1e3b4f0333fa093755dc3b6561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c03e55577ffb5f4ea2b479a38c2771f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c03e55577ffb5f4ea2b479a38c2771f">DSP0N0GPIO117</a>: 1</td></tr>
<tr class="separator:a0c03e55577ffb5f4ea2b479a38c2771f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424fb147686ece1218ec0c51a40091d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a424fb147686ece1218ec0c51a40091d4">DSP0N0GPIO118</a>: 1</td></tr>
<tr class="separator:a424fb147686ece1218ec0c51a40091d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43183b48c172988bc6e02607356738e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43183b48c172988bc6e02607356738e3">DSP0N0GPIO119</a>: 1</td></tr>
<tr class="separator:a43183b48c172988bc6e02607356738e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbbdba685c6dbae10715e05a42d732f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8fbbdba685c6dbae10715e05a42d732f">DSP0N0GPIO120</a>: 1</td></tr>
<tr class="separator:a8fbbdba685c6dbae10715e05a42d732f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0ac9008d7fadf77a6a47f7da83e4ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5a0ac9008d7fadf77a6a47f7da83e4ad">DSP0N0GPIO121</a>: 1</td></tr>
<tr class="separator:a5a0ac9008d7fadf77a6a47f7da83e4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171150d281cf31ab250eb0fe4f9925e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a171150d281cf31ab250eb0fe4f9925e5">DSP0N0GPIO122</a>: 1</td></tr>
<tr class="separator:a171150d281cf31ab250eb0fe4f9925e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072fe719ff2dc2dc2beaac08f867fea7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a072fe719ff2dc2dc2beaac08f867fea7">DSP0N0GPIO123</a>: 1</td></tr>
<tr class="separator:a072fe719ff2dc2dc2beaac08f867fea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a8befe15f7d46efd391d5bf7153a71"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac3a8befe15f7d46efd391d5bf7153a71">DSP0N0GPIO124</a>: 1</td></tr>
<tr class="separator:ac3a8befe15f7d46efd391d5bf7153a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28dc5fd8a1044cd0275cb48c2148976c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a28dc5fd8a1044cd0275cb48c2148976c">DSP0N0GPIO125</a>: 1</td></tr>
<tr class="separator:a28dc5fd8a1044cd0275cb48c2148976c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04c8ff3539da2131ad0cd023db6ca2f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab04c8ff3539da2131ad0cd023db6ca2f">DSP0N0GPIO126</a>: 1</td></tr>
<tr class="separator:ab04c8ff3539da2131ad0cd023db6ca2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8691d4c90fbbea4df8f0c5aa0b4e2ed9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8691d4c90fbbea4df8f0c5aa0b4e2ed9">DSP0N0GPIO127</a>: 1</td></tr>
<tr class="separator:a8691d4c90fbbea4df8f0c5aa0b4e2ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bd1b1e9dd7098930402ba2e782f713"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9bd1b1e9dd7098930402ba2e782f713">DSP0N0INT3CLR_b</a></td></tr>
<tr class="separator:af9bd1b1e9dd7098930402ba2e782f713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8e7c008321f2f8fcc6bdcf6de7c049"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6f8e7c008321f2f8fcc6bdcf6de7c049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e252a515415f058ff27927744670542"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acd4a4827f0f6db79be2c96416f87ce8a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd4a4827f0f6db79be2c96416f87ce8a">DSP0N0INT3SET</a></td></tr>
<tr class="separator:acd4a4827f0f6db79be2c96416f87ce8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e6e1d978d569c95b7df9b989a3dd04"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa3e32983f57ecfcbafde7fd676b305d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa3e32983f57ecfcbafde7fd676b305d4">DSP0N0GPIO96</a>: 1</td></tr>
<tr class="separator:aa3e32983f57ecfcbafde7fd676b305d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa709fea4ff699c1c03e007d5f58d3f0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa709fea4ff699c1c03e007d5f58d3f0b">DSP0N0GPIO97</a>: 1</td></tr>
<tr class="separator:aa709fea4ff699c1c03e007d5f58d3f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3a8011cdc81ac8a720c30380c8d6d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4b3a8011cdc81ac8a720c30380c8d6d0">DSP0N0GPIO98</a>: 1</td></tr>
<tr class="separator:a4b3a8011cdc81ac8a720c30380c8d6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328956e13b688cad14dff78c0fba80cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a328956e13b688cad14dff78c0fba80cc">DSP0N0GPIO99</a>: 1</td></tr>
<tr class="separator:a328956e13b688cad14dff78c0fba80cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab703b6e8bef7c9735ff74c05e3f321e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab703b6e8bef7c9735ff74c05e3f321e0">DSP0N0GPIO100</a>: 1</td></tr>
<tr class="separator:ab703b6e8bef7c9735ff74c05e3f321e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379005ce653764d786e61ca881b1f318"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a379005ce653764d786e61ca881b1f318">DSP0N0GPIO101</a>: 1</td></tr>
<tr class="separator:a379005ce653764d786e61ca881b1f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a711316d310ef651675db19014f674053"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a711316d310ef651675db19014f674053">DSP0N0GPIO102</a>: 1</td></tr>
<tr class="separator:a711316d310ef651675db19014f674053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaae1714682c6c24f34596a16d1b912c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acaae1714682c6c24f34596a16d1b912c">DSP0N0GPIO103</a>: 1</td></tr>
<tr class="separator:acaae1714682c6c24f34596a16d1b912c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9d597e633b8ca1f120a4dcba353d1e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef9d597e633b8ca1f120a4dcba353d1e">DSP0N0GPIO104</a>: 1</td></tr>
<tr class="separator:aef9d597e633b8ca1f120a4dcba353d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18625008a88e9fa4121648d36af1eb49"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18625008a88e9fa4121648d36af1eb49">DSP0N0GPIO105</a>: 1</td></tr>
<tr class="separator:a18625008a88e9fa4121648d36af1eb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528b07973c7c25347ab94a965dfd840c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a528b07973c7c25347ab94a965dfd840c">DSP0N0GPIO106</a>: 1</td></tr>
<tr class="separator:a528b07973c7c25347ab94a965dfd840c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be4a586b338062b8482de68ee22a699"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5be4a586b338062b8482de68ee22a699">DSP0N0GPIO107</a>: 1</td></tr>
<tr class="separator:a5be4a586b338062b8482de68ee22a699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875228b4c9c1c9d945e5dbc9d0f0812c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a875228b4c9c1c9d945e5dbc9d0f0812c">DSP0N0GPIO108</a>: 1</td></tr>
<tr class="separator:a875228b4c9c1c9d945e5dbc9d0f0812c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82b08ae9ab222c1143530e401481ea8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac82b08ae9ab222c1143530e401481ea8">DSP0N0GPIO109</a>: 1</td></tr>
<tr class="separator:ac82b08ae9ab222c1143530e401481ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7696c197a66dbaf26546cd14e2a801e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7696c197a66dbaf26546cd14e2a801e">DSP0N0GPIO110</a>: 1</td></tr>
<tr class="separator:aa7696c197a66dbaf26546cd14e2a801e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab572e280256ea17191d62224660789b4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab572e280256ea17191d62224660789b4">DSP0N0GPIO111</a>: 1</td></tr>
<tr class="separator:ab572e280256ea17191d62224660789b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2f6976d91dc180b3de9a2dff33ab1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adc2f6976d91dc180b3de9a2dff33ab1d">DSP0N0GPIO112</a>: 1</td></tr>
<tr class="separator:adc2f6976d91dc180b3de9a2dff33ab1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3944b98372a75301ef58fcf74aefc8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb3944b98372a75301ef58fcf74aefc8">DSP0N0GPIO113</a>: 1</td></tr>
<tr class="separator:aeb3944b98372a75301ef58fcf74aefc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99311640254317bd475a62119b4e0b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad99311640254317bd475a62119b4e0b7">DSP0N0GPIO114</a>: 1</td></tr>
<tr class="separator:ad99311640254317bd475a62119b4e0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8f9505a240e4d5fc24daf031373390"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acf8f9505a240e4d5fc24daf031373390">DSP0N0GPIO115</a>: 1</td></tr>
<tr class="separator:acf8f9505a240e4d5fc24daf031373390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a42b1e3b4f0333fa093755dc3b6561"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09a42b1e3b4f0333fa093755dc3b6561">DSP0N0GPIO116</a>: 1</td></tr>
<tr class="separator:a09a42b1e3b4f0333fa093755dc3b6561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c03e55577ffb5f4ea2b479a38c2771f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0c03e55577ffb5f4ea2b479a38c2771f">DSP0N0GPIO117</a>: 1</td></tr>
<tr class="separator:a0c03e55577ffb5f4ea2b479a38c2771f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424fb147686ece1218ec0c51a40091d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a424fb147686ece1218ec0c51a40091d4">DSP0N0GPIO118</a>: 1</td></tr>
<tr class="separator:a424fb147686ece1218ec0c51a40091d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43183b48c172988bc6e02607356738e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43183b48c172988bc6e02607356738e3">DSP0N0GPIO119</a>: 1</td></tr>
<tr class="separator:a43183b48c172988bc6e02607356738e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbbdba685c6dbae10715e05a42d732f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8fbbdba685c6dbae10715e05a42d732f">DSP0N0GPIO120</a>: 1</td></tr>
<tr class="separator:a8fbbdba685c6dbae10715e05a42d732f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0ac9008d7fadf77a6a47f7da83e4ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5a0ac9008d7fadf77a6a47f7da83e4ad">DSP0N0GPIO121</a>: 1</td></tr>
<tr class="separator:a5a0ac9008d7fadf77a6a47f7da83e4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171150d281cf31ab250eb0fe4f9925e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a171150d281cf31ab250eb0fe4f9925e5">DSP0N0GPIO122</a>: 1</td></tr>
<tr class="separator:a171150d281cf31ab250eb0fe4f9925e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072fe719ff2dc2dc2beaac08f867fea7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a072fe719ff2dc2dc2beaac08f867fea7">DSP0N0GPIO123</a>: 1</td></tr>
<tr class="separator:a072fe719ff2dc2dc2beaac08f867fea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a8befe15f7d46efd391d5bf7153a71"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac3a8befe15f7d46efd391d5bf7153a71">DSP0N0GPIO124</a>: 1</td></tr>
<tr class="separator:ac3a8befe15f7d46efd391d5bf7153a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28dc5fd8a1044cd0275cb48c2148976c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a28dc5fd8a1044cd0275cb48c2148976c">DSP0N0GPIO125</a>: 1</td></tr>
<tr class="separator:a28dc5fd8a1044cd0275cb48c2148976c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04c8ff3539da2131ad0cd023db6ca2f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab04c8ff3539da2131ad0cd023db6ca2f">DSP0N0GPIO126</a>: 1</td></tr>
<tr class="separator:ab04c8ff3539da2131ad0cd023db6ca2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8691d4c90fbbea4df8f0c5aa0b4e2ed9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8691d4c90fbbea4df8f0c5aa0b4e2ed9">DSP0N0GPIO127</a>: 1</td></tr>
<tr class="separator:a8691d4c90fbbea4df8f0c5aa0b4e2ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e6e1d978d569c95b7df9b989a3dd04"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a85e6e1d978d569c95b7df9b989a3dd04">DSP0N0INT3SET_b</a></td></tr>
<tr class="separator:a85e6e1d978d569c95b7df9b989a3dd04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e252a515415f058ff27927744670542"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7e252a515415f058ff27927744670542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade128534021e14c29639c0f14180375d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0ecb99f6629445b49a1d10bbbc110cd7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0ecb99f6629445b49a1d10bbbc110cd7">DSP0N1INT0EN</a></td></tr>
<tr class="separator:a0ecb99f6629445b49a1d10bbbc110cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1899c1246486354b3f96ec6f0379726"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6fa3df2d9326e5db294729317024d82c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6fa3df2d9326e5db294729317024d82c">DSP0N1GPIO0</a>: 1</td></tr>
<tr class="separator:a6fa3df2d9326e5db294729317024d82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a67538dfbe793ac63373559f67ba86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a67a67538dfbe793ac63373559f67ba86">DSP0N1GPIO1</a>: 1</td></tr>
<tr class="separator:a67a67538dfbe793ac63373559f67ba86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578aeb95083ecb36a74d2004182bb2a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a578aeb95083ecb36a74d2004182bb2a0">DSP0N1GPIO2</a>: 1</td></tr>
<tr class="separator:a578aeb95083ecb36a74d2004182bb2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987fe296fe8d55f9cb98146d0b001270"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a987fe296fe8d55f9cb98146d0b001270">DSP0N1GPIO3</a>: 1</td></tr>
<tr class="separator:a987fe296fe8d55f9cb98146d0b001270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb85fdb99847a09986a60717e74f1b45"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb85fdb99847a09986a60717e74f1b45">DSP0N1GPIO4</a>: 1</td></tr>
<tr class="separator:adb85fdb99847a09986a60717e74f1b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd33abb10a958308a58833e36da8321"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9fd33abb10a958308a58833e36da8321">DSP0N1GPIO5</a>: 1</td></tr>
<tr class="separator:a9fd33abb10a958308a58833e36da8321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7c97cfb1c50c1dadedc660d67a8942"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0b7c97cfb1c50c1dadedc660d67a8942">DSP0N1GPIO6</a>: 1</td></tr>
<tr class="separator:a0b7c97cfb1c50c1dadedc660d67a8942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a4affd5aac292e33bd55134b3a302a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47a4affd5aac292e33bd55134b3a302a">DSP0N1GPIO7</a>: 1</td></tr>
<tr class="separator:a47a4affd5aac292e33bd55134b3a302a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd4caff5949c9628f607dd22e1abf86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bd4caff5949c9628f607dd22e1abf86">DSP0N1GPIO8</a>: 1</td></tr>
<tr class="separator:a2bd4caff5949c9628f607dd22e1abf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a093aac711007d1cc914c956a9921dde6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a093aac711007d1cc914c956a9921dde6">DSP0N1GPIO9</a>: 1</td></tr>
<tr class="separator:a093aac711007d1cc914c956a9921dde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a621ceabfc33c3b4a3adf74f90c1bdd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a621ceabfc33c3b4a3adf74f90c1bdd">DSP0N1GPIO10</a>: 1</td></tr>
<tr class="separator:a8a621ceabfc33c3b4a3adf74f90c1bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa293f77e64d2287a3f56b8600b9b9744"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa293f77e64d2287a3f56b8600b9b9744">DSP0N1GPIO11</a>: 1</td></tr>
<tr class="separator:aa293f77e64d2287a3f56b8600b9b9744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c9a75bef1d9b38347f92f7f8b343b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23c9a75bef1d9b38347f92f7f8b343b0">DSP0N1GPIO12</a>: 1</td></tr>
<tr class="separator:a23c9a75bef1d9b38347f92f7f8b343b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6660077ebf09fbcbe03b6cae6f484b76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6660077ebf09fbcbe03b6cae6f484b76">DSP0N1GPIO13</a>: 1</td></tr>
<tr class="separator:a6660077ebf09fbcbe03b6cae6f484b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb793ac7b409705d18fe2d5c3f633a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bb793ac7b409705d18fe2d5c3f633a9">DSP0N1GPIO14</a>: 1</td></tr>
<tr class="separator:a9bb793ac7b409705d18fe2d5c3f633a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0d853163dd0c2b877b7021e1aea706"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e0d853163dd0c2b877b7021e1aea706">DSP0N1GPIO15</a>: 1</td></tr>
<tr class="separator:a4e0d853163dd0c2b877b7021e1aea706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba761d365dad8ea86fcbbf9c9c9c30c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba761d365dad8ea86fcbbf9c9c9c30c3">DSP0N1GPIO16</a>: 1</td></tr>
<tr class="separator:aba761d365dad8ea86fcbbf9c9c9c30c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877fa99d4ebb1c55a9a7120d7de85e44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a877fa99d4ebb1c55a9a7120d7de85e44">DSP0N1GPIO17</a>: 1</td></tr>
<tr class="separator:a877fa99d4ebb1c55a9a7120d7de85e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea6849c682cbaabdfd02d54c6489a7c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adea6849c682cbaabdfd02d54c6489a7c">DSP0N1GPIO18</a>: 1</td></tr>
<tr class="separator:adea6849c682cbaabdfd02d54c6489a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8e670e926f21474fc0ed600a7a675a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a8e670e926f21474fc0ed600a7a675a">DSP0N1GPIO19</a>: 1</td></tr>
<tr class="separator:a2a8e670e926f21474fc0ed600a7a675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d6fdcd0a78488a871502b3f989fcdc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13d6fdcd0a78488a871502b3f989fcdc">DSP0N1GPIO20</a>: 1</td></tr>
<tr class="separator:a13d6fdcd0a78488a871502b3f989fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01554f590739c13f10675a9d160bb04b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01554f590739c13f10675a9d160bb04b">DSP0N1GPIO21</a>: 1</td></tr>
<tr class="separator:a01554f590739c13f10675a9d160bb04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af899f78b56a9679fd001fa7c20674e25"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af899f78b56a9679fd001fa7c20674e25">DSP0N1GPIO22</a>: 1</td></tr>
<tr class="separator:af899f78b56a9679fd001fa7c20674e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d8dfd4f02c33e09199c321128ad606"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a52d8dfd4f02c33e09199c321128ad606">DSP0N1GPIO23</a>: 1</td></tr>
<tr class="separator:a52d8dfd4f02c33e09199c321128ad606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d176fd81fd571c0f8ef185c65da7f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18d176fd81fd571c0f8ef185c65da7f4">DSP0N1GPIO24</a>: 1</td></tr>
<tr class="separator:a18d176fd81fd571c0f8ef185c65da7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba2711de9a33febf9656d10bbfebd10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaba2711de9a33febf9656d10bbfebd10">DSP0N1GPIO25</a>: 1</td></tr>
<tr class="separator:aaba2711de9a33febf9656d10bbfebd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5804cd6cc42b41b8282a05585594f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaf5804cd6cc42b41b8282a05585594f6">DSP0N1GPIO26</a>: 1</td></tr>
<tr class="separator:aaf5804cd6cc42b41b8282a05585594f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a82ffe89063497485a178c2339feb64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a82ffe89063497485a178c2339feb64">DSP0N1GPIO27</a>: 1</td></tr>
<tr class="separator:a3a82ffe89063497485a178c2339feb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a50698a6a228f7c4ba3c21d47fb6ef1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a50698a6a228f7c4ba3c21d47fb6ef1">DSP0N1GPIO28</a>: 1</td></tr>
<tr class="separator:a8a50698a6a228f7c4ba3c21d47fb6ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a749f7290a068b91cf2a49973cc74a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a93a749f7290a068b91cf2a49973cc74a">DSP0N1GPIO29</a>: 1</td></tr>
<tr class="separator:a93a749f7290a068b91cf2a49973cc74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1f96d4c3ee7bd8ada3bff7b8fbfcf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abd1f96d4c3ee7bd8ada3bff7b8fbfcf3">DSP0N1GPIO30</a>: 1</td></tr>
<tr class="separator:abd1f96d4c3ee7bd8ada3bff7b8fbfcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592f98d951ac60e4a1d9f8490adf5da4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a592f98d951ac60e4a1d9f8490adf5da4">DSP0N1GPIO31</a>: 1</td></tr>
<tr class="separator:a592f98d951ac60e4a1d9f8490adf5da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1899c1246486354b3f96ec6f0379726"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa1899c1246486354b3f96ec6f0379726">DSP0N1INT0EN_b</a></td></tr>
<tr class="separator:aa1899c1246486354b3f96ec6f0379726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade128534021e14c29639c0f14180375d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ade128534021e14c29639c0f14180375d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e1e1a359cdedc0811b1a184dae1a08"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1e38efdff2452c028faf7c46fe3b4706"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1e38efdff2452c028faf7c46fe3b4706">DSP0N1INT0STAT</a></td></tr>
<tr class="separator:a1e38efdff2452c028faf7c46fe3b4706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae9f1b28aec0b7465665ec047861e46"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6fa3df2d9326e5db294729317024d82c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6fa3df2d9326e5db294729317024d82c">DSP0N1GPIO0</a>: 1</td></tr>
<tr class="separator:a6fa3df2d9326e5db294729317024d82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a67538dfbe793ac63373559f67ba86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a67a67538dfbe793ac63373559f67ba86">DSP0N1GPIO1</a>: 1</td></tr>
<tr class="separator:a67a67538dfbe793ac63373559f67ba86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578aeb95083ecb36a74d2004182bb2a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a578aeb95083ecb36a74d2004182bb2a0">DSP0N1GPIO2</a>: 1</td></tr>
<tr class="separator:a578aeb95083ecb36a74d2004182bb2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987fe296fe8d55f9cb98146d0b001270"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a987fe296fe8d55f9cb98146d0b001270">DSP0N1GPIO3</a>: 1</td></tr>
<tr class="separator:a987fe296fe8d55f9cb98146d0b001270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb85fdb99847a09986a60717e74f1b45"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb85fdb99847a09986a60717e74f1b45">DSP0N1GPIO4</a>: 1</td></tr>
<tr class="separator:adb85fdb99847a09986a60717e74f1b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd33abb10a958308a58833e36da8321"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9fd33abb10a958308a58833e36da8321">DSP0N1GPIO5</a>: 1</td></tr>
<tr class="separator:a9fd33abb10a958308a58833e36da8321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7c97cfb1c50c1dadedc660d67a8942"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0b7c97cfb1c50c1dadedc660d67a8942">DSP0N1GPIO6</a>: 1</td></tr>
<tr class="separator:a0b7c97cfb1c50c1dadedc660d67a8942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a4affd5aac292e33bd55134b3a302a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47a4affd5aac292e33bd55134b3a302a">DSP0N1GPIO7</a>: 1</td></tr>
<tr class="separator:a47a4affd5aac292e33bd55134b3a302a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd4caff5949c9628f607dd22e1abf86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bd4caff5949c9628f607dd22e1abf86">DSP0N1GPIO8</a>: 1</td></tr>
<tr class="separator:a2bd4caff5949c9628f607dd22e1abf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a093aac711007d1cc914c956a9921dde6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a093aac711007d1cc914c956a9921dde6">DSP0N1GPIO9</a>: 1</td></tr>
<tr class="separator:a093aac711007d1cc914c956a9921dde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a621ceabfc33c3b4a3adf74f90c1bdd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a621ceabfc33c3b4a3adf74f90c1bdd">DSP0N1GPIO10</a>: 1</td></tr>
<tr class="separator:a8a621ceabfc33c3b4a3adf74f90c1bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa293f77e64d2287a3f56b8600b9b9744"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa293f77e64d2287a3f56b8600b9b9744">DSP0N1GPIO11</a>: 1</td></tr>
<tr class="separator:aa293f77e64d2287a3f56b8600b9b9744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c9a75bef1d9b38347f92f7f8b343b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23c9a75bef1d9b38347f92f7f8b343b0">DSP0N1GPIO12</a>: 1</td></tr>
<tr class="separator:a23c9a75bef1d9b38347f92f7f8b343b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6660077ebf09fbcbe03b6cae6f484b76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6660077ebf09fbcbe03b6cae6f484b76">DSP0N1GPIO13</a>: 1</td></tr>
<tr class="separator:a6660077ebf09fbcbe03b6cae6f484b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb793ac7b409705d18fe2d5c3f633a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bb793ac7b409705d18fe2d5c3f633a9">DSP0N1GPIO14</a>: 1</td></tr>
<tr class="separator:a9bb793ac7b409705d18fe2d5c3f633a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0d853163dd0c2b877b7021e1aea706"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e0d853163dd0c2b877b7021e1aea706">DSP0N1GPIO15</a>: 1</td></tr>
<tr class="separator:a4e0d853163dd0c2b877b7021e1aea706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba761d365dad8ea86fcbbf9c9c9c30c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba761d365dad8ea86fcbbf9c9c9c30c3">DSP0N1GPIO16</a>: 1</td></tr>
<tr class="separator:aba761d365dad8ea86fcbbf9c9c9c30c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877fa99d4ebb1c55a9a7120d7de85e44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a877fa99d4ebb1c55a9a7120d7de85e44">DSP0N1GPIO17</a>: 1</td></tr>
<tr class="separator:a877fa99d4ebb1c55a9a7120d7de85e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea6849c682cbaabdfd02d54c6489a7c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adea6849c682cbaabdfd02d54c6489a7c">DSP0N1GPIO18</a>: 1</td></tr>
<tr class="separator:adea6849c682cbaabdfd02d54c6489a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8e670e926f21474fc0ed600a7a675a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a8e670e926f21474fc0ed600a7a675a">DSP0N1GPIO19</a>: 1</td></tr>
<tr class="separator:a2a8e670e926f21474fc0ed600a7a675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d6fdcd0a78488a871502b3f989fcdc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13d6fdcd0a78488a871502b3f989fcdc">DSP0N1GPIO20</a>: 1</td></tr>
<tr class="separator:a13d6fdcd0a78488a871502b3f989fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01554f590739c13f10675a9d160bb04b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01554f590739c13f10675a9d160bb04b">DSP0N1GPIO21</a>: 1</td></tr>
<tr class="separator:a01554f590739c13f10675a9d160bb04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af899f78b56a9679fd001fa7c20674e25"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af899f78b56a9679fd001fa7c20674e25">DSP0N1GPIO22</a>: 1</td></tr>
<tr class="separator:af899f78b56a9679fd001fa7c20674e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d8dfd4f02c33e09199c321128ad606"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a52d8dfd4f02c33e09199c321128ad606">DSP0N1GPIO23</a>: 1</td></tr>
<tr class="separator:a52d8dfd4f02c33e09199c321128ad606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d176fd81fd571c0f8ef185c65da7f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18d176fd81fd571c0f8ef185c65da7f4">DSP0N1GPIO24</a>: 1</td></tr>
<tr class="separator:a18d176fd81fd571c0f8ef185c65da7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba2711de9a33febf9656d10bbfebd10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaba2711de9a33febf9656d10bbfebd10">DSP0N1GPIO25</a>: 1</td></tr>
<tr class="separator:aaba2711de9a33febf9656d10bbfebd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5804cd6cc42b41b8282a05585594f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaf5804cd6cc42b41b8282a05585594f6">DSP0N1GPIO26</a>: 1</td></tr>
<tr class="separator:aaf5804cd6cc42b41b8282a05585594f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a82ffe89063497485a178c2339feb64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a82ffe89063497485a178c2339feb64">DSP0N1GPIO27</a>: 1</td></tr>
<tr class="separator:a3a82ffe89063497485a178c2339feb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a50698a6a228f7c4ba3c21d47fb6ef1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a50698a6a228f7c4ba3c21d47fb6ef1">DSP0N1GPIO28</a>: 1</td></tr>
<tr class="separator:a8a50698a6a228f7c4ba3c21d47fb6ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a749f7290a068b91cf2a49973cc74a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a93a749f7290a068b91cf2a49973cc74a">DSP0N1GPIO29</a>: 1</td></tr>
<tr class="separator:a93a749f7290a068b91cf2a49973cc74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1f96d4c3ee7bd8ada3bff7b8fbfcf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abd1f96d4c3ee7bd8ada3bff7b8fbfcf3">DSP0N1GPIO30</a>: 1</td></tr>
<tr class="separator:abd1f96d4c3ee7bd8ada3bff7b8fbfcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592f98d951ac60e4a1d9f8490adf5da4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a592f98d951ac60e4a1d9f8490adf5da4">DSP0N1GPIO31</a>: 1</td></tr>
<tr class="separator:a592f98d951ac60e4a1d9f8490adf5da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae9f1b28aec0b7465665ec047861e46"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3ae9f1b28aec0b7465665ec047861e46">DSP0N1INT0STAT_b</a></td></tr>
<tr class="separator:a3ae9f1b28aec0b7465665ec047861e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e1e1a359cdedc0811b1a184dae1a08"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa4e1e1a359cdedc0811b1a184dae1a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97e72ce9be919cf8dd4f33237da399e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4dcf2f75341fa00bed5618954218faea"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4dcf2f75341fa00bed5618954218faea">DSP0N1INT0CLR</a></td></tr>
<tr class="separator:a4dcf2f75341fa00bed5618954218faea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65955e3ed8aae32ffd250062df237d9f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6fa3df2d9326e5db294729317024d82c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6fa3df2d9326e5db294729317024d82c">DSP0N1GPIO0</a>: 1</td></tr>
<tr class="separator:a6fa3df2d9326e5db294729317024d82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a67538dfbe793ac63373559f67ba86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a67a67538dfbe793ac63373559f67ba86">DSP0N1GPIO1</a>: 1</td></tr>
<tr class="separator:a67a67538dfbe793ac63373559f67ba86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578aeb95083ecb36a74d2004182bb2a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a578aeb95083ecb36a74d2004182bb2a0">DSP0N1GPIO2</a>: 1</td></tr>
<tr class="separator:a578aeb95083ecb36a74d2004182bb2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987fe296fe8d55f9cb98146d0b001270"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a987fe296fe8d55f9cb98146d0b001270">DSP0N1GPIO3</a>: 1</td></tr>
<tr class="separator:a987fe296fe8d55f9cb98146d0b001270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb85fdb99847a09986a60717e74f1b45"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb85fdb99847a09986a60717e74f1b45">DSP0N1GPIO4</a>: 1</td></tr>
<tr class="separator:adb85fdb99847a09986a60717e74f1b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd33abb10a958308a58833e36da8321"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9fd33abb10a958308a58833e36da8321">DSP0N1GPIO5</a>: 1</td></tr>
<tr class="separator:a9fd33abb10a958308a58833e36da8321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7c97cfb1c50c1dadedc660d67a8942"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0b7c97cfb1c50c1dadedc660d67a8942">DSP0N1GPIO6</a>: 1</td></tr>
<tr class="separator:a0b7c97cfb1c50c1dadedc660d67a8942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a4affd5aac292e33bd55134b3a302a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47a4affd5aac292e33bd55134b3a302a">DSP0N1GPIO7</a>: 1</td></tr>
<tr class="separator:a47a4affd5aac292e33bd55134b3a302a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd4caff5949c9628f607dd22e1abf86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bd4caff5949c9628f607dd22e1abf86">DSP0N1GPIO8</a>: 1</td></tr>
<tr class="separator:a2bd4caff5949c9628f607dd22e1abf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a093aac711007d1cc914c956a9921dde6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a093aac711007d1cc914c956a9921dde6">DSP0N1GPIO9</a>: 1</td></tr>
<tr class="separator:a093aac711007d1cc914c956a9921dde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a621ceabfc33c3b4a3adf74f90c1bdd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a621ceabfc33c3b4a3adf74f90c1bdd">DSP0N1GPIO10</a>: 1</td></tr>
<tr class="separator:a8a621ceabfc33c3b4a3adf74f90c1bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa293f77e64d2287a3f56b8600b9b9744"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa293f77e64d2287a3f56b8600b9b9744">DSP0N1GPIO11</a>: 1</td></tr>
<tr class="separator:aa293f77e64d2287a3f56b8600b9b9744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c9a75bef1d9b38347f92f7f8b343b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23c9a75bef1d9b38347f92f7f8b343b0">DSP0N1GPIO12</a>: 1</td></tr>
<tr class="separator:a23c9a75bef1d9b38347f92f7f8b343b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6660077ebf09fbcbe03b6cae6f484b76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6660077ebf09fbcbe03b6cae6f484b76">DSP0N1GPIO13</a>: 1</td></tr>
<tr class="separator:a6660077ebf09fbcbe03b6cae6f484b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb793ac7b409705d18fe2d5c3f633a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bb793ac7b409705d18fe2d5c3f633a9">DSP0N1GPIO14</a>: 1</td></tr>
<tr class="separator:a9bb793ac7b409705d18fe2d5c3f633a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0d853163dd0c2b877b7021e1aea706"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e0d853163dd0c2b877b7021e1aea706">DSP0N1GPIO15</a>: 1</td></tr>
<tr class="separator:a4e0d853163dd0c2b877b7021e1aea706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba761d365dad8ea86fcbbf9c9c9c30c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba761d365dad8ea86fcbbf9c9c9c30c3">DSP0N1GPIO16</a>: 1</td></tr>
<tr class="separator:aba761d365dad8ea86fcbbf9c9c9c30c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877fa99d4ebb1c55a9a7120d7de85e44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a877fa99d4ebb1c55a9a7120d7de85e44">DSP0N1GPIO17</a>: 1</td></tr>
<tr class="separator:a877fa99d4ebb1c55a9a7120d7de85e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea6849c682cbaabdfd02d54c6489a7c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adea6849c682cbaabdfd02d54c6489a7c">DSP0N1GPIO18</a>: 1</td></tr>
<tr class="separator:adea6849c682cbaabdfd02d54c6489a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8e670e926f21474fc0ed600a7a675a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a8e670e926f21474fc0ed600a7a675a">DSP0N1GPIO19</a>: 1</td></tr>
<tr class="separator:a2a8e670e926f21474fc0ed600a7a675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d6fdcd0a78488a871502b3f989fcdc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13d6fdcd0a78488a871502b3f989fcdc">DSP0N1GPIO20</a>: 1</td></tr>
<tr class="separator:a13d6fdcd0a78488a871502b3f989fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01554f590739c13f10675a9d160bb04b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01554f590739c13f10675a9d160bb04b">DSP0N1GPIO21</a>: 1</td></tr>
<tr class="separator:a01554f590739c13f10675a9d160bb04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af899f78b56a9679fd001fa7c20674e25"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af899f78b56a9679fd001fa7c20674e25">DSP0N1GPIO22</a>: 1</td></tr>
<tr class="separator:af899f78b56a9679fd001fa7c20674e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d8dfd4f02c33e09199c321128ad606"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a52d8dfd4f02c33e09199c321128ad606">DSP0N1GPIO23</a>: 1</td></tr>
<tr class="separator:a52d8dfd4f02c33e09199c321128ad606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d176fd81fd571c0f8ef185c65da7f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18d176fd81fd571c0f8ef185c65da7f4">DSP0N1GPIO24</a>: 1</td></tr>
<tr class="separator:a18d176fd81fd571c0f8ef185c65da7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba2711de9a33febf9656d10bbfebd10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaba2711de9a33febf9656d10bbfebd10">DSP0N1GPIO25</a>: 1</td></tr>
<tr class="separator:aaba2711de9a33febf9656d10bbfebd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5804cd6cc42b41b8282a05585594f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaf5804cd6cc42b41b8282a05585594f6">DSP0N1GPIO26</a>: 1</td></tr>
<tr class="separator:aaf5804cd6cc42b41b8282a05585594f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a82ffe89063497485a178c2339feb64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a82ffe89063497485a178c2339feb64">DSP0N1GPIO27</a>: 1</td></tr>
<tr class="separator:a3a82ffe89063497485a178c2339feb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a50698a6a228f7c4ba3c21d47fb6ef1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a50698a6a228f7c4ba3c21d47fb6ef1">DSP0N1GPIO28</a>: 1</td></tr>
<tr class="separator:a8a50698a6a228f7c4ba3c21d47fb6ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a749f7290a068b91cf2a49973cc74a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a93a749f7290a068b91cf2a49973cc74a">DSP0N1GPIO29</a>: 1</td></tr>
<tr class="separator:a93a749f7290a068b91cf2a49973cc74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1f96d4c3ee7bd8ada3bff7b8fbfcf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abd1f96d4c3ee7bd8ada3bff7b8fbfcf3">DSP0N1GPIO30</a>: 1</td></tr>
<tr class="separator:abd1f96d4c3ee7bd8ada3bff7b8fbfcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592f98d951ac60e4a1d9f8490adf5da4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a592f98d951ac60e4a1d9f8490adf5da4">DSP0N1GPIO31</a>: 1</td></tr>
<tr class="separator:a592f98d951ac60e4a1d9f8490adf5da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65955e3ed8aae32ffd250062df237d9f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a65955e3ed8aae32ffd250062df237d9f">DSP0N1INT0CLR_b</a></td></tr>
<tr class="separator:a65955e3ed8aae32ffd250062df237d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97e72ce9be919cf8dd4f33237da399e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad97e72ce9be919cf8dd4f33237da399e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d78d05c4d2f9810ed824c6bb4b8866d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad3c193f623081199c1c474a45910fdbc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad3c193f623081199c1c474a45910fdbc">DSP0N1INT0SET</a></td></tr>
<tr class="separator:ad3c193f623081199c1c474a45910fdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98423a5df174aea1b8d29285c2230a2f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6fa3df2d9326e5db294729317024d82c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6fa3df2d9326e5db294729317024d82c">DSP0N1GPIO0</a>: 1</td></tr>
<tr class="separator:a6fa3df2d9326e5db294729317024d82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a67538dfbe793ac63373559f67ba86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a67a67538dfbe793ac63373559f67ba86">DSP0N1GPIO1</a>: 1</td></tr>
<tr class="separator:a67a67538dfbe793ac63373559f67ba86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578aeb95083ecb36a74d2004182bb2a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a578aeb95083ecb36a74d2004182bb2a0">DSP0N1GPIO2</a>: 1</td></tr>
<tr class="separator:a578aeb95083ecb36a74d2004182bb2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987fe296fe8d55f9cb98146d0b001270"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a987fe296fe8d55f9cb98146d0b001270">DSP0N1GPIO3</a>: 1</td></tr>
<tr class="separator:a987fe296fe8d55f9cb98146d0b001270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb85fdb99847a09986a60717e74f1b45"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb85fdb99847a09986a60717e74f1b45">DSP0N1GPIO4</a>: 1</td></tr>
<tr class="separator:adb85fdb99847a09986a60717e74f1b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd33abb10a958308a58833e36da8321"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9fd33abb10a958308a58833e36da8321">DSP0N1GPIO5</a>: 1</td></tr>
<tr class="separator:a9fd33abb10a958308a58833e36da8321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b7c97cfb1c50c1dadedc660d67a8942"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0b7c97cfb1c50c1dadedc660d67a8942">DSP0N1GPIO6</a>: 1</td></tr>
<tr class="separator:a0b7c97cfb1c50c1dadedc660d67a8942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a4affd5aac292e33bd55134b3a302a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47a4affd5aac292e33bd55134b3a302a">DSP0N1GPIO7</a>: 1</td></tr>
<tr class="separator:a47a4affd5aac292e33bd55134b3a302a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd4caff5949c9628f607dd22e1abf86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bd4caff5949c9628f607dd22e1abf86">DSP0N1GPIO8</a>: 1</td></tr>
<tr class="separator:a2bd4caff5949c9628f607dd22e1abf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a093aac711007d1cc914c956a9921dde6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a093aac711007d1cc914c956a9921dde6">DSP0N1GPIO9</a>: 1</td></tr>
<tr class="separator:a093aac711007d1cc914c956a9921dde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a621ceabfc33c3b4a3adf74f90c1bdd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a621ceabfc33c3b4a3adf74f90c1bdd">DSP0N1GPIO10</a>: 1</td></tr>
<tr class="separator:a8a621ceabfc33c3b4a3adf74f90c1bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa293f77e64d2287a3f56b8600b9b9744"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa293f77e64d2287a3f56b8600b9b9744">DSP0N1GPIO11</a>: 1</td></tr>
<tr class="separator:aa293f77e64d2287a3f56b8600b9b9744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c9a75bef1d9b38347f92f7f8b343b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a23c9a75bef1d9b38347f92f7f8b343b0">DSP0N1GPIO12</a>: 1</td></tr>
<tr class="separator:a23c9a75bef1d9b38347f92f7f8b343b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6660077ebf09fbcbe03b6cae6f484b76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6660077ebf09fbcbe03b6cae6f484b76">DSP0N1GPIO13</a>: 1</td></tr>
<tr class="separator:a6660077ebf09fbcbe03b6cae6f484b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb793ac7b409705d18fe2d5c3f633a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bb793ac7b409705d18fe2d5c3f633a9">DSP0N1GPIO14</a>: 1</td></tr>
<tr class="separator:a9bb793ac7b409705d18fe2d5c3f633a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0d853163dd0c2b877b7021e1aea706"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e0d853163dd0c2b877b7021e1aea706">DSP0N1GPIO15</a>: 1</td></tr>
<tr class="separator:a4e0d853163dd0c2b877b7021e1aea706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba761d365dad8ea86fcbbf9c9c9c30c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aba761d365dad8ea86fcbbf9c9c9c30c3">DSP0N1GPIO16</a>: 1</td></tr>
<tr class="separator:aba761d365dad8ea86fcbbf9c9c9c30c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877fa99d4ebb1c55a9a7120d7de85e44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a877fa99d4ebb1c55a9a7120d7de85e44">DSP0N1GPIO17</a>: 1</td></tr>
<tr class="separator:a877fa99d4ebb1c55a9a7120d7de85e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea6849c682cbaabdfd02d54c6489a7c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adea6849c682cbaabdfd02d54c6489a7c">DSP0N1GPIO18</a>: 1</td></tr>
<tr class="separator:adea6849c682cbaabdfd02d54c6489a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8e670e926f21474fc0ed600a7a675a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2a8e670e926f21474fc0ed600a7a675a">DSP0N1GPIO19</a>: 1</td></tr>
<tr class="separator:a2a8e670e926f21474fc0ed600a7a675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d6fdcd0a78488a871502b3f989fcdc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13d6fdcd0a78488a871502b3f989fcdc">DSP0N1GPIO20</a>: 1</td></tr>
<tr class="separator:a13d6fdcd0a78488a871502b3f989fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01554f590739c13f10675a9d160bb04b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01554f590739c13f10675a9d160bb04b">DSP0N1GPIO21</a>: 1</td></tr>
<tr class="separator:a01554f590739c13f10675a9d160bb04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af899f78b56a9679fd001fa7c20674e25"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af899f78b56a9679fd001fa7c20674e25">DSP0N1GPIO22</a>: 1</td></tr>
<tr class="separator:af899f78b56a9679fd001fa7c20674e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d8dfd4f02c33e09199c321128ad606"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a52d8dfd4f02c33e09199c321128ad606">DSP0N1GPIO23</a>: 1</td></tr>
<tr class="separator:a52d8dfd4f02c33e09199c321128ad606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d176fd81fd571c0f8ef185c65da7f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a18d176fd81fd571c0f8ef185c65da7f4">DSP0N1GPIO24</a>: 1</td></tr>
<tr class="separator:a18d176fd81fd571c0f8ef185c65da7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba2711de9a33febf9656d10bbfebd10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaba2711de9a33febf9656d10bbfebd10">DSP0N1GPIO25</a>: 1</td></tr>
<tr class="separator:aaba2711de9a33febf9656d10bbfebd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5804cd6cc42b41b8282a05585594f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaf5804cd6cc42b41b8282a05585594f6">DSP0N1GPIO26</a>: 1</td></tr>
<tr class="separator:aaf5804cd6cc42b41b8282a05585594f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a82ffe89063497485a178c2339feb64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3a82ffe89063497485a178c2339feb64">DSP0N1GPIO27</a>: 1</td></tr>
<tr class="separator:a3a82ffe89063497485a178c2339feb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a50698a6a228f7c4ba3c21d47fb6ef1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8a50698a6a228f7c4ba3c21d47fb6ef1">DSP0N1GPIO28</a>: 1</td></tr>
<tr class="separator:a8a50698a6a228f7c4ba3c21d47fb6ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a749f7290a068b91cf2a49973cc74a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a93a749f7290a068b91cf2a49973cc74a">DSP0N1GPIO29</a>: 1</td></tr>
<tr class="separator:a93a749f7290a068b91cf2a49973cc74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1f96d4c3ee7bd8ada3bff7b8fbfcf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abd1f96d4c3ee7bd8ada3bff7b8fbfcf3">DSP0N1GPIO30</a>: 1</td></tr>
<tr class="separator:abd1f96d4c3ee7bd8ada3bff7b8fbfcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592f98d951ac60e4a1d9f8490adf5da4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a592f98d951ac60e4a1d9f8490adf5da4">DSP0N1GPIO31</a>: 1</td></tr>
<tr class="separator:a592f98d951ac60e4a1d9f8490adf5da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98423a5df174aea1b8d29285c2230a2f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98423a5df174aea1b8d29285c2230a2f">DSP0N1INT0SET_b</a></td></tr>
<tr class="separator:a98423a5df174aea1b8d29285c2230a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d78d05c4d2f9810ed824c6bb4b8866d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d78d05c4d2f9810ed824c6bb4b8866d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba3572cee66d81144bfd28a91d36012"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a512e528aa54aff9bdf43acb6a4082419"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a512e528aa54aff9bdf43acb6a4082419">DSP0N1INT1EN</a></td></tr>
<tr class="separator:a512e528aa54aff9bdf43acb6a4082419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3508e1556e0d05a2e13a91cb2822cd1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a61e4783fbc478b7a66eaf6906afa1189"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61e4783fbc478b7a66eaf6906afa1189">DSP0N1GPIO32</a>: 1</td></tr>
<tr class="separator:a61e4783fbc478b7a66eaf6906afa1189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7475f046550a96ae37b43625328f4762"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7475f046550a96ae37b43625328f4762">DSP0N1GPIO33</a>: 1</td></tr>
<tr class="separator:a7475f046550a96ae37b43625328f4762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac001c4c56e0c30e093df345224c0fda5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac001c4c56e0c30e093df345224c0fda5">DSP0N1GPIO34</a>: 1</td></tr>
<tr class="separator:ac001c4c56e0c30e093df345224c0fda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445cdc3670e2cdf8446d7e42f11fedd1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a445cdc3670e2cdf8446d7e42f11fedd1">DSP0N1GPIO35</a>: 1</td></tr>
<tr class="separator:a445cdc3670e2cdf8446d7e42f11fedd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af6ff29e851e4711a6731b1de75eb76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8af6ff29e851e4711a6731b1de75eb76">DSP0N1GPIO36</a>: 1</td></tr>
<tr class="separator:a8af6ff29e851e4711a6731b1de75eb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7d377014a6f4d7061995a6beb74669"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3c7d377014a6f4d7061995a6beb74669">DSP0N1GPIO37</a>: 1</td></tr>
<tr class="separator:a3c7d377014a6f4d7061995a6beb74669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f587daa64a548c9e3aea932b05bc36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9f587daa64a548c9e3aea932b05bc36">DSP0N1GPIO38</a>: 1</td></tr>
<tr class="separator:ae9f587daa64a548c9e3aea932b05bc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ae0e08cfcb49ee3d51c3e36a772051"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad1ae0e08cfcb49ee3d51c3e36a772051">DSP0N1GPIO39</a>: 1</td></tr>
<tr class="separator:ad1ae0e08cfcb49ee3d51c3e36a772051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c441e0b8fdbc444a9b81949f5d57a60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c441e0b8fdbc444a9b81949f5d57a60">DSP0N1GPIO40</a>: 1</td></tr>
<tr class="separator:a6c441e0b8fdbc444a9b81949f5d57a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056eff46a1b9f1c0d38cdfe303ec9ad8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a056eff46a1b9f1c0d38cdfe303ec9ad8">DSP0N1GPIO41</a>: 1</td></tr>
<tr class="separator:a056eff46a1b9f1c0d38cdfe303ec9ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89aad790ed518b6b3cf673fde785f52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad89aad790ed518b6b3cf673fde785f52">DSP0N1GPIO42</a>: 1</td></tr>
<tr class="separator:ad89aad790ed518b6b3cf673fde785f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61368cf735c1e4d98c72a8fac1658974"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61368cf735c1e4d98c72a8fac1658974">DSP0N1GPIO43</a>: 1</td></tr>
<tr class="separator:a61368cf735c1e4d98c72a8fac1658974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4a81ace64d93110399f387d5a162dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9c4a81ace64d93110399f387d5a162dd">DSP0N1GPIO44</a>: 1</td></tr>
<tr class="separator:a9c4a81ace64d93110399f387d5a162dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2db9b82e1580f765fd659317105fcfc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab2db9b82e1580f765fd659317105fcfc">DSP0N1GPIO45</a>: 1</td></tr>
<tr class="separator:ab2db9b82e1580f765fd659317105fcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03471958ca694998768960315e368af2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03471958ca694998768960315e368af2">DSP0N1GPIO46</a>: 1</td></tr>
<tr class="separator:a03471958ca694998768960315e368af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7624e6316e8e5235ad71cb69dd85ae8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7624e6316e8e5235ad71cb69dd85ae8b">DSP0N1GPIO47</a>: 1</td></tr>
<tr class="separator:a7624e6316e8e5235ad71cb69dd85ae8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf79fe9fabbf763244fdc56d6edaaa2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bf79fe9fabbf763244fdc56d6edaaa2">DSP0N1GPIO48</a>: 1</td></tr>
<tr class="separator:a9bf79fe9fabbf763244fdc56d6edaaa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdd74aa205caa6a819e9921579b1786"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3cdd74aa205caa6a819e9921579b1786">DSP0N1GPIO49</a>: 1</td></tr>
<tr class="separator:a3cdd74aa205caa6a819e9921579b1786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04cb04eb1efe09da3afba56990f7df5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa04cb04eb1efe09da3afba56990f7df5">DSP0N1GPIO50</a>: 1</td></tr>
<tr class="separator:aa04cb04eb1efe09da3afba56990f7df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a87f860d01133e6ad4185de0f7aef0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56a87f860d01133e6ad4185de0f7aef0">DSP0N1GPIO51</a>: 1</td></tr>
<tr class="separator:a56a87f860d01133e6ad4185de0f7aef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8cff76d260bbeec02a41145a69578a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afd8cff76d260bbeec02a41145a69578a">DSP0N1GPIO52</a>: 1</td></tr>
<tr class="separator:afd8cff76d260bbeec02a41145a69578a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7d39211c646c9928b7f1f9a8a2ba6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1e7d39211c646c9928b7f1f9a8a2ba6a">DSP0N1GPIO53</a>: 1</td></tr>
<tr class="separator:a1e7d39211c646c9928b7f1f9a8a2ba6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f883e7016a4753fe34ad8818f1ae8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97f883e7016a4753fe34ad8818f1ae8c">DSP0N1GPIO54</a>: 1</td></tr>
<tr class="separator:a97f883e7016a4753fe34ad8818f1ae8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33d9687dfc218ad144ecd007dbdd49f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa33d9687dfc218ad144ecd007dbdd49f">DSP0N1GPIO55</a>: 1</td></tr>
<tr class="separator:aa33d9687dfc218ad144ecd007dbdd49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae547fc231ff24617c83d3f98f6f5bee0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae547fc231ff24617c83d3f98f6f5bee0">DSP0N1GPIO56</a>: 1</td></tr>
<tr class="separator:ae547fc231ff24617c83d3f98f6f5bee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4068bbcd4874d4a25b1f8ce93bcd9af7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4068bbcd4874d4a25b1f8ce93bcd9af7">DSP0N1GPIO57</a>: 1</td></tr>
<tr class="separator:a4068bbcd4874d4a25b1f8ce93bcd9af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec517aedbf73235fa710dac7b9d48a94"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec517aedbf73235fa710dac7b9d48a94">DSP0N1GPIO58</a>: 1</td></tr>
<tr class="separator:aec517aedbf73235fa710dac7b9d48a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186be4016ae7fdc45a36752b49a40e96"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a186be4016ae7fdc45a36752b49a40e96">DSP0N1GPIO59</a>: 1</td></tr>
<tr class="separator:a186be4016ae7fdc45a36752b49a40e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e2943e6fba38c5a9be05e98830176c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a85e2943e6fba38c5a9be05e98830176c">DSP0N1GPIO60</a>: 1</td></tr>
<tr class="separator:a85e2943e6fba38c5a9be05e98830176c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987184c8aed0d0ed7ad3e145e79e51be"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a987184c8aed0d0ed7ad3e145e79e51be">DSP0N1GPIO61</a>: 1</td></tr>
<tr class="separator:a987184c8aed0d0ed7ad3e145e79e51be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2eec7eddc6fb4a66e95f5a156996f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd2eec7eddc6fb4a66e95f5a156996f9">DSP0N1GPIO62</a>: 1</td></tr>
<tr class="separator:acd2eec7eddc6fb4a66e95f5a156996f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c9e9e60dc3629a61d9f574fc8f16c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a36c9e9e60dc3629a61d9f574fc8f16c3">DSP0N1GPIO63</a>: 1</td></tr>
<tr class="separator:a36c9e9e60dc3629a61d9f574fc8f16c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3508e1556e0d05a2e13a91cb2822cd1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa3508e1556e0d05a2e13a91cb2822cd1">DSP0N1INT1EN_b</a></td></tr>
<tr class="separator:aa3508e1556e0d05a2e13a91cb2822cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ba3572cee66d81144bfd28a91d36012"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4ba3572cee66d81144bfd28a91d36012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d24e9732782898bdaf714d261fbe8a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa2a15e522b42c592cbca60ef1eadbf30"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa2a15e522b42c592cbca60ef1eadbf30">DSP0N1INT1STAT</a></td></tr>
<tr class="separator:aa2a15e522b42c592cbca60ef1eadbf30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd1e5c4774144778c45dea3ed423301"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a61e4783fbc478b7a66eaf6906afa1189"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61e4783fbc478b7a66eaf6906afa1189">DSP0N1GPIO32</a>: 1</td></tr>
<tr class="separator:a61e4783fbc478b7a66eaf6906afa1189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7475f046550a96ae37b43625328f4762"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7475f046550a96ae37b43625328f4762">DSP0N1GPIO33</a>: 1</td></tr>
<tr class="separator:a7475f046550a96ae37b43625328f4762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac001c4c56e0c30e093df345224c0fda5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac001c4c56e0c30e093df345224c0fda5">DSP0N1GPIO34</a>: 1</td></tr>
<tr class="separator:ac001c4c56e0c30e093df345224c0fda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445cdc3670e2cdf8446d7e42f11fedd1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a445cdc3670e2cdf8446d7e42f11fedd1">DSP0N1GPIO35</a>: 1</td></tr>
<tr class="separator:a445cdc3670e2cdf8446d7e42f11fedd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af6ff29e851e4711a6731b1de75eb76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8af6ff29e851e4711a6731b1de75eb76">DSP0N1GPIO36</a>: 1</td></tr>
<tr class="separator:a8af6ff29e851e4711a6731b1de75eb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7d377014a6f4d7061995a6beb74669"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3c7d377014a6f4d7061995a6beb74669">DSP0N1GPIO37</a>: 1</td></tr>
<tr class="separator:a3c7d377014a6f4d7061995a6beb74669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f587daa64a548c9e3aea932b05bc36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9f587daa64a548c9e3aea932b05bc36">DSP0N1GPIO38</a>: 1</td></tr>
<tr class="separator:ae9f587daa64a548c9e3aea932b05bc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ae0e08cfcb49ee3d51c3e36a772051"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad1ae0e08cfcb49ee3d51c3e36a772051">DSP0N1GPIO39</a>: 1</td></tr>
<tr class="separator:ad1ae0e08cfcb49ee3d51c3e36a772051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c441e0b8fdbc444a9b81949f5d57a60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c441e0b8fdbc444a9b81949f5d57a60">DSP0N1GPIO40</a>: 1</td></tr>
<tr class="separator:a6c441e0b8fdbc444a9b81949f5d57a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056eff46a1b9f1c0d38cdfe303ec9ad8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a056eff46a1b9f1c0d38cdfe303ec9ad8">DSP0N1GPIO41</a>: 1</td></tr>
<tr class="separator:a056eff46a1b9f1c0d38cdfe303ec9ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89aad790ed518b6b3cf673fde785f52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad89aad790ed518b6b3cf673fde785f52">DSP0N1GPIO42</a>: 1</td></tr>
<tr class="separator:ad89aad790ed518b6b3cf673fde785f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61368cf735c1e4d98c72a8fac1658974"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61368cf735c1e4d98c72a8fac1658974">DSP0N1GPIO43</a>: 1</td></tr>
<tr class="separator:a61368cf735c1e4d98c72a8fac1658974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4a81ace64d93110399f387d5a162dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9c4a81ace64d93110399f387d5a162dd">DSP0N1GPIO44</a>: 1</td></tr>
<tr class="separator:a9c4a81ace64d93110399f387d5a162dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2db9b82e1580f765fd659317105fcfc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab2db9b82e1580f765fd659317105fcfc">DSP0N1GPIO45</a>: 1</td></tr>
<tr class="separator:ab2db9b82e1580f765fd659317105fcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03471958ca694998768960315e368af2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03471958ca694998768960315e368af2">DSP0N1GPIO46</a>: 1</td></tr>
<tr class="separator:a03471958ca694998768960315e368af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7624e6316e8e5235ad71cb69dd85ae8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7624e6316e8e5235ad71cb69dd85ae8b">DSP0N1GPIO47</a>: 1</td></tr>
<tr class="separator:a7624e6316e8e5235ad71cb69dd85ae8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf79fe9fabbf763244fdc56d6edaaa2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bf79fe9fabbf763244fdc56d6edaaa2">DSP0N1GPIO48</a>: 1</td></tr>
<tr class="separator:a9bf79fe9fabbf763244fdc56d6edaaa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdd74aa205caa6a819e9921579b1786"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3cdd74aa205caa6a819e9921579b1786">DSP0N1GPIO49</a>: 1</td></tr>
<tr class="separator:a3cdd74aa205caa6a819e9921579b1786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04cb04eb1efe09da3afba56990f7df5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa04cb04eb1efe09da3afba56990f7df5">DSP0N1GPIO50</a>: 1</td></tr>
<tr class="separator:aa04cb04eb1efe09da3afba56990f7df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a87f860d01133e6ad4185de0f7aef0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56a87f860d01133e6ad4185de0f7aef0">DSP0N1GPIO51</a>: 1</td></tr>
<tr class="separator:a56a87f860d01133e6ad4185de0f7aef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8cff76d260bbeec02a41145a69578a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afd8cff76d260bbeec02a41145a69578a">DSP0N1GPIO52</a>: 1</td></tr>
<tr class="separator:afd8cff76d260bbeec02a41145a69578a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7d39211c646c9928b7f1f9a8a2ba6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1e7d39211c646c9928b7f1f9a8a2ba6a">DSP0N1GPIO53</a>: 1</td></tr>
<tr class="separator:a1e7d39211c646c9928b7f1f9a8a2ba6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f883e7016a4753fe34ad8818f1ae8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97f883e7016a4753fe34ad8818f1ae8c">DSP0N1GPIO54</a>: 1</td></tr>
<tr class="separator:a97f883e7016a4753fe34ad8818f1ae8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33d9687dfc218ad144ecd007dbdd49f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa33d9687dfc218ad144ecd007dbdd49f">DSP0N1GPIO55</a>: 1</td></tr>
<tr class="separator:aa33d9687dfc218ad144ecd007dbdd49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae547fc231ff24617c83d3f98f6f5bee0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae547fc231ff24617c83d3f98f6f5bee0">DSP0N1GPIO56</a>: 1</td></tr>
<tr class="separator:ae547fc231ff24617c83d3f98f6f5bee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4068bbcd4874d4a25b1f8ce93bcd9af7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4068bbcd4874d4a25b1f8ce93bcd9af7">DSP0N1GPIO57</a>: 1</td></tr>
<tr class="separator:a4068bbcd4874d4a25b1f8ce93bcd9af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec517aedbf73235fa710dac7b9d48a94"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec517aedbf73235fa710dac7b9d48a94">DSP0N1GPIO58</a>: 1</td></tr>
<tr class="separator:aec517aedbf73235fa710dac7b9d48a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186be4016ae7fdc45a36752b49a40e96"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a186be4016ae7fdc45a36752b49a40e96">DSP0N1GPIO59</a>: 1</td></tr>
<tr class="separator:a186be4016ae7fdc45a36752b49a40e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e2943e6fba38c5a9be05e98830176c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a85e2943e6fba38c5a9be05e98830176c">DSP0N1GPIO60</a>: 1</td></tr>
<tr class="separator:a85e2943e6fba38c5a9be05e98830176c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987184c8aed0d0ed7ad3e145e79e51be"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a987184c8aed0d0ed7ad3e145e79e51be">DSP0N1GPIO61</a>: 1</td></tr>
<tr class="separator:a987184c8aed0d0ed7ad3e145e79e51be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2eec7eddc6fb4a66e95f5a156996f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd2eec7eddc6fb4a66e95f5a156996f9">DSP0N1GPIO62</a>: 1</td></tr>
<tr class="separator:acd2eec7eddc6fb4a66e95f5a156996f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c9e9e60dc3629a61d9f574fc8f16c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a36c9e9e60dc3629a61d9f574fc8f16c3">DSP0N1GPIO63</a>: 1</td></tr>
<tr class="separator:a36c9e9e60dc3629a61d9f574fc8f16c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd1e5c4774144778c45dea3ed423301"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afdd1e5c4774144778c45dea3ed423301">DSP0N1INT1STAT_b</a></td></tr>
<tr class="separator:afdd1e5c4774144778c45dea3ed423301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d24e9732782898bdaf714d261fbe8a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a91d24e9732782898bdaf714d261fbe8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a42d98c78716991f01e41a2b71a2dc"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1c2f81e1457c51115a2bbf6a4f6ce68a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1c2f81e1457c51115a2bbf6a4f6ce68a">DSP0N1INT1CLR</a></td></tr>
<tr class="separator:a1c2f81e1457c51115a2bbf6a4f6ce68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f9df30d4e6a5f84fd5ae01ef56bd0a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a61e4783fbc478b7a66eaf6906afa1189"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61e4783fbc478b7a66eaf6906afa1189">DSP0N1GPIO32</a>: 1</td></tr>
<tr class="separator:a61e4783fbc478b7a66eaf6906afa1189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7475f046550a96ae37b43625328f4762"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7475f046550a96ae37b43625328f4762">DSP0N1GPIO33</a>: 1</td></tr>
<tr class="separator:a7475f046550a96ae37b43625328f4762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac001c4c56e0c30e093df345224c0fda5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac001c4c56e0c30e093df345224c0fda5">DSP0N1GPIO34</a>: 1</td></tr>
<tr class="separator:ac001c4c56e0c30e093df345224c0fda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445cdc3670e2cdf8446d7e42f11fedd1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a445cdc3670e2cdf8446d7e42f11fedd1">DSP0N1GPIO35</a>: 1</td></tr>
<tr class="separator:a445cdc3670e2cdf8446d7e42f11fedd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af6ff29e851e4711a6731b1de75eb76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8af6ff29e851e4711a6731b1de75eb76">DSP0N1GPIO36</a>: 1</td></tr>
<tr class="separator:a8af6ff29e851e4711a6731b1de75eb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7d377014a6f4d7061995a6beb74669"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3c7d377014a6f4d7061995a6beb74669">DSP0N1GPIO37</a>: 1</td></tr>
<tr class="separator:a3c7d377014a6f4d7061995a6beb74669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f587daa64a548c9e3aea932b05bc36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9f587daa64a548c9e3aea932b05bc36">DSP0N1GPIO38</a>: 1</td></tr>
<tr class="separator:ae9f587daa64a548c9e3aea932b05bc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ae0e08cfcb49ee3d51c3e36a772051"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad1ae0e08cfcb49ee3d51c3e36a772051">DSP0N1GPIO39</a>: 1</td></tr>
<tr class="separator:ad1ae0e08cfcb49ee3d51c3e36a772051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c441e0b8fdbc444a9b81949f5d57a60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c441e0b8fdbc444a9b81949f5d57a60">DSP0N1GPIO40</a>: 1</td></tr>
<tr class="separator:a6c441e0b8fdbc444a9b81949f5d57a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056eff46a1b9f1c0d38cdfe303ec9ad8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a056eff46a1b9f1c0d38cdfe303ec9ad8">DSP0N1GPIO41</a>: 1</td></tr>
<tr class="separator:a056eff46a1b9f1c0d38cdfe303ec9ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89aad790ed518b6b3cf673fde785f52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad89aad790ed518b6b3cf673fde785f52">DSP0N1GPIO42</a>: 1</td></tr>
<tr class="separator:ad89aad790ed518b6b3cf673fde785f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61368cf735c1e4d98c72a8fac1658974"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61368cf735c1e4d98c72a8fac1658974">DSP0N1GPIO43</a>: 1</td></tr>
<tr class="separator:a61368cf735c1e4d98c72a8fac1658974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4a81ace64d93110399f387d5a162dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9c4a81ace64d93110399f387d5a162dd">DSP0N1GPIO44</a>: 1</td></tr>
<tr class="separator:a9c4a81ace64d93110399f387d5a162dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2db9b82e1580f765fd659317105fcfc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab2db9b82e1580f765fd659317105fcfc">DSP0N1GPIO45</a>: 1</td></tr>
<tr class="separator:ab2db9b82e1580f765fd659317105fcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03471958ca694998768960315e368af2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03471958ca694998768960315e368af2">DSP0N1GPIO46</a>: 1</td></tr>
<tr class="separator:a03471958ca694998768960315e368af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7624e6316e8e5235ad71cb69dd85ae8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7624e6316e8e5235ad71cb69dd85ae8b">DSP0N1GPIO47</a>: 1</td></tr>
<tr class="separator:a7624e6316e8e5235ad71cb69dd85ae8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf79fe9fabbf763244fdc56d6edaaa2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bf79fe9fabbf763244fdc56d6edaaa2">DSP0N1GPIO48</a>: 1</td></tr>
<tr class="separator:a9bf79fe9fabbf763244fdc56d6edaaa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdd74aa205caa6a819e9921579b1786"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3cdd74aa205caa6a819e9921579b1786">DSP0N1GPIO49</a>: 1</td></tr>
<tr class="separator:a3cdd74aa205caa6a819e9921579b1786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04cb04eb1efe09da3afba56990f7df5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa04cb04eb1efe09da3afba56990f7df5">DSP0N1GPIO50</a>: 1</td></tr>
<tr class="separator:aa04cb04eb1efe09da3afba56990f7df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a87f860d01133e6ad4185de0f7aef0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56a87f860d01133e6ad4185de0f7aef0">DSP0N1GPIO51</a>: 1</td></tr>
<tr class="separator:a56a87f860d01133e6ad4185de0f7aef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8cff76d260bbeec02a41145a69578a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afd8cff76d260bbeec02a41145a69578a">DSP0N1GPIO52</a>: 1</td></tr>
<tr class="separator:afd8cff76d260bbeec02a41145a69578a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7d39211c646c9928b7f1f9a8a2ba6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1e7d39211c646c9928b7f1f9a8a2ba6a">DSP0N1GPIO53</a>: 1</td></tr>
<tr class="separator:a1e7d39211c646c9928b7f1f9a8a2ba6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f883e7016a4753fe34ad8818f1ae8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97f883e7016a4753fe34ad8818f1ae8c">DSP0N1GPIO54</a>: 1</td></tr>
<tr class="separator:a97f883e7016a4753fe34ad8818f1ae8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33d9687dfc218ad144ecd007dbdd49f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa33d9687dfc218ad144ecd007dbdd49f">DSP0N1GPIO55</a>: 1</td></tr>
<tr class="separator:aa33d9687dfc218ad144ecd007dbdd49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae547fc231ff24617c83d3f98f6f5bee0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae547fc231ff24617c83d3f98f6f5bee0">DSP0N1GPIO56</a>: 1</td></tr>
<tr class="separator:ae547fc231ff24617c83d3f98f6f5bee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4068bbcd4874d4a25b1f8ce93bcd9af7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4068bbcd4874d4a25b1f8ce93bcd9af7">DSP0N1GPIO57</a>: 1</td></tr>
<tr class="separator:a4068bbcd4874d4a25b1f8ce93bcd9af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec517aedbf73235fa710dac7b9d48a94"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec517aedbf73235fa710dac7b9d48a94">DSP0N1GPIO58</a>: 1</td></tr>
<tr class="separator:aec517aedbf73235fa710dac7b9d48a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186be4016ae7fdc45a36752b49a40e96"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a186be4016ae7fdc45a36752b49a40e96">DSP0N1GPIO59</a>: 1</td></tr>
<tr class="separator:a186be4016ae7fdc45a36752b49a40e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e2943e6fba38c5a9be05e98830176c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a85e2943e6fba38c5a9be05e98830176c">DSP0N1GPIO60</a>: 1</td></tr>
<tr class="separator:a85e2943e6fba38c5a9be05e98830176c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987184c8aed0d0ed7ad3e145e79e51be"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a987184c8aed0d0ed7ad3e145e79e51be">DSP0N1GPIO61</a>: 1</td></tr>
<tr class="separator:a987184c8aed0d0ed7ad3e145e79e51be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2eec7eddc6fb4a66e95f5a156996f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd2eec7eddc6fb4a66e95f5a156996f9">DSP0N1GPIO62</a>: 1</td></tr>
<tr class="separator:acd2eec7eddc6fb4a66e95f5a156996f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c9e9e60dc3629a61d9f574fc8f16c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a36c9e9e60dc3629a61d9f574fc8f16c3">DSP0N1GPIO63</a>: 1</td></tr>
<tr class="separator:a36c9e9e60dc3629a61d9f574fc8f16c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f9df30d4e6a5f84fd5ae01ef56bd0a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a41f9df30d4e6a5f84fd5ae01ef56bd0a">DSP0N1INT1CLR_b</a></td></tr>
<tr class="separator:a41f9df30d4e6a5f84fd5ae01ef56bd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a42d98c78716991f01e41a2b71a2dc"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a83a42d98c78716991f01e41a2b71a2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259a408caf2d1eda05cd2d03fbb74325"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac9bd446c87028ea0154311fdaef508ca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac9bd446c87028ea0154311fdaef508ca">DSP0N1INT1SET</a></td></tr>
<tr class="separator:ac9bd446c87028ea0154311fdaef508ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1040765606b723dd1092ec264dc3fd10"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a61e4783fbc478b7a66eaf6906afa1189"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61e4783fbc478b7a66eaf6906afa1189">DSP0N1GPIO32</a>: 1</td></tr>
<tr class="separator:a61e4783fbc478b7a66eaf6906afa1189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7475f046550a96ae37b43625328f4762"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7475f046550a96ae37b43625328f4762">DSP0N1GPIO33</a>: 1</td></tr>
<tr class="separator:a7475f046550a96ae37b43625328f4762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac001c4c56e0c30e093df345224c0fda5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac001c4c56e0c30e093df345224c0fda5">DSP0N1GPIO34</a>: 1</td></tr>
<tr class="separator:ac001c4c56e0c30e093df345224c0fda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445cdc3670e2cdf8446d7e42f11fedd1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a445cdc3670e2cdf8446d7e42f11fedd1">DSP0N1GPIO35</a>: 1</td></tr>
<tr class="separator:a445cdc3670e2cdf8446d7e42f11fedd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af6ff29e851e4711a6731b1de75eb76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8af6ff29e851e4711a6731b1de75eb76">DSP0N1GPIO36</a>: 1</td></tr>
<tr class="separator:a8af6ff29e851e4711a6731b1de75eb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7d377014a6f4d7061995a6beb74669"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3c7d377014a6f4d7061995a6beb74669">DSP0N1GPIO37</a>: 1</td></tr>
<tr class="separator:a3c7d377014a6f4d7061995a6beb74669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f587daa64a548c9e3aea932b05bc36"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9f587daa64a548c9e3aea932b05bc36">DSP0N1GPIO38</a>: 1</td></tr>
<tr class="separator:ae9f587daa64a548c9e3aea932b05bc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ae0e08cfcb49ee3d51c3e36a772051"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad1ae0e08cfcb49ee3d51c3e36a772051">DSP0N1GPIO39</a>: 1</td></tr>
<tr class="separator:ad1ae0e08cfcb49ee3d51c3e36a772051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c441e0b8fdbc444a9b81949f5d57a60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c441e0b8fdbc444a9b81949f5d57a60">DSP0N1GPIO40</a>: 1</td></tr>
<tr class="separator:a6c441e0b8fdbc444a9b81949f5d57a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056eff46a1b9f1c0d38cdfe303ec9ad8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a056eff46a1b9f1c0d38cdfe303ec9ad8">DSP0N1GPIO41</a>: 1</td></tr>
<tr class="separator:a056eff46a1b9f1c0d38cdfe303ec9ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89aad790ed518b6b3cf673fde785f52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad89aad790ed518b6b3cf673fde785f52">DSP0N1GPIO42</a>: 1</td></tr>
<tr class="separator:ad89aad790ed518b6b3cf673fde785f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61368cf735c1e4d98c72a8fac1658974"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a61368cf735c1e4d98c72a8fac1658974">DSP0N1GPIO43</a>: 1</td></tr>
<tr class="separator:a61368cf735c1e4d98c72a8fac1658974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4a81ace64d93110399f387d5a162dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9c4a81ace64d93110399f387d5a162dd">DSP0N1GPIO44</a>: 1</td></tr>
<tr class="separator:a9c4a81ace64d93110399f387d5a162dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2db9b82e1580f765fd659317105fcfc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab2db9b82e1580f765fd659317105fcfc">DSP0N1GPIO45</a>: 1</td></tr>
<tr class="separator:ab2db9b82e1580f765fd659317105fcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03471958ca694998768960315e368af2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a03471958ca694998768960315e368af2">DSP0N1GPIO46</a>: 1</td></tr>
<tr class="separator:a03471958ca694998768960315e368af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7624e6316e8e5235ad71cb69dd85ae8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7624e6316e8e5235ad71cb69dd85ae8b">DSP0N1GPIO47</a>: 1</td></tr>
<tr class="separator:a7624e6316e8e5235ad71cb69dd85ae8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf79fe9fabbf763244fdc56d6edaaa2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9bf79fe9fabbf763244fdc56d6edaaa2">DSP0N1GPIO48</a>: 1</td></tr>
<tr class="separator:a9bf79fe9fabbf763244fdc56d6edaaa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdd74aa205caa6a819e9921579b1786"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3cdd74aa205caa6a819e9921579b1786">DSP0N1GPIO49</a>: 1</td></tr>
<tr class="separator:a3cdd74aa205caa6a819e9921579b1786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04cb04eb1efe09da3afba56990f7df5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa04cb04eb1efe09da3afba56990f7df5">DSP0N1GPIO50</a>: 1</td></tr>
<tr class="separator:aa04cb04eb1efe09da3afba56990f7df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a87f860d01133e6ad4185de0f7aef0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56a87f860d01133e6ad4185de0f7aef0">DSP0N1GPIO51</a>: 1</td></tr>
<tr class="separator:a56a87f860d01133e6ad4185de0f7aef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8cff76d260bbeec02a41145a69578a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afd8cff76d260bbeec02a41145a69578a">DSP0N1GPIO52</a>: 1</td></tr>
<tr class="separator:afd8cff76d260bbeec02a41145a69578a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7d39211c646c9928b7f1f9a8a2ba6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1e7d39211c646c9928b7f1f9a8a2ba6a">DSP0N1GPIO53</a>: 1</td></tr>
<tr class="separator:a1e7d39211c646c9928b7f1f9a8a2ba6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f883e7016a4753fe34ad8818f1ae8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97f883e7016a4753fe34ad8818f1ae8c">DSP0N1GPIO54</a>: 1</td></tr>
<tr class="separator:a97f883e7016a4753fe34ad8818f1ae8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33d9687dfc218ad144ecd007dbdd49f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa33d9687dfc218ad144ecd007dbdd49f">DSP0N1GPIO55</a>: 1</td></tr>
<tr class="separator:aa33d9687dfc218ad144ecd007dbdd49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae547fc231ff24617c83d3f98f6f5bee0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae547fc231ff24617c83d3f98f6f5bee0">DSP0N1GPIO56</a>: 1</td></tr>
<tr class="separator:ae547fc231ff24617c83d3f98f6f5bee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4068bbcd4874d4a25b1f8ce93bcd9af7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4068bbcd4874d4a25b1f8ce93bcd9af7">DSP0N1GPIO57</a>: 1</td></tr>
<tr class="separator:a4068bbcd4874d4a25b1f8ce93bcd9af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec517aedbf73235fa710dac7b9d48a94"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aec517aedbf73235fa710dac7b9d48a94">DSP0N1GPIO58</a>: 1</td></tr>
<tr class="separator:aec517aedbf73235fa710dac7b9d48a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186be4016ae7fdc45a36752b49a40e96"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a186be4016ae7fdc45a36752b49a40e96">DSP0N1GPIO59</a>: 1</td></tr>
<tr class="separator:a186be4016ae7fdc45a36752b49a40e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e2943e6fba38c5a9be05e98830176c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a85e2943e6fba38c5a9be05e98830176c">DSP0N1GPIO60</a>: 1</td></tr>
<tr class="separator:a85e2943e6fba38c5a9be05e98830176c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987184c8aed0d0ed7ad3e145e79e51be"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a987184c8aed0d0ed7ad3e145e79e51be">DSP0N1GPIO61</a>: 1</td></tr>
<tr class="separator:a987184c8aed0d0ed7ad3e145e79e51be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2eec7eddc6fb4a66e95f5a156996f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd2eec7eddc6fb4a66e95f5a156996f9">DSP0N1GPIO62</a>: 1</td></tr>
<tr class="separator:acd2eec7eddc6fb4a66e95f5a156996f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c9e9e60dc3629a61d9f574fc8f16c3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a36c9e9e60dc3629a61d9f574fc8f16c3">DSP0N1GPIO63</a>: 1</td></tr>
<tr class="separator:a36c9e9e60dc3629a61d9f574fc8f16c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1040765606b723dd1092ec264dc3fd10"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1040765606b723dd1092ec264dc3fd10">DSP0N1INT1SET_b</a></td></tr>
<tr class="separator:a1040765606b723dd1092ec264dc3fd10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259a408caf2d1eda05cd2d03fbb74325"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a259a408caf2d1eda05cd2d03fbb74325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11762579619d80f0668ff20d36f93f8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad89c8ac59b91968ae8285dd187d0a19d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad89c8ac59b91968ae8285dd187d0a19d">DSP0N1INT2EN</a></td></tr>
<tr class="separator:ad89c8ac59b91968ae8285dd187d0a19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2603fcc766005862036b941e11a348"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaa0bf85e9f2a6eac7cdb07891bd2cc90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaa0bf85e9f2a6eac7cdb07891bd2cc90">DSP0N1GPIO64</a>: 1</td></tr>
<tr class="separator:aaa0bf85e9f2a6eac7cdb07891bd2cc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435ac837e9c07e6ac5f0c3754de7841c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a435ac837e9c07e6ac5f0c3754de7841c">DSP0N1GPIO65</a>: 1</td></tr>
<tr class="separator:a435ac837e9c07e6ac5f0c3754de7841c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7770f08ee832054ced04d93a533622"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad7770f08ee832054ced04d93a533622">DSP0N1GPIO66</a>: 1</td></tr>
<tr class="separator:aad7770f08ee832054ced04d93a533622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141a6a75d79daee0a1de9cb843a77f9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a141a6a75d79daee0a1de9cb843a77f9c">DSP0N1GPIO67</a>: 1</td></tr>
<tr class="separator:a141a6a75d79daee0a1de9cb843a77f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad356bc80059737f33e6c01148a68422b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad356bc80059737f33e6c01148a68422b">DSP0N1GPIO68</a>: 1</td></tr>
<tr class="separator:ad356bc80059737f33e6c01148a68422b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d350ab00284639de28235041c5d57a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a74d350ab00284639de28235041c5d57a">DSP0N1GPIO69</a>: 1</td></tr>
<tr class="separator:a74d350ab00284639de28235041c5d57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ef179dc61dc4dee973c9a40e13701c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86ef179dc61dc4dee973c9a40e13701c">DSP0N1GPIO70</a>: 1</td></tr>
<tr class="separator:a86ef179dc61dc4dee973c9a40e13701c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562a83964f204f50d067fcc64d9e54f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a562a83964f204f50d067fcc64d9e54f4">DSP0N1GPIO71</a>: 1</td></tr>
<tr class="separator:a562a83964f204f50d067fcc64d9e54f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69212618617206e20fb63ff0d080ea9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac69212618617206e20fb63ff0d080ea9">DSP0N1GPIO72</a>: 1</td></tr>
<tr class="separator:ac69212618617206e20fb63ff0d080ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4572a8903decd309b5cb9b2e714745"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f4572a8903decd309b5cb9b2e714745">DSP0N1GPIO73</a>: 1</td></tr>
<tr class="separator:a3f4572a8903decd309b5cb9b2e714745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109357d0d011c5a16d4217ab7735b699"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a109357d0d011c5a16d4217ab7735b699">DSP0N1GPIO74</a>: 1</td></tr>
<tr class="separator:a109357d0d011c5a16d4217ab7735b699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4836297b97e16324ca1d79a4b825236"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af4836297b97e16324ca1d79a4b825236">DSP0N1GPIO75</a>: 1</td></tr>
<tr class="separator:af4836297b97e16324ca1d79a4b825236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1e26e7f5c03b347e70e27c68fecc9b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b1e26e7f5c03b347e70e27c68fecc9b">DSP0N1GPIO76</a>: 1</td></tr>
<tr class="separator:a3b1e26e7f5c03b347e70e27c68fecc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3df06da6480b6ca4d7d5aa652bdea4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0a3df06da6480b6ca4d7d5aa652bdea4">DSP0N1GPIO77</a>: 1</td></tr>
<tr class="separator:a0a3df06da6480b6ca4d7d5aa652bdea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d233c892ffb9d9d2242c80444caaf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a11d233c892ffb9d9d2242c80444caaf3">DSP0N1GPIO78</a>: 1</td></tr>
<tr class="separator:a11d233c892ffb9d9d2242c80444caaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c169bfeb44edf2075f34d002450377"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6c169bfeb44edf2075f34d002450377">DSP0N1GPIO79</a>: 1</td></tr>
<tr class="separator:aa6c169bfeb44edf2075f34d002450377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fbf53a74b9d0c01df5392990f6aafd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7fbf53a74b9d0c01df5392990f6aafd">DSP0N1GPIO80</a>: 1</td></tr>
<tr class="separator:ac7fbf53a74b9d0c01df5392990f6aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe936f4f4cf23947def70e7e699a913"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adbe936f4f4cf23947def70e7e699a913">DSP0N1GPIO81</a>: 1</td></tr>
<tr class="separator:adbe936f4f4cf23947def70e7e699a913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a942cb6482eb5463fb098750d3fe80"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47a942cb6482eb5463fb098750d3fe80">DSP0N1GPIO82</a>: 1</td></tr>
<tr class="separator:a47a942cb6482eb5463fb098750d3fe80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3191ee21bc6c91a604a172e81f392f04"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3191ee21bc6c91a604a172e81f392f04">DSP0N1GPIO83</a>: 1</td></tr>
<tr class="separator:a3191ee21bc6c91a604a172e81f392f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfad861947b51933e97c6d55a307541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4dfad861947b51933e97c6d55a307541">DSP0N1GPIO84</a>: 1</td></tr>
<tr class="separator:a4dfad861947b51933e97c6d55a307541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5891881a4abe53e78c0befb8f67cde45"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5891881a4abe53e78c0befb8f67cde45">DSP0N1GPIO85</a>: 1</td></tr>
<tr class="separator:a5891881a4abe53e78c0befb8f67cde45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbbd2f62af3f29f3fab05021f22f4d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3dbbd2f62af3f29f3fab05021f22f4d6">DSP0N1GPIO86</a>: 1</td></tr>
<tr class="separator:a3dbbd2f62af3f29f3fab05021f22f4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d02d53850526405adcfc5a0457e1a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a14d02d53850526405adcfc5a0457e1a2">DSP0N1GPIO87</a>: 1</td></tr>
<tr class="separator:a14d02d53850526405adcfc5a0457e1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93b682c2791f4776ea6e8d28cd78d22"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa93b682c2791f4776ea6e8d28cd78d22">DSP0N1GPIO88</a>: 1</td></tr>
<tr class="separator:aa93b682c2791f4776ea6e8d28cd78d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fd75c62ed2c48e5e597aa5587d18d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa0fd75c62ed2c48e5e597aa5587d18d1">DSP0N1GPIO89</a>: 1</td></tr>
<tr class="separator:aa0fd75c62ed2c48e5e597aa5587d18d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c28b2871b3fa111457074a194693c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a33c28b2871b3fa111457074a194693c1">DSP0N1GPIO90</a>: 1</td></tr>
<tr class="separator:a33c28b2871b3fa111457074a194693c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad184bda48c9c9ea430f7556c549f0717"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad184bda48c9c9ea430f7556c549f0717">DSP0N1GPIO91</a>: 1</td></tr>
<tr class="separator:ad184bda48c9c9ea430f7556c549f0717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f9e0f8c4397eb70179fae2cf763724"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7f9e0f8c4397eb70179fae2cf763724">DSP0N1GPIO92</a>: 1</td></tr>
<tr class="separator:aa7f9e0f8c4397eb70179fae2cf763724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6872a52bbebc784494f3881b07b542f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad6872a52bbebc784494f3881b07b542f">DSP0N1GPIO93</a>: 1</td></tr>
<tr class="separator:ad6872a52bbebc784494f3881b07b542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ce6059de3523959a2dbbaadd74ac29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a91ce6059de3523959a2dbbaadd74ac29">DSP0N1GPIO94</a>: 1</td></tr>
<tr class="separator:a91ce6059de3523959a2dbbaadd74ac29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2a0e62a76eb2ff94b1d4f1566ad55e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f2a0e62a76eb2ff94b1d4f1566ad55e">DSP0N1GPIO95</a>: 1</td></tr>
<tr class="separator:a1f2a0e62a76eb2ff94b1d4f1566ad55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2603fcc766005862036b941e11a348"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aff2603fcc766005862036b941e11a348">DSP0N1INT2EN_b</a></td></tr>
<tr class="separator:aff2603fcc766005862036b941e11a348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11762579619d80f0668ff20d36f93f8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad11762579619d80f0668ff20d36f93f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb2ec00d02ee5fde1373a27c3375b3d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adfbf01c118a2640613814f501a53fe58"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adfbf01c118a2640613814f501a53fe58">DSP0N1INT2STAT</a></td></tr>
<tr class="separator:adfbf01c118a2640613814f501a53fe58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21eb0daeb8567f629b85e7538d8c50a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaa0bf85e9f2a6eac7cdb07891bd2cc90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaa0bf85e9f2a6eac7cdb07891bd2cc90">DSP0N1GPIO64</a>: 1</td></tr>
<tr class="separator:aaa0bf85e9f2a6eac7cdb07891bd2cc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435ac837e9c07e6ac5f0c3754de7841c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a435ac837e9c07e6ac5f0c3754de7841c">DSP0N1GPIO65</a>: 1</td></tr>
<tr class="separator:a435ac837e9c07e6ac5f0c3754de7841c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7770f08ee832054ced04d93a533622"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad7770f08ee832054ced04d93a533622">DSP0N1GPIO66</a>: 1</td></tr>
<tr class="separator:aad7770f08ee832054ced04d93a533622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141a6a75d79daee0a1de9cb843a77f9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a141a6a75d79daee0a1de9cb843a77f9c">DSP0N1GPIO67</a>: 1</td></tr>
<tr class="separator:a141a6a75d79daee0a1de9cb843a77f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad356bc80059737f33e6c01148a68422b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad356bc80059737f33e6c01148a68422b">DSP0N1GPIO68</a>: 1</td></tr>
<tr class="separator:ad356bc80059737f33e6c01148a68422b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d350ab00284639de28235041c5d57a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a74d350ab00284639de28235041c5d57a">DSP0N1GPIO69</a>: 1</td></tr>
<tr class="separator:a74d350ab00284639de28235041c5d57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ef179dc61dc4dee973c9a40e13701c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86ef179dc61dc4dee973c9a40e13701c">DSP0N1GPIO70</a>: 1</td></tr>
<tr class="separator:a86ef179dc61dc4dee973c9a40e13701c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562a83964f204f50d067fcc64d9e54f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a562a83964f204f50d067fcc64d9e54f4">DSP0N1GPIO71</a>: 1</td></tr>
<tr class="separator:a562a83964f204f50d067fcc64d9e54f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69212618617206e20fb63ff0d080ea9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac69212618617206e20fb63ff0d080ea9">DSP0N1GPIO72</a>: 1</td></tr>
<tr class="separator:ac69212618617206e20fb63ff0d080ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4572a8903decd309b5cb9b2e714745"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f4572a8903decd309b5cb9b2e714745">DSP0N1GPIO73</a>: 1</td></tr>
<tr class="separator:a3f4572a8903decd309b5cb9b2e714745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109357d0d011c5a16d4217ab7735b699"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a109357d0d011c5a16d4217ab7735b699">DSP0N1GPIO74</a>: 1</td></tr>
<tr class="separator:a109357d0d011c5a16d4217ab7735b699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4836297b97e16324ca1d79a4b825236"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af4836297b97e16324ca1d79a4b825236">DSP0N1GPIO75</a>: 1</td></tr>
<tr class="separator:af4836297b97e16324ca1d79a4b825236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1e26e7f5c03b347e70e27c68fecc9b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b1e26e7f5c03b347e70e27c68fecc9b">DSP0N1GPIO76</a>: 1</td></tr>
<tr class="separator:a3b1e26e7f5c03b347e70e27c68fecc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3df06da6480b6ca4d7d5aa652bdea4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0a3df06da6480b6ca4d7d5aa652bdea4">DSP0N1GPIO77</a>: 1</td></tr>
<tr class="separator:a0a3df06da6480b6ca4d7d5aa652bdea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d233c892ffb9d9d2242c80444caaf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a11d233c892ffb9d9d2242c80444caaf3">DSP0N1GPIO78</a>: 1</td></tr>
<tr class="separator:a11d233c892ffb9d9d2242c80444caaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c169bfeb44edf2075f34d002450377"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6c169bfeb44edf2075f34d002450377">DSP0N1GPIO79</a>: 1</td></tr>
<tr class="separator:aa6c169bfeb44edf2075f34d002450377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fbf53a74b9d0c01df5392990f6aafd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7fbf53a74b9d0c01df5392990f6aafd">DSP0N1GPIO80</a>: 1</td></tr>
<tr class="separator:ac7fbf53a74b9d0c01df5392990f6aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe936f4f4cf23947def70e7e699a913"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adbe936f4f4cf23947def70e7e699a913">DSP0N1GPIO81</a>: 1</td></tr>
<tr class="separator:adbe936f4f4cf23947def70e7e699a913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a942cb6482eb5463fb098750d3fe80"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47a942cb6482eb5463fb098750d3fe80">DSP0N1GPIO82</a>: 1</td></tr>
<tr class="separator:a47a942cb6482eb5463fb098750d3fe80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3191ee21bc6c91a604a172e81f392f04"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3191ee21bc6c91a604a172e81f392f04">DSP0N1GPIO83</a>: 1</td></tr>
<tr class="separator:a3191ee21bc6c91a604a172e81f392f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfad861947b51933e97c6d55a307541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4dfad861947b51933e97c6d55a307541">DSP0N1GPIO84</a>: 1</td></tr>
<tr class="separator:a4dfad861947b51933e97c6d55a307541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5891881a4abe53e78c0befb8f67cde45"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5891881a4abe53e78c0befb8f67cde45">DSP0N1GPIO85</a>: 1</td></tr>
<tr class="separator:a5891881a4abe53e78c0befb8f67cde45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbbd2f62af3f29f3fab05021f22f4d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3dbbd2f62af3f29f3fab05021f22f4d6">DSP0N1GPIO86</a>: 1</td></tr>
<tr class="separator:a3dbbd2f62af3f29f3fab05021f22f4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d02d53850526405adcfc5a0457e1a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a14d02d53850526405adcfc5a0457e1a2">DSP0N1GPIO87</a>: 1</td></tr>
<tr class="separator:a14d02d53850526405adcfc5a0457e1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93b682c2791f4776ea6e8d28cd78d22"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa93b682c2791f4776ea6e8d28cd78d22">DSP0N1GPIO88</a>: 1</td></tr>
<tr class="separator:aa93b682c2791f4776ea6e8d28cd78d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fd75c62ed2c48e5e597aa5587d18d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa0fd75c62ed2c48e5e597aa5587d18d1">DSP0N1GPIO89</a>: 1</td></tr>
<tr class="separator:aa0fd75c62ed2c48e5e597aa5587d18d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c28b2871b3fa111457074a194693c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a33c28b2871b3fa111457074a194693c1">DSP0N1GPIO90</a>: 1</td></tr>
<tr class="separator:a33c28b2871b3fa111457074a194693c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad184bda48c9c9ea430f7556c549f0717"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad184bda48c9c9ea430f7556c549f0717">DSP0N1GPIO91</a>: 1</td></tr>
<tr class="separator:ad184bda48c9c9ea430f7556c549f0717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f9e0f8c4397eb70179fae2cf763724"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7f9e0f8c4397eb70179fae2cf763724">DSP0N1GPIO92</a>: 1</td></tr>
<tr class="separator:aa7f9e0f8c4397eb70179fae2cf763724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6872a52bbebc784494f3881b07b542f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad6872a52bbebc784494f3881b07b542f">DSP0N1GPIO93</a>: 1</td></tr>
<tr class="separator:ad6872a52bbebc784494f3881b07b542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ce6059de3523959a2dbbaadd74ac29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a91ce6059de3523959a2dbbaadd74ac29">DSP0N1GPIO94</a>: 1</td></tr>
<tr class="separator:a91ce6059de3523959a2dbbaadd74ac29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2a0e62a76eb2ff94b1d4f1566ad55e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f2a0e62a76eb2ff94b1d4f1566ad55e">DSP0N1GPIO95</a>: 1</td></tr>
<tr class="separator:a1f2a0e62a76eb2ff94b1d4f1566ad55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21eb0daeb8567f629b85e7538d8c50a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac21eb0daeb8567f629b85e7538d8c50a">DSP0N1INT2STAT_b</a></td></tr>
<tr class="separator:ac21eb0daeb8567f629b85e7538d8c50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb2ec00d02ee5fde1373a27c3375b3d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4bb2ec00d02ee5fde1373a27c3375b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac904067208ce6967fa6a62ebd596bf00"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a284b1e5ac7ae9361a6137f426209ebe7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a284b1e5ac7ae9361a6137f426209ebe7">DSP0N1INT2CLR</a></td></tr>
<tr class="separator:a284b1e5ac7ae9361a6137f426209ebe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60479c413f968d645e7af7b53a8dcd1a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaa0bf85e9f2a6eac7cdb07891bd2cc90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaa0bf85e9f2a6eac7cdb07891bd2cc90">DSP0N1GPIO64</a>: 1</td></tr>
<tr class="separator:aaa0bf85e9f2a6eac7cdb07891bd2cc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435ac837e9c07e6ac5f0c3754de7841c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a435ac837e9c07e6ac5f0c3754de7841c">DSP0N1GPIO65</a>: 1</td></tr>
<tr class="separator:a435ac837e9c07e6ac5f0c3754de7841c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7770f08ee832054ced04d93a533622"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad7770f08ee832054ced04d93a533622">DSP0N1GPIO66</a>: 1</td></tr>
<tr class="separator:aad7770f08ee832054ced04d93a533622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141a6a75d79daee0a1de9cb843a77f9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a141a6a75d79daee0a1de9cb843a77f9c">DSP0N1GPIO67</a>: 1</td></tr>
<tr class="separator:a141a6a75d79daee0a1de9cb843a77f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad356bc80059737f33e6c01148a68422b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad356bc80059737f33e6c01148a68422b">DSP0N1GPIO68</a>: 1</td></tr>
<tr class="separator:ad356bc80059737f33e6c01148a68422b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d350ab00284639de28235041c5d57a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a74d350ab00284639de28235041c5d57a">DSP0N1GPIO69</a>: 1</td></tr>
<tr class="separator:a74d350ab00284639de28235041c5d57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ef179dc61dc4dee973c9a40e13701c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86ef179dc61dc4dee973c9a40e13701c">DSP0N1GPIO70</a>: 1</td></tr>
<tr class="separator:a86ef179dc61dc4dee973c9a40e13701c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562a83964f204f50d067fcc64d9e54f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a562a83964f204f50d067fcc64d9e54f4">DSP0N1GPIO71</a>: 1</td></tr>
<tr class="separator:a562a83964f204f50d067fcc64d9e54f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69212618617206e20fb63ff0d080ea9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac69212618617206e20fb63ff0d080ea9">DSP0N1GPIO72</a>: 1</td></tr>
<tr class="separator:ac69212618617206e20fb63ff0d080ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4572a8903decd309b5cb9b2e714745"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f4572a8903decd309b5cb9b2e714745">DSP0N1GPIO73</a>: 1</td></tr>
<tr class="separator:a3f4572a8903decd309b5cb9b2e714745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109357d0d011c5a16d4217ab7735b699"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a109357d0d011c5a16d4217ab7735b699">DSP0N1GPIO74</a>: 1</td></tr>
<tr class="separator:a109357d0d011c5a16d4217ab7735b699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4836297b97e16324ca1d79a4b825236"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af4836297b97e16324ca1d79a4b825236">DSP0N1GPIO75</a>: 1</td></tr>
<tr class="separator:af4836297b97e16324ca1d79a4b825236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1e26e7f5c03b347e70e27c68fecc9b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b1e26e7f5c03b347e70e27c68fecc9b">DSP0N1GPIO76</a>: 1</td></tr>
<tr class="separator:a3b1e26e7f5c03b347e70e27c68fecc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3df06da6480b6ca4d7d5aa652bdea4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0a3df06da6480b6ca4d7d5aa652bdea4">DSP0N1GPIO77</a>: 1</td></tr>
<tr class="separator:a0a3df06da6480b6ca4d7d5aa652bdea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d233c892ffb9d9d2242c80444caaf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a11d233c892ffb9d9d2242c80444caaf3">DSP0N1GPIO78</a>: 1</td></tr>
<tr class="separator:a11d233c892ffb9d9d2242c80444caaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c169bfeb44edf2075f34d002450377"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6c169bfeb44edf2075f34d002450377">DSP0N1GPIO79</a>: 1</td></tr>
<tr class="separator:aa6c169bfeb44edf2075f34d002450377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fbf53a74b9d0c01df5392990f6aafd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7fbf53a74b9d0c01df5392990f6aafd">DSP0N1GPIO80</a>: 1</td></tr>
<tr class="separator:ac7fbf53a74b9d0c01df5392990f6aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe936f4f4cf23947def70e7e699a913"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adbe936f4f4cf23947def70e7e699a913">DSP0N1GPIO81</a>: 1</td></tr>
<tr class="separator:adbe936f4f4cf23947def70e7e699a913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a942cb6482eb5463fb098750d3fe80"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47a942cb6482eb5463fb098750d3fe80">DSP0N1GPIO82</a>: 1</td></tr>
<tr class="separator:a47a942cb6482eb5463fb098750d3fe80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3191ee21bc6c91a604a172e81f392f04"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3191ee21bc6c91a604a172e81f392f04">DSP0N1GPIO83</a>: 1</td></tr>
<tr class="separator:a3191ee21bc6c91a604a172e81f392f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfad861947b51933e97c6d55a307541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4dfad861947b51933e97c6d55a307541">DSP0N1GPIO84</a>: 1</td></tr>
<tr class="separator:a4dfad861947b51933e97c6d55a307541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5891881a4abe53e78c0befb8f67cde45"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5891881a4abe53e78c0befb8f67cde45">DSP0N1GPIO85</a>: 1</td></tr>
<tr class="separator:a5891881a4abe53e78c0befb8f67cde45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbbd2f62af3f29f3fab05021f22f4d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3dbbd2f62af3f29f3fab05021f22f4d6">DSP0N1GPIO86</a>: 1</td></tr>
<tr class="separator:a3dbbd2f62af3f29f3fab05021f22f4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d02d53850526405adcfc5a0457e1a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a14d02d53850526405adcfc5a0457e1a2">DSP0N1GPIO87</a>: 1</td></tr>
<tr class="separator:a14d02d53850526405adcfc5a0457e1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93b682c2791f4776ea6e8d28cd78d22"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa93b682c2791f4776ea6e8d28cd78d22">DSP0N1GPIO88</a>: 1</td></tr>
<tr class="separator:aa93b682c2791f4776ea6e8d28cd78d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fd75c62ed2c48e5e597aa5587d18d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa0fd75c62ed2c48e5e597aa5587d18d1">DSP0N1GPIO89</a>: 1</td></tr>
<tr class="separator:aa0fd75c62ed2c48e5e597aa5587d18d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c28b2871b3fa111457074a194693c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a33c28b2871b3fa111457074a194693c1">DSP0N1GPIO90</a>: 1</td></tr>
<tr class="separator:a33c28b2871b3fa111457074a194693c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad184bda48c9c9ea430f7556c549f0717"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad184bda48c9c9ea430f7556c549f0717">DSP0N1GPIO91</a>: 1</td></tr>
<tr class="separator:ad184bda48c9c9ea430f7556c549f0717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f9e0f8c4397eb70179fae2cf763724"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7f9e0f8c4397eb70179fae2cf763724">DSP0N1GPIO92</a>: 1</td></tr>
<tr class="separator:aa7f9e0f8c4397eb70179fae2cf763724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6872a52bbebc784494f3881b07b542f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad6872a52bbebc784494f3881b07b542f">DSP0N1GPIO93</a>: 1</td></tr>
<tr class="separator:ad6872a52bbebc784494f3881b07b542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ce6059de3523959a2dbbaadd74ac29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a91ce6059de3523959a2dbbaadd74ac29">DSP0N1GPIO94</a>: 1</td></tr>
<tr class="separator:a91ce6059de3523959a2dbbaadd74ac29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2a0e62a76eb2ff94b1d4f1566ad55e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f2a0e62a76eb2ff94b1d4f1566ad55e">DSP0N1GPIO95</a>: 1</td></tr>
<tr class="separator:a1f2a0e62a76eb2ff94b1d4f1566ad55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60479c413f968d645e7af7b53a8dcd1a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60479c413f968d645e7af7b53a8dcd1a">DSP0N1INT2CLR_b</a></td></tr>
<tr class="separator:a60479c413f968d645e7af7b53a8dcd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac904067208ce6967fa6a62ebd596bf00"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac904067208ce6967fa6a62ebd596bf00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242767bc152a8cba2ed715ea33350211"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8e19219fc08f80a3ba0e21b934e301a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e19219fc08f80a3ba0e21b934e301a8">DSP0N1INT2SET</a></td></tr>
<tr class="separator:a8e19219fc08f80a3ba0e21b934e301a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0f1c781441e8d315e741862100dd0d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aaa0bf85e9f2a6eac7cdb07891bd2cc90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaa0bf85e9f2a6eac7cdb07891bd2cc90">DSP0N1GPIO64</a>: 1</td></tr>
<tr class="separator:aaa0bf85e9f2a6eac7cdb07891bd2cc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435ac837e9c07e6ac5f0c3754de7841c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a435ac837e9c07e6ac5f0c3754de7841c">DSP0N1GPIO65</a>: 1</td></tr>
<tr class="separator:a435ac837e9c07e6ac5f0c3754de7841c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7770f08ee832054ced04d93a533622"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad7770f08ee832054ced04d93a533622">DSP0N1GPIO66</a>: 1</td></tr>
<tr class="separator:aad7770f08ee832054ced04d93a533622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141a6a75d79daee0a1de9cb843a77f9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a141a6a75d79daee0a1de9cb843a77f9c">DSP0N1GPIO67</a>: 1</td></tr>
<tr class="separator:a141a6a75d79daee0a1de9cb843a77f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad356bc80059737f33e6c01148a68422b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad356bc80059737f33e6c01148a68422b">DSP0N1GPIO68</a>: 1</td></tr>
<tr class="separator:ad356bc80059737f33e6c01148a68422b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d350ab00284639de28235041c5d57a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a74d350ab00284639de28235041c5d57a">DSP0N1GPIO69</a>: 1</td></tr>
<tr class="separator:a74d350ab00284639de28235041c5d57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ef179dc61dc4dee973c9a40e13701c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a86ef179dc61dc4dee973c9a40e13701c">DSP0N1GPIO70</a>: 1</td></tr>
<tr class="separator:a86ef179dc61dc4dee973c9a40e13701c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562a83964f204f50d067fcc64d9e54f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a562a83964f204f50d067fcc64d9e54f4">DSP0N1GPIO71</a>: 1</td></tr>
<tr class="separator:a562a83964f204f50d067fcc64d9e54f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69212618617206e20fb63ff0d080ea9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac69212618617206e20fb63ff0d080ea9">DSP0N1GPIO72</a>: 1</td></tr>
<tr class="separator:ac69212618617206e20fb63ff0d080ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4572a8903decd309b5cb9b2e714745"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f4572a8903decd309b5cb9b2e714745">DSP0N1GPIO73</a>: 1</td></tr>
<tr class="separator:a3f4572a8903decd309b5cb9b2e714745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109357d0d011c5a16d4217ab7735b699"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a109357d0d011c5a16d4217ab7735b699">DSP0N1GPIO74</a>: 1</td></tr>
<tr class="separator:a109357d0d011c5a16d4217ab7735b699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4836297b97e16324ca1d79a4b825236"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af4836297b97e16324ca1d79a4b825236">DSP0N1GPIO75</a>: 1</td></tr>
<tr class="separator:af4836297b97e16324ca1d79a4b825236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1e26e7f5c03b347e70e27c68fecc9b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3b1e26e7f5c03b347e70e27c68fecc9b">DSP0N1GPIO76</a>: 1</td></tr>
<tr class="separator:a3b1e26e7f5c03b347e70e27c68fecc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3df06da6480b6ca4d7d5aa652bdea4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0a3df06da6480b6ca4d7d5aa652bdea4">DSP0N1GPIO77</a>: 1</td></tr>
<tr class="separator:a0a3df06da6480b6ca4d7d5aa652bdea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d233c892ffb9d9d2242c80444caaf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a11d233c892ffb9d9d2242c80444caaf3">DSP0N1GPIO78</a>: 1</td></tr>
<tr class="separator:a11d233c892ffb9d9d2242c80444caaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c169bfeb44edf2075f34d002450377"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6c169bfeb44edf2075f34d002450377">DSP0N1GPIO79</a>: 1</td></tr>
<tr class="separator:aa6c169bfeb44edf2075f34d002450377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fbf53a74b9d0c01df5392990f6aafd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7fbf53a74b9d0c01df5392990f6aafd">DSP0N1GPIO80</a>: 1</td></tr>
<tr class="separator:ac7fbf53a74b9d0c01df5392990f6aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe936f4f4cf23947def70e7e699a913"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adbe936f4f4cf23947def70e7e699a913">DSP0N1GPIO81</a>: 1</td></tr>
<tr class="separator:adbe936f4f4cf23947def70e7e699a913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a942cb6482eb5463fb098750d3fe80"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47a942cb6482eb5463fb098750d3fe80">DSP0N1GPIO82</a>: 1</td></tr>
<tr class="separator:a47a942cb6482eb5463fb098750d3fe80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3191ee21bc6c91a604a172e81f392f04"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3191ee21bc6c91a604a172e81f392f04">DSP0N1GPIO83</a>: 1</td></tr>
<tr class="separator:a3191ee21bc6c91a604a172e81f392f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfad861947b51933e97c6d55a307541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4dfad861947b51933e97c6d55a307541">DSP0N1GPIO84</a>: 1</td></tr>
<tr class="separator:a4dfad861947b51933e97c6d55a307541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5891881a4abe53e78c0befb8f67cde45"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5891881a4abe53e78c0befb8f67cde45">DSP0N1GPIO85</a>: 1</td></tr>
<tr class="separator:a5891881a4abe53e78c0befb8f67cde45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbbd2f62af3f29f3fab05021f22f4d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3dbbd2f62af3f29f3fab05021f22f4d6">DSP0N1GPIO86</a>: 1</td></tr>
<tr class="separator:a3dbbd2f62af3f29f3fab05021f22f4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d02d53850526405adcfc5a0457e1a2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a14d02d53850526405adcfc5a0457e1a2">DSP0N1GPIO87</a>: 1</td></tr>
<tr class="separator:a14d02d53850526405adcfc5a0457e1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93b682c2791f4776ea6e8d28cd78d22"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa93b682c2791f4776ea6e8d28cd78d22">DSP0N1GPIO88</a>: 1</td></tr>
<tr class="separator:aa93b682c2791f4776ea6e8d28cd78d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fd75c62ed2c48e5e597aa5587d18d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa0fd75c62ed2c48e5e597aa5587d18d1">DSP0N1GPIO89</a>: 1</td></tr>
<tr class="separator:aa0fd75c62ed2c48e5e597aa5587d18d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c28b2871b3fa111457074a194693c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a33c28b2871b3fa111457074a194693c1">DSP0N1GPIO90</a>: 1</td></tr>
<tr class="separator:a33c28b2871b3fa111457074a194693c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad184bda48c9c9ea430f7556c549f0717"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad184bda48c9c9ea430f7556c549f0717">DSP0N1GPIO91</a>: 1</td></tr>
<tr class="separator:ad184bda48c9c9ea430f7556c549f0717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f9e0f8c4397eb70179fae2cf763724"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa7f9e0f8c4397eb70179fae2cf763724">DSP0N1GPIO92</a>: 1</td></tr>
<tr class="separator:aa7f9e0f8c4397eb70179fae2cf763724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6872a52bbebc784494f3881b07b542f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad6872a52bbebc784494f3881b07b542f">DSP0N1GPIO93</a>: 1</td></tr>
<tr class="separator:ad6872a52bbebc784494f3881b07b542f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ce6059de3523959a2dbbaadd74ac29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a91ce6059de3523959a2dbbaadd74ac29">DSP0N1GPIO94</a>: 1</td></tr>
<tr class="separator:a91ce6059de3523959a2dbbaadd74ac29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2a0e62a76eb2ff94b1d4f1566ad55e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f2a0e62a76eb2ff94b1d4f1566ad55e">DSP0N1GPIO95</a>: 1</td></tr>
<tr class="separator:a1f2a0e62a76eb2ff94b1d4f1566ad55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0f1c781441e8d315e741862100dd0d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e0f1c781441e8d315e741862100dd0d">DSP0N1INT2SET_b</a></td></tr>
<tr class="separator:a8e0f1c781441e8d315e741862100dd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242767bc152a8cba2ed715ea33350211"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a242767bc152a8cba2ed715ea33350211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b7136ac6083e79644542168470cc87"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4e767db07f7ae0a7690d6ded23cb15fc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e767db07f7ae0a7690d6ded23cb15fc">DSP0N1INT3EN</a></td></tr>
<tr class="separator:a4e767db07f7ae0a7690d6ded23cb15fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113bff056937ae2a63422e7833eb5d21"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7335ced7d14c11bfdb1930027d27ebea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7335ced7d14c11bfdb1930027d27ebea">DSP0N1GPIO96</a>: 1</td></tr>
<tr class="separator:a7335ced7d14c11bfdb1930027d27ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46a94c87dbf41088a0fe0c68b6e04ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab46a94c87dbf41088a0fe0c68b6e04ec">DSP0N1GPIO97</a>: 1</td></tr>
<tr class="separator:ab46a94c87dbf41088a0fe0c68b6e04ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9da914e6ba2161e8f12fd12e3c845a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e9da914e6ba2161e8f12fd12e3c845a">DSP0N1GPIO98</a>: 1</td></tr>
<tr class="separator:a3e9da914e6ba2161e8f12fd12e3c845a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf33a34ebe95d1bce7ec9d9e49c5fbe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bf33a34ebe95d1bce7ec9d9e49c5fbe">DSP0N1GPIO99</a>: 1</td></tr>
<tr class="separator:a2bf33a34ebe95d1bce7ec9d9e49c5fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add58544e36405fff6b7c872406da23e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add58544e36405fff6b7c872406da23e1">DSP0N1GPIO100</a>: 1</td></tr>
<tr class="separator:add58544e36405fff6b7c872406da23e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1d40da2d7b7086d708060ddcbe532e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d1d40da2d7b7086d708060ddcbe532e">DSP0N1GPIO101</a>: 1</td></tr>
<tr class="separator:a6d1d40da2d7b7086d708060ddcbe532e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78a02ea0acebf0b5832fbbc0522d42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca78a02ea0acebf0b5832fbbc0522d42">DSP0N1GPIO102</a>: 1</td></tr>
<tr class="separator:aca78a02ea0acebf0b5832fbbc0522d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e470c4522a211cf848ba4d27004806"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a71e470c4522a211cf848ba4d27004806">DSP0N1GPIO103</a>: 1</td></tr>
<tr class="separator:a71e470c4522a211cf848ba4d27004806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33918dbeac94c30e5060baa6be108c61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a33918dbeac94c30e5060baa6be108c61">DSP0N1GPIO104</a>: 1</td></tr>
<tr class="separator:a33918dbeac94c30e5060baa6be108c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80190e9ee36704c37715817885204e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a80190e9ee36704c37715817885204e0d">DSP0N1GPIO105</a>: 1</td></tr>
<tr class="separator:a80190e9ee36704c37715817885204e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae728fba5de3ce82e1a58bfc3c00011e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae728fba5de3ce82e1a58bfc3c00011e1">DSP0N1GPIO106</a>: 1</td></tr>
<tr class="separator:ae728fba5de3ce82e1a58bfc3c00011e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef526ba63de303f30786c56781f759fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef526ba63de303f30786c56781f759fc">DSP0N1GPIO107</a>: 1</td></tr>
<tr class="separator:aef526ba63de303f30786c56781f759fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeeff1edf3cb9700dba206246ff4a70f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeeeff1edf3cb9700dba206246ff4a70f">DSP0N1GPIO108</a>: 1</td></tr>
<tr class="separator:aeeeff1edf3cb9700dba206246ff4a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43cec8faa22294a2997fe1fade1b9f0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43cec8faa22294a2997fe1fade1b9f0c">DSP0N1GPIO109</a>: 1</td></tr>
<tr class="separator:a43cec8faa22294a2997fe1fade1b9f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535f77a35316a679773db31c4866cc97"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a535f77a35316a679773db31c4866cc97">DSP0N1GPIO110</a>: 1</td></tr>
<tr class="separator:a535f77a35316a679773db31c4866cc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa550a89a04f02ef5b22a2d8d47fca5b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa550a89a04f02ef5b22a2d8d47fca5b8">DSP0N1GPIO111</a>: 1</td></tr>
<tr class="separator:aa550a89a04f02ef5b22a2d8d47fca5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7794a5e5d8d5b955f206d3755cbff5f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7794a5e5d8d5b955f206d3755cbff5f">DSP0N1GPIO112</a>: 1</td></tr>
<tr class="separator:ab7794a5e5d8d5b955f206d3755cbff5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade637a1cba234fa17905c8810964b784"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade637a1cba234fa17905c8810964b784">DSP0N1GPIO113</a>: 1</td></tr>
<tr class="separator:ade637a1cba234fa17905c8810964b784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59bed15b3fd325fefca59fa68574d1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa59bed15b3fd325fefca59fa68574d1b">DSP0N1GPIO114</a>: 1</td></tr>
<tr class="separator:aa59bed15b3fd325fefca59fa68574d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08e3051dba646b67e83e8eb8ce27467"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae08e3051dba646b67e83e8eb8ce27467">DSP0N1GPIO115</a>: 1</td></tr>
<tr class="separator:ae08e3051dba646b67e83e8eb8ce27467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97850fabd115dd8631f9d741851ddfb5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97850fabd115dd8631f9d741851ddfb5">DSP0N1GPIO116</a>: 1</td></tr>
<tr class="separator:a97850fabd115dd8631f9d741851ddfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9217cafc8f4c35e3de107d5eee15a2e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9217cafc8f4c35e3de107d5eee15a2e6">DSP0N1GPIO117</a>: 1</td></tr>
<tr class="separator:a9217cafc8f4c35e3de107d5eee15a2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b8fd166e7591e775c137690d89f1b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60b8fd166e7591e775c137690d89f1b3">DSP0N1GPIO118</a>: 1</td></tr>
<tr class="separator:a60b8fd166e7591e775c137690d89f1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7dc76dfd36c72b8922d75f8ff1569a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb7dc76dfd36c72b8922d75f8ff1569a">DSP0N1GPIO119</a>: 1</td></tr>
<tr class="separator:abb7dc76dfd36c72b8922d75f8ff1569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d64170a04142755a2105cd7164604a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a83d64170a04142755a2105cd7164604a">DSP0N1GPIO120</a>: 1</td></tr>
<tr class="separator:a83d64170a04142755a2105cd7164604a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f86504f655ab30a92ec7125d6c62d60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4f86504f655ab30a92ec7125d6c62d60">DSP0N1GPIO121</a>: 1</td></tr>
<tr class="separator:a4f86504f655ab30a92ec7125d6c62d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84af1b17605f6e224638c35c38b7897"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa84af1b17605f6e224638c35c38b7897">DSP0N1GPIO122</a>: 1</td></tr>
<tr class="separator:aa84af1b17605f6e224638c35c38b7897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eacf75db780ea17c9695b2142dad631"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4eacf75db780ea17c9695b2142dad631">DSP0N1GPIO123</a>: 1</td></tr>
<tr class="separator:a4eacf75db780ea17c9695b2142dad631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13de3f582572e30bf8aa9d94c79850f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae13de3f582572e30bf8aa9d94c79850f">DSP0N1GPIO124</a>: 1</td></tr>
<tr class="separator:ae13de3f582572e30bf8aa9d94c79850f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7e73525690cfa8c70e4ac0016c0563"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb7e73525690cfa8c70e4ac0016c0563">DSP0N1GPIO125</a>: 1</td></tr>
<tr class="separator:aeb7e73525690cfa8c70e4ac0016c0563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5473293e1d04685380932481fa5d4005"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5473293e1d04685380932481fa5d4005">DSP0N1GPIO126</a>: 1</td></tr>
<tr class="separator:a5473293e1d04685380932481fa5d4005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607ab5bfa3cb011946de9447dc40a95c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a607ab5bfa3cb011946de9447dc40a95c">DSP0N1GPIO127</a>: 1</td></tr>
<tr class="separator:a607ab5bfa3cb011946de9447dc40a95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113bff056937ae2a63422e7833eb5d21"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a113bff056937ae2a63422e7833eb5d21">DSP0N1INT3EN_b</a></td></tr>
<tr class="separator:a113bff056937ae2a63422e7833eb5d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b7136ac6083e79644542168470cc87"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a15b7136ac6083e79644542168470cc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be7c85b143a689063c8d3f0d60cdd81"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afd5cf6e9f62593f2d75c4af04072ceae"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afd5cf6e9f62593f2d75c4af04072ceae">DSP0N1INT3STAT</a></td></tr>
<tr class="separator:afd5cf6e9f62593f2d75c4af04072ceae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f83720f82f4063cd66362b1b783a1b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7335ced7d14c11bfdb1930027d27ebea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7335ced7d14c11bfdb1930027d27ebea">DSP0N1GPIO96</a>: 1</td></tr>
<tr class="separator:a7335ced7d14c11bfdb1930027d27ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46a94c87dbf41088a0fe0c68b6e04ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab46a94c87dbf41088a0fe0c68b6e04ec">DSP0N1GPIO97</a>: 1</td></tr>
<tr class="separator:ab46a94c87dbf41088a0fe0c68b6e04ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9da914e6ba2161e8f12fd12e3c845a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e9da914e6ba2161e8f12fd12e3c845a">DSP0N1GPIO98</a>: 1</td></tr>
<tr class="separator:a3e9da914e6ba2161e8f12fd12e3c845a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf33a34ebe95d1bce7ec9d9e49c5fbe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bf33a34ebe95d1bce7ec9d9e49c5fbe">DSP0N1GPIO99</a>: 1</td></tr>
<tr class="separator:a2bf33a34ebe95d1bce7ec9d9e49c5fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add58544e36405fff6b7c872406da23e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add58544e36405fff6b7c872406da23e1">DSP0N1GPIO100</a>: 1</td></tr>
<tr class="separator:add58544e36405fff6b7c872406da23e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1d40da2d7b7086d708060ddcbe532e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d1d40da2d7b7086d708060ddcbe532e">DSP0N1GPIO101</a>: 1</td></tr>
<tr class="separator:a6d1d40da2d7b7086d708060ddcbe532e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78a02ea0acebf0b5832fbbc0522d42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca78a02ea0acebf0b5832fbbc0522d42">DSP0N1GPIO102</a>: 1</td></tr>
<tr class="separator:aca78a02ea0acebf0b5832fbbc0522d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e470c4522a211cf848ba4d27004806"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a71e470c4522a211cf848ba4d27004806">DSP0N1GPIO103</a>: 1</td></tr>
<tr class="separator:a71e470c4522a211cf848ba4d27004806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33918dbeac94c30e5060baa6be108c61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a33918dbeac94c30e5060baa6be108c61">DSP0N1GPIO104</a>: 1</td></tr>
<tr class="separator:a33918dbeac94c30e5060baa6be108c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80190e9ee36704c37715817885204e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a80190e9ee36704c37715817885204e0d">DSP0N1GPIO105</a>: 1</td></tr>
<tr class="separator:a80190e9ee36704c37715817885204e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae728fba5de3ce82e1a58bfc3c00011e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae728fba5de3ce82e1a58bfc3c00011e1">DSP0N1GPIO106</a>: 1</td></tr>
<tr class="separator:ae728fba5de3ce82e1a58bfc3c00011e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef526ba63de303f30786c56781f759fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef526ba63de303f30786c56781f759fc">DSP0N1GPIO107</a>: 1</td></tr>
<tr class="separator:aef526ba63de303f30786c56781f759fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeeff1edf3cb9700dba206246ff4a70f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeeeff1edf3cb9700dba206246ff4a70f">DSP0N1GPIO108</a>: 1</td></tr>
<tr class="separator:aeeeff1edf3cb9700dba206246ff4a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43cec8faa22294a2997fe1fade1b9f0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43cec8faa22294a2997fe1fade1b9f0c">DSP0N1GPIO109</a>: 1</td></tr>
<tr class="separator:a43cec8faa22294a2997fe1fade1b9f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535f77a35316a679773db31c4866cc97"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a535f77a35316a679773db31c4866cc97">DSP0N1GPIO110</a>: 1</td></tr>
<tr class="separator:a535f77a35316a679773db31c4866cc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa550a89a04f02ef5b22a2d8d47fca5b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa550a89a04f02ef5b22a2d8d47fca5b8">DSP0N1GPIO111</a>: 1</td></tr>
<tr class="separator:aa550a89a04f02ef5b22a2d8d47fca5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7794a5e5d8d5b955f206d3755cbff5f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7794a5e5d8d5b955f206d3755cbff5f">DSP0N1GPIO112</a>: 1</td></tr>
<tr class="separator:ab7794a5e5d8d5b955f206d3755cbff5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade637a1cba234fa17905c8810964b784"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade637a1cba234fa17905c8810964b784">DSP0N1GPIO113</a>: 1</td></tr>
<tr class="separator:ade637a1cba234fa17905c8810964b784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59bed15b3fd325fefca59fa68574d1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa59bed15b3fd325fefca59fa68574d1b">DSP0N1GPIO114</a>: 1</td></tr>
<tr class="separator:aa59bed15b3fd325fefca59fa68574d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08e3051dba646b67e83e8eb8ce27467"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae08e3051dba646b67e83e8eb8ce27467">DSP0N1GPIO115</a>: 1</td></tr>
<tr class="separator:ae08e3051dba646b67e83e8eb8ce27467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97850fabd115dd8631f9d741851ddfb5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97850fabd115dd8631f9d741851ddfb5">DSP0N1GPIO116</a>: 1</td></tr>
<tr class="separator:a97850fabd115dd8631f9d741851ddfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9217cafc8f4c35e3de107d5eee15a2e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9217cafc8f4c35e3de107d5eee15a2e6">DSP0N1GPIO117</a>: 1</td></tr>
<tr class="separator:a9217cafc8f4c35e3de107d5eee15a2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b8fd166e7591e775c137690d89f1b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60b8fd166e7591e775c137690d89f1b3">DSP0N1GPIO118</a>: 1</td></tr>
<tr class="separator:a60b8fd166e7591e775c137690d89f1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7dc76dfd36c72b8922d75f8ff1569a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb7dc76dfd36c72b8922d75f8ff1569a">DSP0N1GPIO119</a>: 1</td></tr>
<tr class="separator:abb7dc76dfd36c72b8922d75f8ff1569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d64170a04142755a2105cd7164604a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a83d64170a04142755a2105cd7164604a">DSP0N1GPIO120</a>: 1</td></tr>
<tr class="separator:a83d64170a04142755a2105cd7164604a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f86504f655ab30a92ec7125d6c62d60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4f86504f655ab30a92ec7125d6c62d60">DSP0N1GPIO121</a>: 1</td></tr>
<tr class="separator:a4f86504f655ab30a92ec7125d6c62d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84af1b17605f6e224638c35c38b7897"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa84af1b17605f6e224638c35c38b7897">DSP0N1GPIO122</a>: 1</td></tr>
<tr class="separator:aa84af1b17605f6e224638c35c38b7897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eacf75db780ea17c9695b2142dad631"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4eacf75db780ea17c9695b2142dad631">DSP0N1GPIO123</a>: 1</td></tr>
<tr class="separator:a4eacf75db780ea17c9695b2142dad631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13de3f582572e30bf8aa9d94c79850f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae13de3f582572e30bf8aa9d94c79850f">DSP0N1GPIO124</a>: 1</td></tr>
<tr class="separator:ae13de3f582572e30bf8aa9d94c79850f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7e73525690cfa8c70e4ac0016c0563"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb7e73525690cfa8c70e4ac0016c0563">DSP0N1GPIO125</a>: 1</td></tr>
<tr class="separator:aeb7e73525690cfa8c70e4ac0016c0563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5473293e1d04685380932481fa5d4005"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5473293e1d04685380932481fa5d4005">DSP0N1GPIO126</a>: 1</td></tr>
<tr class="separator:a5473293e1d04685380932481fa5d4005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607ab5bfa3cb011946de9447dc40a95c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a607ab5bfa3cb011946de9447dc40a95c">DSP0N1GPIO127</a>: 1</td></tr>
<tr class="separator:a607ab5bfa3cb011946de9447dc40a95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f83720f82f4063cd66362b1b783a1b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac7f83720f82f4063cd66362b1b783a1b">DSP0N1INT3STAT_b</a></td></tr>
<tr class="separator:ac7f83720f82f4063cd66362b1b783a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be7c85b143a689063c8d3f0d60cdd81"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8be7c85b143a689063c8d3f0d60cdd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98bf3afb885311080edc6aea5c9a603"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a47c81bfe6b4a233e1e974eddb99b574e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47c81bfe6b4a233e1e974eddb99b574e">DSP0N1INT3CLR</a></td></tr>
<tr class="separator:a47c81bfe6b4a233e1e974eddb99b574e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a45554ce15c2f7eae7634063e6298d3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7335ced7d14c11bfdb1930027d27ebea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7335ced7d14c11bfdb1930027d27ebea">DSP0N1GPIO96</a>: 1</td></tr>
<tr class="separator:a7335ced7d14c11bfdb1930027d27ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46a94c87dbf41088a0fe0c68b6e04ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab46a94c87dbf41088a0fe0c68b6e04ec">DSP0N1GPIO97</a>: 1</td></tr>
<tr class="separator:ab46a94c87dbf41088a0fe0c68b6e04ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9da914e6ba2161e8f12fd12e3c845a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e9da914e6ba2161e8f12fd12e3c845a">DSP0N1GPIO98</a>: 1</td></tr>
<tr class="separator:a3e9da914e6ba2161e8f12fd12e3c845a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf33a34ebe95d1bce7ec9d9e49c5fbe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bf33a34ebe95d1bce7ec9d9e49c5fbe">DSP0N1GPIO99</a>: 1</td></tr>
<tr class="separator:a2bf33a34ebe95d1bce7ec9d9e49c5fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add58544e36405fff6b7c872406da23e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add58544e36405fff6b7c872406da23e1">DSP0N1GPIO100</a>: 1</td></tr>
<tr class="separator:add58544e36405fff6b7c872406da23e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1d40da2d7b7086d708060ddcbe532e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d1d40da2d7b7086d708060ddcbe532e">DSP0N1GPIO101</a>: 1</td></tr>
<tr class="separator:a6d1d40da2d7b7086d708060ddcbe532e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78a02ea0acebf0b5832fbbc0522d42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca78a02ea0acebf0b5832fbbc0522d42">DSP0N1GPIO102</a>: 1</td></tr>
<tr class="separator:aca78a02ea0acebf0b5832fbbc0522d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e470c4522a211cf848ba4d27004806"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a71e470c4522a211cf848ba4d27004806">DSP0N1GPIO103</a>: 1</td></tr>
<tr class="separator:a71e470c4522a211cf848ba4d27004806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33918dbeac94c30e5060baa6be108c61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a33918dbeac94c30e5060baa6be108c61">DSP0N1GPIO104</a>: 1</td></tr>
<tr class="separator:a33918dbeac94c30e5060baa6be108c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80190e9ee36704c37715817885204e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a80190e9ee36704c37715817885204e0d">DSP0N1GPIO105</a>: 1</td></tr>
<tr class="separator:a80190e9ee36704c37715817885204e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae728fba5de3ce82e1a58bfc3c00011e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae728fba5de3ce82e1a58bfc3c00011e1">DSP0N1GPIO106</a>: 1</td></tr>
<tr class="separator:ae728fba5de3ce82e1a58bfc3c00011e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef526ba63de303f30786c56781f759fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef526ba63de303f30786c56781f759fc">DSP0N1GPIO107</a>: 1</td></tr>
<tr class="separator:aef526ba63de303f30786c56781f759fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeeff1edf3cb9700dba206246ff4a70f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeeeff1edf3cb9700dba206246ff4a70f">DSP0N1GPIO108</a>: 1</td></tr>
<tr class="separator:aeeeff1edf3cb9700dba206246ff4a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43cec8faa22294a2997fe1fade1b9f0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43cec8faa22294a2997fe1fade1b9f0c">DSP0N1GPIO109</a>: 1</td></tr>
<tr class="separator:a43cec8faa22294a2997fe1fade1b9f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535f77a35316a679773db31c4866cc97"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a535f77a35316a679773db31c4866cc97">DSP0N1GPIO110</a>: 1</td></tr>
<tr class="separator:a535f77a35316a679773db31c4866cc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa550a89a04f02ef5b22a2d8d47fca5b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa550a89a04f02ef5b22a2d8d47fca5b8">DSP0N1GPIO111</a>: 1</td></tr>
<tr class="separator:aa550a89a04f02ef5b22a2d8d47fca5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7794a5e5d8d5b955f206d3755cbff5f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7794a5e5d8d5b955f206d3755cbff5f">DSP0N1GPIO112</a>: 1</td></tr>
<tr class="separator:ab7794a5e5d8d5b955f206d3755cbff5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade637a1cba234fa17905c8810964b784"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade637a1cba234fa17905c8810964b784">DSP0N1GPIO113</a>: 1</td></tr>
<tr class="separator:ade637a1cba234fa17905c8810964b784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59bed15b3fd325fefca59fa68574d1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa59bed15b3fd325fefca59fa68574d1b">DSP0N1GPIO114</a>: 1</td></tr>
<tr class="separator:aa59bed15b3fd325fefca59fa68574d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08e3051dba646b67e83e8eb8ce27467"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae08e3051dba646b67e83e8eb8ce27467">DSP0N1GPIO115</a>: 1</td></tr>
<tr class="separator:ae08e3051dba646b67e83e8eb8ce27467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97850fabd115dd8631f9d741851ddfb5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97850fabd115dd8631f9d741851ddfb5">DSP0N1GPIO116</a>: 1</td></tr>
<tr class="separator:a97850fabd115dd8631f9d741851ddfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9217cafc8f4c35e3de107d5eee15a2e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9217cafc8f4c35e3de107d5eee15a2e6">DSP0N1GPIO117</a>: 1</td></tr>
<tr class="separator:a9217cafc8f4c35e3de107d5eee15a2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b8fd166e7591e775c137690d89f1b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60b8fd166e7591e775c137690d89f1b3">DSP0N1GPIO118</a>: 1</td></tr>
<tr class="separator:a60b8fd166e7591e775c137690d89f1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7dc76dfd36c72b8922d75f8ff1569a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb7dc76dfd36c72b8922d75f8ff1569a">DSP0N1GPIO119</a>: 1</td></tr>
<tr class="separator:abb7dc76dfd36c72b8922d75f8ff1569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d64170a04142755a2105cd7164604a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a83d64170a04142755a2105cd7164604a">DSP0N1GPIO120</a>: 1</td></tr>
<tr class="separator:a83d64170a04142755a2105cd7164604a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f86504f655ab30a92ec7125d6c62d60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4f86504f655ab30a92ec7125d6c62d60">DSP0N1GPIO121</a>: 1</td></tr>
<tr class="separator:a4f86504f655ab30a92ec7125d6c62d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84af1b17605f6e224638c35c38b7897"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa84af1b17605f6e224638c35c38b7897">DSP0N1GPIO122</a>: 1</td></tr>
<tr class="separator:aa84af1b17605f6e224638c35c38b7897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eacf75db780ea17c9695b2142dad631"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4eacf75db780ea17c9695b2142dad631">DSP0N1GPIO123</a>: 1</td></tr>
<tr class="separator:a4eacf75db780ea17c9695b2142dad631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13de3f582572e30bf8aa9d94c79850f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae13de3f582572e30bf8aa9d94c79850f">DSP0N1GPIO124</a>: 1</td></tr>
<tr class="separator:ae13de3f582572e30bf8aa9d94c79850f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7e73525690cfa8c70e4ac0016c0563"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb7e73525690cfa8c70e4ac0016c0563">DSP0N1GPIO125</a>: 1</td></tr>
<tr class="separator:aeb7e73525690cfa8c70e4ac0016c0563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5473293e1d04685380932481fa5d4005"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5473293e1d04685380932481fa5d4005">DSP0N1GPIO126</a>: 1</td></tr>
<tr class="separator:a5473293e1d04685380932481fa5d4005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607ab5bfa3cb011946de9447dc40a95c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a607ab5bfa3cb011946de9447dc40a95c">DSP0N1GPIO127</a>: 1</td></tr>
<tr class="separator:a607ab5bfa3cb011946de9447dc40a95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a45554ce15c2f7eae7634063e6298d3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a45554ce15c2f7eae7634063e6298d3">DSP0N1INT3CLR_b</a></td></tr>
<tr class="separator:a6a45554ce15c2f7eae7634063e6298d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98bf3afb885311080edc6aea5c9a603"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac98bf3afb885311080edc6aea5c9a603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c08031a1f3321b7ae2bbd941eaf4b3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a50b9d1b529e8b9085118d35d85840b4c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50b9d1b529e8b9085118d35d85840b4c">DSP0N1INT3SET</a></td></tr>
<tr class="separator:a50b9d1b529e8b9085118d35d85840b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adafd75af325aa6c668ec52c371263d5b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7335ced7d14c11bfdb1930027d27ebea"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7335ced7d14c11bfdb1930027d27ebea">DSP0N1GPIO96</a>: 1</td></tr>
<tr class="separator:a7335ced7d14c11bfdb1930027d27ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46a94c87dbf41088a0fe0c68b6e04ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab46a94c87dbf41088a0fe0c68b6e04ec">DSP0N1GPIO97</a>: 1</td></tr>
<tr class="separator:ab46a94c87dbf41088a0fe0c68b6e04ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9da914e6ba2161e8f12fd12e3c845a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e9da914e6ba2161e8f12fd12e3c845a">DSP0N1GPIO98</a>: 1</td></tr>
<tr class="separator:a3e9da914e6ba2161e8f12fd12e3c845a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bf33a34ebe95d1bce7ec9d9e49c5fbe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bf33a34ebe95d1bce7ec9d9e49c5fbe">DSP0N1GPIO99</a>: 1</td></tr>
<tr class="separator:a2bf33a34ebe95d1bce7ec9d9e49c5fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add58544e36405fff6b7c872406da23e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add58544e36405fff6b7c872406da23e1">DSP0N1GPIO100</a>: 1</td></tr>
<tr class="separator:add58544e36405fff6b7c872406da23e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1d40da2d7b7086d708060ddcbe532e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d1d40da2d7b7086d708060ddcbe532e">DSP0N1GPIO101</a>: 1</td></tr>
<tr class="separator:a6d1d40da2d7b7086d708060ddcbe532e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78a02ea0acebf0b5832fbbc0522d42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aca78a02ea0acebf0b5832fbbc0522d42">DSP0N1GPIO102</a>: 1</td></tr>
<tr class="separator:aca78a02ea0acebf0b5832fbbc0522d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e470c4522a211cf848ba4d27004806"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a71e470c4522a211cf848ba4d27004806">DSP0N1GPIO103</a>: 1</td></tr>
<tr class="separator:a71e470c4522a211cf848ba4d27004806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33918dbeac94c30e5060baa6be108c61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a33918dbeac94c30e5060baa6be108c61">DSP0N1GPIO104</a>: 1</td></tr>
<tr class="separator:a33918dbeac94c30e5060baa6be108c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80190e9ee36704c37715817885204e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a80190e9ee36704c37715817885204e0d">DSP0N1GPIO105</a>: 1</td></tr>
<tr class="separator:a80190e9ee36704c37715817885204e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae728fba5de3ce82e1a58bfc3c00011e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae728fba5de3ce82e1a58bfc3c00011e1">DSP0N1GPIO106</a>: 1</td></tr>
<tr class="separator:ae728fba5de3ce82e1a58bfc3c00011e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef526ba63de303f30786c56781f759fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aef526ba63de303f30786c56781f759fc">DSP0N1GPIO107</a>: 1</td></tr>
<tr class="separator:aef526ba63de303f30786c56781f759fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeeff1edf3cb9700dba206246ff4a70f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeeeff1edf3cb9700dba206246ff4a70f">DSP0N1GPIO108</a>: 1</td></tr>
<tr class="separator:aeeeff1edf3cb9700dba206246ff4a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43cec8faa22294a2997fe1fade1b9f0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43cec8faa22294a2997fe1fade1b9f0c">DSP0N1GPIO109</a>: 1</td></tr>
<tr class="separator:a43cec8faa22294a2997fe1fade1b9f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535f77a35316a679773db31c4866cc97"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a535f77a35316a679773db31c4866cc97">DSP0N1GPIO110</a>: 1</td></tr>
<tr class="separator:a535f77a35316a679773db31c4866cc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa550a89a04f02ef5b22a2d8d47fca5b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa550a89a04f02ef5b22a2d8d47fca5b8">DSP0N1GPIO111</a>: 1</td></tr>
<tr class="separator:aa550a89a04f02ef5b22a2d8d47fca5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7794a5e5d8d5b955f206d3755cbff5f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7794a5e5d8d5b955f206d3755cbff5f">DSP0N1GPIO112</a>: 1</td></tr>
<tr class="separator:ab7794a5e5d8d5b955f206d3755cbff5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade637a1cba234fa17905c8810964b784"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ade637a1cba234fa17905c8810964b784">DSP0N1GPIO113</a>: 1</td></tr>
<tr class="separator:ade637a1cba234fa17905c8810964b784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59bed15b3fd325fefca59fa68574d1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa59bed15b3fd325fefca59fa68574d1b">DSP0N1GPIO114</a>: 1</td></tr>
<tr class="separator:aa59bed15b3fd325fefca59fa68574d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08e3051dba646b67e83e8eb8ce27467"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae08e3051dba646b67e83e8eb8ce27467">DSP0N1GPIO115</a>: 1</td></tr>
<tr class="separator:ae08e3051dba646b67e83e8eb8ce27467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97850fabd115dd8631f9d741851ddfb5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a97850fabd115dd8631f9d741851ddfb5">DSP0N1GPIO116</a>: 1</td></tr>
<tr class="separator:a97850fabd115dd8631f9d741851ddfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9217cafc8f4c35e3de107d5eee15a2e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9217cafc8f4c35e3de107d5eee15a2e6">DSP0N1GPIO117</a>: 1</td></tr>
<tr class="separator:a9217cafc8f4c35e3de107d5eee15a2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b8fd166e7591e775c137690d89f1b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60b8fd166e7591e775c137690d89f1b3">DSP0N1GPIO118</a>: 1</td></tr>
<tr class="separator:a60b8fd166e7591e775c137690d89f1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7dc76dfd36c72b8922d75f8ff1569a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abb7dc76dfd36c72b8922d75f8ff1569a">DSP0N1GPIO119</a>: 1</td></tr>
<tr class="separator:abb7dc76dfd36c72b8922d75f8ff1569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d64170a04142755a2105cd7164604a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a83d64170a04142755a2105cd7164604a">DSP0N1GPIO120</a>: 1</td></tr>
<tr class="separator:a83d64170a04142755a2105cd7164604a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f86504f655ab30a92ec7125d6c62d60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4f86504f655ab30a92ec7125d6c62d60">DSP0N1GPIO121</a>: 1</td></tr>
<tr class="separator:a4f86504f655ab30a92ec7125d6c62d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84af1b17605f6e224638c35c38b7897"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa84af1b17605f6e224638c35c38b7897">DSP0N1GPIO122</a>: 1</td></tr>
<tr class="separator:aa84af1b17605f6e224638c35c38b7897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eacf75db780ea17c9695b2142dad631"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4eacf75db780ea17c9695b2142dad631">DSP0N1GPIO123</a>: 1</td></tr>
<tr class="separator:a4eacf75db780ea17c9695b2142dad631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13de3f582572e30bf8aa9d94c79850f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae13de3f582572e30bf8aa9d94c79850f">DSP0N1GPIO124</a>: 1</td></tr>
<tr class="separator:ae13de3f582572e30bf8aa9d94c79850f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7e73525690cfa8c70e4ac0016c0563"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb7e73525690cfa8c70e4ac0016c0563">DSP0N1GPIO125</a>: 1</td></tr>
<tr class="separator:aeb7e73525690cfa8c70e4ac0016c0563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5473293e1d04685380932481fa5d4005"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5473293e1d04685380932481fa5d4005">DSP0N1GPIO126</a>: 1</td></tr>
<tr class="separator:a5473293e1d04685380932481fa5d4005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607ab5bfa3cb011946de9447dc40a95c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a607ab5bfa3cb011946de9447dc40a95c">DSP0N1GPIO127</a>: 1</td></tr>
<tr class="separator:a607ab5bfa3cb011946de9447dc40a95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adafd75af325aa6c668ec52c371263d5b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adafd75af325aa6c668ec52c371263d5b">DSP0N1INT3SET_b</a></td></tr>
<tr class="separator:adafd75af325aa6c668ec52c371263d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c08031a1f3321b7ae2bbd941eaf4b3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a21c08031a1f3321b7ae2bbd941eaf4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a257059a3cc0ac07bfeb474d9423f11"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab5b24314e92eb330e64d837d51e88e1f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab5b24314e92eb330e64d837d51e88e1f">DSP1N0INT0EN</a></td></tr>
<tr class="separator:ab5b24314e92eb330e64d837d51e88e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a163388ddb66b0a370509e56f1c63c9"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a69e36283be87de4ed73dd8a1acd2e3e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69e36283be87de4ed73dd8a1acd2e3e7">DSP1N0GPIO0</a>: 1</td></tr>
<tr class="separator:a69e36283be87de4ed73dd8a1acd2e3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9209c5406dd9ca37f254f2e7be858616"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9209c5406dd9ca37f254f2e7be858616">DSP1N0GPIO1</a>: 1</td></tr>
<tr class="separator:a9209c5406dd9ca37f254f2e7be858616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff93b82dd7aee56885470cd3cfd659b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aff93b82dd7aee56885470cd3cfd659b1">DSP1N0GPIO2</a>: 1</td></tr>
<tr class="separator:aff93b82dd7aee56885470cd3cfd659b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69bdc4d0bdd0c607c7443008f934e197"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69bdc4d0bdd0c607c7443008f934e197">DSP1N0GPIO3</a>: 1</td></tr>
<tr class="separator:a69bdc4d0bdd0c607c7443008f934e197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e95ae77c02ebbbc6198e543fbb5854"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26e95ae77c02ebbbc6198e543fbb5854">DSP1N0GPIO4</a>: 1</td></tr>
<tr class="separator:a26e95ae77c02ebbbc6198e543fbb5854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf31d3e2ed084aee81865b5dda467ed9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abf31d3e2ed084aee81865b5dda467ed9">DSP1N0GPIO5</a>: 1</td></tr>
<tr class="separator:abf31d3e2ed084aee81865b5dda467ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ed20b5b38e122532795b40042ae541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49ed20b5b38e122532795b40042ae541">DSP1N0GPIO6</a>: 1</td></tr>
<tr class="separator:a49ed20b5b38e122532795b40042ae541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31760c1166b06b0fa3d31467b604fc43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a31760c1166b06b0fa3d31467b604fc43">DSP1N0GPIO7</a>: 1</td></tr>
<tr class="separator:a31760c1166b06b0fa3d31467b604fc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81d0920f72811164b7e0333c1bff137"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac81d0920f72811164b7e0333c1bff137">DSP1N0GPIO8</a>: 1</td></tr>
<tr class="separator:ac81d0920f72811164b7e0333c1bff137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061dff7eecae83086bcc41a2fe798a50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a061dff7eecae83086bcc41a2fe798a50">DSP1N0GPIO9</a>: 1</td></tr>
<tr class="separator:a061dff7eecae83086bcc41a2fe798a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87672f39aa4869adc0d0ecc87a0fd5c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a87672f39aa4869adc0d0ecc87a0fd5c4">DSP1N0GPIO10</a>: 1</td></tr>
<tr class="separator:a87672f39aa4869adc0d0ecc87a0fd5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8412d75abfa5da67c0370bbd5faf0ff4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8412d75abfa5da67c0370bbd5faf0ff4">DSP1N0GPIO11</a>: 1</td></tr>
<tr class="separator:a8412d75abfa5da67c0370bbd5faf0ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d42f618cb425d94bec03809efd9a54d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d42f618cb425d94bec03809efd9a54d">DSP1N0GPIO12</a>: 1</td></tr>
<tr class="separator:a8d42f618cb425d94bec03809efd9a54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02af1f17cb77ae975ae5ef4ffe2aaada"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a02af1f17cb77ae975ae5ef4ffe2aaada">DSP1N0GPIO13</a>: 1</td></tr>
<tr class="separator:a02af1f17cb77ae975ae5ef4ffe2aaada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a9ff570628d3be3908fb24c19fff27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a51a9ff570628d3be3908fb24c19fff27">DSP1N0GPIO14</a>: 1</td></tr>
<tr class="separator:a51a9ff570628d3be3908fb24c19fff27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d8f23369da85373e9bac85be1fbfd6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8d8f23369da85373e9bac85be1fbfd6">DSP1N0GPIO15</a>: 1</td></tr>
<tr class="separator:ab8d8f23369da85373e9bac85be1fbfd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4249f0988ab705a6313efe572dc50e0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4249f0988ab705a6313efe572dc50e0c">DSP1N0GPIO16</a>: 1</td></tr>
<tr class="separator:a4249f0988ab705a6313efe572dc50e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e655b0d51af7150e0184925281404c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7e655b0d51af7150e0184925281404c">DSP1N0GPIO17</a>: 1</td></tr>
<tr class="separator:ae7e655b0d51af7150e0184925281404c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942edd808df5fc0994a8d4307d8b5c4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a942edd808df5fc0994a8d4307d8b5c4f">DSP1N0GPIO18</a>: 1</td></tr>
<tr class="separator:a942edd808df5fc0994a8d4307d8b5c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c102ba84d8d106b75751d1986517e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a59c102ba84d8d106b75751d1986517e8">DSP1N0GPIO19</a>: 1</td></tr>
<tr class="separator:a59c102ba84d8d106b75751d1986517e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25557103ccb08a681f971b3c6ed61ecb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25557103ccb08a681f971b3c6ed61ecb">DSP1N0GPIO20</a>: 1</td></tr>
<tr class="separator:a25557103ccb08a681f971b3c6ed61ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ef71e45bbbdced7598fb54c73ec122"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8ef71e45bbbdced7598fb54c73ec122">DSP1N0GPIO21</a>: 1</td></tr>
<tr class="separator:ad8ef71e45bbbdced7598fb54c73ec122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab827a416d85dba5c28b7ed951b2b5753"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab827a416d85dba5c28b7ed951b2b5753">DSP1N0GPIO22</a>: 1</td></tr>
<tr class="separator:ab827a416d85dba5c28b7ed951b2b5753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02f909735366bae4d673c45e99a4e88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa02f909735366bae4d673c45e99a4e88">DSP1N0GPIO23</a>: 1</td></tr>
<tr class="separator:aa02f909735366bae4d673c45e99a4e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8dec12ab0fa75d20a3f37bc73141d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b8dec12ab0fa75d20a3f37bc73141d9">DSP1N0GPIO24</a>: 1</td></tr>
<tr class="separator:a8b8dec12ab0fa75d20a3f37bc73141d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c73d5628a7af48674d6737602c707c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c73d5628a7af48674d6737602c707c8">DSP1N0GPIO25</a>: 1</td></tr>
<tr class="separator:a7c73d5628a7af48674d6737602c707c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5e0085c5a6cf2c4d272958d72e9324"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb5e0085c5a6cf2c4d272958d72e9324">DSP1N0GPIO26</a>: 1</td></tr>
<tr class="separator:adb5e0085c5a6cf2c4d272958d72e9324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9028ed81e27af72e4983f91d49611b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6e9028ed81e27af72e4983f91d49611b">DSP1N0GPIO27</a>: 1</td></tr>
<tr class="separator:a6e9028ed81e27af72e4983f91d49611b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad553ed45851336d744b68d17e87aa35f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad553ed45851336d744b68d17e87aa35f">DSP1N0GPIO28</a>: 1</td></tr>
<tr class="separator:ad553ed45851336d744b68d17e87aa35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30369340bec23559d113925e167b6983"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a30369340bec23559d113925e167b6983">DSP1N0GPIO29</a>: 1</td></tr>
<tr class="separator:a30369340bec23559d113925e167b6983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d161cf49ebb27e9b59f275b8658e31a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7d161cf49ebb27e9b59f275b8658e31a">DSP1N0GPIO30</a>: 1</td></tr>
<tr class="separator:a7d161cf49ebb27e9b59f275b8658e31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d18c3d20f298ce5ca77a62941f9e75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a89d18c3d20f298ce5ca77a62941f9e75">DSP1N0GPIO31</a>: 1</td></tr>
<tr class="separator:a89d18c3d20f298ce5ca77a62941f9e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a163388ddb66b0a370509e56f1c63c9"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a163388ddb66b0a370509e56f1c63c9">DSP1N0INT0EN_b</a></td></tr>
<tr class="separator:a6a163388ddb66b0a370509e56f1c63c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a257059a3cc0ac07bfeb474d9423f11"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5a257059a3cc0ac07bfeb474d9423f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea18c742744fbc0c6262cbbdf9a3776c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a26a81ee7d53fe7cd0441dfc6b87f71f8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26a81ee7d53fe7cd0441dfc6b87f71f8">DSP1N0INT0STAT</a></td></tr>
<tr class="separator:a26a81ee7d53fe7cd0441dfc6b87f71f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5230d36f5fc60e24f597549f0c3386e4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a69e36283be87de4ed73dd8a1acd2e3e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69e36283be87de4ed73dd8a1acd2e3e7">DSP1N0GPIO0</a>: 1</td></tr>
<tr class="separator:a69e36283be87de4ed73dd8a1acd2e3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9209c5406dd9ca37f254f2e7be858616"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9209c5406dd9ca37f254f2e7be858616">DSP1N0GPIO1</a>: 1</td></tr>
<tr class="separator:a9209c5406dd9ca37f254f2e7be858616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff93b82dd7aee56885470cd3cfd659b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aff93b82dd7aee56885470cd3cfd659b1">DSP1N0GPIO2</a>: 1</td></tr>
<tr class="separator:aff93b82dd7aee56885470cd3cfd659b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69bdc4d0bdd0c607c7443008f934e197"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69bdc4d0bdd0c607c7443008f934e197">DSP1N0GPIO3</a>: 1</td></tr>
<tr class="separator:a69bdc4d0bdd0c607c7443008f934e197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e95ae77c02ebbbc6198e543fbb5854"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26e95ae77c02ebbbc6198e543fbb5854">DSP1N0GPIO4</a>: 1</td></tr>
<tr class="separator:a26e95ae77c02ebbbc6198e543fbb5854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf31d3e2ed084aee81865b5dda467ed9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abf31d3e2ed084aee81865b5dda467ed9">DSP1N0GPIO5</a>: 1</td></tr>
<tr class="separator:abf31d3e2ed084aee81865b5dda467ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ed20b5b38e122532795b40042ae541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49ed20b5b38e122532795b40042ae541">DSP1N0GPIO6</a>: 1</td></tr>
<tr class="separator:a49ed20b5b38e122532795b40042ae541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31760c1166b06b0fa3d31467b604fc43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a31760c1166b06b0fa3d31467b604fc43">DSP1N0GPIO7</a>: 1</td></tr>
<tr class="separator:a31760c1166b06b0fa3d31467b604fc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81d0920f72811164b7e0333c1bff137"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac81d0920f72811164b7e0333c1bff137">DSP1N0GPIO8</a>: 1</td></tr>
<tr class="separator:ac81d0920f72811164b7e0333c1bff137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061dff7eecae83086bcc41a2fe798a50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a061dff7eecae83086bcc41a2fe798a50">DSP1N0GPIO9</a>: 1</td></tr>
<tr class="separator:a061dff7eecae83086bcc41a2fe798a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87672f39aa4869adc0d0ecc87a0fd5c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a87672f39aa4869adc0d0ecc87a0fd5c4">DSP1N0GPIO10</a>: 1</td></tr>
<tr class="separator:a87672f39aa4869adc0d0ecc87a0fd5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8412d75abfa5da67c0370bbd5faf0ff4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8412d75abfa5da67c0370bbd5faf0ff4">DSP1N0GPIO11</a>: 1</td></tr>
<tr class="separator:a8412d75abfa5da67c0370bbd5faf0ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d42f618cb425d94bec03809efd9a54d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d42f618cb425d94bec03809efd9a54d">DSP1N0GPIO12</a>: 1</td></tr>
<tr class="separator:a8d42f618cb425d94bec03809efd9a54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02af1f17cb77ae975ae5ef4ffe2aaada"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a02af1f17cb77ae975ae5ef4ffe2aaada">DSP1N0GPIO13</a>: 1</td></tr>
<tr class="separator:a02af1f17cb77ae975ae5ef4ffe2aaada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a9ff570628d3be3908fb24c19fff27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a51a9ff570628d3be3908fb24c19fff27">DSP1N0GPIO14</a>: 1</td></tr>
<tr class="separator:a51a9ff570628d3be3908fb24c19fff27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d8f23369da85373e9bac85be1fbfd6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8d8f23369da85373e9bac85be1fbfd6">DSP1N0GPIO15</a>: 1</td></tr>
<tr class="separator:ab8d8f23369da85373e9bac85be1fbfd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4249f0988ab705a6313efe572dc50e0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4249f0988ab705a6313efe572dc50e0c">DSP1N0GPIO16</a>: 1</td></tr>
<tr class="separator:a4249f0988ab705a6313efe572dc50e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e655b0d51af7150e0184925281404c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7e655b0d51af7150e0184925281404c">DSP1N0GPIO17</a>: 1</td></tr>
<tr class="separator:ae7e655b0d51af7150e0184925281404c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942edd808df5fc0994a8d4307d8b5c4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a942edd808df5fc0994a8d4307d8b5c4f">DSP1N0GPIO18</a>: 1</td></tr>
<tr class="separator:a942edd808df5fc0994a8d4307d8b5c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c102ba84d8d106b75751d1986517e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a59c102ba84d8d106b75751d1986517e8">DSP1N0GPIO19</a>: 1</td></tr>
<tr class="separator:a59c102ba84d8d106b75751d1986517e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25557103ccb08a681f971b3c6ed61ecb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25557103ccb08a681f971b3c6ed61ecb">DSP1N0GPIO20</a>: 1</td></tr>
<tr class="separator:a25557103ccb08a681f971b3c6ed61ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ef71e45bbbdced7598fb54c73ec122"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8ef71e45bbbdced7598fb54c73ec122">DSP1N0GPIO21</a>: 1</td></tr>
<tr class="separator:ad8ef71e45bbbdced7598fb54c73ec122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab827a416d85dba5c28b7ed951b2b5753"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab827a416d85dba5c28b7ed951b2b5753">DSP1N0GPIO22</a>: 1</td></tr>
<tr class="separator:ab827a416d85dba5c28b7ed951b2b5753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02f909735366bae4d673c45e99a4e88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa02f909735366bae4d673c45e99a4e88">DSP1N0GPIO23</a>: 1</td></tr>
<tr class="separator:aa02f909735366bae4d673c45e99a4e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8dec12ab0fa75d20a3f37bc73141d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b8dec12ab0fa75d20a3f37bc73141d9">DSP1N0GPIO24</a>: 1</td></tr>
<tr class="separator:a8b8dec12ab0fa75d20a3f37bc73141d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c73d5628a7af48674d6737602c707c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c73d5628a7af48674d6737602c707c8">DSP1N0GPIO25</a>: 1</td></tr>
<tr class="separator:a7c73d5628a7af48674d6737602c707c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5e0085c5a6cf2c4d272958d72e9324"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb5e0085c5a6cf2c4d272958d72e9324">DSP1N0GPIO26</a>: 1</td></tr>
<tr class="separator:adb5e0085c5a6cf2c4d272958d72e9324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9028ed81e27af72e4983f91d49611b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6e9028ed81e27af72e4983f91d49611b">DSP1N0GPIO27</a>: 1</td></tr>
<tr class="separator:a6e9028ed81e27af72e4983f91d49611b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad553ed45851336d744b68d17e87aa35f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad553ed45851336d744b68d17e87aa35f">DSP1N0GPIO28</a>: 1</td></tr>
<tr class="separator:ad553ed45851336d744b68d17e87aa35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30369340bec23559d113925e167b6983"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a30369340bec23559d113925e167b6983">DSP1N0GPIO29</a>: 1</td></tr>
<tr class="separator:a30369340bec23559d113925e167b6983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d161cf49ebb27e9b59f275b8658e31a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7d161cf49ebb27e9b59f275b8658e31a">DSP1N0GPIO30</a>: 1</td></tr>
<tr class="separator:a7d161cf49ebb27e9b59f275b8658e31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d18c3d20f298ce5ca77a62941f9e75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a89d18c3d20f298ce5ca77a62941f9e75">DSP1N0GPIO31</a>: 1</td></tr>
<tr class="separator:a89d18c3d20f298ce5ca77a62941f9e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5230d36f5fc60e24f597549f0c3386e4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5230d36f5fc60e24f597549f0c3386e4">DSP1N0INT0STAT_b</a></td></tr>
<tr class="separator:a5230d36f5fc60e24f597549f0c3386e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea18c742744fbc0c6262cbbdf9a3776c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aea18c742744fbc0c6262cbbdf9a3776c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5392e97e596840e704b3fd094278c284"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a63ed2c5231932c3f261a81ac9c6ef6a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a63ed2c5231932c3f261a81ac9c6ef6a8">DSP1N0INT0CLR</a></td></tr>
<tr class="separator:a63ed2c5231932c3f261a81ac9c6ef6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d73820ff2d1c1fd57c12a8d1f8d858"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a69e36283be87de4ed73dd8a1acd2e3e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69e36283be87de4ed73dd8a1acd2e3e7">DSP1N0GPIO0</a>: 1</td></tr>
<tr class="separator:a69e36283be87de4ed73dd8a1acd2e3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9209c5406dd9ca37f254f2e7be858616"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9209c5406dd9ca37f254f2e7be858616">DSP1N0GPIO1</a>: 1</td></tr>
<tr class="separator:a9209c5406dd9ca37f254f2e7be858616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff93b82dd7aee56885470cd3cfd659b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aff93b82dd7aee56885470cd3cfd659b1">DSP1N0GPIO2</a>: 1</td></tr>
<tr class="separator:aff93b82dd7aee56885470cd3cfd659b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69bdc4d0bdd0c607c7443008f934e197"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69bdc4d0bdd0c607c7443008f934e197">DSP1N0GPIO3</a>: 1</td></tr>
<tr class="separator:a69bdc4d0bdd0c607c7443008f934e197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e95ae77c02ebbbc6198e543fbb5854"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26e95ae77c02ebbbc6198e543fbb5854">DSP1N0GPIO4</a>: 1</td></tr>
<tr class="separator:a26e95ae77c02ebbbc6198e543fbb5854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf31d3e2ed084aee81865b5dda467ed9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abf31d3e2ed084aee81865b5dda467ed9">DSP1N0GPIO5</a>: 1</td></tr>
<tr class="separator:abf31d3e2ed084aee81865b5dda467ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ed20b5b38e122532795b40042ae541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49ed20b5b38e122532795b40042ae541">DSP1N0GPIO6</a>: 1</td></tr>
<tr class="separator:a49ed20b5b38e122532795b40042ae541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31760c1166b06b0fa3d31467b604fc43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a31760c1166b06b0fa3d31467b604fc43">DSP1N0GPIO7</a>: 1</td></tr>
<tr class="separator:a31760c1166b06b0fa3d31467b604fc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81d0920f72811164b7e0333c1bff137"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac81d0920f72811164b7e0333c1bff137">DSP1N0GPIO8</a>: 1</td></tr>
<tr class="separator:ac81d0920f72811164b7e0333c1bff137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061dff7eecae83086bcc41a2fe798a50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a061dff7eecae83086bcc41a2fe798a50">DSP1N0GPIO9</a>: 1</td></tr>
<tr class="separator:a061dff7eecae83086bcc41a2fe798a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87672f39aa4869adc0d0ecc87a0fd5c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a87672f39aa4869adc0d0ecc87a0fd5c4">DSP1N0GPIO10</a>: 1</td></tr>
<tr class="separator:a87672f39aa4869adc0d0ecc87a0fd5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8412d75abfa5da67c0370bbd5faf0ff4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8412d75abfa5da67c0370bbd5faf0ff4">DSP1N0GPIO11</a>: 1</td></tr>
<tr class="separator:a8412d75abfa5da67c0370bbd5faf0ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d42f618cb425d94bec03809efd9a54d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d42f618cb425d94bec03809efd9a54d">DSP1N0GPIO12</a>: 1</td></tr>
<tr class="separator:a8d42f618cb425d94bec03809efd9a54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02af1f17cb77ae975ae5ef4ffe2aaada"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a02af1f17cb77ae975ae5ef4ffe2aaada">DSP1N0GPIO13</a>: 1</td></tr>
<tr class="separator:a02af1f17cb77ae975ae5ef4ffe2aaada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a9ff570628d3be3908fb24c19fff27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a51a9ff570628d3be3908fb24c19fff27">DSP1N0GPIO14</a>: 1</td></tr>
<tr class="separator:a51a9ff570628d3be3908fb24c19fff27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d8f23369da85373e9bac85be1fbfd6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8d8f23369da85373e9bac85be1fbfd6">DSP1N0GPIO15</a>: 1</td></tr>
<tr class="separator:ab8d8f23369da85373e9bac85be1fbfd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4249f0988ab705a6313efe572dc50e0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4249f0988ab705a6313efe572dc50e0c">DSP1N0GPIO16</a>: 1</td></tr>
<tr class="separator:a4249f0988ab705a6313efe572dc50e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e655b0d51af7150e0184925281404c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7e655b0d51af7150e0184925281404c">DSP1N0GPIO17</a>: 1</td></tr>
<tr class="separator:ae7e655b0d51af7150e0184925281404c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942edd808df5fc0994a8d4307d8b5c4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a942edd808df5fc0994a8d4307d8b5c4f">DSP1N0GPIO18</a>: 1</td></tr>
<tr class="separator:a942edd808df5fc0994a8d4307d8b5c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c102ba84d8d106b75751d1986517e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a59c102ba84d8d106b75751d1986517e8">DSP1N0GPIO19</a>: 1</td></tr>
<tr class="separator:a59c102ba84d8d106b75751d1986517e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25557103ccb08a681f971b3c6ed61ecb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25557103ccb08a681f971b3c6ed61ecb">DSP1N0GPIO20</a>: 1</td></tr>
<tr class="separator:a25557103ccb08a681f971b3c6ed61ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ef71e45bbbdced7598fb54c73ec122"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8ef71e45bbbdced7598fb54c73ec122">DSP1N0GPIO21</a>: 1</td></tr>
<tr class="separator:ad8ef71e45bbbdced7598fb54c73ec122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab827a416d85dba5c28b7ed951b2b5753"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab827a416d85dba5c28b7ed951b2b5753">DSP1N0GPIO22</a>: 1</td></tr>
<tr class="separator:ab827a416d85dba5c28b7ed951b2b5753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02f909735366bae4d673c45e99a4e88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa02f909735366bae4d673c45e99a4e88">DSP1N0GPIO23</a>: 1</td></tr>
<tr class="separator:aa02f909735366bae4d673c45e99a4e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8dec12ab0fa75d20a3f37bc73141d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b8dec12ab0fa75d20a3f37bc73141d9">DSP1N0GPIO24</a>: 1</td></tr>
<tr class="separator:a8b8dec12ab0fa75d20a3f37bc73141d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c73d5628a7af48674d6737602c707c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c73d5628a7af48674d6737602c707c8">DSP1N0GPIO25</a>: 1</td></tr>
<tr class="separator:a7c73d5628a7af48674d6737602c707c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5e0085c5a6cf2c4d272958d72e9324"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb5e0085c5a6cf2c4d272958d72e9324">DSP1N0GPIO26</a>: 1</td></tr>
<tr class="separator:adb5e0085c5a6cf2c4d272958d72e9324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9028ed81e27af72e4983f91d49611b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6e9028ed81e27af72e4983f91d49611b">DSP1N0GPIO27</a>: 1</td></tr>
<tr class="separator:a6e9028ed81e27af72e4983f91d49611b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad553ed45851336d744b68d17e87aa35f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad553ed45851336d744b68d17e87aa35f">DSP1N0GPIO28</a>: 1</td></tr>
<tr class="separator:ad553ed45851336d744b68d17e87aa35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30369340bec23559d113925e167b6983"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a30369340bec23559d113925e167b6983">DSP1N0GPIO29</a>: 1</td></tr>
<tr class="separator:a30369340bec23559d113925e167b6983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d161cf49ebb27e9b59f275b8658e31a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7d161cf49ebb27e9b59f275b8658e31a">DSP1N0GPIO30</a>: 1</td></tr>
<tr class="separator:a7d161cf49ebb27e9b59f275b8658e31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d18c3d20f298ce5ca77a62941f9e75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a89d18c3d20f298ce5ca77a62941f9e75">DSP1N0GPIO31</a>: 1</td></tr>
<tr class="separator:a89d18c3d20f298ce5ca77a62941f9e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d73820ff2d1c1fd57c12a8d1f8d858"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a99d73820ff2d1c1fd57c12a8d1f8d858">DSP1N0INT0CLR_b</a></td></tr>
<tr class="separator:a99d73820ff2d1c1fd57c12a8d1f8d858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5392e97e596840e704b3fd094278c284"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5392e97e596840e704b3fd094278c284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae081c929c3292e010043808ebb0c3708"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac4a88f5325af645e8bd973b93ed8c3a7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac4a88f5325af645e8bd973b93ed8c3a7">DSP1N0INT0SET</a></td></tr>
<tr class="separator:ac4a88f5325af645e8bd973b93ed8c3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee47a65d2f0ee625529c87cc15f18fc7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a69e36283be87de4ed73dd8a1acd2e3e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69e36283be87de4ed73dd8a1acd2e3e7">DSP1N0GPIO0</a>: 1</td></tr>
<tr class="separator:a69e36283be87de4ed73dd8a1acd2e3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9209c5406dd9ca37f254f2e7be858616"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9209c5406dd9ca37f254f2e7be858616">DSP1N0GPIO1</a>: 1</td></tr>
<tr class="separator:a9209c5406dd9ca37f254f2e7be858616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff93b82dd7aee56885470cd3cfd659b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aff93b82dd7aee56885470cd3cfd659b1">DSP1N0GPIO2</a>: 1</td></tr>
<tr class="separator:aff93b82dd7aee56885470cd3cfd659b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69bdc4d0bdd0c607c7443008f934e197"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69bdc4d0bdd0c607c7443008f934e197">DSP1N0GPIO3</a>: 1</td></tr>
<tr class="separator:a69bdc4d0bdd0c607c7443008f934e197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e95ae77c02ebbbc6198e543fbb5854"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26e95ae77c02ebbbc6198e543fbb5854">DSP1N0GPIO4</a>: 1</td></tr>
<tr class="separator:a26e95ae77c02ebbbc6198e543fbb5854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf31d3e2ed084aee81865b5dda467ed9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abf31d3e2ed084aee81865b5dda467ed9">DSP1N0GPIO5</a>: 1</td></tr>
<tr class="separator:abf31d3e2ed084aee81865b5dda467ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ed20b5b38e122532795b40042ae541"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a49ed20b5b38e122532795b40042ae541">DSP1N0GPIO6</a>: 1</td></tr>
<tr class="separator:a49ed20b5b38e122532795b40042ae541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31760c1166b06b0fa3d31467b604fc43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a31760c1166b06b0fa3d31467b604fc43">DSP1N0GPIO7</a>: 1</td></tr>
<tr class="separator:a31760c1166b06b0fa3d31467b604fc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81d0920f72811164b7e0333c1bff137"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac81d0920f72811164b7e0333c1bff137">DSP1N0GPIO8</a>: 1</td></tr>
<tr class="separator:ac81d0920f72811164b7e0333c1bff137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061dff7eecae83086bcc41a2fe798a50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a061dff7eecae83086bcc41a2fe798a50">DSP1N0GPIO9</a>: 1</td></tr>
<tr class="separator:a061dff7eecae83086bcc41a2fe798a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87672f39aa4869adc0d0ecc87a0fd5c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a87672f39aa4869adc0d0ecc87a0fd5c4">DSP1N0GPIO10</a>: 1</td></tr>
<tr class="separator:a87672f39aa4869adc0d0ecc87a0fd5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8412d75abfa5da67c0370bbd5faf0ff4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8412d75abfa5da67c0370bbd5faf0ff4">DSP1N0GPIO11</a>: 1</td></tr>
<tr class="separator:a8412d75abfa5da67c0370bbd5faf0ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d42f618cb425d94bec03809efd9a54d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d42f618cb425d94bec03809efd9a54d">DSP1N0GPIO12</a>: 1</td></tr>
<tr class="separator:a8d42f618cb425d94bec03809efd9a54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02af1f17cb77ae975ae5ef4ffe2aaada"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a02af1f17cb77ae975ae5ef4ffe2aaada">DSP1N0GPIO13</a>: 1</td></tr>
<tr class="separator:a02af1f17cb77ae975ae5ef4ffe2aaada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a9ff570628d3be3908fb24c19fff27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a51a9ff570628d3be3908fb24c19fff27">DSP1N0GPIO14</a>: 1</td></tr>
<tr class="separator:a51a9ff570628d3be3908fb24c19fff27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d8f23369da85373e9bac85be1fbfd6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8d8f23369da85373e9bac85be1fbfd6">DSP1N0GPIO15</a>: 1</td></tr>
<tr class="separator:ab8d8f23369da85373e9bac85be1fbfd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4249f0988ab705a6313efe572dc50e0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4249f0988ab705a6313efe572dc50e0c">DSP1N0GPIO16</a>: 1</td></tr>
<tr class="separator:a4249f0988ab705a6313efe572dc50e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e655b0d51af7150e0184925281404c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7e655b0d51af7150e0184925281404c">DSP1N0GPIO17</a>: 1</td></tr>
<tr class="separator:ae7e655b0d51af7150e0184925281404c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942edd808df5fc0994a8d4307d8b5c4f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a942edd808df5fc0994a8d4307d8b5c4f">DSP1N0GPIO18</a>: 1</td></tr>
<tr class="separator:a942edd808df5fc0994a8d4307d8b5c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c102ba84d8d106b75751d1986517e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a59c102ba84d8d106b75751d1986517e8">DSP1N0GPIO19</a>: 1</td></tr>
<tr class="separator:a59c102ba84d8d106b75751d1986517e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25557103ccb08a681f971b3c6ed61ecb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a25557103ccb08a681f971b3c6ed61ecb">DSP1N0GPIO20</a>: 1</td></tr>
<tr class="separator:a25557103ccb08a681f971b3c6ed61ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ef71e45bbbdced7598fb54c73ec122"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8ef71e45bbbdced7598fb54c73ec122">DSP1N0GPIO21</a>: 1</td></tr>
<tr class="separator:ad8ef71e45bbbdced7598fb54c73ec122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab827a416d85dba5c28b7ed951b2b5753"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab827a416d85dba5c28b7ed951b2b5753">DSP1N0GPIO22</a>: 1</td></tr>
<tr class="separator:ab827a416d85dba5c28b7ed951b2b5753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02f909735366bae4d673c45e99a4e88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa02f909735366bae4d673c45e99a4e88">DSP1N0GPIO23</a>: 1</td></tr>
<tr class="separator:aa02f909735366bae4d673c45e99a4e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8dec12ab0fa75d20a3f37bc73141d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b8dec12ab0fa75d20a3f37bc73141d9">DSP1N0GPIO24</a>: 1</td></tr>
<tr class="separator:a8b8dec12ab0fa75d20a3f37bc73141d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c73d5628a7af48674d6737602c707c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c73d5628a7af48674d6737602c707c8">DSP1N0GPIO25</a>: 1</td></tr>
<tr class="separator:a7c73d5628a7af48674d6737602c707c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5e0085c5a6cf2c4d272958d72e9324"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adb5e0085c5a6cf2c4d272958d72e9324">DSP1N0GPIO26</a>: 1</td></tr>
<tr class="separator:adb5e0085c5a6cf2c4d272958d72e9324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9028ed81e27af72e4983f91d49611b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6e9028ed81e27af72e4983f91d49611b">DSP1N0GPIO27</a>: 1</td></tr>
<tr class="separator:a6e9028ed81e27af72e4983f91d49611b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad553ed45851336d744b68d17e87aa35f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad553ed45851336d744b68d17e87aa35f">DSP1N0GPIO28</a>: 1</td></tr>
<tr class="separator:ad553ed45851336d744b68d17e87aa35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30369340bec23559d113925e167b6983"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a30369340bec23559d113925e167b6983">DSP1N0GPIO29</a>: 1</td></tr>
<tr class="separator:a30369340bec23559d113925e167b6983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d161cf49ebb27e9b59f275b8658e31a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7d161cf49ebb27e9b59f275b8658e31a">DSP1N0GPIO30</a>: 1</td></tr>
<tr class="separator:a7d161cf49ebb27e9b59f275b8658e31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d18c3d20f298ce5ca77a62941f9e75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a89d18c3d20f298ce5ca77a62941f9e75">DSP1N0GPIO31</a>: 1</td></tr>
<tr class="separator:a89d18c3d20f298ce5ca77a62941f9e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee47a65d2f0ee625529c87cc15f18fc7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aee47a65d2f0ee625529c87cc15f18fc7">DSP1N0INT0SET_b</a></td></tr>
<tr class="separator:aee47a65d2f0ee625529c87cc15f18fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae081c929c3292e010043808ebb0c3708"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae081c929c3292e010043808ebb0c3708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f83b13982ebaaa901122394b754de8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4fe83ade9024e31a52d9105aa3c0f71a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4fe83ade9024e31a52d9105aa3c0f71a">DSP1N0INT1EN</a></td></tr>
<tr class="separator:a4fe83ade9024e31a52d9105aa3c0f71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5040239b4bbd026c6465233b39402d23"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa096857bd60f412d41ad1dfbd2a68a0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa096857bd60f412d41ad1dfbd2a68a0b">DSP1N0GPIO32</a>: 1</td></tr>
<tr class="separator:aa096857bd60f412d41ad1dfbd2a68a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362a63871fae932add8c49d2cc151791"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a362a63871fae932add8c49d2cc151791">DSP1N0GPIO33</a>: 1</td></tr>
<tr class="separator:a362a63871fae932add8c49d2cc151791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d131177f6c780f8dc6563b2a32dffb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79d131177f6c780f8dc6563b2a32dffb">DSP1N0GPIO34</a>: 1</td></tr>
<tr class="separator:a79d131177f6c780f8dc6563b2a32dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2d33692621c40eda090e04a10b0f9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a2d33692621c40eda090e04a10b0f9d">DSP1N0GPIO35</a>: 1</td></tr>
<tr class="separator:a9a2d33692621c40eda090e04a10b0f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b9dd0fc4647a7f5e40e988cd783adb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4b9dd0fc4647a7f5e40e988cd783adb">DSP1N0GPIO36</a>: 1</td></tr>
<tr class="separator:ab4b9dd0fc4647a7f5e40e988cd783adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27b87e1802e6946831c07509ec98abd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae27b87e1802e6946831c07509ec98abd">DSP1N0GPIO37</a>: 1</td></tr>
<tr class="separator:ae27b87e1802e6946831c07509ec98abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1ce7b1095d845bc0accb0aaf6f36d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d1ce7b1095d845bc0accb0aaf6f36d9">DSP1N0GPIO38</a>: 1</td></tr>
<tr class="separator:a6d1ce7b1095d845bc0accb0aaf6f36d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0f2aadebe62121ec098d959c2ba41e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe0f2aadebe62121ec098d959c2ba41e">DSP1N0GPIO39</a>: 1</td></tr>
<tr class="separator:afe0f2aadebe62121ec098d959c2ba41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f0cbd2ecc14b1a594e2cc8eafd57f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6f0cbd2ecc14b1a594e2cc8eafd57f3">DSP1N0GPIO40</a>: 1</td></tr>
<tr class="separator:aa6f0cbd2ecc14b1a594e2cc8eafd57f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8aa1602d26f23c0eb04c3365749db8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8aa1602d26f23c0eb04c3365749db8e">DSP1N0GPIO41</a>: 1</td></tr>
<tr class="separator:ab8aa1602d26f23c0eb04c3365749db8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbc272849b1f52ce5c328c6d6b5b091"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2fbc272849b1f52ce5c328c6d6b5b091">DSP1N0GPIO42</a>: 1</td></tr>
<tr class="separator:a2fbc272849b1f52ce5c328c6d6b5b091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865ce6d5cab989e9e01b631aff58fb29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a865ce6d5cab989e9e01b631aff58fb29">DSP1N0GPIO43</a>: 1</td></tr>
<tr class="separator:a865ce6d5cab989e9e01b631aff58fb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f2fa60977a4bc68789cc451d7bc97b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50f2fa60977a4bc68789cc451d7bc97b">DSP1N0GPIO44</a>: 1</td></tr>
<tr class="separator:a50f2fa60977a4bc68789cc451d7bc97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222365be0dec9339030086fb2ebfb384"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a222365be0dec9339030086fb2ebfb384">DSP1N0GPIO45</a>: 1</td></tr>
<tr class="separator:a222365be0dec9339030086fb2ebfb384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940d44d115ff2e52cb5f3d7485ded196"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a940d44d115ff2e52cb5f3d7485ded196">DSP1N0GPIO46</a>: 1</td></tr>
<tr class="separator:a940d44d115ff2e52cb5f3d7485ded196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa22e271c256033a89cd52ca6986c0c1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa22e271c256033a89cd52ca6986c0c1d">DSP1N0GPIO47</a>: 1</td></tr>
<tr class="separator:aa22e271c256033a89cd52ca6986c0c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545ac35db09f91fca25a367395d3dc1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a545ac35db09f91fca25a367395d3dc1a">DSP1N0GPIO48</a>: 1</td></tr>
<tr class="separator:a545ac35db09f91fca25a367395d3dc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a5e92c2cac7e82eda8896180e57087"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad4a5e92c2cac7e82eda8896180e57087">DSP1N0GPIO49</a>: 1</td></tr>
<tr class="separator:ad4a5e92c2cac7e82eda8896180e57087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67adf98052264fd2628797b3b2c0032a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a67adf98052264fd2628797b3b2c0032a">DSP1N0GPIO50</a>: 1</td></tr>
<tr class="separator:a67adf98052264fd2628797b3b2c0032a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada86e4576396977ea9a2e113c399919e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ada86e4576396977ea9a2e113c399919e">DSP1N0GPIO51</a>: 1</td></tr>
<tr class="separator:ada86e4576396977ea9a2e113c399919e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787fa384250e6a5cd08ffebe85b41f67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a787fa384250e6a5cd08ffebe85b41f67">DSP1N0GPIO52</a>: 1</td></tr>
<tr class="separator:a787fa384250e6a5cd08ffebe85b41f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7810842e22db59e8cbc62c0aabc6db99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7810842e22db59e8cbc62c0aabc6db99">DSP1N0GPIO53</a>: 1</td></tr>
<tr class="separator:a7810842e22db59e8cbc62c0aabc6db99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7242dbecd5cf8f1b646a588e56ae7d64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7242dbecd5cf8f1b646a588e56ae7d64">DSP1N0GPIO54</a>: 1</td></tr>
<tr class="separator:a7242dbecd5cf8f1b646a588e56ae7d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c2c3711baee0a9199ddf9a6738efd1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af8c2c3711baee0a9199ddf9a6738efd1">DSP1N0GPIO55</a>: 1</td></tr>
<tr class="separator:af8c2c3711baee0a9199ddf9a6738efd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee62a704d5e8f1b723ce8b9ae2b785fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aee62a704d5e8f1b723ce8b9ae2b785fa">DSP1N0GPIO56</a>: 1</td></tr>
<tr class="separator:aee62a704d5e8f1b723ce8b9ae2b785fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d3aad9450ca2f649cfcf6fc6f6807d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a55d3aad9450ca2f649cfcf6fc6f6807d">DSP1N0GPIO57</a>: 1</td></tr>
<tr class="separator:a55d3aad9450ca2f649cfcf6fc6f6807d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae81bb3c8191e9f522c8d7219f1b3ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ae81bb3c8191e9f522c8d7219f1b3ba">DSP1N0GPIO58</a>: 1</td></tr>
<tr class="separator:a9ae81bb3c8191e9f522c8d7219f1b3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65bd72ae5a84ae87a2b8cf96425830d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa65bd72ae5a84ae87a2b8cf96425830d">DSP1N0GPIO59</a>: 1</td></tr>
<tr class="separator:aa65bd72ae5a84ae87a2b8cf96425830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8a0d590e90c8e25b9b44049e8cf98c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb8a0d590e90c8e25b9b44049e8cf98c">DSP1N0GPIO60</a>: 1</td></tr>
<tr class="separator:aeb8a0d590e90c8e25b9b44049e8cf98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af977962636725059cef4ce61d7245593"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af977962636725059cef4ce61d7245593">DSP1N0GPIO61</a>: 1</td></tr>
<tr class="separator:af977962636725059cef4ce61d7245593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3a74b28eb5710685bd4742fcf29930"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add3a74b28eb5710685bd4742fcf29930">DSP1N0GPIO62</a>: 1</td></tr>
<tr class="separator:add3a74b28eb5710685bd4742fcf29930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cca418fa222a857b57b0f88cd37dff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56cca418fa222a857b57b0f88cd37dff">DSP1N0GPIO63</a>: 1</td></tr>
<tr class="separator:a56cca418fa222a857b57b0f88cd37dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5040239b4bbd026c6465233b39402d23"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5040239b4bbd026c6465233b39402d23">DSP1N0INT1EN_b</a></td></tr>
<tr class="separator:a5040239b4bbd026c6465233b39402d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f83b13982ebaaa901122394b754de8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af2f83b13982ebaaa901122394b754de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ea841a9a924e80abd2b56109ab3de1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a73c62d45fe5dd788ec02ec2412605583"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a73c62d45fe5dd788ec02ec2412605583">DSP1N0INT1STAT</a></td></tr>
<tr class="separator:a73c62d45fe5dd788ec02ec2412605583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e1b4a31c4368b6adada2adc825f897"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa096857bd60f412d41ad1dfbd2a68a0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa096857bd60f412d41ad1dfbd2a68a0b">DSP1N0GPIO32</a>: 1</td></tr>
<tr class="separator:aa096857bd60f412d41ad1dfbd2a68a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362a63871fae932add8c49d2cc151791"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a362a63871fae932add8c49d2cc151791">DSP1N0GPIO33</a>: 1</td></tr>
<tr class="separator:a362a63871fae932add8c49d2cc151791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d131177f6c780f8dc6563b2a32dffb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79d131177f6c780f8dc6563b2a32dffb">DSP1N0GPIO34</a>: 1</td></tr>
<tr class="separator:a79d131177f6c780f8dc6563b2a32dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2d33692621c40eda090e04a10b0f9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a2d33692621c40eda090e04a10b0f9d">DSP1N0GPIO35</a>: 1</td></tr>
<tr class="separator:a9a2d33692621c40eda090e04a10b0f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b9dd0fc4647a7f5e40e988cd783adb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4b9dd0fc4647a7f5e40e988cd783adb">DSP1N0GPIO36</a>: 1</td></tr>
<tr class="separator:ab4b9dd0fc4647a7f5e40e988cd783adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27b87e1802e6946831c07509ec98abd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae27b87e1802e6946831c07509ec98abd">DSP1N0GPIO37</a>: 1</td></tr>
<tr class="separator:ae27b87e1802e6946831c07509ec98abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1ce7b1095d845bc0accb0aaf6f36d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d1ce7b1095d845bc0accb0aaf6f36d9">DSP1N0GPIO38</a>: 1</td></tr>
<tr class="separator:a6d1ce7b1095d845bc0accb0aaf6f36d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0f2aadebe62121ec098d959c2ba41e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe0f2aadebe62121ec098d959c2ba41e">DSP1N0GPIO39</a>: 1</td></tr>
<tr class="separator:afe0f2aadebe62121ec098d959c2ba41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f0cbd2ecc14b1a594e2cc8eafd57f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6f0cbd2ecc14b1a594e2cc8eafd57f3">DSP1N0GPIO40</a>: 1</td></tr>
<tr class="separator:aa6f0cbd2ecc14b1a594e2cc8eafd57f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8aa1602d26f23c0eb04c3365749db8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8aa1602d26f23c0eb04c3365749db8e">DSP1N0GPIO41</a>: 1</td></tr>
<tr class="separator:ab8aa1602d26f23c0eb04c3365749db8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbc272849b1f52ce5c328c6d6b5b091"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2fbc272849b1f52ce5c328c6d6b5b091">DSP1N0GPIO42</a>: 1</td></tr>
<tr class="separator:a2fbc272849b1f52ce5c328c6d6b5b091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865ce6d5cab989e9e01b631aff58fb29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a865ce6d5cab989e9e01b631aff58fb29">DSP1N0GPIO43</a>: 1</td></tr>
<tr class="separator:a865ce6d5cab989e9e01b631aff58fb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f2fa60977a4bc68789cc451d7bc97b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50f2fa60977a4bc68789cc451d7bc97b">DSP1N0GPIO44</a>: 1</td></tr>
<tr class="separator:a50f2fa60977a4bc68789cc451d7bc97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222365be0dec9339030086fb2ebfb384"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a222365be0dec9339030086fb2ebfb384">DSP1N0GPIO45</a>: 1</td></tr>
<tr class="separator:a222365be0dec9339030086fb2ebfb384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940d44d115ff2e52cb5f3d7485ded196"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a940d44d115ff2e52cb5f3d7485ded196">DSP1N0GPIO46</a>: 1</td></tr>
<tr class="separator:a940d44d115ff2e52cb5f3d7485ded196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa22e271c256033a89cd52ca6986c0c1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa22e271c256033a89cd52ca6986c0c1d">DSP1N0GPIO47</a>: 1</td></tr>
<tr class="separator:aa22e271c256033a89cd52ca6986c0c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545ac35db09f91fca25a367395d3dc1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a545ac35db09f91fca25a367395d3dc1a">DSP1N0GPIO48</a>: 1</td></tr>
<tr class="separator:a545ac35db09f91fca25a367395d3dc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a5e92c2cac7e82eda8896180e57087"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad4a5e92c2cac7e82eda8896180e57087">DSP1N0GPIO49</a>: 1</td></tr>
<tr class="separator:ad4a5e92c2cac7e82eda8896180e57087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67adf98052264fd2628797b3b2c0032a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a67adf98052264fd2628797b3b2c0032a">DSP1N0GPIO50</a>: 1</td></tr>
<tr class="separator:a67adf98052264fd2628797b3b2c0032a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada86e4576396977ea9a2e113c399919e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ada86e4576396977ea9a2e113c399919e">DSP1N0GPIO51</a>: 1</td></tr>
<tr class="separator:ada86e4576396977ea9a2e113c399919e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787fa384250e6a5cd08ffebe85b41f67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a787fa384250e6a5cd08ffebe85b41f67">DSP1N0GPIO52</a>: 1</td></tr>
<tr class="separator:a787fa384250e6a5cd08ffebe85b41f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7810842e22db59e8cbc62c0aabc6db99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7810842e22db59e8cbc62c0aabc6db99">DSP1N0GPIO53</a>: 1</td></tr>
<tr class="separator:a7810842e22db59e8cbc62c0aabc6db99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7242dbecd5cf8f1b646a588e56ae7d64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7242dbecd5cf8f1b646a588e56ae7d64">DSP1N0GPIO54</a>: 1</td></tr>
<tr class="separator:a7242dbecd5cf8f1b646a588e56ae7d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c2c3711baee0a9199ddf9a6738efd1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af8c2c3711baee0a9199ddf9a6738efd1">DSP1N0GPIO55</a>: 1</td></tr>
<tr class="separator:af8c2c3711baee0a9199ddf9a6738efd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee62a704d5e8f1b723ce8b9ae2b785fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aee62a704d5e8f1b723ce8b9ae2b785fa">DSP1N0GPIO56</a>: 1</td></tr>
<tr class="separator:aee62a704d5e8f1b723ce8b9ae2b785fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d3aad9450ca2f649cfcf6fc6f6807d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a55d3aad9450ca2f649cfcf6fc6f6807d">DSP1N0GPIO57</a>: 1</td></tr>
<tr class="separator:a55d3aad9450ca2f649cfcf6fc6f6807d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae81bb3c8191e9f522c8d7219f1b3ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ae81bb3c8191e9f522c8d7219f1b3ba">DSP1N0GPIO58</a>: 1</td></tr>
<tr class="separator:a9ae81bb3c8191e9f522c8d7219f1b3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65bd72ae5a84ae87a2b8cf96425830d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa65bd72ae5a84ae87a2b8cf96425830d">DSP1N0GPIO59</a>: 1</td></tr>
<tr class="separator:aa65bd72ae5a84ae87a2b8cf96425830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8a0d590e90c8e25b9b44049e8cf98c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb8a0d590e90c8e25b9b44049e8cf98c">DSP1N0GPIO60</a>: 1</td></tr>
<tr class="separator:aeb8a0d590e90c8e25b9b44049e8cf98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af977962636725059cef4ce61d7245593"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af977962636725059cef4ce61d7245593">DSP1N0GPIO61</a>: 1</td></tr>
<tr class="separator:af977962636725059cef4ce61d7245593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3a74b28eb5710685bd4742fcf29930"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add3a74b28eb5710685bd4742fcf29930">DSP1N0GPIO62</a>: 1</td></tr>
<tr class="separator:add3a74b28eb5710685bd4742fcf29930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cca418fa222a857b57b0f88cd37dff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56cca418fa222a857b57b0f88cd37dff">DSP1N0GPIO63</a>: 1</td></tr>
<tr class="separator:a56cca418fa222a857b57b0f88cd37dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e1b4a31c4368b6adada2adc825f897"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a43e1b4a31c4368b6adada2adc825f897">DSP1N0INT1STAT_b</a></td></tr>
<tr class="separator:a43e1b4a31c4368b6adada2adc825f897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ea841a9a924e80abd2b56109ab3de1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a19ea841a9a924e80abd2b56109ab3de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeee771a7c61442ab7f9ab297f9c9ab9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a19ccc43446723424bb2034f5b72a9691"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a19ccc43446723424bb2034f5b72a9691">DSP1N0INT1CLR</a></td></tr>
<tr class="separator:a19ccc43446723424bb2034f5b72a9691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1371d81d06db6de03f1d84f8117c7d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa096857bd60f412d41ad1dfbd2a68a0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa096857bd60f412d41ad1dfbd2a68a0b">DSP1N0GPIO32</a>: 1</td></tr>
<tr class="separator:aa096857bd60f412d41ad1dfbd2a68a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362a63871fae932add8c49d2cc151791"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a362a63871fae932add8c49d2cc151791">DSP1N0GPIO33</a>: 1</td></tr>
<tr class="separator:a362a63871fae932add8c49d2cc151791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d131177f6c780f8dc6563b2a32dffb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79d131177f6c780f8dc6563b2a32dffb">DSP1N0GPIO34</a>: 1</td></tr>
<tr class="separator:a79d131177f6c780f8dc6563b2a32dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2d33692621c40eda090e04a10b0f9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a2d33692621c40eda090e04a10b0f9d">DSP1N0GPIO35</a>: 1</td></tr>
<tr class="separator:a9a2d33692621c40eda090e04a10b0f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b9dd0fc4647a7f5e40e988cd783adb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4b9dd0fc4647a7f5e40e988cd783adb">DSP1N0GPIO36</a>: 1</td></tr>
<tr class="separator:ab4b9dd0fc4647a7f5e40e988cd783adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27b87e1802e6946831c07509ec98abd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae27b87e1802e6946831c07509ec98abd">DSP1N0GPIO37</a>: 1</td></tr>
<tr class="separator:ae27b87e1802e6946831c07509ec98abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1ce7b1095d845bc0accb0aaf6f36d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d1ce7b1095d845bc0accb0aaf6f36d9">DSP1N0GPIO38</a>: 1</td></tr>
<tr class="separator:a6d1ce7b1095d845bc0accb0aaf6f36d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0f2aadebe62121ec098d959c2ba41e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe0f2aadebe62121ec098d959c2ba41e">DSP1N0GPIO39</a>: 1</td></tr>
<tr class="separator:afe0f2aadebe62121ec098d959c2ba41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f0cbd2ecc14b1a594e2cc8eafd57f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6f0cbd2ecc14b1a594e2cc8eafd57f3">DSP1N0GPIO40</a>: 1</td></tr>
<tr class="separator:aa6f0cbd2ecc14b1a594e2cc8eafd57f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8aa1602d26f23c0eb04c3365749db8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8aa1602d26f23c0eb04c3365749db8e">DSP1N0GPIO41</a>: 1</td></tr>
<tr class="separator:ab8aa1602d26f23c0eb04c3365749db8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbc272849b1f52ce5c328c6d6b5b091"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2fbc272849b1f52ce5c328c6d6b5b091">DSP1N0GPIO42</a>: 1</td></tr>
<tr class="separator:a2fbc272849b1f52ce5c328c6d6b5b091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865ce6d5cab989e9e01b631aff58fb29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a865ce6d5cab989e9e01b631aff58fb29">DSP1N0GPIO43</a>: 1</td></tr>
<tr class="separator:a865ce6d5cab989e9e01b631aff58fb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f2fa60977a4bc68789cc451d7bc97b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50f2fa60977a4bc68789cc451d7bc97b">DSP1N0GPIO44</a>: 1</td></tr>
<tr class="separator:a50f2fa60977a4bc68789cc451d7bc97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222365be0dec9339030086fb2ebfb384"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a222365be0dec9339030086fb2ebfb384">DSP1N0GPIO45</a>: 1</td></tr>
<tr class="separator:a222365be0dec9339030086fb2ebfb384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940d44d115ff2e52cb5f3d7485ded196"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a940d44d115ff2e52cb5f3d7485ded196">DSP1N0GPIO46</a>: 1</td></tr>
<tr class="separator:a940d44d115ff2e52cb5f3d7485ded196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa22e271c256033a89cd52ca6986c0c1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa22e271c256033a89cd52ca6986c0c1d">DSP1N0GPIO47</a>: 1</td></tr>
<tr class="separator:aa22e271c256033a89cd52ca6986c0c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545ac35db09f91fca25a367395d3dc1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a545ac35db09f91fca25a367395d3dc1a">DSP1N0GPIO48</a>: 1</td></tr>
<tr class="separator:a545ac35db09f91fca25a367395d3dc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a5e92c2cac7e82eda8896180e57087"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad4a5e92c2cac7e82eda8896180e57087">DSP1N0GPIO49</a>: 1</td></tr>
<tr class="separator:ad4a5e92c2cac7e82eda8896180e57087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67adf98052264fd2628797b3b2c0032a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a67adf98052264fd2628797b3b2c0032a">DSP1N0GPIO50</a>: 1</td></tr>
<tr class="separator:a67adf98052264fd2628797b3b2c0032a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada86e4576396977ea9a2e113c399919e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ada86e4576396977ea9a2e113c399919e">DSP1N0GPIO51</a>: 1</td></tr>
<tr class="separator:ada86e4576396977ea9a2e113c399919e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787fa384250e6a5cd08ffebe85b41f67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a787fa384250e6a5cd08ffebe85b41f67">DSP1N0GPIO52</a>: 1</td></tr>
<tr class="separator:a787fa384250e6a5cd08ffebe85b41f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7810842e22db59e8cbc62c0aabc6db99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7810842e22db59e8cbc62c0aabc6db99">DSP1N0GPIO53</a>: 1</td></tr>
<tr class="separator:a7810842e22db59e8cbc62c0aabc6db99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7242dbecd5cf8f1b646a588e56ae7d64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7242dbecd5cf8f1b646a588e56ae7d64">DSP1N0GPIO54</a>: 1</td></tr>
<tr class="separator:a7242dbecd5cf8f1b646a588e56ae7d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c2c3711baee0a9199ddf9a6738efd1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af8c2c3711baee0a9199ddf9a6738efd1">DSP1N0GPIO55</a>: 1</td></tr>
<tr class="separator:af8c2c3711baee0a9199ddf9a6738efd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee62a704d5e8f1b723ce8b9ae2b785fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aee62a704d5e8f1b723ce8b9ae2b785fa">DSP1N0GPIO56</a>: 1</td></tr>
<tr class="separator:aee62a704d5e8f1b723ce8b9ae2b785fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d3aad9450ca2f649cfcf6fc6f6807d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a55d3aad9450ca2f649cfcf6fc6f6807d">DSP1N0GPIO57</a>: 1</td></tr>
<tr class="separator:a55d3aad9450ca2f649cfcf6fc6f6807d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae81bb3c8191e9f522c8d7219f1b3ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ae81bb3c8191e9f522c8d7219f1b3ba">DSP1N0GPIO58</a>: 1</td></tr>
<tr class="separator:a9ae81bb3c8191e9f522c8d7219f1b3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65bd72ae5a84ae87a2b8cf96425830d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa65bd72ae5a84ae87a2b8cf96425830d">DSP1N0GPIO59</a>: 1</td></tr>
<tr class="separator:aa65bd72ae5a84ae87a2b8cf96425830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8a0d590e90c8e25b9b44049e8cf98c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb8a0d590e90c8e25b9b44049e8cf98c">DSP1N0GPIO60</a>: 1</td></tr>
<tr class="separator:aeb8a0d590e90c8e25b9b44049e8cf98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af977962636725059cef4ce61d7245593"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af977962636725059cef4ce61d7245593">DSP1N0GPIO61</a>: 1</td></tr>
<tr class="separator:af977962636725059cef4ce61d7245593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3a74b28eb5710685bd4742fcf29930"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add3a74b28eb5710685bd4742fcf29930">DSP1N0GPIO62</a>: 1</td></tr>
<tr class="separator:add3a74b28eb5710685bd4742fcf29930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cca418fa222a857b57b0f88cd37dff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56cca418fa222a857b57b0f88cd37dff">DSP1N0GPIO63</a>: 1</td></tr>
<tr class="separator:a56cca418fa222a857b57b0f88cd37dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c1371d81d06db6de03f1d84f8117c7d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7c1371d81d06db6de03f1d84f8117c7d">DSP1N0INT1CLR_b</a></td></tr>
<tr class="separator:a7c1371d81d06db6de03f1d84f8117c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeee771a7c61442ab7f9ab297f9c9ab9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afeee771a7c61442ab7f9ab297f9c9ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585a7b49f409ecc346ce655b6a67fe38"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5f20ab79198ac4c21916fd7ee0899387"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f20ab79198ac4c21916fd7ee0899387">DSP1N0INT1SET</a></td></tr>
<tr class="separator:a5f20ab79198ac4c21916fd7ee0899387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01cc3d330f6babe29505bcc844733c4e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa096857bd60f412d41ad1dfbd2a68a0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa096857bd60f412d41ad1dfbd2a68a0b">DSP1N0GPIO32</a>: 1</td></tr>
<tr class="separator:aa096857bd60f412d41ad1dfbd2a68a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a362a63871fae932add8c49d2cc151791"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a362a63871fae932add8c49d2cc151791">DSP1N0GPIO33</a>: 1</td></tr>
<tr class="separator:a362a63871fae932add8c49d2cc151791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d131177f6c780f8dc6563b2a32dffb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79d131177f6c780f8dc6563b2a32dffb">DSP1N0GPIO34</a>: 1</td></tr>
<tr class="separator:a79d131177f6c780f8dc6563b2a32dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2d33692621c40eda090e04a10b0f9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9a2d33692621c40eda090e04a10b0f9d">DSP1N0GPIO35</a>: 1</td></tr>
<tr class="separator:a9a2d33692621c40eda090e04a10b0f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b9dd0fc4647a7f5e40e988cd783adb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4b9dd0fc4647a7f5e40e988cd783adb">DSP1N0GPIO36</a>: 1</td></tr>
<tr class="separator:ab4b9dd0fc4647a7f5e40e988cd783adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27b87e1802e6946831c07509ec98abd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae27b87e1802e6946831c07509ec98abd">DSP1N0GPIO37</a>: 1</td></tr>
<tr class="separator:ae27b87e1802e6946831c07509ec98abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1ce7b1095d845bc0accb0aaf6f36d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d1ce7b1095d845bc0accb0aaf6f36d9">DSP1N0GPIO38</a>: 1</td></tr>
<tr class="separator:a6d1ce7b1095d845bc0accb0aaf6f36d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0f2aadebe62121ec098d959c2ba41e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe0f2aadebe62121ec098d959c2ba41e">DSP1N0GPIO39</a>: 1</td></tr>
<tr class="separator:afe0f2aadebe62121ec098d959c2ba41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f0cbd2ecc14b1a594e2cc8eafd57f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6f0cbd2ecc14b1a594e2cc8eafd57f3">DSP1N0GPIO40</a>: 1</td></tr>
<tr class="separator:aa6f0cbd2ecc14b1a594e2cc8eafd57f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8aa1602d26f23c0eb04c3365749db8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab8aa1602d26f23c0eb04c3365749db8e">DSP1N0GPIO41</a>: 1</td></tr>
<tr class="separator:ab8aa1602d26f23c0eb04c3365749db8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbc272849b1f52ce5c328c6d6b5b091"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2fbc272849b1f52ce5c328c6d6b5b091">DSP1N0GPIO42</a>: 1</td></tr>
<tr class="separator:a2fbc272849b1f52ce5c328c6d6b5b091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865ce6d5cab989e9e01b631aff58fb29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a865ce6d5cab989e9e01b631aff58fb29">DSP1N0GPIO43</a>: 1</td></tr>
<tr class="separator:a865ce6d5cab989e9e01b631aff58fb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f2fa60977a4bc68789cc451d7bc97b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50f2fa60977a4bc68789cc451d7bc97b">DSP1N0GPIO44</a>: 1</td></tr>
<tr class="separator:a50f2fa60977a4bc68789cc451d7bc97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222365be0dec9339030086fb2ebfb384"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a222365be0dec9339030086fb2ebfb384">DSP1N0GPIO45</a>: 1</td></tr>
<tr class="separator:a222365be0dec9339030086fb2ebfb384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940d44d115ff2e52cb5f3d7485ded196"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a940d44d115ff2e52cb5f3d7485ded196">DSP1N0GPIO46</a>: 1</td></tr>
<tr class="separator:a940d44d115ff2e52cb5f3d7485ded196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa22e271c256033a89cd52ca6986c0c1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa22e271c256033a89cd52ca6986c0c1d">DSP1N0GPIO47</a>: 1</td></tr>
<tr class="separator:aa22e271c256033a89cd52ca6986c0c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545ac35db09f91fca25a367395d3dc1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a545ac35db09f91fca25a367395d3dc1a">DSP1N0GPIO48</a>: 1</td></tr>
<tr class="separator:a545ac35db09f91fca25a367395d3dc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a5e92c2cac7e82eda8896180e57087"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad4a5e92c2cac7e82eda8896180e57087">DSP1N0GPIO49</a>: 1</td></tr>
<tr class="separator:ad4a5e92c2cac7e82eda8896180e57087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67adf98052264fd2628797b3b2c0032a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a67adf98052264fd2628797b3b2c0032a">DSP1N0GPIO50</a>: 1</td></tr>
<tr class="separator:a67adf98052264fd2628797b3b2c0032a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada86e4576396977ea9a2e113c399919e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ada86e4576396977ea9a2e113c399919e">DSP1N0GPIO51</a>: 1</td></tr>
<tr class="separator:ada86e4576396977ea9a2e113c399919e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787fa384250e6a5cd08ffebe85b41f67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a787fa384250e6a5cd08ffebe85b41f67">DSP1N0GPIO52</a>: 1</td></tr>
<tr class="separator:a787fa384250e6a5cd08ffebe85b41f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7810842e22db59e8cbc62c0aabc6db99"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7810842e22db59e8cbc62c0aabc6db99">DSP1N0GPIO53</a>: 1</td></tr>
<tr class="separator:a7810842e22db59e8cbc62c0aabc6db99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7242dbecd5cf8f1b646a588e56ae7d64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7242dbecd5cf8f1b646a588e56ae7d64">DSP1N0GPIO54</a>: 1</td></tr>
<tr class="separator:a7242dbecd5cf8f1b646a588e56ae7d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c2c3711baee0a9199ddf9a6738efd1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af8c2c3711baee0a9199ddf9a6738efd1">DSP1N0GPIO55</a>: 1</td></tr>
<tr class="separator:af8c2c3711baee0a9199ddf9a6738efd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee62a704d5e8f1b723ce8b9ae2b785fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aee62a704d5e8f1b723ce8b9ae2b785fa">DSP1N0GPIO56</a>: 1</td></tr>
<tr class="separator:aee62a704d5e8f1b723ce8b9ae2b785fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d3aad9450ca2f649cfcf6fc6f6807d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a55d3aad9450ca2f649cfcf6fc6f6807d">DSP1N0GPIO57</a>: 1</td></tr>
<tr class="separator:a55d3aad9450ca2f649cfcf6fc6f6807d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae81bb3c8191e9f522c8d7219f1b3ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9ae81bb3c8191e9f522c8d7219f1b3ba">DSP1N0GPIO58</a>: 1</td></tr>
<tr class="separator:a9ae81bb3c8191e9f522c8d7219f1b3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65bd72ae5a84ae87a2b8cf96425830d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa65bd72ae5a84ae87a2b8cf96425830d">DSP1N0GPIO59</a>: 1</td></tr>
<tr class="separator:aa65bd72ae5a84ae87a2b8cf96425830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8a0d590e90c8e25b9b44049e8cf98c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeb8a0d590e90c8e25b9b44049e8cf98c">DSP1N0GPIO60</a>: 1</td></tr>
<tr class="separator:aeb8a0d590e90c8e25b9b44049e8cf98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af977962636725059cef4ce61d7245593"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af977962636725059cef4ce61d7245593">DSP1N0GPIO61</a>: 1</td></tr>
<tr class="separator:af977962636725059cef4ce61d7245593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3a74b28eb5710685bd4742fcf29930"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#add3a74b28eb5710685bd4742fcf29930">DSP1N0GPIO62</a>: 1</td></tr>
<tr class="separator:add3a74b28eb5710685bd4742fcf29930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cca418fa222a857b57b0f88cd37dff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a56cca418fa222a857b57b0f88cd37dff">DSP1N0GPIO63</a>: 1</td></tr>
<tr class="separator:a56cca418fa222a857b57b0f88cd37dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01cc3d330f6babe29505bcc844733c4e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01cc3d330f6babe29505bcc844733c4e">DSP1N0INT1SET_b</a></td></tr>
<tr class="separator:a01cc3d330f6babe29505bcc844733c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585a7b49f409ecc346ce655b6a67fe38"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a585a7b49f409ecc346ce655b6a67fe38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47381f86697da92fcac50e024a8870cb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9b706e5850096e48aa68ca4621269e91"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9b706e5850096e48aa68ca4621269e91">DSP1N0INT2EN</a></td></tr>
<tr class="separator:a9b706e5850096e48aa68ca4621269e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ece628495ae595a6dcdd9e510503387"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2f54382b7dde94b7edddc18091b1b0cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f54382b7dde94b7edddc18091b1b0cb">DSP1N0GPIO64</a>: 1</td></tr>
<tr class="separator:a2f54382b7dde94b7edddc18091b1b0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f542a064041b2ee39ff50966a1aada9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f542a064041b2ee39ff50966a1aada9">DSP1N0GPIO65</a>: 1</td></tr>
<tr class="separator:a5f542a064041b2ee39ff50966a1aada9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678e2f082ebb7c9ff8c4bc144b221b42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a678e2f082ebb7c9ff8c4bc144b221b42">DSP1N0GPIO66</a>: 1</td></tr>
<tr class="separator:a678e2f082ebb7c9ff8c4bc144b221b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59aa1e2883ebcb8db3dddfa0ce1d64fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a59aa1e2883ebcb8db3dddfa0ce1d64fe">DSP1N0GPIO67</a>: 1</td></tr>
<tr class="separator:a59aa1e2883ebcb8db3dddfa0ce1d64fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2524d9a5121ca1ff39bdadd0e1d6519d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2524d9a5121ca1ff39bdadd0e1d6519d">DSP1N0GPIO68</a>: 1</td></tr>
<tr class="separator:a2524d9a5121ca1ff39bdadd0e1d6519d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28ed67668752df826fba72959b60182"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab28ed67668752df826fba72959b60182">DSP1N0GPIO69</a>: 1</td></tr>
<tr class="separator:ab28ed67668752df826fba72959b60182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca19a69a3d828b50cc0b7531e3ba110"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adca19a69a3d828b50cc0b7531e3ba110">DSP1N0GPIO70</a>: 1</td></tr>
<tr class="separator:adca19a69a3d828b50cc0b7531e3ba110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad861350110bccc00120f2eeefafb72a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad861350110bccc00120f2eeefafb72a">DSP1N0GPIO71</a>: 1</td></tr>
<tr class="separator:aad861350110bccc00120f2eeefafb72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767f393741cce3e82215d2bda35595de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a767f393741cce3e82215d2bda35595de">DSP1N0GPIO72</a>: 1</td></tr>
<tr class="separator:a767f393741cce3e82215d2bda35595de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f2f6e10509c73a0974491cdbc859c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a73f2f6e10509c73a0974491cdbc859c0">DSP1N0GPIO73</a>: 1</td></tr>
<tr class="separator:a73f2f6e10509c73a0974491cdbc859c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d569bec27a6e325911943ec32025c86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d569bec27a6e325911943ec32025c86">DSP1N0GPIO74</a>: 1</td></tr>
<tr class="separator:a5d569bec27a6e325911943ec32025c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e215dd2afb5e419bb0458a1d58685f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a21e215dd2afb5e419bb0458a1d58685f">DSP1N0GPIO75</a>: 1</td></tr>
<tr class="separator:a21e215dd2afb5e419bb0458a1d58685f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366bb38df7a7bbb7d2376942b5b4069d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a366bb38df7a7bbb7d2376942b5b4069d">DSP1N0GPIO76</a>: 1</td></tr>
<tr class="separator:a366bb38df7a7bbb7d2376942b5b4069d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab783be99a9228fdc26ba90752f11b42a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab783be99a9228fdc26ba90752f11b42a">DSP1N0GPIO77</a>: 1</td></tr>
<tr class="separator:ab783be99a9228fdc26ba90752f11b42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d7891dddd9ae4c640574f505ac1e41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a15d7891dddd9ae4c640574f505ac1e41">DSP1N0GPIO78</a>: 1</td></tr>
<tr class="separator:a15d7891dddd9ae4c640574f505ac1e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67084a998e679fab80923f84a4bef52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af67084a998e679fab80923f84a4bef52">DSP1N0GPIO79</a>: 1</td></tr>
<tr class="separator:af67084a998e679fab80923f84a4bef52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f57b646e9308681a70378f14f7163c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f57b646e9308681a70378f14f7163c7">DSP1N0GPIO80</a>: 1</td></tr>
<tr class="separator:a2f57b646e9308681a70378f14f7163c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7992b1aadbf09b7b3b7ca71ac93da3bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7992b1aadbf09b7b3b7ca71ac93da3bb">DSP1N0GPIO81</a>: 1</td></tr>
<tr class="separator:a7992b1aadbf09b7b3b7ca71ac93da3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05a6cb06103ca64e01f5504387ebda5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad05a6cb06103ca64e01f5504387ebda5">DSP1N0GPIO82</a>: 1</td></tr>
<tr class="separator:ad05a6cb06103ca64e01f5504387ebda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5322524e16d48bfe6a831e32e09702f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5322524e16d48bfe6a831e32e09702f6">DSP1N0GPIO83</a>: 1</td></tr>
<tr class="separator:a5322524e16d48bfe6a831e32e09702f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e65255491f421ac347468175a505f17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e65255491f421ac347468175a505f17">DSP1N0GPIO84</a>: 1</td></tr>
<tr class="separator:a3e65255491f421ac347468175a505f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01250f90c9b01ee2452d6ed23f3d01bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01250f90c9b01ee2452d6ed23f3d01bf">DSP1N0GPIO85</a>: 1</td></tr>
<tr class="separator:a01250f90c9b01ee2452d6ed23f3d01bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851e268457f26649ce53c6a616f9da67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a851e268457f26649ce53c6a616f9da67">DSP1N0GPIO86</a>: 1</td></tr>
<tr class="separator:a851e268457f26649ce53c6a616f9da67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f6e93f73c55c1abdddd5e23d95053e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48f6e93f73c55c1abdddd5e23d95053e">DSP1N0GPIO87</a>: 1</td></tr>
<tr class="separator:a48f6e93f73c55c1abdddd5e23d95053e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac449e868ca8cb9c8d39ec6730b76d32f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac449e868ca8cb9c8d39ec6730b76d32f">DSP1N0GPIO88</a>: 1</td></tr>
<tr class="separator:ac449e868ca8cb9c8d39ec6730b76d32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd07f6be9c83572137a4529d7621246"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aadd07f6be9c83572137a4529d7621246">DSP1N0GPIO89</a>: 1</td></tr>
<tr class="separator:aadd07f6be9c83572137a4529d7621246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5790bb75a456f15413c5e0ac95249e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac5790bb75a456f15413c5e0ac95249e3">DSP1N0GPIO90</a>: 1</td></tr>
<tr class="separator:ac5790bb75a456f15413c5e0ac95249e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfb1eab45c9b1753be22d142607b9e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bfb1eab45c9b1753be22d142607b9e8">DSP1N0GPIO91</a>: 1</td></tr>
<tr class="separator:a2bfb1eab45c9b1753be22d142607b9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98022a7a3f1092c53b7298436b00b40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad98022a7a3f1092c53b7298436b00b40">DSP1N0GPIO92</a>: 1</td></tr>
<tr class="separator:ad98022a7a3f1092c53b7298436b00b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c60fdeb661e3767e7bba3da98ebc8a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08c60fdeb661e3767e7bba3da98ebc8a">DSP1N0GPIO93</a>: 1</td></tr>
<tr class="separator:a08c60fdeb661e3767e7bba3da98ebc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d355b30c6b3de9b39e135737c183ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a00d355b30c6b3de9b39e135737c183ad">DSP1N0GPIO94</a>: 1</td></tr>
<tr class="separator:a00d355b30c6b3de9b39e135737c183ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d46f98a5b6551377b02d8fb8979a94e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d46f98a5b6551377b02d8fb8979a94e">DSP1N0GPIO95</a>: 1</td></tr>
<tr class="separator:a3d46f98a5b6551377b02d8fb8979a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ece628495ae595a6dcdd9e510503387"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7ece628495ae595a6dcdd9e510503387">DSP1N0INT2EN_b</a></td></tr>
<tr class="separator:a7ece628495ae595a6dcdd9e510503387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47381f86697da92fcac50e024a8870cb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a47381f86697da92fcac50e024a8870cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7ed12fb612f104182aaa985cb8014f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a63e9b88ada57516d4d27363301b6b474"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a63e9b88ada57516d4d27363301b6b474">DSP1N0INT2STAT</a></td></tr>
<tr class="separator:a63e9b88ada57516d4d27363301b6b474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0404da808fb5b5ddcf0efa1405ad31"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2f54382b7dde94b7edddc18091b1b0cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f54382b7dde94b7edddc18091b1b0cb">DSP1N0GPIO64</a>: 1</td></tr>
<tr class="separator:a2f54382b7dde94b7edddc18091b1b0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f542a064041b2ee39ff50966a1aada9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f542a064041b2ee39ff50966a1aada9">DSP1N0GPIO65</a>: 1</td></tr>
<tr class="separator:a5f542a064041b2ee39ff50966a1aada9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678e2f082ebb7c9ff8c4bc144b221b42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a678e2f082ebb7c9ff8c4bc144b221b42">DSP1N0GPIO66</a>: 1</td></tr>
<tr class="separator:a678e2f082ebb7c9ff8c4bc144b221b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59aa1e2883ebcb8db3dddfa0ce1d64fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a59aa1e2883ebcb8db3dddfa0ce1d64fe">DSP1N0GPIO67</a>: 1</td></tr>
<tr class="separator:a59aa1e2883ebcb8db3dddfa0ce1d64fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2524d9a5121ca1ff39bdadd0e1d6519d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2524d9a5121ca1ff39bdadd0e1d6519d">DSP1N0GPIO68</a>: 1</td></tr>
<tr class="separator:a2524d9a5121ca1ff39bdadd0e1d6519d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28ed67668752df826fba72959b60182"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab28ed67668752df826fba72959b60182">DSP1N0GPIO69</a>: 1</td></tr>
<tr class="separator:ab28ed67668752df826fba72959b60182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca19a69a3d828b50cc0b7531e3ba110"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adca19a69a3d828b50cc0b7531e3ba110">DSP1N0GPIO70</a>: 1</td></tr>
<tr class="separator:adca19a69a3d828b50cc0b7531e3ba110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad861350110bccc00120f2eeefafb72a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad861350110bccc00120f2eeefafb72a">DSP1N0GPIO71</a>: 1</td></tr>
<tr class="separator:aad861350110bccc00120f2eeefafb72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767f393741cce3e82215d2bda35595de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a767f393741cce3e82215d2bda35595de">DSP1N0GPIO72</a>: 1</td></tr>
<tr class="separator:a767f393741cce3e82215d2bda35595de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f2f6e10509c73a0974491cdbc859c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a73f2f6e10509c73a0974491cdbc859c0">DSP1N0GPIO73</a>: 1</td></tr>
<tr class="separator:a73f2f6e10509c73a0974491cdbc859c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d569bec27a6e325911943ec32025c86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d569bec27a6e325911943ec32025c86">DSP1N0GPIO74</a>: 1</td></tr>
<tr class="separator:a5d569bec27a6e325911943ec32025c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e215dd2afb5e419bb0458a1d58685f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a21e215dd2afb5e419bb0458a1d58685f">DSP1N0GPIO75</a>: 1</td></tr>
<tr class="separator:a21e215dd2afb5e419bb0458a1d58685f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366bb38df7a7bbb7d2376942b5b4069d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a366bb38df7a7bbb7d2376942b5b4069d">DSP1N0GPIO76</a>: 1</td></tr>
<tr class="separator:a366bb38df7a7bbb7d2376942b5b4069d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab783be99a9228fdc26ba90752f11b42a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab783be99a9228fdc26ba90752f11b42a">DSP1N0GPIO77</a>: 1</td></tr>
<tr class="separator:ab783be99a9228fdc26ba90752f11b42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d7891dddd9ae4c640574f505ac1e41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a15d7891dddd9ae4c640574f505ac1e41">DSP1N0GPIO78</a>: 1</td></tr>
<tr class="separator:a15d7891dddd9ae4c640574f505ac1e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67084a998e679fab80923f84a4bef52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af67084a998e679fab80923f84a4bef52">DSP1N0GPIO79</a>: 1</td></tr>
<tr class="separator:af67084a998e679fab80923f84a4bef52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f57b646e9308681a70378f14f7163c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f57b646e9308681a70378f14f7163c7">DSP1N0GPIO80</a>: 1</td></tr>
<tr class="separator:a2f57b646e9308681a70378f14f7163c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7992b1aadbf09b7b3b7ca71ac93da3bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7992b1aadbf09b7b3b7ca71ac93da3bb">DSP1N0GPIO81</a>: 1</td></tr>
<tr class="separator:a7992b1aadbf09b7b3b7ca71ac93da3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05a6cb06103ca64e01f5504387ebda5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad05a6cb06103ca64e01f5504387ebda5">DSP1N0GPIO82</a>: 1</td></tr>
<tr class="separator:ad05a6cb06103ca64e01f5504387ebda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5322524e16d48bfe6a831e32e09702f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5322524e16d48bfe6a831e32e09702f6">DSP1N0GPIO83</a>: 1</td></tr>
<tr class="separator:a5322524e16d48bfe6a831e32e09702f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e65255491f421ac347468175a505f17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e65255491f421ac347468175a505f17">DSP1N0GPIO84</a>: 1</td></tr>
<tr class="separator:a3e65255491f421ac347468175a505f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01250f90c9b01ee2452d6ed23f3d01bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01250f90c9b01ee2452d6ed23f3d01bf">DSP1N0GPIO85</a>: 1</td></tr>
<tr class="separator:a01250f90c9b01ee2452d6ed23f3d01bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851e268457f26649ce53c6a616f9da67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a851e268457f26649ce53c6a616f9da67">DSP1N0GPIO86</a>: 1</td></tr>
<tr class="separator:a851e268457f26649ce53c6a616f9da67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f6e93f73c55c1abdddd5e23d95053e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48f6e93f73c55c1abdddd5e23d95053e">DSP1N0GPIO87</a>: 1</td></tr>
<tr class="separator:a48f6e93f73c55c1abdddd5e23d95053e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac449e868ca8cb9c8d39ec6730b76d32f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac449e868ca8cb9c8d39ec6730b76d32f">DSP1N0GPIO88</a>: 1</td></tr>
<tr class="separator:ac449e868ca8cb9c8d39ec6730b76d32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd07f6be9c83572137a4529d7621246"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aadd07f6be9c83572137a4529d7621246">DSP1N0GPIO89</a>: 1</td></tr>
<tr class="separator:aadd07f6be9c83572137a4529d7621246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5790bb75a456f15413c5e0ac95249e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac5790bb75a456f15413c5e0ac95249e3">DSP1N0GPIO90</a>: 1</td></tr>
<tr class="separator:ac5790bb75a456f15413c5e0ac95249e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfb1eab45c9b1753be22d142607b9e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bfb1eab45c9b1753be22d142607b9e8">DSP1N0GPIO91</a>: 1</td></tr>
<tr class="separator:a2bfb1eab45c9b1753be22d142607b9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98022a7a3f1092c53b7298436b00b40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad98022a7a3f1092c53b7298436b00b40">DSP1N0GPIO92</a>: 1</td></tr>
<tr class="separator:ad98022a7a3f1092c53b7298436b00b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c60fdeb661e3767e7bba3da98ebc8a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08c60fdeb661e3767e7bba3da98ebc8a">DSP1N0GPIO93</a>: 1</td></tr>
<tr class="separator:a08c60fdeb661e3767e7bba3da98ebc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d355b30c6b3de9b39e135737c183ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a00d355b30c6b3de9b39e135737c183ad">DSP1N0GPIO94</a>: 1</td></tr>
<tr class="separator:a00d355b30c6b3de9b39e135737c183ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d46f98a5b6551377b02d8fb8979a94e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d46f98a5b6551377b02d8fb8979a94e">DSP1N0GPIO95</a>: 1</td></tr>
<tr class="separator:a3d46f98a5b6551377b02d8fb8979a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0404da808fb5b5ddcf0efa1405ad31"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afe0404da808fb5b5ddcf0efa1405ad31">DSP1N0INT2STAT_b</a></td></tr>
<tr class="separator:afe0404da808fb5b5ddcf0efa1405ad31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7ed12fb612f104182aaa985cb8014f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2f7ed12fb612f104182aaa985cb8014f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29641c36dace2bccbc959282ab8681d8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a79f47cc434bdcfe4c446f007c7c99f5c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a79f47cc434bdcfe4c446f007c7c99f5c">DSP1N0INT2CLR</a></td></tr>
<tr class="separator:a79f47cc434bdcfe4c446f007c7c99f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde98f3f449d946623657db0ad472f53"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2f54382b7dde94b7edddc18091b1b0cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f54382b7dde94b7edddc18091b1b0cb">DSP1N0GPIO64</a>: 1</td></tr>
<tr class="separator:a2f54382b7dde94b7edddc18091b1b0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f542a064041b2ee39ff50966a1aada9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f542a064041b2ee39ff50966a1aada9">DSP1N0GPIO65</a>: 1</td></tr>
<tr class="separator:a5f542a064041b2ee39ff50966a1aada9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678e2f082ebb7c9ff8c4bc144b221b42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a678e2f082ebb7c9ff8c4bc144b221b42">DSP1N0GPIO66</a>: 1</td></tr>
<tr class="separator:a678e2f082ebb7c9ff8c4bc144b221b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59aa1e2883ebcb8db3dddfa0ce1d64fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a59aa1e2883ebcb8db3dddfa0ce1d64fe">DSP1N0GPIO67</a>: 1</td></tr>
<tr class="separator:a59aa1e2883ebcb8db3dddfa0ce1d64fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2524d9a5121ca1ff39bdadd0e1d6519d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2524d9a5121ca1ff39bdadd0e1d6519d">DSP1N0GPIO68</a>: 1</td></tr>
<tr class="separator:a2524d9a5121ca1ff39bdadd0e1d6519d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28ed67668752df826fba72959b60182"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab28ed67668752df826fba72959b60182">DSP1N0GPIO69</a>: 1</td></tr>
<tr class="separator:ab28ed67668752df826fba72959b60182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca19a69a3d828b50cc0b7531e3ba110"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adca19a69a3d828b50cc0b7531e3ba110">DSP1N0GPIO70</a>: 1</td></tr>
<tr class="separator:adca19a69a3d828b50cc0b7531e3ba110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad861350110bccc00120f2eeefafb72a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad861350110bccc00120f2eeefafb72a">DSP1N0GPIO71</a>: 1</td></tr>
<tr class="separator:aad861350110bccc00120f2eeefafb72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767f393741cce3e82215d2bda35595de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a767f393741cce3e82215d2bda35595de">DSP1N0GPIO72</a>: 1</td></tr>
<tr class="separator:a767f393741cce3e82215d2bda35595de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f2f6e10509c73a0974491cdbc859c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a73f2f6e10509c73a0974491cdbc859c0">DSP1N0GPIO73</a>: 1</td></tr>
<tr class="separator:a73f2f6e10509c73a0974491cdbc859c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d569bec27a6e325911943ec32025c86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d569bec27a6e325911943ec32025c86">DSP1N0GPIO74</a>: 1</td></tr>
<tr class="separator:a5d569bec27a6e325911943ec32025c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e215dd2afb5e419bb0458a1d58685f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a21e215dd2afb5e419bb0458a1d58685f">DSP1N0GPIO75</a>: 1</td></tr>
<tr class="separator:a21e215dd2afb5e419bb0458a1d58685f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366bb38df7a7bbb7d2376942b5b4069d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a366bb38df7a7bbb7d2376942b5b4069d">DSP1N0GPIO76</a>: 1</td></tr>
<tr class="separator:a366bb38df7a7bbb7d2376942b5b4069d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab783be99a9228fdc26ba90752f11b42a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab783be99a9228fdc26ba90752f11b42a">DSP1N0GPIO77</a>: 1</td></tr>
<tr class="separator:ab783be99a9228fdc26ba90752f11b42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d7891dddd9ae4c640574f505ac1e41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a15d7891dddd9ae4c640574f505ac1e41">DSP1N0GPIO78</a>: 1</td></tr>
<tr class="separator:a15d7891dddd9ae4c640574f505ac1e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67084a998e679fab80923f84a4bef52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af67084a998e679fab80923f84a4bef52">DSP1N0GPIO79</a>: 1</td></tr>
<tr class="separator:af67084a998e679fab80923f84a4bef52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f57b646e9308681a70378f14f7163c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f57b646e9308681a70378f14f7163c7">DSP1N0GPIO80</a>: 1</td></tr>
<tr class="separator:a2f57b646e9308681a70378f14f7163c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7992b1aadbf09b7b3b7ca71ac93da3bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7992b1aadbf09b7b3b7ca71ac93da3bb">DSP1N0GPIO81</a>: 1</td></tr>
<tr class="separator:a7992b1aadbf09b7b3b7ca71ac93da3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05a6cb06103ca64e01f5504387ebda5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad05a6cb06103ca64e01f5504387ebda5">DSP1N0GPIO82</a>: 1</td></tr>
<tr class="separator:ad05a6cb06103ca64e01f5504387ebda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5322524e16d48bfe6a831e32e09702f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5322524e16d48bfe6a831e32e09702f6">DSP1N0GPIO83</a>: 1</td></tr>
<tr class="separator:a5322524e16d48bfe6a831e32e09702f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e65255491f421ac347468175a505f17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e65255491f421ac347468175a505f17">DSP1N0GPIO84</a>: 1</td></tr>
<tr class="separator:a3e65255491f421ac347468175a505f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01250f90c9b01ee2452d6ed23f3d01bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01250f90c9b01ee2452d6ed23f3d01bf">DSP1N0GPIO85</a>: 1</td></tr>
<tr class="separator:a01250f90c9b01ee2452d6ed23f3d01bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851e268457f26649ce53c6a616f9da67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a851e268457f26649ce53c6a616f9da67">DSP1N0GPIO86</a>: 1</td></tr>
<tr class="separator:a851e268457f26649ce53c6a616f9da67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f6e93f73c55c1abdddd5e23d95053e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48f6e93f73c55c1abdddd5e23d95053e">DSP1N0GPIO87</a>: 1</td></tr>
<tr class="separator:a48f6e93f73c55c1abdddd5e23d95053e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac449e868ca8cb9c8d39ec6730b76d32f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac449e868ca8cb9c8d39ec6730b76d32f">DSP1N0GPIO88</a>: 1</td></tr>
<tr class="separator:ac449e868ca8cb9c8d39ec6730b76d32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd07f6be9c83572137a4529d7621246"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aadd07f6be9c83572137a4529d7621246">DSP1N0GPIO89</a>: 1</td></tr>
<tr class="separator:aadd07f6be9c83572137a4529d7621246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5790bb75a456f15413c5e0ac95249e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac5790bb75a456f15413c5e0ac95249e3">DSP1N0GPIO90</a>: 1</td></tr>
<tr class="separator:ac5790bb75a456f15413c5e0ac95249e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfb1eab45c9b1753be22d142607b9e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bfb1eab45c9b1753be22d142607b9e8">DSP1N0GPIO91</a>: 1</td></tr>
<tr class="separator:a2bfb1eab45c9b1753be22d142607b9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98022a7a3f1092c53b7298436b00b40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad98022a7a3f1092c53b7298436b00b40">DSP1N0GPIO92</a>: 1</td></tr>
<tr class="separator:ad98022a7a3f1092c53b7298436b00b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c60fdeb661e3767e7bba3da98ebc8a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08c60fdeb661e3767e7bba3da98ebc8a">DSP1N0GPIO93</a>: 1</td></tr>
<tr class="separator:a08c60fdeb661e3767e7bba3da98ebc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d355b30c6b3de9b39e135737c183ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a00d355b30c6b3de9b39e135737c183ad">DSP1N0GPIO94</a>: 1</td></tr>
<tr class="separator:a00d355b30c6b3de9b39e135737c183ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d46f98a5b6551377b02d8fb8979a94e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d46f98a5b6551377b02d8fb8979a94e">DSP1N0GPIO95</a>: 1</td></tr>
<tr class="separator:a3d46f98a5b6551377b02d8fb8979a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde98f3f449d946623657db0ad472f53"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abde98f3f449d946623657db0ad472f53">DSP1N0INT2CLR_b</a></td></tr>
<tr class="separator:abde98f3f449d946623657db0ad472f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29641c36dace2bccbc959282ab8681d8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a29641c36dace2bccbc959282ab8681d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabae589cba7f41c679b4ed360bae45a2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a47a5242b9f3aa4e8a9219c4a12c936a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a47a5242b9f3aa4e8a9219c4a12c936a1">DSP1N0INT2SET</a></td></tr>
<tr class="separator:a47a5242b9f3aa4e8a9219c4a12c936a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f399dd440f69962cebdec9949daffb5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2f54382b7dde94b7edddc18091b1b0cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f54382b7dde94b7edddc18091b1b0cb">DSP1N0GPIO64</a>: 1</td></tr>
<tr class="separator:a2f54382b7dde94b7edddc18091b1b0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f542a064041b2ee39ff50966a1aada9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f542a064041b2ee39ff50966a1aada9">DSP1N0GPIO65</a>: 1</td></tr>
<tr class="separator:a5f542a064041b2ee39ff50966a1aada9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678e2f082ebb7c9ff8c4bc144b221b42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a678e2f082ebb7c9ff8c4bc144b221b42">DSP1N0GPIO66</a>: 1</td></tr>
<tr class="separator:a678e2f082ebb7c9ff8c4bc144b221b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59aa1e2883ebcb8db3dddfa0ce1d64fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a59aa1e2883ebcb8db3dddfa0ce1d64fe">DSP1N0GPIO67</a>: 1</td></tr>
<tr class="separator:a59aa1e2883ebcb8db3dddfa0ce1d64fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2524d9a5121ca1ff39bdadd0e1d6519d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2524d9a5121ca1ff39bdadd0e1d6519d">DSP1N0GPIO68</a>: 1</td></tr>
<tr class="separator:a2524d9a5121ca1ff39bdadd0e1d6519d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28ed67668752df826fba72959b60182"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab28ed67668752df826fba72959b60182">DSP1N0GPIO69</a>: 1</td></tr>
<tr class="separator:ab28ed67668752df826fba72959b60182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca19a69a3d828b50cc0b7531e3ba110"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adca19a69a3d828b50cc0b7531e3ba110">DSP1N0GPIO70</a>: 1</td></tr>
<tr class="separator:adca19a69a3d828b50cc0b7531e3ba110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad861350110bccc00120f2eeefafb72a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad861350110bccc00120f2eeefafb72a">DSP1N0GPIO71</a>: 1</td></tr>
<tr class="separator:aad861350110bccc00120f2eeefafb72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767f393741cce3e82215d2bda35595de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a767f393741cce3e82215d2bda35595de">DSP1N0GPIO72</a>: 1</td></tr>
<tr class="separator:a767f393741cce3e82215d2bda35595de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f2f6e10509c73a0974491cdbc859c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a73f2f6e10509c73a0974491cdbc859c0">DSP1N0GPIO73</a>: 1</td></tr>
<tr class="separator:a73f2f6e10509c73a0974491cdbc859c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d569bec27a6e325911943ec32025c86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d569bec27a6e325911943ec32025c86">DSP1N0GPIO74</a>: 1</td></tr>
<tr class="separator:a5d569bec27a6e325911943ec32025c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e215dd2afb5e419bb0458a1d58685f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a21e215dd2afb5e419bb0458a1d58685f">DSP1N0GPIO75</a>: 1</td></tr>
<tr class="separator:a21e215dd2afb5e419bb0458a1d58685f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366bb38df7a7bbb7d2376942b5b4069d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a366bb38df7a7bbb7d2376942b5b4069d">DSP1N0GPIO76</a>: 1</td></tr>
<tr class="separator:a366bb38df7a7bbb7d2376942b5b4069d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab783be99a9228fdc26ba90752f11b42a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab783be99a9228fdc26ba90752f11b42a">DSP1N0GPIO77</a>: 1</td></tr>
<tr class="separator:ab783be99a9228fdc26ba90752f11b42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d7891dddd9ae4c640574f505ac1e41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a15d7891dddd9ae4c640574f505ac1e41">DSP1N0GPIO78</a>: 1</td></tr>
<tr class="separator:a15d7891dddd9ae4c640574f505ac1e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67084a998e679fab80923f84a4bef52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af67084a998e679fab80923f84a4bef52">DSP1N0GPIO79</a>: 1</td></tr>
<tr class="separator:af67084a998e679fab80923f84a4bef52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f57b646e9308681a70378f14f7163c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2f57b646e9308681a70378f14f7163c7">DSP1N0GPIO80</a>: 1</td></tr>
<tr class="separator:a2f57b646e9308681a70378f14f7163c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7992b1aadbf09b7b3b7ca71ac93da3bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7992b1aadbf09b7b3b7ca71ac93da3bb">DSP1N0GPIO81</a>: 1</td></tr>
<tr class="separator:a7992b1aadbf09b7b3b7ca71ac93da3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05a6cb06103ca64e01f5504387ebda5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad05a6cb06103ca64e01f5504387ebda5">DSP1N0GPIO82</a>: 1</td></tr>
<tr class="separator:ad05a6cb06103ca64e01f5504387ebda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5322524e16d48bfe6a831e32e09702f6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5322524e16d48bfe6a831e32e09702f6">DSP1N0GPIO83</a>: 1</td></tr>
<tr class="separator:a5322524e16d48bfe6a831e32e09702f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e65255491f421ac347468175a505f17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3e65255491f421ac347468175a505f17">DSP1N0GPIO84</a>: 1</td></tr>
<tr class="separator:a3e65255491f421ac347468175a505f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01250f90c9b01ee2452d6ed23f3d01bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a01250f90c9b01ee2452d6ed23f3d01bf">DSP1N0GPIO85</a>: 1</td></tr>
<tr class="separator:a01250f90c9b01ee2452d6ed23f3d01bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851e268457f26649ce53c6a616f9da67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a851e268457f26649ce53c6a616f9da67">DSP1N0GPIO86</a>: 1</td></tr>
<tr class="separator:a851e268457f26649ce53c6a616f9da67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f6e93f73c55c1abdddd5e23d95053e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a48f6e93f73c55c1abdddd5e23d95053e">DSP1N0GPIO87</a>: 1</td></tr>
<tr class="separator:a48f6e93f73c55c1abdddd5e23d95053e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac449e868ca8cb9c8d39ec6730b76d32f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac449e868ca8cb9c8d39ec6730b76d32f">DSP1N0GPIO88</a>: 1</td></tr>
<tr class="separator:ac449e868ca8cb9c8d39ec6730b76d32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd07f6be9c83572137a4529d7621246"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aadd07f6be9c83572137a4529d7621246">DSP1N0GPIO89</a>: 1</td></tr>
<tr class="separator:aadd07f6be9c83572137a4529d7621246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5790bb75a456f15413c5e0ac95249e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac5790bb75a456f15413c5e0ac95249e3">DSP1N0GPIO90</a>: 1</td></tr>
<tr class="separator:ac5790bb75a456f15413c5e0ac95249e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfb1eab45c9b1753be22d142607b9e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2bfb1eab45c9b1753be22d142607b9e8">DSP1N0GPIO91</a>: 1</td></tr>
<tr class="separator:a2bfb1eab45c9b1753be22d142607b9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98022a7a3f1092c53b7298436b00b40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad98022a7a3f1092c53b7298436b00b40">DSP1N0GPIO92</a>: 1</td></tr>
<tr class="separator:ad98022a7a3f1092c53b7298436b00b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c60fdeb661e3767e7bba3da98ebc8a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08c60fdeb661e3767e7bba3da98ebc8a">DSP1N0GPIO93</a>: 1</td></tr>
<tr class="separator:a08c60fdeb661e3767e7bba3da98ebc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d355b30c6b3de9b39e135737c183ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a00d355b30c6b3de9b39e135737c183ad">DSP1N0GPIO94</a>: 1</td></tr>
<tr class="separator:a00d355b30c6b3de9b39e135737c183ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d46f98a5b6551377b02d8fb8979a94e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d46f98a5b6551377b02d8fb8979a94e">DSP1N0GPIO95</a>: 1</td></tr>
<tr class="separator:a3d46f98a5b6551377b02d8fb8979a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f399dd440f69962cebdec9949daffb5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9f399dd440f69962cebdec9949daffb5">DSP1N0INT2SET_b</a></td></tr>
<tr class="separator:a9f399dd440f69962cebdec9949daffb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabae589cba7f41c679b4ed360bae45a2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aabae589cba7f41c679b4ed360bae45a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ebf5e4e0af882e1cdf4332477df835"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1160708d5ecc70c043ef437d12522190"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1160708d5ecc70c043ef437d12522190">DSP1N0INT3EN</a></td></tr>
<tr class="separator:a1160708d5ecc70c043ef437d12522190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c0156f7c1e60b1848d2da442f4945b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a41e54b68e75d6c1fd36bb586c5d3f12f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a41e54b68e75d6c1fd36bb586c5d3f12f">DSP1N0GPIO96</a>: 1</td></tr>
<tr class="separator:a41e54b68e75d6c1fd36bb586c5d3f12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4511e3117d2fce6908fff56adfbcc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d4511e3117d2fce6908fff56adfbcc5">DSP1N0GPIO97</a>: 1</td></tr>
<tr class="separator:a8d4511e3117d2fce6908fff56adfbcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc01e5a79106ea1027a38395402a25a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7cc01e5a79106ea1027a38395402a25a">DSP1N0GPIO98</a>: 1</td></tr>
<tr class="separator:a7cc01e5a79106ea1027a38395402a25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aece29533d4f8458daa5cdbb6a38ebf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2aece29533d4f8458daa5cdbb6a38ebf">DSP1N0GPIO99</a>: 1</td></tr>
<tr class="separator:a2aece29533d4f8458daa5cdbb6a38ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e3bf31a24408c97df9d23d99b43688"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8e3bf31a24408c97df9d23d99b43688">DSP1N0GPIO100</a>: 1</td></tr>
<tr class="separator:ad8e3bf31a24408c97df9d23d99b43688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f3f5d0319a339bdd8c5ba1edb40153"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a72f3f5d0319a339bdd8c5ba1edb40153">DSP1N0GPIO101</a>: 1</td></tr>
<tr class="separator:a72f3f5d0319a339bdd8c5ba1edb40153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d095833d753f9306b8f78f2acd7d5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac9d095833d753f9306b8f78f2acd7d5d">DSP1N0GPIO102</a>: 1</td></tr>
<tr class="separator:ac9d095833d753f9306b8f78f2acd7d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98177933b270465c69c15537d4dd098b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98177933b270465c69c15537d4dd098b">DSP1N0GPIO103</a>: 1</td></tr>
<tr class="separator:a98177933b270465c69c15537d4dd098b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3f94f74a89aed80c8cbb6bed4fbc9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb3f94f74a89aed80c8cbb6bed4fbc9e">DSP1N0GPIO104</a>: 1</td></tr>
<tr class="separator:afb3f94f74a89aed80c8cbb6bed4fbc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f59748b0ffa4221b6dd533d0fd36f3b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f59748b0ffa4221b6dd533d0fd36f3b">DSP1N0GPIO105</a>: 1</td></tr>
<tr class="separator:a5f59748b0ffa4221b6dd533d0fd36f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9884df54228e35cd2534ed0c9b3ed62d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9884df54228e35cd2534ed0c9b3ed62d">DSP1N0GPIO106</a>: 1</td></tr>
<tr class="separator:a9884df54228e35cd2534ed0c9b3ed62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f669dea2c77f518cc8a6302375ca4d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88f669dea2c77f518cc8a6302375ca4d">DSP1N0GPIO107</a>: 1</td></tr>
<tr class="separator:a88f669dea2c77f518cc8a6302375ca4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88e09a3202c6bc26c3a60b3d860dc76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae88e09a3202c6bc26c3a60b3d860dc76">DSP1N0GPIO108</a>: 1</td></tr>
<tr class="separator:ae88e09a3202c6bc26c3a60b3d860dc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed55f50d591869306950ca1421b5a24"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ed55f50d591869306950ca1421b5a24">DSP1N0GPIO109</a>: 1</td></tr>
<tr class="separator:a1ed55f50d591869306950ca1421b5a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ea9e143a4b8fdef0bf357042377307"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a44ea9e143a4b8fdef0bf357042377307">DSP1N0GPIO110</a>: 1</td></tr>
<tr class="separator:a44ea9e143a4b8fdef0bf357042377307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a074aea0a90f99cb3b6c2b37694f700"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a074aea0a90f99cb3b6c2b37694f700">DSP1N0GPIO111</a>: 1</td></tr>
<tr class="separator:a6a074aea0a90f99cb3b6c2b37694f700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50166d54bb934e676b5629dcbf97a8bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50166d54bb934e676b5629dcbf97a8bd">DSP1N0GPIO112</a>: 1</td></tr>
<tr class="separator:a50166d54bb934e676b5629dcbf97a8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b05d0726486f86034e36d0df2c3986e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b05d0726486f86034e36d0df2c3986e">DSP1N0GPIO113</a>: 1</td></tr>
<tr class="separator:a8b05d0726486f86034e36d0df2c3986e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc2858617ecaf3dd1af29f82845fe46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5cc2858617ecaf3dd1af29f82845fe46">DSP1N0GPIO114</a>: 1</td></tr>
<tr class="separator:a5cc2858617ecaf3dd1af29f82845fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66124fd9923adb948c255c0b4b2dfdbf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66124fd9923adb948c255c0b4b2dfdbf">DSP1N0GPIO115</a>: 1</td></tr>
<tr class="separator:a66124fd9923adb948c255c0b4b2dfdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e07a8776e9d174963c7834a3f3165"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a061e07a8776e9d174963c7834a3f3165">DSP1N0GPIO116</a>: 1</td></tr>
<tr class="separator:a061e07a8776e9d174963c7834a3f3165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82c742d9a41ab2ab5193d4d5f611869"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af82c742d9a41ab2ab5193d4d5f611869">DSP1N0GPIO117</a>: 1</td></tr>
<tr class="separator:af82c742d9a41ab2ab5193d4d5f611869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d9fc9dab3f47fda1c271a4e3581e00"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69d9fc9dab3f47fda1c271a4e3581e00">DSP1N0GPIO118</a>: 1</td></tr>
<tr class="separator:a69d9fc9dab3f47fda1c271a4e3581e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90dc54899dbd8bf7bfeaf3d41f7b6df7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90dc54899dbd8bf7bfeaf3d41f7b6df7">DSP1N0GPIO119</a>: 1</td></tr>
<tr class="separator:a90dc54899dbd8bf7bfeaf3d41f7b6df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542914f9b60c660416a85e050e604193"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a542914f9b60c660416a85e050e604193">DSP1N0GPIO120</a>: 1</td></tr>
<tr class="separator:a542914f9b60c660416a85e050e604193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5151a773ba0f9367c939cc028d1853"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f5151a773ba0f9367c939cc028d1853">DSP1N0GPIO121</a>: 1</td></tr>
<tr class="separator:a0f5151a773ba0f9367c939cc028d1853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8447bd66258e1f3296acef48c2afc56b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8447bd66258e1f3296acef48c2afc56b">DSP1N0GPIO122</a>: 1</td></tr>
<tr class="separator:a8447bd66258e1f3296acef48c2afc56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e13e552660c98d0e9a7835f470f1746"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e13e552660c98d0e9a7835f470f1746">DSP1N0GPIO123</a>: 1</td></tr>
<tr class="separator:a2e13e552660c98d0e9a7835f470f1746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2774262149a3799638d8e65a4ab733d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2774262149a3799638d8e65a4ab733d4">DSP1N0GPIO124</a>: 1</td></tr>
<tr class="separator:a2774262149a3799638d8e65a4ab733d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c7401bae748f8f5307cf1e11fcb14c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6c7401bae748f8f5307cf1e11fcb14c">DSP1N0GPIO125</a>: 1</td></tr>
<tr class="separator:af6c7401bae748f8f5307cf1e11fcb14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35afbae359a65a56b7de8b727f48165b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a35afbae359a65a56b7de8b727f48165b">DSP1N0GPIO126</a>: 1</td></tr>
<tr class="separator:a35afbae359a65a56b7de8b727f48165b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b917987c2efea1f28b5ef890a69773"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9b917987c2efea1f28b5ef890a69773">DSP1N0GPIO127</a>: 1</td></tr>
<tr class="separator:af9b917987c2efea1f28b5ef890a69773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c0156f7c1e60b1848d2da442f4945b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a64c0156f7c1e60b1848d2da442f4945b">DSP1N0INT3EN_b</a></td></tr>
<tr class="separator:a64c0156f7c1e60b1848d2da442f4945b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ebf5e4e0af882e1cdf4332477df835"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a49ebf5e4e0af882e1cdf4332477df835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b70470e03181fdf99bbbd9ecae4d30"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0dfb48d3dc8f58c99ca35bb013848958"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0dfb48d3dc8f58c99ca35bb013848958">DSP1N0INT3STAT</a></td></tr>
<tr class="separator:a0dfb48d3dc8f58c99ca35bb013848958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a510bc6be129a7e8a499bf99977ed21f2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a41e54b68e75d6c1fd36bb586c5d3f12f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a41e54b68e75d6c1fd36bb586c5d3f12f">DSP1N0GPIO96</a>: 1</td></tr>
<tr class="separator:a41e54b68e75d6c1fd36bb586c5d3f12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4511e3117d2fce6908fff56adfbcc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d4511e3117d2fce6908fff56adfbcc5">DSP1N0GPIO97</a>: 1</td></tr>
<tr class="separator:a8d4511e3117d2fce6908fff56adfbcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc01e5a79106ea1027a38395402a25a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7cc01e5a79106ea1027a38395402a25a">DSP1N0GPIO98</a>: 1</td></tr>
<tr class="separator:a7cc01e5a79106ea1027a38395402a25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aece29533d4f8458daa5cdbb6a38ebf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2aece29533d4f8458daa5cdbb6a38ebf">DSP1N0GPIO99</a>: 1</td></tr>
<tr class="separator:a2aece29533d4f8458daa5cdbb6a38ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e3bf31a24408c97df9d23d99b43688"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8e3bf31a24408c97df9d23d99b43688">DSP1N0GPIO100</a>: 1</td></tr>
<tr class="separator:ad8e3bf31a24408c97df9d23d99b43688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f3f5d0319a339bdd8c5ba1edb40153"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a72f3f5d0319a339bdd8c5ba1edb40153">DSP1N0GPIO101</a>: 1</td></tr>
<tr class="separator:a72f3f5d0319a339bdd8c5ba1edb40153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d095833d753f9306b8f78f2acd7d5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac9d095833d753f9306b8f78f2acd7d5d">DSP1N0GPIO102</a>: 1</td></tr>
<tr class="separator:ac9d095833d753f9306b8f78f2acd7d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98177933b270465c69c15537d4dd098b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98177933b270465c69c15537d4dd098b">DSP1N0GPIO103</a>: 1</td></tr>
<tr class="separator:a98177933b270465c69c15537d4dd098b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3f94f74a89aed80c8cbb6bed4fbc9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb3f94f74a89aed80c8cbb6bed4fbc9e">DSP1N0GPIO104</a>: 1</td></tr>
<tr class="separator:afb3f94f74a89aed80c8cbb6bed4fbc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f59748b0ffa4221b6dd533d0fd36f3b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f59748b0ffa4221b6dd533d0fd36f3b">DSP1N0GPIO105</a>: 1</td></tr>
<tr class="separator:a5f59748b0ffa4221b6dd533d0fd36f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9884df54228e35cd2534ed0c9b3ed62d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9884df54228e35cd2534ed0c9b3ed62d">DSP1N0GPIO106</a>: 1</td></tr>
<tr class="separator:a9884df54228e35cd2534ed0c9b3ed62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f669dea2c77f518cc8a6302375ca4d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88f669dea2c77f518cc8a6302375ca4d">DSP1N0GPIO107</a>: 1</td></tr>
<tr class="separator:a88f669dea2c77f518cc8a6302375ca4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88e09a3202c6bc26c3a60b3d860dc76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae88e09a3202c6bc26c3a60b3d860dc76">DSP1N0GPIO108</a>: 1</td></tr>
<tr class="separator:ae88e09a3202c6bc26c3a60b3d860dc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed55f50d591869306950ca1421b5a24"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ed55f50d591869306950ca1421b5a24">DSP1N0GPIO109</a>: 1</td></tr>
<tr class="separator:a1ed55f50d591869306950ca1421b5a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ea9e143a4b8fdef0bf357042377307"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a44ea9e143a4b8fdef0bf357042377307">DSP1N0GPIO110</a>: 1</td></tr>
<tr class="separator:a44ea9e143a4b8fdef0bf357042377307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a074aea0a90f99cb3b6c2b37694f700"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a074aea0a90f99cb3b6c2b37694f700">DSP1N0GPIO111</a>: 1</td></tr>
<tr class="separator:a6a074aea0a90f99cb3b6c2b37694f700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50166d54bb934e676b5629dcbf97a8bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50166d54bb934e676b5629dcbf97a8bd">DSP1N0GPIO112</a>: 1</td></tr>
<tr class="separator:a50166d54bb934e676b5629dcbf97a8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b05d0726486f86034e36d0df2c3986e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b05d0726486f86034e36d0df2c3986e">DSP1N0GPIO113</a>: 1</td></tr>
<tr class="separator:a8b05d0726486f86034e36d0df2c3986e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc2858617ecaf3dd1af29f82845fe46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5cc2858617ecaf3dd1af29f82845fe46">DSP1N0GPIO114</a>: 1</td></tr>
<tr class="separator:a5cc2858617ecaf3dd1af29f82845fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66124fd9923adb948c255c0b4b2dfdbf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66124fd9923adb948c255c0b4b2dfdbf">DSP1N0GPIO115</a>: 1</td></tr>
<tr class="separator:a66124fd9923adb948c255c0b4b2dfdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e07a8776e9d174963c7834a3f3165"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a061e07a8776e9d174963c7834a3f3165">DSP1N0GPIO116</a>: 1</td></tr>
<tr class="separator:a061e07a8776e9d174963c7834a3f3165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82c742d9a41ab2ab5193d4d5f611869"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af82c742d9a41ab2ab5193d4d5f611869">DSP1N0GPIO117</a>: 1</td></tr>
<tr class="separator:af82c742d9a41ab2ab5193d4d5f611869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d9fc9dab3f47fda1c271a4e3581e00"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69d9fc9dab3f47fda1c271a4e3581e00">DSP1N0GPIO118</a>: 1</td></tr>
<tr class="separator:a69d9fc9dab3f47fda1c271a4e3581e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90dc54899dbd8bf7bfeaf3d41f7b6df7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90dc54899dbd8bf7bfeaf3d41f7b6df7">DSP1N0GPIO119</a>: 1</td></tr>
<tr class="separator:a90dc54899dbd8bf7bfeaf3d41f7b6df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542914f9b60c660416a85e050e604193"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a542914f9b60c660416a85e050e604193">DSP1N0GPIO120</a>: 1</td></tr>
<tr class="separator:a542914f9b60c660416a85e050e604193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5151a773ba0f9367c939cc028d1853"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f5151a773ba0f9367c939cc028d1853">DSP1N0GPIO121</a>: 1</td></tr>
<tr class="separator:a0f5151a773ba0f9367c939cc028d1853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8447bd66258e1f3296acef48c2afc56b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8447bd66258e1f3296acef48c2afc56b">DSP1N0GPIO122</a>: 1</td></tr>
<tr class="separator:a8447bd66258e1f3296acef48c2afc56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e13e552660c98d0e9a7835f470f1746"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e13e552660c98d0e9a7835f470f1746">DSP1N0GPIO123</a>: 1</td></tr>
<tr class="separator:a2e13e552660c98d0e9a7835f470f1746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2774262149a3799638d8e65a4ab733d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2774262149a3799638d8e65a4ab733d4">DSP1N0GPIO124</a>: 1</td></tr>
<tr class="separator:a2774262149a3799638d8e65a4ab733d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c7401bae748f8f5307cf1e11fcb14c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6c7401bae748f8f5307cf1e11fcb14c">DSP1N0GPIO125</a>: 1</td></tr>
<tr class="separator:af6c7401bae748f8f5307cf1e11fcb14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35afbae359a65a56b7de8b727f48165b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a35afbae359a65a56b7de8b727f48165b">DSP1N0GPIO126</a>: 1</td></tr>
<tr class="separator:a35afbae359a65a56b7de8b727f48165b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b917987c2efea1f28b5ef890a69773"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9b917987c2efea1f28b5ef890a69773">DSP1N0GPIO127</a>: 1</td></tr>
<tr class="separator:af9b917987c2efea1f28b5ef890a69773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a510bc6be129a7e8a499bf99977ed21f2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a510bc6be129a7e8a499bf99977ed21f2">DSP1N0INT3STAT_b</a></td></tr>
<tr class="separator:a510bc6be129a7e8a499bf99977ed21f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b70470e03181fdf99bbbd9ecae4d30"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a67b70470e03181fdf99bbbd9ecae4d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5104d20372017e961f0b44e796157b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac36ec9ab240e7d57d288cfc2b11c7a2a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac36ec9ab240e7d57d288cfc2b11c7a2a">DSP1N0INT3CLR</a></td></tr>
<tr class="separator:ac36ec9ab240e7d57d288cfc2b11c7a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d91910396f7593ec5fafbc211b510f7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a41e54b68e75d6c1fd36bb586c5d3f12f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a41e54b68e75d6c1fd36bb586c5d3f12f">DSP1N0GPIO96</a>: 1</td></tr>
<tr class="separator:a41e54b68e75d6c1fd36bb586c5d3f12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4511e3117d2fce6908fff56adfbcc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d4511e3117d2fce6908fff56adfbcc5">DSP1N0GPIO97</a>: 1</td></tr>
<tr class="separator:a8d4511e3117d2fce6908fff56adfbcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc01e5a79106ea1027a38395402a25a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7cc01e5a79106ea1027a38395402a25a">DSP1N0GPIO98</a>: 1</td></tr>
<tr class="separator:a7cc01e5a79106ea1027a38395402a25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aece29533d4f8458daa5cdbb6a38ebf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2aece29533d4f8458daa5cdbb6a38ebf">DSP1N0GPIO99</a>: 1</td></tr>
<tr class="separator:a2aece29533d4f8458daa5cdbb6a38ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e3bf31a24408c97df9d23d99b43688"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8e3bf31a24408c97df9d23d99b43688">DSP1N0GPIO100</a>: 1</td></tr>
<tr class="separator:ad8e3bf31a24408c97df9d23d99b43688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f3f5d0319a339bdd8c5ba1edb40153"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a72f3f5d0319a339bdd8c5ba1edb40153">DSP1N0GPIO101</a>: 1</td></tr>
<tr class="separator:a72f3f5d0319a339bdd8c5ba1edb40153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d095833d753f9306b8f78f2acd7d5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac9d095833d753f9306b8f78f2acd7d5d">DSP1N0GPIO102</a>: 1</td></tr>
<tr class="separator:ac9d095833d753f9306b8f78f2acd7d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98177933b270465c69c15537d4dd098b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98177933b270465c69c15537d4dd098b">DSP1N0GPIO103</a>: 1</td></tr>
<tr class="separator:a98177933b270465c69c15537d4dd098b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3f94f74a89aed80c8cbb6bed4fbc9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb3f94f74a89aed80c8cbb6bed4fbc9e">DSP1N0GPIO104</a>: 1</td></tr>
<tr class="separator:afb3f94f74a89aed80c8cbb6bed4fbc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f59748b0ffa4221b6dd533d0fd36f3b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f59748b0ffa4221b6dd533d0fd36f3b">DSP1N0GPIO105</a>: 1</td></tr>
<tr class="separator:a5f59748b0ffa4221b6dd533d0fd36f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9884df54228e35cd2534ed0c9b3ed62d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9884df54228e35cd2534ed0c9b3ed62d">DSP1N0GPIO106</a>: 1</td></tr>
<tr class="separator:a9884df54228e35cd2534ed0c9b3ed62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f669dea2c77f518cc8a6302375ca4d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88f669dea2c77f518cc8a6302375ca4d">DSP1N0GPIO107</a>: 1</td></tr>
<tr class="separator:a88f669dea2c77f518cc8a6302375ca4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88e09a3202c6bc26c3a60b3d860dc76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae88e09a3202c6bc26c3a60b3d860dc76">DSP1N0GPIO108</a>: 1</td></tr>
<tr class="separator:ae88e09a3202c6bc26c3a60b3d860dc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed55f50d591869306950ca1421b5a24"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ed55f50d591869306950ca1421b5a24">DSP1N0GPIO109</a>: 1</td></tr>
<tr class="separator:a1ed55f50d591869306950ca1421b5a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ea9e143a4b8fdef0bf357042377307"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a44ea9e143a4b8fdef0bf357042377307">DSP1N0GPIO110</a>: 1</td></tr>
<tr class="separator:a44ea9e143a4b8fdef0bf357042377307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a074aea0a90f99cb3b6c2b37694f700"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a074aea0a90f99cb3b6c2b37694f700">DSP1N0GPIO111</a>: 1</td></tr>
<tr class="separator:a6a074aea0a90f99cb3b6c2b37694f700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50166d54bb934e676b5629dcbf97a8bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50166d54bb934e676b5629dcbf97a8bd">DSP1N0GPIO112</a>: 1</td></tr>
<tr class="separator:a50166d54bb934e676b5629dcbf97a8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b05d0726486f86034e36d0df2c3986e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b05d0726486f86034e36d0df2c3986e">DSP1N0GPIO113</a>: 1</td></tr>
<tr class="separator:a8b05d0726486f86034e36d0df2c3986e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc2858617ecaf3dd1af29f82845fe46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5cc2858617ecaf3dd1af29f82845fe46">DSP1N0GPIO114</a>: 1</td></tr>
<tr class="separator:a5cc2858617ecaf3dd1af29f82845fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66124fd9923adb948c255c0b4b2dfdbf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66124fd9923adb948c255c0b4b2dfdbf">DSP1N0GPIO115</a>: 1</td></tr>
<tr class="separator:a66124fd9923adb948c255c0b4b2dfdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e07a8776e9d174963c7834a3f3165"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a061e07a8776e9d174963c7834a3f3165">DSP1N0GPIO116</a>: 1</td></tr>
<tr class="separator:a061e07a8776e9d174963c7834a3f3165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82c742d9a41ab2ab5193d4d5f611869"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af82c742d9a41ab2ab5193d4d5f611869">DSP1N0GPIO117</a>: 1</td></tr>
<tr class="separator:af82c742d9a41ab2ab5193d4d5f611869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d9fc9dab3f47fda1c271a4e3581e00"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69d9fc9dab3f47fda1c271a4e3581e00">DSP1N0GPIO118</a>: 1</td></tr>
<tr class="separator:a69d9fc9dab3f47fda1c271a4e3581e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90dc54899dbd8bf7bfeaf3d41f7b6df7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90dc54899dbd8bf7bfeaf3d41f7b6df7">DSP1N0GPIO119</a>: 1</td></tr>
<tr class="separator:a90dc54899dbd8bf7bfeaf3d41f7b6df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542914f9b60c660416a85e050e604193"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a542914f9b60c660416a85e050e604193">DSP1N0GPIO120</a>: 1</td></tr>
<tr class="separator:a542914f9b60c660416a85e050e604193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5151a773ba0f9367c939cc028d1853"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f5151a773ba0f9367c939cc028d1853">DSP1N0GPIO121</a>: 1</td></tr>
<tr class="separator:a0f5151a773ba0f9367c939cc028d1853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8447bd66258e1f3296acef48c2afc56b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8447bd66258e1f3296acef48c2afc56b">DSP1N0GPIO122</a>: 1</td></tr>
<tr class="separator:a8447bd66258e1f3296acef48c2afc56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e13e552660c98d0e9a7835f470f1746"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e13e552660c98d0e9a7835f470f1746">DSP1N0GPIO123</a>: 1</td></tr>
<tr class="separator:a2e13e552660c98d0e9a7835f470f1746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2774262149a3799638d8e65a4ab733d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2774262149a3799638d8e65a4ab733d4">DSP1N0GPIO124</a>: 1</td></tr>
<tr class="separator:a2774262149a3799638d8e65a4ab733d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c7401bae748f8f5307cf1e11fcb14c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6c7401bae748f8f5307cf1e11fcb14c">DSP1N0GPIO125</a>: 1</td></tr>
<tr class="separator:af6c7401bae748f8f5307cf1e11fcb14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35afbae359a65a56b7de8b727f48165b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a35afbae359a65a56b7de8b727f48165b">DSP1N0GPIO126</a>: 1</td></tr>
<tr class="separator:a35afbae359a65a56b7de8b727f48165b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b917987c2efea1f28b5ef890a69773"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9b917987c2efea1f28b5ef890a69773">DSP1N0GPIO127</a>: 1</td></tr>
<tr class="separator:af9b917987c2efea1f28b5ef890a69773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d91910396f7593ec5fafbc211b510f7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6d91910396f7593ec5fafbc211b510f7">DSP1N0INT3CLR_b</a></td></tr>
<tr class="separator:a6d91910396f7593ec5fafbc211b510f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5104d20372017e961f0b44e796157b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d5104d20372017e961f0b44e796157b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05919d8c3ed538da139143531a461fa3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0d014697e7ca49bd97bcdd8e4e0e2f58"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0d014697e7ca49bd97bcdd8e4e0e2f58">DSP1N0INT3SET</a></td></tr>
<tr class="separator:a0d014697e7ca49bd97bcdd8e4e0e2f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78bec829d4f7f09de98eb90b9b2ff07"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a41e54b68e75d6c1fd36bb586c5d3f12f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a41e54b68e75d6c1fd36bb586c5d3f12f">DSP1N0GPIO96</a>: 1</td></tr>
<tr class="separator:a41e54b68e75d6c1fd36bb586c5d3f12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4511e3117d2fce6908fff56adfbcc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8d4511e3117d2fce6908fff56adfbcc5">DSP1N0GPIO97</a>: 1</td></tr>
<tr class="separator:a8d4511e3117d2fce6908fff56adfbcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc01e5a79106ea1027a38395402a25a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7cc01e5a79106ea1027a38395402a25a">DSP1N0GPIO98</a>: 1</td></tr>
<tr class="separator:a7cc01e5a79106ea1027a38395402a25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aece29533d4f8458daa5cdbb6a38ebf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2aece29533d4f8458daa5cdbb6a38ebf">DSP1N0GPIO99</a>: 1</td></tr>
<tr class="separator:a2aece29533d4f8458daa5cdbb6a38ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e3bf31a24408c97df9d23d99b43688"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8e3bf31a24408c97df9d23d99b43688">DSP1N0GPIO100</a>: 1</td></tr>
<tr class="separator:ad8e3bf31a24408c97df9d23d99b43688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f3f5d0319a339bdd8c5ba1edb40153"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a72f3f5d0319a339bdd8c5ba1edb40153">DSP1N0GPIO101</a>: 1</td></tr>
<tr class="separator:a72f3f5d0319a339bdd8c5ba1edb40153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d095833d753f9306b8f78f2acd7d5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac9d095833d753f9306b8f78f2acd7d5d">DSP1N0GPIO102</a>: 1</td></tr>
<tr class="separator:ac9d095833d753f9306b8f78f2acd7d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98177933b270465c69c15537d4dd098b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98177933b270465c69c15537d4dd098b">DSP1N0GPIO103</a>: 1</td></tr>
<tr class="separator:a98177933b270465c69c15537d4dd098b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb3f94f74a89aed80c8cbb6bed4fbc9e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb3f94f74a89aed80c8cbb6bed4fbc9e">DSP1N0GPIO104</a>: 1</td></tr>
<tr class="separator:afb3f94f74a89aed80c8cbb6bed4fbc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f59748b0ffa4221b6dd533d0fd36f3b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5f59748b0ffa4221b6dd533d0fd36f3b">DSP1N0GPIO105</a>: 1</td></tr>
<tr class="separator:a5f59748b0ffa4221b6dd533d0fd36f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9884df54228e35cd2534ed0c9b3ed62d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9884df54228e35cd2534ed0c9b3ed62d">DSP1N0GPIO106</a>: 1</td></tr>
<tr class="separator:a9884df54228e35cd2534ed0c9b3ed62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f669dea2c77f518cc8a6302375ca4d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88f669dea2c77f518cc8a6302375ca4d">DSP1N0GPIO107</a>: 1</td></tr>
<tr class="separator:a88f669dea2c77f518cc8a6302375ca4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88e09a3202c6bc26c3a60b3d860dc76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae88e09a3202c6bc26c3a60b3d860dc76">DSP1N0GPIO108</a>: 1</td></tr>
<tr class="separator:ae88e09a3202c6bc26c3a60b3d860dc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed55f50d591869306950ca1421b5a24"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1ed55f50d591869306950ca1421b5a24">DSP1N0GPIO109</a>: 1</td></tr>
<tr class="separator:a1ed55f50d591869306950ca1421b5a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ea9e143a4b8fdef0bf357042377307"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a44ea9e143a4b8fdef0bf357042377307">DSP1N0GPIO110</a>: 1</td></tr>
<tr class="separator:a44ea9e143a4b8fdef0bf357042377307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a074aea0a90f99cb3b6c2b37694f700"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6a074aea0a90f99cb3b6c2b37694f700">DSP1N0GPIO111</a>: 1</td></tr>
<tr class="separator:a6a074aea0a90f99cb3b6c2b37694f700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50166d54bb934e676b5629dcbf97a8bd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a50166d54bb934e676b5629dcbf97a8bd">DSP1N0GPIO112</a>: 1</td></tr>
<tr class="separator:a50166d54bb934e676b5629dcbf97a8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b05d0726486f86034e36d0df2c3986e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8b05d0726486f86034e36d0df2c3986e">DSP1N0GPIO113</a>: 1</td></tr>
<tr class="separator:a8b05d0726486f86034e36d0df2c3986e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc2858617ecaf3dd1af29f82845fe46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5cc2858617ecaf3dd1af29f82845fe46">DSP1N0GPIO114</a>: 1</td></tr>
<tr class="separator:a5cc2858617ecaf3dd1af29f82845fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66124fd9923adb948c255c0b4b2dfdbf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a66124fd9923adb948c255c0b4b2dfdbf">DSP1N0GPIO115</a>: 1</td></tr>
<tr class="separator:a66124fd9923adb948c255c0b4b2dfdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e07a8776e9d174963c7834a3f3165"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a061e07a8776e9d174963c7834a3f3165">DSP1N0GPIO116</a>: 1</td></tr>
<tr class="separator:a061e07a8776e9d174963c7834a3f3165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82c742d9a41ab2ab5193d4d5f611869"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af82c742d9a41ab2ab5193d4d5f611869">DSP1N0GPIO117</a>: 1</td></tr>
<tr class="separator:af82c742d9a41ab2ab5193d4d5f611869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d9fc9dab3f47fda1c271a4e3581e00"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a69d9fc9dab3f47fda1c271a4e3581e00">DSP1N0GPIO118</a>: 1</td></tr>
<tr class="separator:a69d9fc9dab3f47fda1c271a4e3581e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90dc54899dbd8bf7bfeaf3d41f7b6df7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a90dc54899dbd8bf7bfeaf3d41f7b6df7">DSP1N0GPIO119</a>: 1</td></tr>
<tr class="separator:a90dc54899dbd8bf7bfeaf3d41f7b6df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542914f9b60c660416a85e050e604193"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a542914f9b60c660416a85e050e604193">DSP1N0GPIO120</a>: 1</td></tr>
<tr class="separator:a542914f9b60c660416a85e050e604193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5151a773ba0f9367c939cc028d1853"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f5151a773ba0f9367c939cc028d1853">DSP1N0GPIO121</a>: 1</td></tr>
<tr class="separator:a0f5151a773ba0f9367c939cc028d1853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8447bd66258e1f3296acef48c2afc56b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8447bd66258e1f3296acef48c2afc56b">DSP1N0GPIO122</a>: 1</td></tr>
<tr class="separator:a8447bd66258e1f3296acef48c2afc56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e13e552660c98d0e9a7835f470f1746"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e13e552660c98d0e9a7835f470f1746">DSP1N0GPIO123</a>: 1</td></tr>
<tr class="separator:a2e13e552660c98d0e9a7835f470f1746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2774262149a3799638d8e65a4ab733d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2774262149a3799638d8e65a4ab733d4">DSP1N0GPIO124</a>: 1</td></tr>
<tr class="separator:a2774262149a3799638d8e65a4ab733d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c7401bae748f8f5307cf1e11fcb14c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af6c7401bae748f8f5307cf1e11fcb14c">DSP1N0GPIO125</a>: 1</td></tr>
<tr class="separator:af6c7401bae748f8f5307cf1e11fcb14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35afbae359a65a56b7de8b727f48165b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a35afbae359a65a56b7de8b727f48165b">DSP1N0GPIO126</a>: 1</td></tr>
<tr class="separator:a35afbae359a65a56b7de8b727f48165b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b917987c2efea1f28b5ef890a69773"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9b917987c2efea1f28b5ef890a69773">DSP1N0GPIO127</a>: 1</td></tr>
<tr class="separator:af9b917987c2efea1f28b5ef890a69773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78bec829d4f7f09de98eb90b9b2ff07"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad78bec829d4f7f09de98eb90b9b2ff07">DSP1N0INT3SET_b</a></td></tr>
<tr class="separator:ad78bec829d4f7f09de98eb90b9b2ff07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05919d8c3ed538da139143531a461fa3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a05919d8c3ed538da139143531a461fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4761be15e96b649c3598318cfebaf0d9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0f172572ec5dc51343c4db38c961763b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0f172572ec5dc51343c4db38c961763b">DSP1N1INT0EN</a></td></tr>
<tr class="separator:a0f172572ec5dc51343c4db38c961763b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ccfea42db28ef8472dc5b655f02da6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7f7f0a4d098e24feecc7386eee1fcbd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7f7f0a4d098e24feecc7386eee1fcbd0">DSP1N1GPIO0</a>: 1</td></tr>
<tr class="separator:a7f7f0a4d098e24feecc7386eee1fcbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607bd3c9154d938ce402d21a02bd75fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a607bd3c9154d938ce402d21a02bd75fd">DSP1N1GPIO1</a>: 1</td></tr>
<tr class="separator:a607bd3c9154d938ce402d21a02bd75fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7215759c3607aefeeab08bbd53cba3ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7215759c3607aefeeab08bbd53cba3ec">DSP1N1GPIO2</a>: 1</td></tr>
<tr class="separator:a7215759c3607aefeeab08bbd53cba3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038187aee11a8d7c6a3857f13bd21bb4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a038187aee11a8d7c6a3857f13bd21bb4">DSP1N1GPIO3</a>: 1</td></tr>
<tr class="separator:a038187aee11a8d7c6a3857f13bd21bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c4c08b655d84b4edf1b929c7673e58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a38c4c08b655d84b4edf1b929c7673e58">DSP1N1GPIO4</a>: 1</td></tr>
<tr class="separator:a38c4c08b655d84b4edf1b929c7673e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60944b279421a4bb7bc1485dc1491a64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60944b279421a4bb7bc1485dc1491a64">DSP1N1GPIO5</a>: 1</td></tr>
<tr class="separator:a60944b279421a4bb7bc1485dc1491a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207d0597344f61f00834b4ce6e15fc1f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a207d0597344f61f00834b4ce6e15fc1f">DSP1N1GPIO6</a>: 1</td></tr>
<tr class="separator:a207d0597344f61f00834b4ce6e15fc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69193d489abaa22a88794b6cf8629e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa69193d489abaa22a88794b6cf8629e0">DSP1N1GPIO7</a>: 1</td></tr>
<tr class="separator:aa69193d489abaa22a88794b6cf8629e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbbdcac75f5ec58e96c09b10d454a26"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4bbbdcac75f5ec58e96c09b10d454a26">DSP1N1GPIO8</a>: 1</td></tr>
<tr class="separator:a4bbbdcac75f5ec58e96c09b10d454a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8a34ae095150f30476d197045e7d86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0d8a34ae095150f30476d197045e7d86">DSP1N1GPIO9</a>: 1</td></tr>
<tr class="separator:a0d8a34ae095150f30476d197045e7d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897984079ca92ae7b5623cb91fc776e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a897984079ca92ae7b5623cb91fc776e6">DSP1N1GPIO10</a>: 1</td></tr>
<tr class="separator:a897984079ca92ae7b5623cb91fc776e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea8c43cd55053b7f8005fbff93692bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0ea8c43cd55053b7f8005fbff93692bb">DSP1N1GPIO11</a>: 1</td></tr>
<tr class="separator:a0ea8c43cd55053b7f8005fbff93692bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793f8dec38ad1fd0e83dc394c0a276dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a793f8dec38ad1fd0e83dc394c0a276dd">DSP1N1GPIO12</a>: 1</td></tr>
<tr class="separator:a793f8dec38ad1fd0e83dc394c0a276dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd3c773d70d3cc5ee24acc46d0279a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bd3c773d70d3cc5ee24acc46d0279a9">DSP1N1GPIO13</a>: 1</td></tr>
<tr class="separator:a7bd3c773d70d3cc5ee24acc46d0279a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb003e161fbe0e4672a10a36378b7810"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acb003e161fbe0e4672a10a36378b7810">DSP1N1GPIO14</a>: 1</td></tr>
<tr class="separator:acb003e161fbe0e4672a10a36378b7810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d2e65b75600dcf54875f6ef7b01b49"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa0d2e65b75600dcf54875f6ef7b01b49">DSP1N1GPIO15</a>: 1</td></tr>
<tr class="separator:aa0d2e65b75600dcf54875f6ef7b01b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcce93755f8fb69dba4cd3282a403143"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adcce93755f8fb69dba4cd3282a403143">DSP1N1GPIO16</a>: 1</td></tr>
<tr class="separator:adcce93755f8fb69dba4cd3282a403143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ac44969de7b0054afa3703102f9c52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20ac44969de7b0054afa3703102f9c52">DSP1N1GPIO17</a>: 1</td></tr>
<tr class="separator:a20ac44969de7b0054afa3703102f9c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6459d1073fa10e204cee6e763974485"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6459d1073fa10e204cee6e763974485">DSP1N1GPIO18</a>: 1</td></tr>
<tr class="separator:ae6459d1073fa10e204cee6e763974485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0391dde07f051f9794df9f2891ac6c35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0391dde07f051f9794df9f2891ac6c35">DSP1N1GPIO19</a>: 1</td></tr>
<tr class="separator:a0391dde07f051f9794df9f2891ac6c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60072ea77d86d6a9962ea70eb127684"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab60072ea77d86d6a9962ea70eb127684">DSP1N1GPIO20</a>: 1</td></tr>
<tr class="separator:ab60072ea77d86d6a9962ea70eb127684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f26ff3ee4aaf8b50259dd880d565de1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f26ff3ee4aaf8b50259dd880d565de1">DSP1N1GPIO21</a>: 1</td></tr>
<tr class="separator:a6f26ff3ee4aaf8b50259dd880d565de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ea0541de9f852e4f937334787d1d8f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05ea0541de9f852e4f937334787d1d8f">DSP1N1GPIO22</a>: 1</td></tr>
<tr class="separator:a05ea0541de9f852e4f937334787d1d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89a3aac71c48684e4189455889117d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae89a3aac71c48684e4189455889117d1">DSP1N1GPIO23</a>: 1</td></tr>
<tr class="separator:ae89a3aac71c48684e4189455889117d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e01d16d225b24e8dfe8fead1d896bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a34e01d16d225b24e8dfe8fead1d896bb">DSP1N1GPIO24</a>: 1</td></tr>
<tr class="separator:a34e01d16d225b24e8dfe8fead1d896bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d4b3d692596bbf304d91b87fc83832"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58d4b3d692596bbf304d91b87fc83832">DSP1N1GPIO25</a>: 1</td></tr>
<tr class="separator:a58d4b3d692596bbf304d91b87fc83832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e78b69fbb943a743b7b6c6323a1c552"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e78b69fbb943a743b7b6c6323a1c552">DSP1N1GPIO26</a>: 1</td></tr>
<tr class="separator:a8e78b69fbb943a743b7b6c6323a1c552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277ee4f7aa98b3e0b0df10302905afa1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a277ee4f7aa98b3e0b0df10302905afa1">DSP1N1GPIO27</a>: 1</td></tr>
<tr class="separator:a277ee4f7aa98b3e0b0df10302905afa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b2d97bdeba4f99ed2439d2c9d57f4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98b2d97bdeba4f99ed2439d2c9d57f4e">DSP1N1GPIO28</a>: 1</td></tr>
<tr class="separator:a98b2d97bdeba4f99ed2439d2c9d57f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5622a5fba60268b7bb80565219de5aa8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5622a5fba60268b7bb80565219de5aa8">DSP1N1GPIO29</a>: 1</td></tr>
<tr class="separator:a5622a5fba60268b7bb80565219de5aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a38d7cb6b05739fbd24fb35fc3f2d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60a38d7cb6b05739fbd24fb35fc3f2d3">DSP1N1GPIO30</a>: 1</td></tr>
<tr class="separator:a60a38d7cb6b05739fbd24fb35fc3f2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e53d9c9c7dd45c97fd78526dd062ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7e53d9c9c7dd45c97fd78526dd062ad">DSP1N1GPIO31</a>: 1</td></tr>
<tr class="separator:ae7e53d9c9c7dd45c97fd78526dd062ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ccfea42db28ef8472dc5b655f02da6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac3ccfea42db28ef8472dc5b655f02da6">DSP1N1INT0EN_b</a></td></tr>
<tr class="separator:ac3ccfea42db28ef8472dc5b655f02da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4761be15e96b649c3598318cfebaf0d9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4761be15e96b649c3598318cfebaf0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8773ef4aec17e2aafdb21ec3c959b978"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9d73f382951250329ea80553e8cd6310"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d73f382951250329ea80553e8cd6310">DSP1N1INT0STAT</a></td></tr>
<tr class="separator:a9d73f382951250329ea80553e8cd6310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928bdf7563fa610116f86d53cacadaa6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7f7f0a4d098e24feecc7386eee1fcbd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7f7f0a4d098e24feecc7386eee1fcbd0">DSP1N1GPIO0</a>: 1</td></tr>
<tr class="separator:a7f7f0a4d098e24feecc7386eee1fcbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607bd3c9154d938ce402d21a02bd75fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a607bd3c9154d938ce402d21a02bd75fd">DSP1N1GPIO1</a>: 1</td></tr>
<tr class="separator:a607bd3c9154d938ce402d21a02bd75fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7215759c3607aefeeab08bbd53cba3ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7215759c3607aefeeab08bbd53cba3ec">DSP1N1GPIO2</a>: 1</td></tr>
<tr class="separator:a7215759c3607aefeeab08bbd53cba3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038187aee11a8d7c6a3857f13bd21bb4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a038187aee11a8d7c6a3857f13bd21bb4">DSP1N1GPIO3</a>: 1</td></tr>
<tr class="separator:a038187aee11a8d7c6a3857f13bd21bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c4c08b655d84b4edf1b929c7673e58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a38c4c08b655d84b4edf1b929c7673e58">DSP1N1GPIO4</a>: 1</td></tr>
<tr class="separator:a38c4c08b655d84b4edf1b929c7673e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60944b279421a4bb7bc1485dc1491a64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60944b279421a4bb7bc1485dc1491a64">DSP1N1GPIO5</a>: 1</td></tr>
<tr class="separator:a60944b279421a4bb7bc1485dc1491a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207d0597344f61f00834b4ce6e15fc1f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a207d0597344f61f00834b4ce6e15fc1f">DSP1N1GPIO6</a>: 1</td></tr>
<tr class="separator:a207d0597344f61f00834b4ce6e15fc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69193d489abaa22a88794b6cf8629e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa69193d489abaa22a88794b6cf8629e0">DSP1N1GPIO7</a>: 1</td></tr>
<tr class="separator:aa69193d489abaa22a88794b6cf8629e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbbdcac75f5ec58e96c09b10d454a26"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4bbbdcac75f5ec58e96c09b10d454a26">DSP1N1GPIO8</a>: 1</td></tr>
<tr class="separator:a4bbbdcac75f5ec58e96c09b10d454a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8a34ae095150f30476d197045e7d86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0d8a34ae095150f30476d197045e7d86">DSP1N1GPIO9</a>: 1</td></tr>
<tr class="separator:a0d8a34ae095150f30476d197045e7d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897984079ca92ae7b5623cb91fc776e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a897984079ca92ae7b5623cb91fc776e6">DSP1N1GPIO10</a>: 1</td></tr>
<tr class="separator:a897984079ca92ae7b5623cb91fc776e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea8c43cd55053b7f8005fbff93692bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0ea8c43cd55053b7f8005fbff93692bb">DSP1N1GPIO11</a>: 1</td></tr>
<tr class="separator:a0ea8c43cd55053b7f8005fbff93692bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793f8dec38ad1fd0e83dc394c0a276dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a793f8dec38ad1fd0e83dc394c0a276dd">DSP1N1GPIO12</a>: 1</td></tr>
<tr class="separator:a793f8dec38ad1fd0e83dc394c0a276dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd3c773d70d3cc5ee24acc46d0279a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bd3c773d70d3cc5ee24acc46d0279a9">DSP1N1GPIO13</a>: 1</td></tr>
<tr class="separator:a7bd3c773d70d3cc5ee24acc46d0279a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb003e161fbe0e4672a10a36378b7810"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acb003e161fbe0e4672a10a36378b7810">DSP1N1GPIO14</a>: 1</td></tr>
<tr class="separator:acb003e161fbe0e4672a10a36378b7810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d2e65b75600dcf54875f6ef7b01b49"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa0d2e65b75600dcf54875f6ef7b01b49">DSP1N1GPIO15</a>: 1</td></tr>
<tr class="separator:aa0d2e65b75600dcf54875f6ef7b01b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcce93755f8fb69dba4cd3282a403143"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adcce93755f8fb69dba4cd3282a403143">DSP1N1GPIO16</a>: 1</td></tr>
<tr class="separator:adcce93755f8fb69dba4cd3282a403143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ac44969de7b0054afa3703102f9c52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20ac44969de7b0054afa3703102f9c52">DSP1N1GPIO17</a>: 1</td></tr>
<tr class="separator:a20ac44969de7b0054afa3703102f9c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6459d1073fa10e204cee6e763974485"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6459d1073fa10e204cee6e763974485">DSP1N1GPIO18</a>: 1</td></tr>
<tr class="separator:ae6459d1073fa10e204cee6e763974485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0391dde07f051f9794df9f2891ac6c35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0391dde07f051f9794df9f2891ac6c35">DSP1N1GPIO19</a>: 1</td></tr>
<tr class="separator:a0391dde07f051f9794df9f2891ac6c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60072ea77d86d6a9962ea70eb127684"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab60072ea77d86d6a9962ea70eb127684">DSP1N1GPIO20</a>: 1</td></tr>
<tr class="separator:ab60072ea77d86d6a9962ea70eb127684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f26ff3ee4aaf8b50259dd880d565de1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f26ff3ee4aaf8b50259dd880d565de1">DSP1N1GPIO21</a>: 1</td></tr>
<tr class="separator:a6f26ff3ee4aaf8b50259dd880d565de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ea0541de9f852e4f937334787d1d8f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05ea0541de9f852e4f937334787d1d8f">DSP1N1GPIO22</a>: 1</td></tr>
<tr class="separator:a05ea0541de9f852e4f937334787d1d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89a3aac71c48684e4189455889117d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae89a3aac71c48684e4189455889117d1">DSP1N1GPIO23</a>: 1</td></tr>
<tr class="separator:ae89a3aac71c48684e4189455889117d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e01d16d225b24e8dfe8fead1d896bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a34e01d16d225b24e8dfe8fead1d896bb">DSP1N1GPIO24</a>: 1</td></tr>
<tr class="separator:a34e01d16d225b24e8dfe8fead1d896bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d4b3d692596bbf304d91b87fc83832"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58d4b3d692596bbf304d91b87fc83832">DSP1N1GPIO25</a>: 1</td></tr>
<tr class="separator:a58d4b3d692596bbf304d91b87fc83832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e78b69fbb943a743b7b6c6323a1c552"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e78b69fbb943a743b7b6c6323a1c552">DSP1N1GPIO26</a>: 1</td></tr>
<tr class="separator:a8e78b69fbb943a743b7b6c6323a1c552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277ee4f7aa98b3e0b0df10302905afa1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a277ee4f7aa98b3e0b0df10302905afa1">DSP1N1GPIO27</a>: 1</td></tr>
<tr class="separator:a277ee4f7aa98b3e0b0df10302905afa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b2d97bdeba4f99ed2439d2c9d57f4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98b2d97bdeba4f99ed2439d2c9d57f4e">DSP1N1GPIO28</a>: 1</td></tr>
<tr class="separator:a98b2d97bdeba4f99ed2439d2c9d57f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5622a5fba60268b7bb80565219de5aa8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5622a5fba60268b7bb80565219de5aa8">DSP1N1GPIO29</a>: 1</td></tr>
<tr class="separator:a5622a5fba60268b7bb80565219de5aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a38d7cb6b05739fbd24fb35fc3f2d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60a38d7cb6b05739fbd24fb35fc3f2d3">DSP1N1GPIO30</a>: 1</td></tr>
<tr class="separator:a60a38d7cb6b05739fbd24fb35fc3f2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e53d9c9c7dd45c97fd78526dd062ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7e53d9c9c7dd45c97fd78526dd062ad">DSP1N1GPIO31</a>: 1</td></tr>
<tr class="separator:ae7e53d9c9c7dd45c97fd78526dd062ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928bdf7563fa610116f86d53cacadaa6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a928bdf7563fa610116f86d53cacadaa6">DSP1N1INT0STAT_b</a></td></tr>
<tr class="separator:a928bdf7563fa610116f86d53cacadaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8773ef4aec17e2aafdb21ec3c959b978"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8773ef4aec17e2aafdb21ec3c959b978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87efd74f6b4b13226dc8528822cfe668"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab4baba474e02bcb83812f26a68ea3c2d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4baba474e02bcb83812f26a68ea3c2d">DSP1N1INT0CLR</a></td></tr>
<tr class="separator:ab4baba474e02bcb83812f26a68ea3c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771c77c80e2aae6ab6f2bc00b8f84a6d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7f7f0a4d098e24feecc7386eee1fcbd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7f7f0a4d098e24feecc7386eee1fcbd0">DSP1N1GPIO0</a>: 1</td></tr>
<tr class="separator:a7f7f0a4d098e24feecc7386eee1fcbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607bd3c9154d938ce402d21a02bd75fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a607bd3c9154d938ce402d21a02bd75fd">DSP1N1GPIO1</a>: 1</td></tr>
<tr class="separator:a607bd3c9154d938ce402d21a02bd75fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7215759c3607aefeeab08bbd53cba3ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7215759c3607aefeeab08bbd53cba3ec">DSP1N1GPIO2</a>: 1</td></tr>
<tr class="separator:a7215759c3607aefeeab08bbd53cba3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038187aee11a8d7c6a3857f13bd21bb4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a038187aee11a8d7c6a3857f13bd21bb4">DSP1N1GPIO3</a>: 1</td></tr>
<tr class="separator:a038187aee11a8d7c6a3857f13bd21bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c4c08b655d84b4edf1b929c7673e58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a38c4c08b655d84b4edf1b929c7673e58">DSP1N1GPIO4</a>: 1</td></tr>
<tr class="separator:a38c4c08b655d84b4edf1b929c7673e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60944b279421a4bb7bc1485dc1491a64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60944b279421a4bb7bc1485dc1491a64">DSP1N1GPIO5</a>: 1</td></tr>
<tr class="separator:a60944b279421a4bb7bc1485dc1491a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207d0597344f61f00834b4ce6e15fc1f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a207d0597344f61f00834b4ce6e15fc1f">DSP1N1GPIO6</a>: 1</td></tr>
<tr class="separator:a207d0597344f61f00834b4ce6e15fc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69193d489abaa22a88794b6cf8629e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa69193d489abaa22a88794b6cf8629e0">DSP1N1GPIO7</a>: 1</td></tr>
<tr class="separator:aa69193d489abaa22a88794b6cf8629e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbbdcac75f5ec58e96c09b10d454a26"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4bbbdcac75f5ec58e96c09b10d454a26">DSP1N1GPIO8</a>: 1</td></tr>
<tr class="separator:a4bbbdcac75f5ec58e96c09b10d454a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8a34ae095150f30476d197045e7d86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0d8a34ae095150f30476d197045e7d86">DSP1N1GPIO9</a>: 1</td></tr>
<tr class="separator:a0d8a34ae095150f30476d197045e7d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897984079ca92ae7b5623cb91fc776e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a897984079ca92ae7b5623cb91fc776e6">DSP1N1GPIO10</a>: 1</td></tr>
<tr class="separator:a897984079ca92ae7b5623cb91fc776e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea8c43cd55053b7f8005fbff93692bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0ea8c43cd55053b7f8005fbff93692bb">DSP1N1GPIO11</a>: 1</td></tr>
<tr class="separator:a0ea8c43cd55053b7f8005fbff93692bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793f8dec38ad1fd0e83dc394c0a276dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a793f8dec38ad1fd0e83dc394c0a276dd">DSP1N1GPIO12</a>: 1</td></tr>
<tr class="separator:a793f8dec38ad1fd0e83dc394c0a276dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd3c773d70d3cc5ee24acc46d0279a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bd3c773d70d3cc5ee24acc46d0279a9">DSP1N1GPIO13</a>: 1</td></tr>
<tr class="separator:a7bd3c773d70d3cc5ee24acc46d0279a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb003e161fbe0e4672a10a36378b7810"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acb003e161fbe0e4672a10a36378b7810">DSP1N1GPIO14</a>: 1</td></tr>
<tr class="separator:acb003e161fbe0e4672a10a36378b7810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d2e65b75600dcf54875f6ef7b01b49"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa0d2e65b75600dcf54875f6ef7b01b49">DSP1N1GPIO15</a>: 1</td></tr>
<tr class="separator:aa0d2e65b75600dcf54875f6ef7b01b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcce93755f8fb69dba4cd3282a403143"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adcce93755f8fb69dba4cd3282a403143">DSP1N1GPIO16</a>: 1</td></tr>
<tr class="separator:adcce93755f8fb69dba4cd3282a403143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ac44969de7b0054afa3703102f9c52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20ac44969de7b0054afa3703102f9c52">DSP1N1GPIO17</a>: 1</td></tr>
<tr class="separator:a20ac44969de7b0054afa3703102f9c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6459d1073fa10e204cee6e763974485"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6459d1073fa10e204cee6e763974485">DSP1N1GPIO18</a>: 1</td></tr>
<tr class="separator:ae6459d1073fa10e204cee6e763974485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0391dde07f051f9794df9f2891ac6c35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0391dde07f051f9794df9f2891ac6c35">DSP1N1GPIO19</a>: 1</td></tr>
<tr class="separator:a0391dde07f051f9794df9f2891ac6c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60072ea77d86d6a9962ea70eb127684"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab60072ea77d86d6a9962ea70eb127684">DSP1N1GPIO20</a>: 1</td></tr>
<tr class="separator:ab60072ea77d86d6a9962ea70eb127684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f26ff3ee4aaf8b50259dd880d565de1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f26ff3ee4aaf8b50259dd880d565de1">DSP1N1GPIO21</a>: 1</td></tr>
<tr class="separator:a6f26ff3ee4aaf8b50259dd880d565de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ea0541de9f852e4f937334787d1d8f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05ea0541de9f852e4f937334787d1d8f">DSP1N1GPIO22</a>: 1</td></tr>
<tr class="separator:a05ea0541de9f852e4f937334787d1d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89a3aac71c48684e4189455889117d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae89a3aac71c48684e4189455889117d1">DSP1N1GPIO23</a>: 1</td></tr>
<tr class="separator:ae89a3aac71c48684e4189455889117d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e01d16d225b24e8dfe8fead1d896bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a34e01d16d225b24e8dfe8fead1d896bb">DSP1N1GPIO24</a>: 1</td></tr>
<tr class="separator:a34e01d16d225b24e8dfe8fead1d896bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d4b3d692596bbf304d91b87fc83832"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58d4b3d692596bbf304d91b87fc83832">DSP1N1GPIO25</a>: 1</td></tr>
<tr class="separator:a58d4b3d692596bbf304d91b87fc83832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e78b69fbb943a743b7b6c6323a1c552"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e78b69fbb943a743b7b6c6323a1c552">DSP1N1GPIO26</a>: 1</td></tr>
<tr class="separator:a8e78b69fbb943a743b7b6c6323a1c552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277ee4f7aa98b3e0b0df10302905afa1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a277ee4f7aa98b3e0b0df10302905afa1">DSP1N1GPIO27</a>: 1</td></tr>
<tr class="separator:a277ee4f7aa98b3e0b0df10302905afa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b2d97bdeba4f99ed2439d2c9d57f4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98b2d97bdeba4f99ed2439d2c9d57f4e">DSP1N1GPIO28</a>: 1</td></tr>
<tr class="separator:a98b2d97bdeba4f99ed2439d2c9d57f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5622a5fba60268b7bb80565219de5aa8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5622a5fba60268b7bb80565219de5aa8">DSP1N1GPIO29</a>: 1</td></tr>
<tr class="separator:a5622a5fba60268b7bb80565219de5aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a38d7cb6b05739fbd24fb35fc3f2d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60a38d7cb6b05739fbd24fb35fc3f2d3">DSP1N1GPIO30</a>: 1</td></tr>
<tr class="separator:a60a38d7cb6b05739fbd24fb35fc3f2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e53d9c9c7dd45c97fd78526dd062ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7e53d9c9c7dd45c97fd78526dd062ad">DSP1N1GPIO31</a>: 1</td></tr>
<tr class="separator:ae7e53d9c9c7dd45c97fd78526dd062ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771c77c80e2aae6ab6f2bc00b8f84a6d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a771c77c80e2aae6ab6f2bc00b8f84a6d">DSP1N1INT0CLR_b</a></td></tr>
<tr class="separator:a771c77c80e2aae6ab6f2bc00b8f84a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87efd74f6b4b13226dc8528822cfe668"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a87efd74f6b4b13226dc8528822cfe668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa624c71e85e547bda34fbac5bd684082"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa6cd68cc84d145e44adb7c34eae50a7a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6cd68cc84d145e44adb7c34eae50a7a">DSP1N1INT0SET</a></td></tr>
<tr class="separator:aa6cd68cc84d145e44adb7c34eae50a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f394ca500ec1a48b02e73019dd8bb35"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7f7f0a4d098e24feecc7386eee1fcbd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7f7f0a4d098e24feecc7386eee1fcbd0">DSP1N1GPIO0</a>: 1</td></tr>
<tr class="separator:a7f7f0a4d098e24feecc7386eee1fcbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607bd3c9154d938ce402d21a02bd75fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a607bd3c9154d938ce402d21a02bd75fd">DSP1N1GPIO1</a>: 1</td></tr>
<tr class="separator:a607bd3c9154d938ce402d21a02bd75fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7215759c3607aefeeab08bbd53cba3ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7215759c3607aefeeab08bbd53cba3ec">DSP1N1GPIO2</a>: 1</td></tr>
<tr class="separator:a7215759c3607aefeeab08bbd53cba3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038187aee11a8d7c6a3857f13bd21bb4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a038187aee11a8d7c6a3857f13bd21bb4">DSP1N1GPIO3</a>: 1</td></tr>
<tr class="separator:a038187aee11a8d7c6a3857f13bd21bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c4c08b655d84b4edf1b929c7673e58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a38c4c08b655d84b4edf1b929c7673e58">DSP1N1GPIO4</a>: 1</td></tr>
<tr class="separator:a38c4c08b655d84b4edf1b929c7673e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60944b279421a4bb7bc1485dc1491a64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60944b279421a4bb7bc1485dc1491a64">DSP1N1GPIO5</a>: 1</td></tr>
<tr class="separator:a60944b279421a4bb7bc1485dc1491a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207d0597344f61f00834b4ce6e15fc1f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a207d0597344f61f00834b4ce6e15fc1f">DSP1N1GPIO6</a>: 1</td></tr>
<tr class="separator:a207d0597344f61f00834b4ce6e15fc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69193d489abaa22a88794b6cf8629e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa69193d489abaa22a88794b6cf8629e0">DSP1N1GPIO7</a>: 1</td></tr>
<tr class="separator:aa69193d489abaa22a88794b6cf8629e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbbdcac75f5ec58e96c09b10d454a26"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4bbbdcac75f5ec58e96c09b10d454a26">DSP1N1GPIO8</a>: 1</td></tr>
<tr class="separator:a4bbbdcac75f5ec58e96c09b10d454a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8a34ae095150f30476d197045e7d86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0d8a34ae095150f30476d197045e7d86">DSP1N1GPIO9</a>: 1</td></tr>
<tr class="separator:a0d8a34ae095150f30476d197045e7d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897984079ca92ae7b5623cb91fc776e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a897984079ca92ae7b5623cb91fc776e6">DSP1N1GPIO10</a>: 1</td></tr>
<tr class="separator:a897984079ca92ae7b5623cb91fc776e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea8c43cd55053b7f8005fbff93692bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0ea8c43cd55053b7f8005fbff93692bb">DSP1N1GPIO11</a>: 1</td></tr>
<tr class="separator:a0ea8c43cd55053b7f8005fbff93692bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793f8dec38ad1fd0e83dc394c0a276dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a793f8dec38ad1fd0e83dc394c0a276dd">DSP1N1GPIO12</a>: 1</td></tr>
<tr class="separator:a793f8dec38ad1fd0e83dc394c0a276dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd3c773d70d3cc5ee24acc46d0279a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7bd3c773d70d3cc5ee24acc46d0279a9">DSP1N1GPIO13</a>: 1</td></tr>
<tr class="separator:a7bd3c773d70d3cc5ee24acc46d0279a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb003e161fbe0e4672a10a36378b7810"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acb003e161fbe0e4672a10a36378b7810">DSP1N1GPIO14</a>: 1</td></tr>
<tr class="separator:acb003e161fbe0e4672a10a36378b7810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d2e65b75600dcf54875f6ef7b01b49"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa0d2e65b75600dcf54875f6ef7b01b49">DSP1N1GPIO15</a>: 1</td></tr>
<tr class="separator:aa0d2e65b75600dcf54875f6ef7b01b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcce93755f8fb69dba4cd3282a403143"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#adcce93755f8fb69dba4cd3282a403143">DSP1N1GPIO16</a>: 1</td></tr>
<tr class="separator:adcce93755f8fb69dba4cd3282a403143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ac44969de7b0054afa3703102f9c52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a20ac44969de7b0054afa3703102f9c52">DSP1N1GPIO17</a>: 1</td></tr>
<tr class="separator:a20ac44969de7b0054afa3703102f9c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6459d1073fa10e204cee6e763974485"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6459d1073fa10e204cee6e763974485">DSP1N1GPIO18</a>: 1</td></tr>
<tr class="separator:ae6459d1073fa10e204cee6e763974485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0391dde07f051f9794df9f2891ac6c35"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0391dde07f051f9794df9f2891ac6c35">DSP1N1GPIO19</a>: 1</td></tr>
<tr class="separator:a0391dde07f051f9794df9f2891ac6c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60072ea77d86d6a9962ea70eb127684"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab60072ea77d86d6a9962ea70eb127684">DSP1N1GPIO20</a>: 1</td></tr>
<tr class="separator:ab60072ea77d86d6a9962ea70eb127684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f26ff3ee4aaf8b50259dd880d565de1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6f26ff3ee4aaf8b50259dd880d565de1">DSP1N1GPIO21</a>: 1</td></tr>
<tr class="separator:a6f26ff3ee4aaf8b50259dd880d565de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ea0541de9f852e4f937334787d1d8f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a05ea0541de9f852e4f937334787d1d8f">DSP1N1GPIO22</a>: 1</td></tr>
<tr class="separator:a05ea0541de9f852e4f937334787d1d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89a3aac71c48684e4189455889117d1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae89a3aac71c48684e4189455889117d1">DSP1N1GPIO23</a>: 1</td></tr>
<tr class="separator:ae89a3aac71c48684e4189455889117d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e01d16d225b24e8dfe8fead1d896bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a34e01d16d225b24e8dfe8fead1d896bb">DSP1N1GPIO24</a>: 1</td></tr>
<tr class="separator:a34e01d16d225b24e8dfe8fead1d896bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d4b3d692596bbf304d91b87fc83832"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58d4b3d692596bbf304d91b87fc83832">DSP1N1GPIO25</a>: 1</td></tr>
<tr class="separator:a58d4b3d692596bbf304d91b87fc83832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e78b69fbb943a743b7b6c6323a1c552"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8e78b69fbb943a743b7b6c6323a1c552">DSP1N1GPIO26</a>: 1</td></tr>
<tr class="separator:a8e78b69fbb943a743b7b6c6323a1c552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277ee4f7aa98b3e0b0df10302905afa1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a277ee4f7aa98b3e0b0df10302905afa1">DSP1N1GPIO27</a>: 1</td></tr>
<tr class="separator:a277ee4f7aa98b3e0b0df10302905afa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b2d97bdeba4f99ed2439d2c9d57f4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a98b2d97bdeba4f99ed2439d2c9d57f4e">DSP1N1GPIO28</a>: 1</td></tr>
<tr class="separator:a98b2d97bdeba4f99ed2439d2c9d57f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5622a5fba60268b7bb80565219de5aa8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5622a5fba60268b7bb80565219de5aa8">DSP1N1GPIO29</a>: 1</td></tr>
<tr class="separator:a5622a5fba60268b7bb80565219de5aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a38d7cb6b05739fbd24fb35fc3f2d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a60a38d7cb6b05739fbd24fb35fc3f2d3">DSP1N1GPIO30</a>: 1</td></tr>
<tr class="separator:a60a38d7cb6b05739fbd24fb35fc3f2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e53d9c9c7dd45c97fd78526dd062ad"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7e53d9c9c7dd45c97fd78526dd062ad">DSP1N1GPIO31</a>: 1</td></tr>
<tr class="separator:ae7e53d9c9c7dd45c97fd78526dd062ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f394ca500ec1a48b02e73019dd8bb35"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f394ca500ec1a48b02e73019dd8bb35">DSP1N1INT0SET_b</a></td></tr>
<tr class="separator:a1f394ca500ec1a48b02e73019dd8bb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa624c71e85e547bda34fbac5bd684082"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa624c71e85e547bda34fbac5bd684082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7898f298dff2f2284c3d0c8dc5e14d25"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a350e22fa2291351acd6b28643683d425"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a350e22fa2291351acd6b28643683d425">DSP1N1INT1EN</a></td></tr>
<tr class="separator:a350e22fa2291351acd6b28643683d425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeecb25c25bf16a29d8e5492c43e61b3d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae7d88bd1a22c602eaf74b22a05459626"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7d88bd1a22c602eaf74b22a05459626">DSP1N1GPIO32</a>: 1</td></tr>
<tr class="separator:ae7d88bd1a22c602eaf74b22a05459626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0e4e621917c8347a94504b8acf2b3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb0e4e621917c8347a94504b8acf2b3c">DSP1N1GPIO33</a>: 1</td></tr>
<tr class="separator:afb0e4e621917c8347a94504b8acf2b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708dd5dcda697bf44a1ce586c0c85aeb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a708dd5dcda697bf44a1ce586c0c85aeb">DSP1N1GPIO34</a>: 1</td></tr>
<tr class="separator:a708dd5dcda697bf44a1ce586c0c85aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1bc8003661e2f17eff6f3b8cc881e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac1bc8003661e2f17eff6f3b8cc881e0d">DSP1N1GPIO35</a>: 1</td></tr>
<tr class="separator:ac1bc8003661e2f17eff6f3b8cc881e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b123c1ffcae9417699176e8077f90bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4b123c1ffcae9417699176e8077f90bb">DSP1N1GPIO36</a>: 1</td></tr>
<tr class="separator:a4b123c1ffcae9417699176e8077f90bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877934d5bca63b9883a4b59996a5bde8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a877934d5bca63b9883a4b59996a5bde8">DSP1N1GPIO37</a>: 1</td></tr>
<tr class="separator:a877934d5bca63b9883a4b59996a5bde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2875a3b294f9a686e382a4bac4f8261"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2875a3b294f9a686e382a4bac4f8261">DSP1N1GPIO38</a>: 1</td></tr>
<tr class="separator:ae2875a3b294f9a686e382a4bac4f8261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88970b59b8dcfec2260e0e29e690a6bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88970b59b8dcfec2260e0e29e690a6bb">DSP1N1GPIO39</a>: 1</td></tr>
<tr class="separator:a88970b59b8dcfec2260e0e29e690a6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addeb4cc8c49db738de74ea0a3523a563"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addeb4cc8c49db738de74ea0a3523a563">DSP1N1GPIO40</a>: 1</td></tr>
<tr class="separator:addeb4cc8c49db738de74ea0a3523a563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad167e6835a336868dd9f5e960dc7ef23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad167e6835a336868dd9f5e960dc7ef23">DSP1N1GPIO41</a>: 1</td></tr>
<tr class="separator:ad167e6835a336868dd9f5e960dc7ef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aeb70a7f93215eec61d030a73372110"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0aeb70a7f93215eec61d030a73372110">DSP1N1GPIO42</a>: 1</td></tr>
<tr class="separator:a0aeb70a7f93215eec61d030a73372110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d95ba99658c33abed1e49f13c44628"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a92d95ba99658c33abed1e49f13c44628">DSP1N1GPIO43</a>: 1</td></tr>
<tr class="separator:a92d95ba99658c33abed1e49f13c44628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbf7a61e33447c3b8a35b1661caa055"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aecbf7a61e33447c3b8a35b1661caa055">DSP1N1GPIO44</a>: 1</td></tr>
<tr class="separator:aecbf7a61e33447c3b8a35b1661caa055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfab63931315cb0d60a2f9c7e691eb3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addfab63931315cb0d60a2f9c7e691eb3">DSP1N1GPIO45</a>: 1</td></tr>
<tr class="separator:addfab63931315cb0d60a2f9c7e691eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe63675f635e7a486c0f9484daab76f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aefe63675f635e7a486c0f9484daab76f">DSP1N1GPIO46</a>: 1</td></tr>
<tr class="separator:aefe63675f635e7a486c0f9484daab76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2208516d61df2500c6e53f313b08792c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2208516d61df2500c6e53f313b08792c">DSP1N1GPIO47</a>: 1</td></tr>
<tr class="separator:a2208516d61df2500c6e53f313b08792c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cb1fbf2e25a6ecc9a49cc6f891b82e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0cb1fbf2e25a6ecc9a49cc6f891b82e">DSP1N1GPIO48</a>: 1</td></tr>
<tr class="separator:af0cb1fbf2e25a6ecc9a49cc6f891b82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9badf34a011b80b7df65bed822291f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0b9badf34a011b80b7df65bed822291f">DSP1N1GPIO49</a>: 1</td></tr>
<tr class="separator:a0b9badf34a011b80b7df65bed822291f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6f10601b46dbc5508085bf949a45f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad6f10601b46dbc5508085bf949a45f9">DSP1N1GPIO50</a>: 1</td></tr>
<tr class="separator:aad6f10601b46dbc5508085bf949a45f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d50d4336d359df5ede9e405c0a7e59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6d50d4336d359df5ede9e405c0a7e59">DSP1N1GPIO51</a>: 1</td></tr>
<tr class="separator:ae6d50d4336d359df5ede9e405c0a7e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65af2da5ef7f88b537095662150b2ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad65af2da5ef7f88b537095662150b2ae">DSP1N1GPIO52</a>: 1</td></tr>
<tr class="separator:ad65af2da5ef7f88b537095662150b2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4040def2af73082fdcaff69484ed24ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4040def2af73082fdcaff69484ed24ff">DSP1N1GPIO53</a>: 1</td></tr>
<tr class="separator:a4040def2af73082fdcaff69484ed24ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c0580310183eb5c918d3e707da4138"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7c0580310183eb5c918d3e707da4138">DSP1N1GPIO54</a>: 1</td></tr>
<tr class="separator:ab7c0580310183eb5c918d3e707da4138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd6db6591201f27cf8037ff413b5fff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abdd6db6591201f27cf8037ff413b5fff">DSP1N1GPIO55</a>: 1</td></tr>
<tr class="separator:abdd6db6591201f27cf8037ff413b5fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9183d729049c05235d708f18482bb9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9183d729049c05235d708f18482bb9c">DSP1N1GPIO56</a>: 1</td></tr>
<tr class="separator:ae9183d729049c05235d708f18482bb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e021c2ad26dba64b22af845d7819b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58e021c2ad26dba64b22af845d7819b8">DSP1N1GPIO57</a>: 1</td></tr>
<tr class="separator:a58e021c2ad26dba64b22af845d7819b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a4122f5dd3bef96cfecc719ea77a6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8a4122f5dd3bef96cfecc719ea77a6f">DSP1N1GPIO58</a>: 1</td></tr>
<tr class="separator:ad8a4122f5dd3bef96cfecc719ea77a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8a177e799d758c7ca785e787d57a82"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e8a177e799d758c7ca785e787d57a82">DSP1N1GPIO59</a>: 1</td></tr>
<tr class="separator:a4e8a177e799d758c7ca785e787d57a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdcc626c3064ce0a31955ada7b053f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0fdcc626c3064ce0a31955ada7b053f3">DSP1N1GPIO60</a>: 1</td></tr>
<tr class="separator:a0fdcc626c3064ce0a31955ada7b053f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62014517f09d168753e6651213ff29aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62014517f09d168753e6651213ff29aa">DSP1N1GPIO61</a>: 1</td></tr>
<tr class="separator:a62014517f09d168753e6651213ff29aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1286d702966a8e8c10bff040915727"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acc1286d702966a8e8c10bff040915727">DSP1N1GPIO62</a>: 1</td></tr>
<tr class="separator:acc1286d702966a8e8c10bff040915727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b77298d2b9150d1e650174298530dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0b77298d2b9150d1e650174298530dd">DSP1N1GPIO63</a>: 1</td></tr>
<tr class="separator:ac0b77298d2b9150d1e650174298530dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeecb25c25bf16a29d8e5492c43e61b3d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aeecb25c25bf16a29d8e5492c43e61b3d">DSP1N1INT1EN_b</a></td></tr>
<tr class="separator:aeecb25c25bf16a29d8e5492c43e61b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7898f298dff2f2284c3d0c8dc5e14d25"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7898f298dff2f2284c3d0c8dc5e14d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71e48b04f44e0d9b00e45f7e2339777"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4883775f2af6bb0f416c64dc1d196f49"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4883775f2af6bb0f416c64dc1d196f49">DSP1N1INT1STAT</a></td></tr>
<tr class="separator:a4883775f2af6bb0f416c64dc1d196f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab390126678be5584213c67c932f14403"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae7d88bd1a22c602eaf74b22a05459626"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7d88bd1a22c602eaf74b22a05459626">DSP1N1GPIO32</a>: 1</td></tr>
<tr class="separator:ae7d88bd1a22c602eaf74b22a05459626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0e4e621917c8347a94504b8acf2b3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb0e4e621917c8347a94504b8acf2b3c">DSP1N1GPIO33</a>: 1</td></tr>
<tr class="separator:afb0e4e621917c8347a94504b8acf2b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708dd5dcda697bf44a1ce586c0c85aeb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a708dd5dcda697bf44a1ce586c0c85aeb">DSP1N1GPIO34</a>: 1</td></tr>
<tr class="separator:a708dd5dcda697bf44a1ce586c0c85aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1bc8003661e2f17eff6f3b8cc881e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac1bc8003661e2f17eff6f3b8cc881e0d">DSP1N1GPIO35</a>: 1</td></tr>
<tr class="separator:ac1bc8003661e2f17eff6f3b8cc881e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b123c1ffcae9417699176e8077f90bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4b123c1ffcae9417699176e8077f90bb">DSP1N1GPIO36</a>: 1</td></tr>
<tr class="separator:a4b123c1ffcae9417699176e8077f90bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877934d5bca63b9883a4b59996a5bde8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a877934d5bca63b9883a4b59996a5bde8">DSP1N1GPIO37</a>: 1</td></tr>
<tr class="separator:a877934d5bca63b9883a4b59996a5bde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2875a3b294f9a686e382a4bac4f8261"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2875a3b294f9a686e382a4bac4f8261">DSP1N1GPIO38</a>: 1</td></tr>
<tr class="separator:ae2875a3b294f9a686e382a4bac4f8261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88970b59b8dcfec2260e0e29e690a6bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88970b59b8dcfec2260e0e29e690a6bb">DSP1N1GPIO39</a>: 1</td></tr>
<tr class="separator:a88970b59b8dcfec2260e0e29e690a6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addeb4cc8c49db738de74ea0a3523a563"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addeb4cc8c49db738de74ea0a3523a563">DSP1N1GPIO40</a>: 1</td></tr>
<tr class="separator:addeb4cc8c49db738de74ea0a3523a563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad167e6835a336868dd9f5e960dc7ef23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad167e6835a336868dd9f5e960dc7ef23">DSP1N1GPIO41</a>: 1</td></tr>
<tr class="separator:ad167e6835a336868dd9f5e960dc7ef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aeb70a7f93215eec61d030a73372110"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0aeb70a7f93215eec61d030a73372110">DSP1N1GPIO42</a>: 1</td></tr>
<tr class="separator:a0aeb70a7f93215eec61d030a73372110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d95ba99658c33abed1e49f13c44628"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a92d95ba99658c33abed1e49f13c44628">DSP1N1GPIO43</a>: 1</td></tr>
<tr class="separator:a92d95ba99658c33abed1e49f13c44628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbf7a61e33447c3b8a35b1661caa055"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aecbf7a61e33447c3b8a35b1661caa055">DSP1N1GPIO44</a>: 1</td></tr>
<tr class="separator:aecbf7a61e33447c3b8a35b1661caa055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfab63931315cb0d60a2f9c7e691eb3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addfab63931315cb0d60a2f9c7e691eb3">DSP1N1GPIO45</a>: 1</td></tr>
<tr class="separator:addfab63931315cb0d60a2f9c7e691eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe63675f635e7a486c0f9484daab76f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aefe63675f635e7a486c0f9484daab76f">DSP1N1GPIO46</a>: 1</td></tr>
<tr class="separator:aefe63675f635e7a486c0f9484daab76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2208516d61df2500c6e53f313b08792c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2208516d61df2500c6e53f313b08792c">DSP1N1GPIO47</a>: 1</td></tr>
<tr class="separator:a2208516d61df2500c6e53f313b08792c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cb1fbf2e25a6ecc9a49cc6f891b82e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0cb1fbf2e25a6ecc9a49cc6f891b82e">DSP1N1GPIO48</a>: 1</td></tr>
<tr class="separator:af0cb1fbf2e25a6ecc9a49cc6f891b82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9badf34a011b80b7df65bed822291f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0b9badf34a011b80b7df65bed822291f">DSP1N1GPIO49</a>: 1</td></tr>
<tr class="separator:a0b9badf34a011b80b7df65bed822291f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6f10601b46dbc5508085bf949a45f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad6f10601b46dbc5508085bf949a45f9">DSP1N1GPIO50</a>: 1</td></tr>
<tr class="separator:aad6f10601b46dbc5508085bf949a45f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d50d4336d359df5ede9e405c0a7e59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6d50d4336d359df5ede9e405c0a7e59">DSP1N1GPIO51</a>: 1</td></tr>
<tr class="separator:ae6d50d4336d359df5ede9e405c0a7e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65af2da5ef7f88b537095662150b2ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad65af2da5ef7f88b537095662150b2ae">DSP1N1GPIO52</a>: 1</td></tr>
<tr class="separator:ad65af2da5ef7f88b537095662150b2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4040def2af73082fdcaff69484ed24ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4040def2af73082fdcaff69484ed24ff">DSP1N1GPIO53</a>: 1</td></tr>
<tr class="separator:a4040def2af73082fdcaff69484ed24ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c0580310183eb5c918d3e707da4138"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7c0580310183eb5c918d3e707da4138">DSP1N1GPIO54</a>: 1</td></tr>
<tr class="separator:ab7c0580310183eb5c918d3e707da4138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd6db6591201f27cf8037ff413b5fff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abdd6db6591201f27cf8037ff413b5fff">DSP1N1GPIO55</a>: 1</td></tr>
<tr class="separator:abdd6db6591201f27cf8037ff413b5fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9183d729049c05235d708f18482bb9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9183d729049c05235d708f18482bb9c">DSP1N1GPIO56</a>: 1</td></tr>
<tr class="separator:ae9183d729049c05235d708f18482bb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e021c2ad26dba64b22af845d7819b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58e021c2ad26dba64b22af845d7819b8">DSP1N1GPIO57</a>: 1</td></tr>
<tr class="separator:a58e021c2ad26dba64b22af845d7819b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a4122f5dd3bef96cfecc719ea77a6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8a4122f5dd3bef96cfecc719ea77a6f">DSP1N1GPIO58</a>: 1</td></tr>
<tr class="separator:ad8a4122f5dd3bef96cfecc719ea77a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8a177e799d758c7ca785e787d57a82"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e8a177e799d758c7ca785e787d57a82">DSP1N1GPIO59</a>: 1</td></tr>
<tr class="separator:a4e8a177e799d758c7ca785e787d57a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdcc626c3064ce0a31955ada7b053f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0fdcc626c3064ce0a31955ada7b053f3">DSP1N1GPIO60</a>: 1</td></tr>
<tr class="separator:a0fdcc626c3064ce0a31955ada7b053f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62014517f09d168753e6651213ff29aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62014517f09d168753e6651213ff29aa">DSP1N1GPIO61</a>: 1</td></tr>
<tr class="separator:a62014517f09d168753e6651213ff29aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1286d702966a8e8c10bff040915727"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acc1286d702966a8e8c10bff040915727">DSP1N1GPIO62</a>: 1</td></tr>
<tr class="separator:acc1286d702966a8e8c10bff040915727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b77298d2b9150d1e650174298530dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0b77298d2b9150d1e650174298530dd">DSP1N1GPIO63</a>: 1</td></tr>
<tr class="separator:ac0b77298d2b9150d1e650174298530dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab390126678be5584213c67c932f14403"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab390126678be5584213c67c932f14403">DSP1N1INT1STAT_b</a></td></tr>
<tr class="separator:ab390126678be5584213c67c932f14403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71e48b04f44e0d9b00e45f7e2339777"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab71e48b04f44e0d9b00e45f7e2339777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0207a33062e8cee3c288fe833743239f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5afb58c68b6920b5f378f6df52b66440"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5afb58c68b6920b5f378f6df52b66440">DSP1N1INT1CLR</a></td></tr>
<tr class="separator:a5afb58c68b6920b5f378f6df52b66440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16efe0cc8cf7f1e3afdba5accf77e5d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae7d88bd1a22c602eaf74b22a05459626"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7d88bd1a22c602eaf74b22a05459626">DSP1N1GPIO32</a>: 1</td></tr>
<tr class="separator:ae7d88bd1a22c602eaf74b22a05459626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0e4e621917c8347a94504b8acf2b3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb0e4e621917c8347a94504b8acf2b3c">DSP1N1GPIO33</a>: 1</td></tr>
<tr class="separator:afb0e4e621917c8347a94504b8acf2b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708dd5dcda697bf44a1ce586c0c85aeb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a708dd5dcda697bf44a1ce586c0c85aeb">DSP1N1GPIO34</a>: 1</td></tr>
<tr class="separator:a708dd5dcda697bf44a1ce586c0c85aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1bc8003661e2f17eff6f3b8cc881e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac1bc8003661e2f17eff6f3b8cc881e0d">DSP1N1GPIO35</a>: 1</td></tr>
<tr class="separator:ac1bc8003661e2f17eff6f3b8cc881e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b123c1ffcae9417699176e8077f90bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4b123c1ffcae9417699176e8077f90bb">DSP1N1GPIO36</a>: 1</td></tr>
<tr class="separator:a4b123c1ffcae9417699176e8077f90bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877934d5bca63b9883a4b59996a5bde8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a877934d5bca63b9883a4b59996a5bde8">DSP1N1GPIO37</a>: 1</td></tr>
<tr class="separator:a877934d5bca63b9883a4b59996a5bde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2875a3b294f9a686e382a4bac4f8261"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2875a3b294f9a686e382a4bac4f8261">DSP1N1GPIO38</a>: 1</td></tr>
<tr class="separator:ae2875a3b294f9a686e382a4bac4f8261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88970b59b8dcfec2260e0e29e690a6bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88970b59b8dcfec2260e0e29e690a6bb">DSP1N1GPIO39</a>: 1</td></tr>
<tr class="separator:a88970b59b8dcfec2260e0e29e690a6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addeb4cc8c49db738de74ea0a3523a563"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addeb4cc8c49db738de74ea0a3523a563">DSP1N1GPIO40</a>: 1</td></tr>
<tr class="separator:addeb4cc8c49db738de74ea0a3523a563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad167e6835a336868dd9f5e960dc7ef23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad167e6835a336868dd9f5e960dc7ef23">DSP1N1GPIO41</a>: 1</td></tr>
<tr class="separator:ad167e6835a336868dd9f5e960dc7ef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aeb70a7f93215eec61d030a73372110"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0aeb70a7f93215eec61d030a73372110">DSP1N1GPIO42</a>: 1</td></tr>
<tr class="separator:a0aeb70a7f93215eec61d030a73372110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d95ba99658c33abed1e49f13c44628"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a92d95ba99658c33abed1e49f13c44628">DSP1N1GPIO43</a>: 1</td></tr>
<tr class="separator:a92d95ba99658c33abed1e49f13c44628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbf7a61e33447c3b8a35b1661caa055"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aecbf7a61e33447c3b8a35b1661caa055">DSP1N1GPIO44</a>: 1</td></tr>
<tr class="separator:aecbf7a61e33447c3b8a35b1661caa055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfab63931315cb0d60a2f9c7e691eb3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addfab63931315cb0d60a2f9c7e691eb3">DSP1N1GPIO45</a>: 1</td></tr>
<tr class="separator:addfab63931315cb0d60a2f9c7e691eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe63675f635e7a486c0f9484daab76f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aefe63675f635e7a486c0f9484daab76f">DSP1N1GPIO46</a>: 1</td></tr>
<tr class="separator:aefe63675f635e7a486c0f9484daab76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2208516d61df2500c6e53f313b08792c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2208516d61df2500c6e53f313b08792c">DSP1N1GPIO47</a>: 1</td></tr>
<tr class="separator:a2208516d61df2500c6e53f313b08792c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cb1fbf2e25a6ecc9a49cc6f891b82e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0cb1fbf2e25a6ecc9a49cc6f891b82e">DSP1N1GPIO48</a>: 1</td></tr>
<tr class="separator:af0cb1fbf2e25a6ecc9a49cc6f891b82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9badf34a011b80b7df65bed822291f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0b9badf34a011b80b7df65bed822291f">DSP1N1GPIO49</a>: 1</td></tr>
<tr class="separator:a0b9badf34a011b80b7df65bed822291f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6f10601b46dbc5508085bf949a45f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad6f10601b46dbc5508085bf949a45f9">DSP1N1GPIO50</a>: 1</td></tr>
<tr class="separator:aad6f10601b46dbc5508085bf949a45f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d50d4336d359df5ede9e405c0a7e59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6d50d4336d359df5ede9e405c0a7e59">DSP1N1GPIO51</a>: 1</td></tr>
<tr class="separator:ae6d50d4336d359df5ede9e405c0a7e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65af2da5ef7f88b537095662150b2ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad65af2da5ef7f88b537095662150b2ae">DSP1N1GPIO52</a>: 1</td></tr>
<tr class="separator:ad65af2da5ef7f88b537095662150b2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4040def2af73082fdcaff69484ed24ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4040def2af73082fdcaff69484ed24ff">DSP1N1GPIO53</a>: 1</td></tr>
<tr class="separator:a4040def2af73082fdcaff69484ed24ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c0580310183eb5c918d3e707da4138"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7c0580310183eb5c918d3e707da4138">DSP1N1GPIO54</a>: 1</td></tr>
<tr class="separator:ab7c0580310183eb5c918d3e707da4138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd6db6591201f27cf8037ff413b5fff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abdd6db6591201f27cf8037ff413b5fff">DSP1N1GPIO55</a>: 1</td></tr>
<tr class="separator:abdd6db6591201f27cf8037ff413b5fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9183d729049c05235d708f18482bb9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9183d729049c05235d708f18482bb9c">DSP1N1GPIO56</a>: 1</td></tr>
<tr class="separator:ae9183d729049c05235d708f18482bb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e021c2ad26dba64b22af845d7819b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58e021c2ad26dba64b22af845d7819b8">DSP1N1GPIO57</a>: 1</td></tr>
<tr class="separator:a58e021c2ad26dba64b22af845d7819b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a4122f5dd3bef96cfecc719ea77a6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8a4122f5dd3bef96cfecc719ea77a6f">DSP1N1GPIO58</a>: 1</td></tr>
<tr class="separator:ad8a4122f5dd3bef96cfecc719ea77a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8a177e799d758c7ca785e787d57a82"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e8a177e799d758c7ca785e787d57a82">DSP1N1GPIO59</a>: 1</td></tr>
<tr class="separator:a4e8a177e799d758c7ca785e787d57a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdcc626c3064ce0a31955ada7b053f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0fdcc626c3064ce0a31955ada7b053f3">DSP1N1GPIO60</a>: 1</td></tr>
<tr class="separator:a0fdcc626c3064ce0a31955ada7b053f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62014517f09d168753e6651213ff29aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62014517f09d168753e6651213ff29aa">DSP1N1GPIO61</a>: 1</td></tr>
<tr class="separator:a62014517f09d168753e6651213ff29aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1286d702966a8e8c10bff040915727"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acc1286d702966a8e8c10bff040915727">DSP1N1GPIO62</a>: 1</td></tr>
<tr class="separator:acc1286d702966a8e8c10bff040915727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b77298d2b9150d1e650174298530dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0b77298d2b9150d1e650174298530dd">DSP1N1GPIO63</a>: 1</td></tr>
<tr class="separator:ac0b77298d2b9150d1e650174298530dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16efe0cc8cf7f1e3afdba5accf77e5d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae16efe0cc8cf7f1e3afdba5accf77e5d">DSP1N1INT1CLR_b</a></td></tr>
<tr class="separator:ae16efe0cc8cf7f1e3afdba5accf77e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0207a33062e8cee3c288fe833743239f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0207a33062e8cee3c288fe833743239f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025fee3bce797d3260a45261e3eb1988"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4e90776e68192fb434f3954b6af19829"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e90776e68192fb434f3954b6af19829">DSP1N1INT1SET</a></td></tr>
<tr class="separator:a4e90776e68192fb434f3954b6af19829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95a7b1addcc4bb40594b8596facedc5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae7d88bd1a22c602eaf74b22a05459626"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae7d88bd1a22c602eaf74b22a05459626">DSP1N1GPIO32</a>: 1</td></tr>
<tr class="separator:ae7d88bd1a22c602eaf74b22a05459626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0e4e621917c8347a94504b8acf2b3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#afb0e4e621917c8347a94504b8acf2b3c">DSP1N1GPIO33</a>: 1</td></tr>
<tr class="separator:afb0e4e621917c8347a94504b8acf2b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708dd5dcda697bf44a1ce586c0c85aeb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a708dd5dcda697bf44a1ce586c0c85aeb">DSP1N1GPIO34</a>: 1</td></tr>
<tr class="separator:a708dd5dcda697bf44a1ce586c0c85aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1bc8003661e2f17eff6f3b8cc881e0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac1bc8003661e2f17eff6f3b8cc881e0d">DSP1N1GPIO35</a>: 1</td></tr>
<tr class="separator:ac1bc8003661e2f17eff6f3b8cc881e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b123c1ffcae9417699176e8077f90bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4b123c1ffcae9417699176e8077f90bb">DSP1N1GPIO36</a>: 1</td></tr>
<tr class="separator:a4b123c1ffcae9417699176e8077f90bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877934d5bca63b9883a4b59996a5bde8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a877934d5bca63b9883a4b59996a5bde8">DSP1N1GPIO37</a>: 1</td></tr>
<tr class="separator:a877934d5bca63b9883a4b59996a5bde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2875a3b294f9a686e382a4bac4f8261"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae2875a3b294f9a686e382a4bac4f8261">DSP1N1GPIO38</a>: 1</td></tr>
<tr class="separator:ae2875a3b294f9a686e382a4bac4f8261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88970b59b8dcfec2260e0e29e690a6bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a88970b59b8dcfec2260e0e29e690a6bb">DSP1N1GPIO39</a>: 1</td></tr>
<tr class="separator:a88970b59b8dcfec2260e0e29e690a6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addeb4cc8c49db738de74ea0a3523a563"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addeb4cc8c49db738de74ea0a3523a563">DSP1N1GPIO40</a>: 1</td></tr>
<tr class="separator:addeb4cc8c49db738de74ea0a3523a563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad167e6835a336868dd9f5e960dc7ef23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad167e6835a336868dd9f5e960dc7ef23">DSP1N1GPIO41</a>: 1</td></tr>
<tr class="separator:ad167e6835a336868dd9f5e960dc7ef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aeb70a7f93215eec61d030a73372110"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0aeb70a7f93215eec61d030a73372110">DSP1N1GPIO42</a>: 1</td></tr>
<tr class="separator:a0aeb70a7f93215eec61d030a73372110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d95ba99658c33abed1e49f13c44628"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a92d95ba99658c33abed1e49f13c44628">DSP1N1GPIO43</a>: 1</td></tr>
<tr class="separator:a92d95ba99658c33abed1e49f13c44628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbf7a61e33447c3b8a35b1661caa055"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aecbf7a61e33447c3b8a35b1661caa055">DSP1N1GPIO44</a>: 1</td></tr>
<tr class="separator:aecbf7a61e33447c3b8a35b1661caa055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addfab63931315cb0d60a2f9c7e691eb3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#addfab63931315cb0d60a2f9c7e691eb3">DSP1N1GPIO45</a>: 1</td></tr>
<tr class="separator:addfab63931315cb0d60a2f9c7e691eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe63675f635e7a486c0f9484daab76f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aefe63675f635e7a486c0f9484daab76f">DSP1N1GPIO46</a>: 1</td></tr>
<tr class="separator:aefe63675f635e7a486c0f9484daab76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2208516d61df2500c6e53f313b08792c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2208516d61df2500c6e53f313b08792c">DSP1N1GPIO47</a>: 1</td></tr>
<tr class="separator:a2208516d61df2500c6e53f313b08792c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cb1fbf2e25a6ecc9a49cc6f891b82e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af0cb1fbf2e25a6ecc9a49cc6f891b82e">DSP1N1GPIO48</a>: 1</td></tr>
<tr class="separator:af0cb1fbf2e25a6ecc9a49cc6f891b82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9badf34a011b80b7df65bed822291f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0b9badf34a011b80b7df65bed822291f">DSP1N1GPIO49</a>: 1</td></tr>
<tr class="separator:a0b9badf34a011b80b7df65bed822291f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6f10601b46dbc5508085bf949a45f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad6f10601b46dbc5508085bf949a45f9">DSP1N1GPIO50</a>: 1</td></tr>
<tr class="separator:aad6f10601b46dbc5508085bf949a45f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d50d4336d359df5ede9e405c0a7e59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae6d50d4336d359df5ede9e405c0a7e59">DSP1N1GPIO51</a>: 1</td></tr>
<tr class="separator:ae6d50d4336d359df5ede9e405c0a7e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65af2da5ef7f88b537095662150b2ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad65af2da5ef7f88b537095662150b2ae">DSP1N1GPIO52</a>: 1</td></tr>
<tr class="separator:ad65af2da5ef7f88b537095662150b2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4040def2af73082fdcaff69484ed24ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4040def2af73082fdcaff69484ed24ff">DSP1N1GPIO53</a>: 1</td></tr>
<tr class="separator:a4040def2af73082fdcaff69484ed24ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c0580310183eb5c918d3e707da4138"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab7c0580310183eb5c918d3e707da4138">DSP1N1GPIO54</a>: 1</td></tr>
<tr class="separator:ab7c0580310183eb5c918d3e707da4138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd6db6591201f27cf8037ff413b5fff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#abdd6db6591201f27cf8037ff413b5fff">DSP1N1GPIO55</a>: 1</td></tr>
<tr class="separator:abdd6db6591201f27cf8037ff413b5fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9183d729049c05235d708f18482bb9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae9183d729049c05235d708f18482bb9c">DSP1N1GPIO56</a>: 1</td></tr>
<tr class="separator:ae9183d729049c05235d708f18482bb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e021c2ad26dba64b22af845d7819b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a58e021c2ad26dba64b22af845d7819b8">DSP1N1GPIO57</a>: 1</td></tr>
<tr class="separator:a58e021c2ad26dba64b22af845d7819b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a4122f5dd3bef96cfecc719ea77a6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad8a4122f5dd3bef96cfecc719ea77a6f">DSP1N1GPIO58</a>: 1</td></tr>
<tr class="separator:ad8a4122f5dd3bef96cfecc719ea77a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8a177e799d758c7ca785e787d57a82"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4e8a177e799d758c7ca785e787d57a82">DSP1N1GPIO59</a>: 1</td></tr>
<tr class="separator:a4e8a177e799d758c7ca785e787d57a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdcc626c3064ce0a31955ada7b053f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0fdcc626c3064ce0a31955ada7b053f3">DSP1N1GPIO60</a>: 1</td></tr>
<tr class="separator:a0fdcc626c3064ce0a31955ada7b053f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62014517f09d168753e6651213ff29aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62014517f09d168753e6651213ff29aa">DSP1N1GPIO61</a>: 1</td></tr>
<tr class="separator:a62014517f09d168753e6651213ff29aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1286d702966a8e8c10bff040915727"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acc1286d702966a8e8c10bff040915727">DSP1N1GPIO62</a>: 1</td></tr>
<tr class="separator:acc1286d702966a8e8c10bff040915727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b77298d2b9150d1e650174298530dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac0b77298d2b9150d1e650174298530dd">DSP1N1GPIO63</a>: 1</td></tr>
<tr class="separator:ac0b77298d2b9150d1e650174298530dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95a7b1addcc4bb40594b8596facedc5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad95a7b1addcc4bb40594b8596facedc5">DSP1N1INT1SET_b</a></td></tr>
<tr class="separator:ad95a7b1addcc4bb40594b8596facedc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025fee3bce797d3260a45261e3eb1988"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a025fee3bce797d3260a45261e3eb1988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b7f6a8673cb9e1503da1f04c4bdfc7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a75523a4d141e1908a52f7145dfba8ec2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a75523a4d141e1908a52f7145dfba8ec2">DSP1N1INT2EN</a></td></tr>
<tr class="separator:a75523a4d141e1908a52f7145dfba8ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1766b945eb1c73c3d8a9c4fdb7dc4d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a09b0b26bdbd65d034de768198098813a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09b0b26bdbd65d034de768198098813a">DSP1N1GPIO64</a>: 1</td></tr>
<tr class="separator:a09b0b26bdbd65d034de768198098813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3cd52424c97d749b3dcfb2be6cec0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd3cd52424c97d749b3dcfb2be6cec0b">DSP1N1GPIO65</a>: 1</td></tr>
<tr class="separator:acd3cd52424c97d749b3dcfb2be6cec0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a7aeaaa132463409ca7b91c87c580e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4a7aeaaa132463409ca7b91c87c580e">DSP1N1GPIO66</a>: 1</td></tr>
<tr class="separator:ab4a7aeaaa132463409ca7b91c87c580e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb0f713b49a899bf6c80b5df08b81b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4cb0f713b49a899bf6c80b5df08b81b3">DSP1N1GPIO67</a>: 1</td></tr>
<tr class="separator:a4cb0f713b49a899bf6c80b5df08b81b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ff7381032d637e8b1241af8e6f1884"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08ff7381032d637e8b1241af8e6f1884">DSP1N1GPIO68</a>: 1</td></tr>
<tr class="separator:a08ff7381032d637e8b1241af8e6f1884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aaabe1dccf1a9e4f0f76584277d557c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5aaabe1dccf1a9e4f0f76584277d557c">DSP1N1GPIO69</a>: 1</td></tr>
<tr class="separator:a5aaabe1dccf1a9e4f0f76584277d557c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8a5626a890aad87260a804bac73333"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b8a5626a890aad87260a804bac73333">DSP1N1GPIO70</a>: 1</td></tr>
<tr class="separator:a1b8a5626a890aad87260a804bac73333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1971f5f8851793704af62ba3a76e540d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1971f5f8851793704af62ba3a76e540d">DSP1N1GPIO71</a>: 1</td></tr>
<tr class="separator:a1971f5f8851793704af62ba3a76e540d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a601c6207796694418ca43078996fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac8a601c6207796694418ca43078996fe">DSP1N1GPIO72</a>: 1</td></tr>
<tr class="separator:ac8a601c6207796694418ca43078996fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9090ba4632c3cb024a4fbee03c32f290"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9090ba4632c3cb024a4fbee03c32f290">DSP1N1GPIO73</a>: 1</td></tr>
<tr class="separator:a9090ba4632c3cb024a4fbee03c32f290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a6a711e94050d9b8fc49cdffa81f7d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13a6a711e94050d9b8fc49cdffa81f7d">DSP1N1GPIO74</a>: 1</td></tr>
<tr class="separator:a13a6a711e94050d9b8fc49cdffa81f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928bfea3cd0cdec74bf16a5380e89635"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a928bfea3cd0cdec74bf16a5380e89635">DSP1N1GPIO75</a>: 1</td></tr>
<tr class="separator:a928bfea3cd0cdec74bf16a5380e89635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ee938313d144ec1fec98cc8613665c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9ee938313d144ec1fec98cc8613665c">DSP1N1GPIO76</a>: 1</td></tr>
<tr class="separator:af9ee938313d144ec1fec98cc8613665c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d5982d85801b77bad0a2746b714636"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a63d5982d85801b77bad0a2746b714636">DSP1N1GPIO77</a>: 1</td></tr>
<tr class="separator:a63d5982d85801b77bad0a2746b714636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c007b92e5fdb2593268b522eb22be9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a07c007b92e5fdb2593268b522eb22be9">DSP1N1GPIO78</a>: 1</td></tr>
<tr class="separator:a07c007b92e5fdb2593268b522eb22be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8eabc6f5eccce8343765c1c5068cd4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b8eabc6f5eccce8343765c1c5068cd4">DSP1N1GPIO79</a>: 1</td></tr>
<tr class="separator:a1b8eabc6f5eccce8343765c1c5068cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3d3ab64c545c2f12aadf6472ba8e94"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e3d3ab64c545c2f12aadf6472ba8e94">DSP1N1GPIO80</a>: 1</td></tr>
<tr class="separator:a2e3d3ab64c545c2f12aadf6472ba8e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d04951bffde395490869fb773235388"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d04951bffde395490869fb773235388">DSP1N1GPIO81</a>: 1</td></tr>
<tr class="separator:a3d04951bffde395490869fb773235388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5604d36921d0dc7a4fc658a86a20949c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5604d36921d0dc7a4fc658a86a20949c">DSP1N1GPIO82</a>: 1</td></tr>
<tr class="separator:a5604d36921d0dc7a4fc658a86a20949c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f38c4455c0f60efd6e0e912ea18c296"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f38c4455c0f60efd6e0e912ea18c296">DSP1N1GPIO83</a>: 1</td></tr>
<tr class="separator:a1f38c4455c0f60efd6e0e912ea18c296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa804dbe46bb4a39ed189bde256c9a1d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa804dbe46bb4a39ed189bde256c9a1d8">DSP1N1GPIO84</a>: 1</td></tr>
<tr class="separator:aa804dbe46bb4a39ed189bde256c9a1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b382d6d69980610bae34556b0728a6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26b382d6d69980610bae34556b0728a6">DSP1N1GPIO85</a>: 1</td></tr>
<tr class="separator:a26b382d6d69980610bae34556b0728a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698e01cfb257a67f8a5ff95cb5e6a0f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a698e01cfb257a67f8a5ff95cb5e6a0f4">DSP1N1GPIO86</a>: 1</td></tr>
<tr class="separator:a698e01cfb257a67f8a5ff95cb5e6a0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8192a4c674172102502de748212d5f70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8192a4c674172102502de748212d5f70">DSP1N1GPIO87</a>: 1</td></tr>
<tr class="separator:a8192a4c674172102502de748212d5f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1715f18d330c44a838282bf2907c615f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1715f18d330c44a838282bf2907c615f">DSP1N1GPIO88</a>: 1</td></tr>
<tr class="separator:a1715f18d330c44a838282bf2907c615f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d03f95f7608c3694d9463aa49319058"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1d03f95f7608c3694d9463aa49319058">DSP1N1GPIO89</a>: 1</td></tr>
<tr class="separator:a1d03f95f7608c3694d9463aa49319058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30aab3a19ef1abc020b8eebeb8b6818"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad30aab3a19ef1abc020b8eebeb8b6818">DSP1N1GPIO90</a>: 1</td></tr>
<tr class="separator:ad30aab3a19ef1abc020b8eebeb8b6818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababe3236ca43b7cffbcc9a065abb2f76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ababe3236ca43b7cffbcc9a065abb2f76">DSP1N1GPIO91</a>: 1</td></tr>
<tr class="separator:ababe3236ca43b7cffbcc9a065abb2f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaffd4f7fc2a4fdc0f9617a67795494f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaaffd4f7fc2a4fdc0f9617a67795494f">DSP1N1GPIO92</a>: 1</td></tr>
<tr class="separator:aaaffd4f7fc2a4fdc0f9617a67795494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f1b75c423ee3ac6e3fb0f05f422721"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4f1b75c423ee3ac6e3fb0f05f422721">DSP1N1GPIO93</a>: 1</td></tr>
<tr class="separator:aa4f1b75c423ee3ac6e3fb0f05f422721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91dbb0b7dd04b99bd1cb2655331dff90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a91dbb0b7dd04b99bd1cb2655331dff90">DSP1N1GPIO94</a>: 1</td></tr>
<tr class="separator:a91dbb0b7dd04b99bd1cb2655331dff90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7030d4f0950c3677fcdcdab27d3b6216"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7030d4f0950c3677fcdcdab27d3b6216">DSP1N1GPIO95</a>: 1</td></tr>
<tr class="separator:a7030d4f0950c3677fcdcdab27d3b6216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1766b945eb1c73c3d8a9c4fdb7dc4d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6c1766b945eb1c73c3d8a9c4fdb7dc4d">DSP1N1INT2EN_b</a></td></tr>
<tr class="separator:a6c1766b945eb1c73c3d8a9c4fdb7dc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b7f6a8673cb9e1503da1f04c4bdfc7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab5b7f6a8673cb9e1503da1f04c4bdfc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d2b7d75a8bdf554e34c0a11188ff45"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac75bc7ddfa739c99a727f55756376ba6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac75bc7ddfa739c99a727f55756376ba6">DSP1N1INT2STAT</a></td></tr>
<tr class="separator:ac75bc7ddfa739c99a727f55756376ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f489dacba3efd40fa0c3c83cc19f864"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a09b0b26bdbd65d034de768198098813a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09b0b26bdbd65d034de768198098813a">DSP1N1GPIO64</a>: 1</td></tr>
<tr class="separator:a09b0b26bdbd65d034de768198098813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3cd52424c97d749b3dcfb2be6cec0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd3cd52424c97d749b3dcfb2be6cec0b">DSP1N1GPIO65</a>: 1</td></tr>
<tr class="separator:acd3cd52424c97d749b3dcfb2be6cec0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a7aeaaa132463409ca7b91c87c580e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4a7aeaaa132463409ca7b91c87c580e">DSP1N1GPIO66</a>: 1</td></tr>
<tr class="separator:ab4a7aeaaa132463409ca7b91c87c580e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb0f713b49a899bf6c80b5df08b81b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4cb0f713b49a899bf6c80b5df08b81b3">DSP1N1GPIO67</a>: 1</td></tr>
<tr class="separator:a4cb0f713b49a899bf6c80b5df08b81b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ff7381032d637e8b1241af8e6f1884"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08ff7381032d637e8b1241af8e6f1884">DSP1N1GPIO68</a>: 1</td></tr>
<tr class="separator:a08ff7381032d637e8b1241af8e6f1884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aaabe1dccf1a9e4f0f76584277d557c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5aaabe1dccf1a9e4f0f76584277d557c">DSP1N1GPIO69</a>: 1</td></tr>
<tr class="separator:a5aaabe1dccf1a9e4f0f76584277d557c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8a5626a890aad87260a804bac73333"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b8a5626a890aad87260a804bac73333">DSP1N1GPIO70</a>: 1</td></tr>
<tr class="separator:a1b8a5626a890aad87260a804bac73333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1971f5f8851793704af62ba3a76e540d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1971f5f8851793704af62ba3a76e540d">DSP1N1GPIO71</a>: 1</td></tr>
<tr class="separator:a1971f5f8851793704af62ba3a76e540d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a601c6207796694418ca43078996fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac8a601c6207796694418ca43078996fe">DSP1N1GPIO72</a>: 1</td></tr>
<tr class="separator:ac8a601c6207796694418ca43078996fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9090ba4632c3cb024a4fbee03c32f290"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9090ba4632c3cb024a4fbee03c32f290">DSP1N1GPIO73</a>: 1</td></tr>
<tr class="separator:a9090ba4632c3cb024a4fbee03c32f290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a6a711e94050d9b8fc49cdffa81f7d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13a6a711e94050d9b8fc49cdffa81f7d">DSP1N1GPIO74</a>: 1</td></tr>
<tr class="separator:a13a6a711e94050d9b8fc49cdffa81f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928bfea3cd0cdec74bf16a5380e89635"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a928bfea3cd0cdec74bf16a5380e89635">DSP1N1GPIO75</a>: 1</td></tr>
<tr class="separator:a928bfea3cd0cdec74bf16a5380e89635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ee938313d144ec1fec98cc8613665c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9ee938313d144ec1fec98cc8613665c">DSP1N1GPIO76</a>: 1</td></tr>
<tr class="separator:af9ee938313d144ec1fec98cc8613665c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d5982d85801b77bad0a2746b714636"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a63d5982d85801b77bad0a2746b714636">DSP1N1GPIO77</a>: 1</td></tr>
<tr class="separator:a63d5982d85801b77bad0a2746b714636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c007b92e5fdb2593268b522eb22be9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a07c007b92e5fdb2593268b522eb22be9">DSP1N1GPIO78</a>: 1</td></tr>
<tr class="separator:a07c007b92e5fdb2593268b522eb22be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8eabc6f5eccce8343765c1c5068cd4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b8eabc6f5eccce8343765c1c5068cd4">DSP1N1GPIO79</a>: 1</td></tr>
<tr class="separator:a1b8eabc6f5eccce8343765c1c5068cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3d3ab64c545c2f12aadf6472ba8e94"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e3d3ab64c545c2f12aadf6472ba8e94">DSP1N1GPIO80</a>: 1</td></tr>
<tr class="separator:a2e3d3ab64c545c2f12aadf6472ba8e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d04951bffde395490869fb773235388"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d04951bffde395490869fb773235388">DSP1N1GPIO81</a>: 1</td></tr>
<tr class="separator:a3d04951bffde395490869fb773235388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5604d36921d0dc7a4fc658a86a20949c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5604d36921d0dc7a4fc658a86a20949c">DSP1N1GPIO82</a>: 1</td></tr>
<tr class="separator:a5604d36921d0dc7a4fc658a86a20949c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f38c4455c0f60efd6e0e912ea18c296"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f38c4455c0f60efd6e0e912ea18c296">DSP1N1GPIO83</a>: 1</td></tr>
<tr class="separator:a1f38c4455c0f60efd6e0e912ea18c296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa804dbe46bb4a39ed189bde256c9a1d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa804dbe46bb4a39ed189bde256c9a1d8">DSP1N1GPIO84</a>: 1</td></tr>
<tr class="separator:aa804dbe46bb4a39ed189bde256c9a1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b382d6d69980610bae34556b0728a6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26b382d6d69980610bae34556b0728a6">DSP1N1GPIO85</a>: 1</td></tr>
<tr class="separator:a26b382d6d69980610bae34556b0728a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698e01cfb257a67f8a5ff95cb5e6a0f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a698e01cfb257a67f8a5ff95cb5e6a0f4">DSP1N1GPIO86</a>: 1</td></tr>
<tr class="separator:a698e01cfb257a67f8a5ff95cb5e6a0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8192a4c674172102502de748212d5f70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8192a4c674172102502de748212d5f70">DSP1N1GPIO87</a>: 1</td></tr>
<tr class="separator:a8192a4c674172102502de748212d5f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1715f18d330c44a838282bf2907c615f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1715f18d330c44a838282bf2907c615f">DSP1N1GPIO88</a>: 1</td></tr>
<tr class="separator:a1715f18d330c44a838282bf2907c615f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d03f95f7608c3694d9463aa49319058"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1d03f95f7608c3694d9463aa49319058">DSP1N1GPIO89</a>: 1</td></tr>
<tr class="separator:a1d03f95f7608c3694d9463aa49319058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30aab3a19ef1abc020b8eebeb8b6818"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad30aab3a19ef1abc020b8eebeb8b6818">DSP1N1GPIO90</a>: 1</td></tr>
<tr class="separator:ad30aab3a19ef1abc020b8eebeb8b6818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababe3236ca43b7cffbcc9a065abb2f76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ababe3236ca43b7cffbcc9a065abb2f76">DSP1N1GPIO91</a>: 1</td></tr>
<tr class="separator:ababe3236ca43b7cffbcc9a065abb2f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaffd4f7fc2a4fdc0f9617a67795494f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaaffd4f7fc2a4fdc0f9617a67795494f">DSP1N1GPIO92</a>: 1</td></tr>
<tr class="separator:aaaffd4f7fc2a4fdc0f9617a67795494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f1b75c423ee3ac6e3fb0f05f422721"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4f1b75c423ee3ac6e3fb0f05f422721">DSP1N1GPIO93</a>: 1</td></tr>
<tr class="separator:aa4f1b75c423ee3ac6e3fb0f05f422721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91dbb0b7dd04b99bd1cb2655331dff90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a91dbb0b7dd04b99bd1cb2655331dff90">DSP1N1GPIO94</a>: 1</td></tr>
<tr class="separator:a91dbb0b7dd04b99bd1cb2655331dff90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7030d4f0950c3677fcdcdab27d3b6216"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7030d4f0950c3677fcdcdab27d3b6216">DSP1N1GPIO95</a>: 1</td></tr>
<tr class="separator:a7030d4f0950c3677fcdcdab27d3b6216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f489dacba3efd40fa0c3c83cc19f864"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3f489dacba3efd40fa0c3c83cc19f864">DSP1N1INT2STAT_b</a></td></tr>
<tr class="separator:a3f489dacba3efd40fa0c3c83cc19f864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d2b7d75a8bdf554e34c0a11188ff45"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a70d2b7d75a8bdf554e34c0a11188ff45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f101e920de1a84c702d2ac0715a6d3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a507ecc6a6cd1aaee668e5c82b51154ab"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a507ecc6a6cd1aaee668e5c82b51154ab">DSP1N1INT2CLR</a></td></tr>
<tr class="separator:a507ecc6a6cd1aaee668e5c82b51154ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bb558807f25302b4d43ea10ba501d5a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a09b0b26bdbd65d034de768198098813a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09b0b26bdbd65d034de768198098813a">DSP1N1GPIO64</a>: 1</td></tr>
<tr class="separator:a09b0b26bdbd65d034de768198098813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3cd52424c97d749b3dcfb2be6cec0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd3cd52424c97d749b3dcfb2be6cec0b">DSP1N1GPIO65</a>: 1</td></tr>
<tr class="separator:acd3cd52424c97d749b3dcfb2be6cec0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a7aeaaa132463409ca7b91c87c580e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4a7aeaaa132463409ca7b91c87c580e">DSP1N1GPIO66</a>: 1</td></tr>
<tr class="separator:ab4a7aeaaa132463409ca7b91c87c580e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb0f713b49a899bf6c80b5df08b81b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4cb0f713b49a899bf6c80b5df08b81b3">DSP1N1GPIO67</a>: 1</td></tr>
<tr class="separator:a4cb0f713b49a899bf6c80b5df08b81b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ff7381032d637e8b1241af8e6f1884"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08ff7381032d637e8b1241af8e6f1884">DSP1N1GPIO68</a>: 1</td></tr>
<tr class="separator:a08ff7381032d637e8b1241af8e6f1884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aaabe1dccf1a9e4f0f76584277d557c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5aaabe1dccf1a9e4f0f76584277d557c">DSP1N1GPIO69</a>: 1</td></tr>
<tr class="separator:a5aaabe1dccf1a9e4f0f76584277d557c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8a5626a890aad87260a804bac73333"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b8a5626a890aad87260a804bac73333">DSP1N1GPIO70</a>: 1</td></tr>
<tr class="separator:a1b8a5626a890aad87260a804bac73333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1971f5f8851793704af62ba3a76e540d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1971f5f8851793704af62ba3a76e540d">DSP1N1GPIO71</a>: 1</td></tr>
<tr class="separator:a1971f5f8851793704af62ba3a76e540d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a601c6207796694418ca43078996fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac8a601c6207796694418ca43078996fe">DSP1N1GPIO72</a>: 1</td></tr>
<tr class="separator:ac8a601c6207796694418ca43078996fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9090ba4632c3cb024a4fbee03c32f290"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9090ba4632c3cb024a4fbee03c32f290">DSP1N1GPIO73</a>: 1</td></tr>
<tr class="separator:a9090ba4632c3cb024a4fbee03c32f290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a6a711e94050d9b8fc49cdffa81f7d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13a6a711e94050d9b8fc49cdffa81f7d">DSP1N1GPIO74</a>: 1</td></tr>
<tr class="separator:a13a6a711e94050d9b8fc49cdffa81f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928bfea3cd0cdec74bf16a5380e89635"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a928bfea3cd0cdec74bf16a5380e89635">DSP1N1GPIO75</a>: 1</td></tr>
<tr class="separator:a928bfea3cd0cdec74bf16a5380e89635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ee938313d144ec1fec98cc8613665c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9ee938313d144ec1fec98cc8613665c">DSP1N1GPIO76</a>: 1</td></tr>
<tr class="separator:af9ee938313d144ec1fec98cc8613665c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d5982d85801b77bad0a2746b714636"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a63d5982d85801b77bad0a2746b714636">DSP1N1GPIO77</a>: 1</td></tr>
<tr class="separator:a63d5982d85801b77bad0a2746b714636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c007b92e5fdb2593268b522eb22be9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a07c007b92e5fdb2593268b522eb22be9">DSP1N1GPIO78</a>: 1</td></tr>
<tr class="separator:a07c007b92e5fdb2593268b522eb22be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8eabc6f5eccce8343765c1c5068cd4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b8eabc6f5eccce8343765c1c5068cd4">DSP1N1GPIO79</a>: 1</td></tr>
<tr class="separator:a1b8eabc6f5eccce8343765c1c5068cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3d3ab64c545c2f12aadf6472ba8e94"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e3d3ab64c545c2f12aadf6472ba8e94">DSP1N1GPIO80</a>: 1</td></tr>
<tr class="separator:a2e3d3ab64c545c2f12aadf6472ba8e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d04951bffde395490869fb773235388"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d04951bffde395490869fb773235388">DSP1N1GPIO81</a>: 1</td></tr>
<tr class="separator:a3d04951bffde395490869fb773235388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5604d36921d0dc7a4fc658a86a20949c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5604d36921d0dc7a4fc658a86a20949c">DSP1N1GPIO82</a>: 1</td></tr>
<tr class="separator:a5604d36921d0dc7a4fc658a86a20949c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f38c4455c0f60efd6e0e912ea18c296"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f38c4455c0f60efd6e0e912ea18c296">DSP1N1GPIO83</a>: 1</td></tr>
<tr class="separator:a1f38c4455c0f60efd6e0e912ea18c296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa804dbe46bb4a39ed189bde256c9a1d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa804dbe46bb4a39ed189bde256c9a1d8">DSP1N1GPIO84</a>: 1</td></tr>
<tr class="separator:aa804dbe46bb4a39ed189bde256c9a1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b382d6d69980610bae34556b0728a6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26b382d6d69980610bae34556b0728a6">DSP1N1GPIO85</a>: 1</td></tr>
<tr class="separator:a26b382d6d69980610bae34556b0728a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698e01cfb257a67f8a5ff95cb5e6a0f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a698e01cfb257a67f8a5ff95cb5e6a0f4">DSP1N1GPIO86</a>: 1</td></tr>
<tr class="separator:a698e01cfb257a67f8a5ff95cb5e6a0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8192a4c674172102502de748212d5f70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8192a4c674172102502de748212d5f70">DSP1N1GPIO87</a>: 1</td></tr>
<tr class="separator:a8192a4c674172102502de748212d5f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1715f18d330c44a838282bf2907c615f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1715f18d330c44a838282bf2907c615f">DSP1N1GPIO88</a>: 1</td></tr>
<tr class="separator:a1715f18d330c44a838282bf2907c615f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d03f95f7608c3694d9463aa49319058"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1d03f95f7608c3694d9463aa49319058">DSP1N1GPIO89</a>: 1</td></tr>
<tr class="separator:a1d03f95f7608c3694d9463aa49319058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30aab3a19ef1abc020b8eebeb8b6818"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad30aab3a19ef1abc020b8eebeb8b6818">DSP1N1GPIO90</a>: 1</td></tr>
<tr class="separator:ad30aab3a19ef1abc020b8eebeb8b6818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababe3236ca43b7cffbcc9a065abb2f76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ababe3236ca43b7cffbcc9a065abb2f76">DSP1N1GPIO91</a>: 1</td></tr>
<tr class="separator:ababe3236ca43b7cffbcc9a065abb2f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaffd4f7fc2a4fdc0f9617a67795494f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaaffd4f7fc2a4fdc0f9617a67795494f">DSP1N1GPIO92</a>: 1</td></tr>
<tr class="separator:aaaffd4f7fc2a4fdc0f9617a67795494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f1b75c423ee3ac6e3fb0f05f422721"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4f1b75c423ee3ac6e3fb0f05f422721">DSP1N1GPIO93</a>: 1</td></tr>
<tr class="separator:aa4f1b75c423ee3ac6e3fb0f05f422721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91dbb0b7dd04b99bd1cb2655331dff90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a91dbb0b7dd04b99bd1cb2655331dff90">DSP1N1GPIO94</a>: 1</td></tr>
<tr class="separator:a91dbb0b7dd04b99bd1cb2655331dff90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7030d4f0950c3677fcdcdab27d3b6216"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7030d4f0950c3677fcdcdab27d3b6216">DSP1N1GPIO95</a>: 1</td></tr>
<tr class="separator:a7030d4f0950c3677fcdcdab27d3b6216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bb558807f25302b4d43ea10ba501d5a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5bb558807f25302b4d43ea10ba501d5a">DSP1N1INT2CLR_b</a></td></tr>
<tr class="separator:a5bb558807f25302b4d43ea10ba501d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f101e920de1a84c702d2ac0715a6d3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a99f101e920de1a84c702d2ac0715a6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3754c22e7f2b3a167096a0d6ee10c77f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac55168bdd379c4021a86a5d775d304b8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac55168bdd379c4021a86a5d775d304b8">DSP1N1INT2SET</a></td></tr>
<tr class="separator:ac55168bdd379c4021a86a5d775d304b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4823081c7dec1508fd49e21f7ad14ff8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a09b0b26bdbd65d034de768198098813a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a09b0b26bdbd65d034de768198098813a">DSP1N1GPIO64</a>: 1</td></tr>
<tr class="separator:a09b0b26bdbd65d034de768198098813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3cd52424c97d749b3dcfb2be6cec0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#acd3cd52424c97d749b3dcfb2be6cec0b">DSP1N1GPIO65</a>: 1</td></tr>
<tr class="separator:acd3cd52424c97d749b3dcfb2be6cec0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a7aeaaa132463409ca7b91c87c580e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab4a7aeaaa132463409ca7b91c87c580e">DSP1N1GPIO66</a>: 1</td></tr>
<tr class="separator:ab4a7aeaaa132463409ca7b91c87c580e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb0f713b49a899bf6c80b5df08b81b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4cb0f713b49a899bf6c80b5df08b81b3">DSP1N1GPIO67</a>: 1</td></tr>
<tr class="separator:a4cb0f713b49a899bf6c80b5df08b81b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ff7381032d637e8b1241af8e6f1884"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a08ff7381032d637e8b1241af8e6f1884">DSP1N1GPIO68</a>: 1</td></tr>
<tr class="separator:a08ff7381032d637e8b1241af8e6f1884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aaabe1dccf1a9e4f0f76584277d557c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5aaabe1dccf1a9e4f0f76584277d557c">DSP1N1GPIO69</a>: 1</td></tr>
<tr class="separator:a5aaabe1dccf1a9e4f0f76584277d557c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8a5626a890aad87260a804bac73333"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b8a5626a890aad87260a804bac73333">DSP1N1GPIO70</a>: 1</td></tr>
<tr class="separator:a1b8a5626a890aad87260a804bac73333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1971f5f8851793704af62ba3a76e540d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1971f5f8851793704af62ba3a76e540d">DSP1N1GPIO71</a>: 1</td></tr>
<tr class="separator:a1971f5f8851793704af62ba3a76e540d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a601c6207796694418ca43078996fe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac8a601c6207796694418ca43078996fe">DSP1N1GPIO72</a>: 1</td></tr>
<tr class="separator:ac8a601c6207796694418ca43078996fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9090ba4632c3cb024a4fbee03c32f290"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9090ba4632c3cb024a4fbee03c32f290">DSP1N1GPIO73</a>: 1</td></tr>
<tr class="separator:a9090ba4632c3cb024a4fbee03c32f290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a6a711e94050d9b8fc49cdffa81f7d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a13a6a711e94050d9b8fc49cdffa81f7d">DSP1N1GPIO74</a>: 1</td></tr>
<tr class="separator:a13a6a711e94050d9b8fc49cdffa81f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928bfea3cd0cdec74bf16a5380e89635"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a928bfea3cd0cdec74bf16a5380e89635">DSP1N1GPIO75</a>: 1</td></tr>
<tr class="separator:a928bfea3cd0cdec74bf16a5380e89635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ee938313d144ec1fec98cc8613665c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#af9ee938313d144ec1fec98cc8613665c">DSP1N1GPIO76</a>: 1</td></tr>
<tr class="separator:af9ee938313d144ec1fec98cc8613665c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d5982d85801b77bad0a2746b714636"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a63d5982d85801b77bad0a2746b714636">DSP1N1GPIO77</a>: 1</td></tr>
<tr class="separator:a63d5982d85801b77bad0a2746b714636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c007b92e5fdb2593268b522eb22be9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a07c007b92e5fdb2593268b522eb22be9">DSP1N1GPIO78</a>: 1</td></tr>
<tr class="separator:a07c007b92e5fdb2593268b522eb22be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8eabc6f5eccce8343765c1c5068cd4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1b8eabc6f5eccce8343765c1c5068cd4">DSP1N1GPIO79</a>: 1</td></tr>
<tr class="separator:a1b8eabc6f5eccce8343765c1c5068cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3d3ab64c545c2f12aadf6472ba8e94"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a2e3d3ab64c545c2f12aadf6472ba8e94">DSP1N1GPIO80</a>: 1</td></tr>
<tr class="separator:a2e3d3ab64c545c2f12aadf6472ba8e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d04951bffde395490869fb773235388"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a3d04951bffde395490869fb773235388">DSP1N1GPIO81</a>: 1</td></tr>
<tr class="separator:a3d04951bffde395490869fb773235388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5604d36921d0dc7a4fc658a86a20949c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5604d36921d0dc7a4fc658a86a20949c">DSP1N1GPIO82</a>: 1</td></tr>
<tr class="separator:a5604d36921d0dc7a4fc658a86a20949c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f38c4455c0f60efd6e0e912ea18c296"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f38c4455c0f60efd6e0e912ea18c296">DSP1N1GPIO83</a>: 1</td></tr>
<tr class="separator:a1f38c4455c0f60efd6e0e912ea18c296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa804dbe46bb4a39ed189bde256c9a1d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa804dbe46bb4a39ed189bde256c9a1d8">DSP1N1GPIO84</a>: 1</td></tr>
<tr class="separator:aa804dbe46bb4a39ed189bde256c9a1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b382d6d69980610bae34556b0728a6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a26b382d6d69980610bae34556b0728a6">DSP1N1GPIO85</a>: 1</td></tr>
<tr class="separator:a26b382d6d69980610bae34556b0728a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698e01cfb257a67f8a5ff95cb5e6a0f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a698e01cfb257a67f8a5ff95cb5e6a0f4">DSP1N1GPIO86</a>: 1</td></tr>
<tr class="separator:a698e01cfb257a67f8a5ff95cb5e6a0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8192a4c674172102502de748212d5f70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8192a4c674172102502de748212d5f70">DSP1N1GPIO87</a>: 1</td></tr>
<tr class="separator:a8192a4c674172102502de748212d5f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1715f18d330c44a838282bf2907c615f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1715f18d330c44a838282bf2907c615f">DSP1N1GPIO88</a>: 1</td></tr>
<tr class="separator:a1715f18d330c44a838282bf2907c615f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d03f95f7608c3694d9463aa49319058"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1d03f95f7608c3694d9463aa49319058">DSP1N1GPIO89</a>: 1</td></tr>
<tr class="separator:a1d03f95f7608c3694d9463aa49319058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30aab3a19ef1abc020b8eebeb8b6818"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad30aab3a19ef1abc020b8eebeb8b6818">DSP1N1GPIO90</a>: 1</td></tr>
<tr class="separator:ad30aab3a19ef1abc020b8eebeb8b6818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababe3236ca43b7cffbcc9a065abb2f76"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ababe3236ca43b7cffbcc9a065abb2f76">DSP1N1GPIO91</a>: 1</td></tr>
<tr class="separator:ababe3236ca43b7cffbcc9a065abb2f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaffd4f7fc2a4fdc0f9617a67795494f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aaaffd4f7fc2a4fdc0f9617a67795494f">DSP1N1GPIO92</a>: 1</td></tr>
<tr class="separator:aaaffd4f7fc2a4fdc0f9617a67795494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f1b75c423ee3ac6e3fb0f05f422721"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa4f1b75c423ee3ac6e3fb0f05f422721">DSP1N1GPIO93</a>: 1</td></tr>
<tr class="separator:aa4f1b75c423ee3ac6e3fb0f05f422721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91dbb0b7dd04b99bd1cb2655331dff90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a91dbb0b7dd04b99bd1cb2655331dff90">DSP1N1GPIO94</a>: 1</td></tr>
<tr class="separator:a91dbb0b7dd04b99bd1cb2655331dff90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7030d4f0950c3677fcdcdab27d3b6216"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a7030d4f0950c3677fcdcdab27d3b6216">DSP1N1GPIO95</a>: 1</td></tr>
<tr class="separator:a7030d4f0950c3677fcdcdab27d3b6216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4823081c7dec1508fd49e21f7ad14ff8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4823081c7dec1508fd49e21f7ad14ff8">DSP1N1INT2SET_b</a></td></tr>
<tr class="separator:a4823081c7dec1508fd49e21f7ad14ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3754c22e7f2b3a167096a0d6ee10c77f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3754c22e7f2b3a167096a0d6ee10c77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef8856affb2cfa1c1d9703c2fab9c04"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aad54d9ca55d3e6d15abbec1f0124c869"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aad54d9ca55d3e6d15abbec1f0124c869">DSP1N1INT3EN</a></td></tr>
<tr class="separator:aad54d9ca55d3e6d15abbec1f0124c869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0feadde9dc2c67367c6d6e4d7b844956"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a29d5b5d67a0caf2d599a8b780a9fa155"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a29d5b5d67a0caf2d599a8b780a9fa155">DSP1N1GPIO96</a>: 1</td></tr>
<tr class="separator:a29d5b5d67a0caf2d599a8b780a9fa155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710b16f4cb726cb6f836c2e9222de86a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a710b16f4cb726cb6f836c2e9222de86a">DSP1N1GPIO97</a>: 1</td></tr>
<tr class="separator:a710b16f4cb726cb6f836c2e9222de86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a655c966d05f92876c333ff46f8c82c95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a655c966d05f92876c333ff46f8c82c95">DSP1N1GPIO98</a>: 1</td></tr>
<tr class="separator:a655c966d05f92876c333ff46f8c82c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c116ce26c253fcea2b78ec4ae9c21b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81c116ce26c253fcea2b78ec4ae9c21b">DSP1N1GPIO99</a>: 1</td></tr>
<tr class="separator:a81c116ce26c253fcea2b78ec4ae9c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d257ba272a3e6fb96c5e32547ac12fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d257ba272a3e6fb96c5e32547ac12fb">DSP1N1GPIO100</a>: 1</td></tr>
<tr class="separator:a5d257ba272a3e6fb96c5e32547ac12fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cb7c967c78e02e522e00c9ef374404"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6cb7c967c78e02e522e00c9ef374404">DSP1N1GPIO101</a>: 1</td></tr>
<tr class="separator:aa6cb7c967c78e02e522e00c9ef374404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691dfa68633e819f61e2479b8a9a0ebe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a691dfa68633e819f61e2479b8a9a0ebe">DSP1N1GPIO102</a>: 1</td></tr>
<tr class="separator:a691dfa68633e819f61e2479b8a9a0ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93dde2476d590daa702824010153a8fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a93dde2476d590daa702824010153a8fd">DSP1N1GPIO103</a>: 1</td></tr>
<tr class="separator:a93dde2476d590daa702824010153a8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780ab18ff72c139221e30228a12ff58c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a780ab18ff72c139221e30228a12ff58c">DSP1N1GPIO104</a>: 1</td></tr>
<tr class="separator:a780ab18ff72c139221e30228a12ff58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b2903ab307aa2624ca73c71fc34529"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae3b2903ab307aa2624ca73c71fc34529">DSP1N1GPIO105</a>: 1</td></tr>
<tr class="separator:ae3b2903ab307aa2624ca73c71fc34529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0f2622429638e48cb77334dc070261"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d0f2622429638e48cb77334dc070261">DSP1N1GPIO106</a>: 1</td></tr>
<tr class="separator:a9d0f2622429638e48cb77334dc070261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54ab0d062d6b7281877e0b2b26d1777"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae54ab0d062d6b7281877e0b2b26d1777">DSP1N1GPIO107</a>: 1</td></tr>
<tr class="separator:ae54ab0d062d6b7281877e0b2b26d1777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bced5cda1054d291437675f65cb73f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1bced5cda1054d291437675f65cb73f1">DSP1N1GPIO108</a>: 1</td></tr>
<tr class="separator:a1bced5cda1054d291437675f65cb73f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac346a64d33c10b6bbe243e3bf5db7f52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac346a64d33c10b6bbe243e3bf5db7f52">DSP1N1GPIO109</a>: 1</td></tr>
<tr class="separator:ac346a64d33c10b6bbe243e3bf5db7f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c21b416f6489615fd7d6bdcbc2df2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62c21b416f6489615fd7d6bdcbc2df2c">DSP1N1GPIO110</a>: 1</td></tr>
<tr class="separator:a62c21b416f6489615fd7d6bdcbc2df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cb1bc1c223db9aac34e83d6eda8eb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab3cb1bc1c223db9aac34e83d6eda8eb0">DSP1N1GPIO111</a>: 1</td></tr>
<tr class="separator:ab3cb1bc1c223db9aac34e83d6eda8eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79d11da6e2380797f41989b497f4e86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa79d11da6e2380797f41989b497f4e86">DSP1N1GPIO112</a>: 1</td></tr>
<tr class="separator:aa79d11da6e2380797f41989b497f4e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8779bee82499363baf5041d072fd6e34"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8779bee82499363baf5041d072fd6e34">DSP1N1GPIO113</a>: 1</td></tr>
<tr class="separator:a8779bee82499363baf5041d072fd6e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a071026432160a1b450792886bc203"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa2a071026432160a1b450792886bc203">DSP1N1GPIO114</a>: 1</td></tr>
<tr class="separator:aa2a071026432160a1b450792886bc203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0151e6204c5e1535c3ef5d097cd735c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0151e6204c5e1535c3ef5d097cd735c9">DSP1N1GPIO115</a>: 1</td></tr>
<tr class="separator:a0151e6204c5e1535c3ef5d097cd735c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da585385133136ec81829b61440f4fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4da585385133136ec81829b61440f4fd">DSP1N1GPIO116</a>: 1</td></tr>
<tr class="separator:a4da585385133136ec81829b61440f4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d2a4cf80aed061ed5caf7f1ec30aac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac3d2a4cf80aed061ed5caf7f1ec30aac">DSP1N1GPIO117</a>: 1</td></tr>
<tr class="separator:ac3d2a4cf80aed061ed5caf7f1ec30aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7f2f4ed1584dd4d000e3ee59a8f95e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aed7f2f4ed1584dd4d000e3ee59a8f95e">DSP1N1GPIO118</a>: 1</td></tr>
<tr class="separator:aed7f2f4ed1584dd4d000e3ee59a8f95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1668a39f0b09d5fd00043e1ff57acc0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1668a39f0b09d5fd00043e1ff57acc0a">DSP1N1GPIO119</a>: 1</td></tr>
<tr class="separator:a1668a39f0b09d5fd00043e1ff57acc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0676291c46b226c21131ece435c4f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f0676291c46b226c21131ece435c4f1">DSP1N1GPIO120</a>: 1</td></tr>
<tr class="separator:a1f0676291c46b226c21131ece435c4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a809a723abc771754614b9e460315fd0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a809a723abc771754614b9e460315fd0b">DSP1N1GPIO121</a>: 1</td></tr>
<tr class="separator:a809a723abc771754614b9e460315fd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9633643b067b644eb35a19c1c9f65e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa9633643b067b644eb35a19c1c9f65e2">DSP1N1GPIO122</a>: 1</td></tr>
<tr class="separator:aa9633643b067b644eb35a19c1c9f65e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae593b72c396b2549efce17d4def7bd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae593b72c396b2549efce17d4def7bd0">DSP1N1GPIO123</a>: 1</td></tr>
<tr class="separator:aae593b72c396b2549efce17d4def7bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d331df97729764a7621b4a6d501487"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a52d331df97729764a7621b4a6d501487">DSP1N1GPIO124</a>: 1</td></tr>
<tr class="separator:a52d331df97729764a7621b4a6d501487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dab4885181af6dd4c1cfa2be5aff6b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dab4885181af6dd4c1cfa2be5aff6b7">DSP1N1GPIO125</a>: 1</td></tr>
<tr class="separator:a6dab4885181af6dd4c1cfa2be5aff6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e5e385a3068bccc3bc6a6f08cefc6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62e5e385a3068bccc3bc6a6f08cefc6a">DSP1N1GPIO126</a>: 1</td></tr>
<tr class="separator:a62e5e385a3068bccc3bc6a6f08cefc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5abb5356902231e084f41c87f8a0df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e5abb5356902231e084f41c87f8a0df">DSP1N1GPIO127</a>: 1</td></tr>
<tr class="separator:a5e5abb5356902231e084f41c87f8a0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0feadde9dc2c67367c6d6e4d7b844956"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0feadde9dc2c67367c6d6e4d7b844956">DSP1N1INT3EN_b</a></td></tr>
<tr class="separator:a0feadde9dc2c67367c6d6e4d7b844956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef8856affb2cfa1c1d9703c2fab9c04"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8ef8856affb2cfa1c1d9703c2fab9c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db64e57b960bc5ebd5612d0c911d2f1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad508b263ca4c21695c353f2ff5503cb7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ad508b263ca4c21695c353f2ff5503cb7">DSP1N1INT3STAT</a></td></tr>
<tr class="separator:ad508b263ca4c21695c353f2ff5503cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5ffa55bac8c21db25520ba6cf1346a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a29d5b5d67a0caf2d599a8b780a9fa155"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a29d5b5d67a0caf2d599a8b780a9fa155">DSP1N1GPIO96</a>: 1</td></tr>
<tr class="separator:a29d5b5d67a0caf2d599a8b780a9fa155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710b16f4cb726cb6f836c2e9222de86a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a710b16f4cb726cb6f836c2e9222de86a">DSP1N1GPIO97</a>: 1</td></tr>
<tr class="separator:a710b16f4cb726cb6f836c2e9222de86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a655c966d05f92876c333ff46f8c82c95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a655c966d05f92876c333ff46f8c82c95">DSP1N1GPIO98</a>: 1</td></tr>
<tr class="separator:a655c966d05f92876c333ff46f8c82c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c116ce26c253fcea2b78ec4ae9c21b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81c116ce26c253fcea2b78ec4ae9c21b">DSP1N1GPIO99</a>: 1</td></tr>
<tr class="separator:a81c116ce26c253fcea2b78ec4ae9c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d257ba272a3e6fb96c5e32547ac12fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d257ba272a3e6fb96c5e32547ac12fb">DSP1N1GPIO100</a>: 1</td></tr>
<tr class="separator:a5d257ba272a3e6fb96c5e32547ac12fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cb7c967c78e02e522e00c9ef374404"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6cb7c967c78e02e522e00c9ef374404">DSP1N1GPIO101</a>: 1</td></tr>
<tr class="separator:aa6cb7c967c78e02e522e00c9ef374404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691dfa68633e819f61e2479b8a9a0ebe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a691dfa68633e819f61e2479b8a9a0ebe">DSP1N1GPIO102</a>: 1</td></tr>
<tr class="separator:a691dfa68633e819f61e2479b8a9a0ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93dde2476d590daa702824010153a8fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a93dde2476d590daa702824010153a8fd">DSP1N1GPIO103</a>: 1</td></tr>
<tr class="separator:a93dde2476d590daa702824010153a8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780ab18ff72c139221e30228a12ff58c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a780ab18ff72c139221e30228a12ff58c">DSP1N1GPIO104</a>: 1</td></tr>
<tr class="separator:a780ab18ff72c139221e30228a12ff58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b2903ab307aa2624ca73c71fc34529"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae3b2903ab307aa2624ca73c71fc34529">DSP1N1GPIO105</a>: 1</td></tr>
<tr class="separator:ae3b2903ab307aa2624ca73c71fc34529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0f2622429638e48cb77334dc070261"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d0f2622429638e48cb77334dc070261">DSP1N1GPIO106</a>: 1</td></tr>
<tr class="separator:a9d0f2622429638e48cb77334dc070261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54ab0d062d6b7281877e0b2b26d1777"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae54ab0d062d6b7281877e0b2b26d1777">DSP1N1GPIO107</a>: 1</td></tr>
<tr class="separator:ae54ab0d062d6b7281877e0b2b26d1777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bced5cda1054d291437675f65cb73f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1bced5cda1054d291437675f65cb73f1">DSP1N1GPIO108</a>: 1</td></tr>
<tr class="separator:a1bced5cda1054d291437675f65cb73f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac346a64d33c10b6bbe243e3bf5db7f52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac346a64d33c10b6bbe243e3bf5db7f52">DSP1N1GPIO109</a>: 1</td></tr>
<tr class="separator:ac346a64d33c10b6bbe243e3bf5db7f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c21b416f6489615fd7d6bdcbc2df2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62c21b416f6489615fd7d6bdcbc2df2c">DSP1N1GPIO110</a>: 1</td></tr>
<tr class="separator:a62c21b416f6489615fd7d6bdcbc2df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cb1bc1c223db9aac34e83d6eda8eb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab3cb1bc1c223db9aac34e83d6eda8eb0">DSP1N1GPIO111</a>: 1</td></tr>
<tr class="separator:ab3cb1bc1c223db9aac34e83d6eda8eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79d11da6e2380797f41989b497f4e86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa79d11da6e2380797f41989b497f4e86">DSP1N1GPIO112</a>: 1</td></tr>
<tr class="separator:aa79d11da6e2380797f41989b497f4e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8779bee82499363baf5041d072fd6e34"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8779bee82499363baf5041d072fd6e34">DSP1N1GPIO113</a>: 1</td></tr>
<tr class="separator:a8779bee82499363baf5041d072fd6e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a071026432160a1b450792886bc203"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa2a071026432160a1b450792886bc203">DSP1N1GPIO114</a>: 1</td></tr>
<tr class="separator:aa2a071026432160a1b450792886bc203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0151e6204c5e1535c3ef5d097cd735c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0151e6204c5e1535c3ef5d097cd735c9">DSP1N1GPIO115</a>: 1</td></tr>
<tr class="separator:a0151e6204c5e1535c3ef5d097cd735c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da585385133136ec81829b61440f4fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4da585385133136ec81829b61440f4fd">DSP1N1GPIO116</a>: 1</td></tr>
<tr class="separator:a4da585385133136ec81829b61440f4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d2a4cf80aed061ed5caf7f1ec30aac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac3d2a4cf80aed061ed5caf7f1ec30aac">DSP1N1GPIO117</a>: 1</td></tr>
<tr class="separator:ac3d2a4cf80aed061ed5caf7f1ec30aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7f2f4ed1584dd4d000e3ee59a8f95e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aed7f2f4ed1584dd4d000e3ee59a8f95e">DSP1N1GPIO118</a>: 1</td></tr>
<tr class="separator:aed7f2f4ed1584dd4d000e3ee59a8f95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1668a39f0b09d5fd00043e1ff57acc0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1668a39f0b09d5fd00043e1ff57acc0a">DSP1N1GPIO119</a>: 1</td></tr>
<tr class="separator:a1668a39f0b09d5fd00043e1ff57acc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0676291c46b226c21131ece435c4f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f0676291c46b226c21131ece435c4f1">DSP1N1GPIO120</a>: 1</td></tr>
<tr class="separator:a1f0676291c46b226c21131ece435c4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a809a723abc771754614b9e460315fd0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a809a723abc771754614b9e460315fd0b">DSP1N1GPIO121</a>: 1</td></tr>
<tr class="separator:a809a723abc771754614b9e460315fd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9633643b067b644eb35a19c1c9f65e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa9633643b067b644eb35a19c1c9f65e2">DSP1N1GPIO122</a>: 1</td></tr>
<tr class="separator:aa9633643b067b644eb35a19c1c9f65e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae593b72c396b2549efce17d4def7bd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae593b72c396b2549efce17d4def7bd0">DSP1N1GPIO123</a>: 1</td></tr>
<tr class="separator:aae593b72c396b2549efce17d4def7bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d331df97729764a7621b4a6d501487"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a52d331df97729764a7621b4a6d501487">DSP1N1GPIO124</a>: 1</td></tr>
<tr class="separator:a52d331df97729764a7621b4a6d501487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dab4885181af6dd4c1cfa2be5aff6b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dab4885181af6dd4c1cfa2be5aff6b7">DSP1N1GPIO125</a>: 1</td></tr>
<tr class="separator:a6dab4885181af6dd4c1cfa2be5aff6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e5e385a3068bccc3bc6a6f08cefc6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62e5e385a3068bccc3bc6a6f08cefc6a">DSP1N1GPIO126</a>: 1</td></tr>
<tr class="separator:a62e5e385a3068bccc3bc6a6f08cefc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5abb5356902231e084f41c87f8a0df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e5abb5356902231e084f41c87f8a0df">DSP1N1GPIO127</a>: 1</td></tr>
<tr class="separator:a5e5abb5356902231e084f41c87f8a0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5ffa55bac8c21db25520ba6cf1346a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4a5ffa55bac8c21db25520ba6cf1346a">DSP1N1INT3STAT_b</a></td></tr>
<tr class="separator:a4a5ffa55bac8c21db25520ba6cf1346a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db64e57b960bc5ebd5612d0c911d2f1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5db64e57b960bc5ebd5612d0c911d2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889d8231e48894c0781238970589075c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a75f563d832d2ae6c6bb75261bb93386d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a75f563d832d2ae6c6bb75261bb93386d">DSP1N1INT3CLR</a></td></tr>
<tr class="separator:a75f563d832d2ae6c6bb75261bb93386d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738348b3eee6e8df294cdd0c0a1f18fe"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a29d5b5d67a0caf2d599a8b780a9fa155"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a29d5b5d67a0caf2d599a8b780a9fa155">DSP1N1GPIO96</a>: 1</td></tr>
<tr class="separator:a29d5b5d67a0caf2d599a8b780a9fa155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710b16f4cb726cb6f836c2e9222de86a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a710b16f4cb726cb6f836c2e9222de86a">DSP1N1GPIO97</a>: 1</td></tr>
<tr class="separator:a710b16f4cb726cb6f836c2e9222de86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a655c966d05f92876c333ff46f8c82c95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a655c966d05f92876c333ff46f8c82c95">DSP1N1GPIO98</a>: 1</td></tr>
<tr class="separator:a655c966d05f92876c333ff46f8c82c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c116ce26c253fcea2b78ec4ae9c21b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81c116ce26c253fcea2b78ec4ae9c21b">DSP1N1GPIO99</a>: 1</td></tr>
<tr class="separator:a81c116ce26c253fcea2b78ec4ae9c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d257ba272a3e6fb96c5e32547ac12fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d257ba272a3e6fb96c5e32547ac12fb">DSP1N1GPIO100</a>: 1</td></tr>
<tr class="separator:a5d257ba272a3e6fb96c5e32547ac12fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cb7c967c78e02e522e00c9ef374404"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6cb7c967c78e02e522e00c9ef374404">DSP1N1GPIO101</a>: 1</td></tr>
<tr class="separator:aa6cb7c967c78e02e522e00c9ef374404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691dfa68633e819f61e2479b8a9a0ebe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a691dfa68633e819f61e2479b8a9a0ebe">DSP1N1GPIO102</a>: 1</td></tr>
<tr class="separator:a691dfa68633e819f61e2479b8a9a0ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93dde2476d590daa702824010153a8fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a93dde2476d590daa702824010153a8fd">DSP1N1GPIO103</a>: 1</td></tr>
<tr class="separator:a93dde2476d590daa702824010153a8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780ab18ff72c139221e30228a12ff58c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a780ab18ff72c139221e30228a12ff58c">DSP1N1GPIO104</a>: 1</td></tr>
<tr class="separator:a780ab18ff72c139221e30228a12ff58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b2903ab307aa2624ca73c71fc34529"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae3b2903ab307aa2624ca73c71fc34529">DSP1N1GPIO105</a>: 1</td></tr>
<tr class="separator:ae3b2903ab307aa2624ca73c71fc34529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0f2622429638e48cb77334dc070261"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d0f2622429638e48cb77334dc070261">DSP1N1GPIO106</a>: 1</td></tr>
<tr class="separator:a9d0f2622429638e48cb77334dc070261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54ab0d062d6b7281877e0b2b26d1777"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae54ab0d062d6b7281877e0b2b26d1777">DSP1N1GPIO107</a>: 1</td></tr>
<tr class="separator:ae54ab0d062d6b7281877e0b2b26d1777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bced5cda1054d291437675f65cb73f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1bced5cda1054d291437675f65cb73f1">DSP1N1GPIO108</a>: 1</td></tr>
<tr class="separator:a1bced5cda1054d291437675f65cb73f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac346a64d33c10b6bbe243e3bf5db7f52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac346a64d33c10b6bbe243e3bf5db7f52">DSP1N1GPIO109</a>: 1</td></tr>
<tr class="separator:ac346a64d33c10b6bbe243e3bf5db7f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c21b416f6489615fd7d6bdcbc2df2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62c21b416f6489615fd7d6bdcbc2df2c">DSP1N1GPIO110</a>: 1</td></tr>
<tr class="separator:a62c21b416f6489615fd7d6bdcbc2df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cb1bc1c223db9aac34e83d6eda8eb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab3cb1bc1c223db9aac34e83d6eda8eb0">DSP1N1GPIO111</a>: 1</td></tr>
<tr class="separator:ab3cb1bc1c223db9aac34e83d6eda8eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79d11da6e2380797f41989b497f4e86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa79d11da6e2380797f41989b497f4e86">DSP1N1GPIO112</a>: 1</td></tr>
<tr class="separator:aa79d11da6e2380797f41989b497f4e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8779bee82499363baf5041d072fd6e34"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8779bee82499363baf5041d072fd6e34">DSP1N1GPIO113</a>: 1</td></tr>
<tr class="separator:a8779bee82499363baf5041d072fd6e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a071026432160a1b450792886bc203"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa2a071026432160a1b450792886bc203">DSP1N1GPIO114</a>: 1</td></tr>
<tr class="separator:aa2a071026432160a1b450792886bc203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0151e6204c5e1535c3ef5d097cd735c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0151e6204c5e1535c3ef5d097cd735c9">DSP1N1GPIO115</a>: 1</td></tr>
<tr class="separator:a0151e6204c5e1535c3ef5d097cd735c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da585385133136ec81829b61440f4fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4da585385133136ec81829b61440f4fd">DSP1N1GPIO116</a>: 1</td></tr>
<tr class="separator:a4da585385133136ec81829b61440f4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d2a4cf80aed061ed5caf7f1ec30aac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac3d2a4cf80aed061ed5caf7f1ec30aac">DSP1N1GPIO117</a>: 1</td></tr>
<tr class="separator:ac3d2a4cf80aed061ed5caf7f1ec30aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7f2f4ed1584dd4d000e3ee59a8f95e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aed7f2f4ed1584dd4d000e3ee59a8f95e">DSP1N1GPIO118</a>: 1</td></tr>
<tr class="separator:aed7f2f4ed1584dd4d000e3ee59a8f95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1668a39f0b09d5fd00043e1ff57acc0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1668a39f0b09d5fd00043e1ff57acc0a">DSP1N1GPIO119</a>: 1</td></tr>
<tr class="separator:a1668a39f0b09d5fd00043e1ff57acc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0676291c46b226c21131ece435c4f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f0676291c46b226c21131ece435c4f1">DSP1N1GPIO120</a>: 1</td></tr>
<tr class="separator:a1f0676291c46b226c21131ece435c4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a809a723abc771754614b9e460315fd0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a809a723abc771754614b9e460315fd0b">DSP1N1GPIO121</a>: 1</td></tr>
<tr class="separator:a809a723abc771754614b9e460315fd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9633643b067b644eb35a19c1c9f65e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa9633643b067b644eb35a19c1c9f65e2">DSP1N1GPIO122</a>: 1</td></tr>
<tr class="separator:aa9633643b067b644eb35a19c1c9f65e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae593b72c396b2549efce17d4def7bd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae593b72c396b2549efce17d4def7bd0">DSP1N1GPIO123</a>: 1</td></tr>
<tr class="separator:aae593b72c396b2549efce17d4def7bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d331df97729764a7621b4a6d501487"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a52d331df97729764a7621b4a6d501487">DSP1N1GPIO124</a>: 1</td></tr>
<tr class="separator:a52d331df97729764a7621b4a6d501487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dab4885181af6dd4c1cfa2be5aff6b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dab4885181af6dd4c1cfa2be5aff6b7">DSP1N1GPIO125</a>: 1</td></tr>
<tr class="separator:a6dab4885181af6dd4c1cfa2be5aff6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e5e385a3068bccc3bc6a6f08cefc6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62e5e385a3068bccc3bc6a6f08cefc6a">DSP1N1GPIO126</a>: 1</td></tr>
<tr class="separator:a62e5e385a3068bccc3bc6a6f08cefc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5abb5356902231e084f41c87f8a0df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e5abb5356902231e084f41c87f8a0df">DSP1N1GPIO127</a>: 1</td></tr>
<tr class="separator:a5e5abb5356902231e084f41c87f8a0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738348b3eee6e8df294cdd0c0a1f18fe"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a738348b3eee6e8df294cdd0c0a1f18fe">DSP1N1INT3CLR_b</a></td></tr>
<tr class="separator:a738348b3eee6e8df294cdd0c0a1f18fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889d8231e48894c0781238970589075c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a889d8231e48894c0781238970589075c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8747057ab2783dc10f926d3723dccf1a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a77446061f834e8cc16233b6bb8dd30fb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a77446061f834e8cc16233b6bb8dd30fb">DSP1N1INT3SET</a></td></tr>
<tr class="separator:a77446061f834e8cc16233b6bb8dd30fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d25e4483e0b16eb21c08d37a8a88763"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a29d5b5d67a0caf2d599a8b780a9fa155"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a29d5b5d67a0caf2d599a8b780a9fa155">DSP1N1GPIO96</a>: 1</td></tr>
<tr class="separator:a29d5b5d67a0caf2d599a8b780a9fa155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710b16f4cb726cb6f836c2e9222de86a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a710b16f4cb726cb6f836c2e9222de86a">DSP1N1GPIO97</a>: 1</td></tr>
<tr class="separator:a710b16f4cb726cb6f836c2e9222de86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a655c966d05f92876c333ff46f8c82c95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a655c966d05f92876c333ff46f8c82c95">DSP1N1GPIO98</a>: 1</td></tr>
<tr class="separator:a655c966d05f92876c333ff46f8c82c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c116ce26c253fcea2b78ec4ae9c21b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a81c116ce26c253fcea2b78ec4ae9c21b">DSP1N1GPIO99</a>: 1</td></tr>
<tr class="separator:a81c116ce26c253fcea2b78ec4ae9c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d257ba272a3e6fb96c5e32547ac12fb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5d257ba272a3e6fb96c5e32547ac12fb">DSP1N1GPIO100</a>: 1</td></tr>
<tr class="separator:a5d257ba272a3e6fb96c5e32547ac12fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cb7c967c78e02e522e00c9ef374404"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa6cb7c967c78e02e522e00c9ef374404">DSP1N1GPIO101</a>: 1</td></tr>
<tr class="separator:aa6cb7c967c78e02e522e00c9ef374404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691dfa68633e819f61e2479b8a9a0ebe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a691dfa68633e819f61e2479b8a9a0ebe">DSP1N1GPIO102</a>: 1</td></tr>
<tr class="separator:a691dfa68633e819f61e2479b8a9a0ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93dde2476d590daa702824010153a8fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a93dde2476d590daa702824010153a8fd">DSP1N1GPIO103</a>: 1</td></tr>
<tr class="separator:a93dde2476d590daa702824010153a8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780ab18ff72c139221e30228a12ff58c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a780ab18ff72c139221e30228a12ff58c">DSP1N1GPIO104</a>: 1</td></tr>
<tr class="separator:a780ab18ff72c139221e30228a12ff58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b2903ab307aa2624ca73c71fc34529"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae3b2903ab307aa2624ca73c71fc34529">DSP1N1GPIO105</a>: 1</td></tr>
<tr class="separator:ae3b2903ab307aa2624ca73c71fc34529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0f2622429638e48cb77334dc070261"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a9d0f2622429638e48cb77334dc070261">DSP1N1GPIO106</a>: 1</td></tr>
<tr class="separator:a9d0f2622429638e48cb77334dc070261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54ab0d062d6b7281877e0b2b26d1777"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ae54ab0d062d6b7281877e0b2b26d1777">DSP1N1GPIO107</a>: 1</td></tr>
<tr class="separator:ae54ab0d062d6b7281877e0b2b26d1777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bced5cda1054d291437675f65cb73f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1bced5cda1054d291437675f65cb73f1">DSP1N1GPIO108</a>: 1</td></tr>
<tr class="separator:a1bced5cda1054d291437675f65cb73f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac346a64d33c10b6bbe243e3bf5db7f52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac346a64d33c10b6bbe243e3bf5db7f52">DSP1N1GPIO109</a>: 1</td></tr>
<tr class="separator:ac346a64d33c10b6bbe243e3bf5db7f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c21b416f6489615fd7d6bdcbc2df2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62c21b416f6489615fd7d6bdcbc2df2c">DSP1N1GPIO110</a>: 1</td></tr>
<tr class="separator:a62c21b416f6489615fd7d6bdcbc2df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cb1bc1c223db9aac34e83d6eda8eb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ab3cb1bc1c223db9aac34e83d6eda8eb0">DSP1N1GPIO111</a>: 1</td></tr>
<tr class="separator:ab3cb1bc1c223db9aac34e83d6eda8eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79d11da6e2380797f41989b497f4e86"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa79d11da6e2380797f41989b497f4e86">DSP1N1GPIO112</a>: 1</td></tr>
<tr class="separator:aa79d11da6e2380797f41989b497f4e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8779bee82499363baf5041d072fd6e34"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a8779bee82499363baf5041d072fd6e34">DSP1N1GPIO113</a>: 1</td></tr>
<tr class="separator:a8779bee82499363baf5041d072fd6e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a071026432160a1b450792886bc203"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa2a071026432160a1b450792886bc203">DSP1N1GPIO114</a>: 1</td></tr>
<tr class="separator:aa2a071026432160a1b450792886bc203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0151e6204c5e1535c3ef5d097cd735c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a0151e6204c5e1535c3ef5d097cd735c9">DSP1N1GPIO115</a>: 1</td></tr>
<tr class="separator:a0151e6204c5e1535c3ef5d097cd735c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da585385133136ec81829b61440f4fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a4da585385133136ec81829b61440f4fd">DSP1N1GPIO116</a>: 1</td></tr>
<tr class="separator:a4da585385133136ec81829b61440f4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d2a4cf80aed061ed5caf7f1ec30aac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#ac3d2a4cf80aed061ed5caf7f1ec30aac">DSP1N1GPIO117</a>: 1</td></tr>
<tr class="separator:ac3d2a4cf80aed061ed5caf7f1ec30aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7f2f4ed1584dd4d000e3ee59a8f95e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aed7f2f4ed1584dd4d000e3ee59a8f95e">DSP1N1GPIO118</a>: 1</td></tr>
<tr class="separator:aed7f2f4ed1584dd4d000e3ee59a8f95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1668a39f0b09d5fd00043e1ff57acc0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1668a39f0b09d5fd00043e1ff57acc0a">DSP1N1GPIO119</a>: 1</td></tr>
<tr class="separator:a1668a39f0b09d5fd00043e1ff57acc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f0676291c46b226c21131ece435c4f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1f0676291c46b226c21131ece435c4f1">DSP1N1GPIO120</a>: 1</td></tr>
<tr class="separator:a1f0676291c46b226c21131ece435c4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a809a723abc771754614b9e460315fd0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a809a723abc771754614b9e460315fd0b">DSP1N1GPIO121</a>: 1</td></tr>
<tr class="separator:a809a723abc771754614b9e460315fd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9633643b067b644eb35a19c1c9f65e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aa9633643b067b644eb35a19c1c9f65e2">DSP1N1GPIO122</a>: 1</td></tr>
<tr class="separator:aa9633643b067b644eb35a19c1c9f65e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae593b72c396b2549efce17d4def7bd0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#aae593b72c396b2549efce17d4def7bd0">DSP1N1GPIO123</a>: 1</td></tr>
<tr class="separator:aae593b72c396b2549efce17d4def7bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d331df97729764a7621b4a6d501487"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a52d331df97729764a7621b4a6d501487">DSP1N1GPIO124</a>: 1</td></tr>
<tr class="separator:a52d331df97729764a7621b4a6d501487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dab4885181af6dd4c1cfa2be5aff6b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a6dab4885181af6dd4c1cfa2be5aff6b7">DSP1N1GPIO125</a>: 1</td></tr>
<tr class="separator:a6dab4885181af6dd4c1cfa2be5aff6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e5e385a3068bccc3bc6a6f08cefc6a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a62e5e385a3068bccc3bc6a6f08cefc6a">DSP1N1GPIO126</a>: 1</td></tr>
<tr class="separator:a62e5e385a3068bccc3bc6a6f08cefc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5abb5356902231e084f41c87f8a0df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a5e5abb5356902231e084f41c87f8a0df">DSP1N1GPIO127</a>: 1</td></tr>
<tr class="separator:a5e5abb5356902231e084f41c87f8a0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d25e4483e0b16eb21c08d37a8a88763"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_g_p_i_o___type.html#a1d25e4483e0b16eb21c08d37a8a88763">DSP1N1INT3SET_b</a></td></tr>
<tr class="separator:a1d25e4483e0b16eb21c08d37a8a88763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8747057ab2783dc10f926d3723dccf1a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8747057ab2783dc10f926d3723dccf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >General Purpose IO (GPIO) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a498a23f6e6cd7c53b3f8ff13022642bf" name="a498a23f6e6cd7c53b3f8ff13022642bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a498a23f6e6cd7c53b3f8ff13022642bf">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1735</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40010000) GPIO Structure <br  />
 </p>

</div>
</div>
<a id="aee866e08ed12e9899633d5cc1dae0071" name="aee866e08ed12e9899633d5cc1dae0071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee866e08ed12e9899633d5cc1dae0071">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1737</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b4b564c4ad6e8f46d6edcc51e65d6e5" name="a7b4b564c4ad6e8f46d6edcc51e65d6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b4b564c4ad6e8f46d6edcc51e65d6e5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1739</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2effa3092279c67226bcdd642dfd765" name="ac2effa3092279c67226bcdd642dfd765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2effa3092279c67226bcdd642dfd765">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1741</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35bb62d8fee6d1e2d89c2e68b8f5e444" name="a35bb62d8fee6d1e2d89c2e68b8f5e444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35bb62d8fee6d1e2d89c2e68b8f5e444">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1743</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a048b6d27c1b4107e191d8ad3208cdd15" name="a048b6d27c1b4107e191d8ad3208cdd15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a048b6d27c1b4107e191d8ad3208cdd15">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1745</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ea60d5d0bfc1aebc2cce39dfec57de2" name="a4ea60d5d0bfc1aebc2cce39dfec57de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ea60d5d0bfc1aebc2cce39dfec57de2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1747</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a646d83528dcbb948ec4c2f56e782af83" name="a646d83528dcbb948ec4c2f56e782af83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646d83528dcbb948ec4c2f56e782af83">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1749</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd4cb9456d510625e6fdc2a320de4d96" name="acd4cb9456d510625e6fdc2a320de4d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd4cb9456d510625e6fdc2a320de4d96">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1751</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9a7ddcfaa0a59a349e165bdcc074df9" name="ac9a7ddcfaa0a59a349e165bdcc074df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a7ddcfaa0a59a349e165bdcc074df9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1753</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8420ed403d2f4d7d2034002c7ed160e4" name="a8420ed403d2f4d7d2034002c7ed160e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8420ed403d2f4d7d2034002c7ed160e4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1755</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfd1838149e2cbc775dc0475b8a8390f" name="adfd1838149e2cbc775dc0475b8a8390f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfd1838149e2cbc775dc0475b8a8390f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1757</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a226dab615ff8ef2c022f5a3c47674f4b" name="a226dab615ff8ef2c022f5a3c47674f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a226dab615ff8ef2c022f5a3c47674f4b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1759</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9476f466886101c9144e226583ee125d" name="a9476f466886101c9144e226583ee125d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9476f466886101c9144e226583ee125d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1761</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf26cc7a7a362fe4c047dcf6afed31de" name="abf26cc7a7a362fe4c047dcf6afed31de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf26cc7a7a362fe4c047dcf6afed31de">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1763</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a510763d2e064e73aa0bdd2f9cc809206" name="a510763d2e064e73aa0bdd2f9cc809206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a510763d2e064e73aa0bdd2f9cc809206">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1765</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57efafbe3687bf23c50daaab25b7ce29" name="a57efafbe3687bf23c50daaab25b7ce29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57efafbe3687bf23c50daaab25b7ce29">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1767</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32df8afc8c6c9d4e187612e15fe2853b" name="a32df8afc8c6c9d4e187612e15fe2853b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32df8afc8c6c9d4e187612e15fe2853b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1769</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ec4d726ed4aa02b6384d1bd69cca226" name="a4ec4d726ed4aa02b6384d1bd69cca226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec4d726ed4aa02b6384d1bd69cca226">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1771</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7fae752c63a9a0e76b8cd28ae4b29c7" name="ab7fae752c63a9a0e76b8cd28ae4b29c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7fae752c63a9a0e76b8cd28ae4b29c7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1773</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4afa37080774ac69d1b440170f61a88" name="aa4afa37080774ac69d1b440170f61a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4afa37080774ac69d1b440170f61a88">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1775</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba2ef6b34137c7ec0f2d339aacb554ad" name="aba2ef6b34137c7ec0f2d339aacb554ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2ef6b34137c7ec0f2d339aacb554ad">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1777</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74206459e60f17dc4150b2fef8f4ac8a" name="a74206459e60f17dc4150b2fef8f4ac8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74206459e60f17dc4150b2fef8f4ac8a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1779</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac65866f5d5c7048572d550a6325aa803" name="ac65866f5d5c7048572d550a6325aa803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65866f5d5c7048572d550a6325aa803">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1781</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a360207aaae7919d7a286f3ed3919427f" name="a360207aaae7919d7a286f3ed3919427f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360207aaae7919d7a286f3ed3919427f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1783</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a845c562a41c9655acfe55debac18bc" name="a3a845c562a41c9655acfe55debac18bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a845c562a41c9655acfe55debac18bc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1785</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6543d509f74f88ce607e067cddf534f" name="ac6543d509f74f88ce607e067cddf534f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6543d509f74f88ce607e067cddf534f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1787</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4d5eb10211c115410aa5ae921a9cab7" name="af4d5eb10211c115410aa5ae921a9cab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4d5eb10211c115410aa5ae921a9cab7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1789</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab015d329c1e4cc98499a90838dec099d" name="ab015d329c1e4cc98499a90838dec099d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab015d329c1e4cc98499a90838dec099d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1791</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c7a2be05ee8cc996c24004f7bbf0e8a" name="a0c7a2be05ee8cc996c24004f7bbf0e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7a2be05ee8cc996c24004f7bbf0e8a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1793</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ba10897bd6ee5e240876dffa606634d" name="a3ba10897bd6ee5e240876dffa606634d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba10897bd6ee5e240876dffa606634d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1795</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7449766f36b27908ab1b7eaedc045dc3" name="a7449766f36b27908ab1b7eaedc045dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7449766f36b27908ab1b7eaedc045dc3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1797</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d1e9da263b5904ec83aa3cd42eeb74e" name="a2d1e9da263b5904ec83aa3cd42eeb74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d1e9da263b5904ec83aa3cd42eeb74e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1799</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d62be6e74eece0bdae9d89468bc7ac9" name="a8d62be6e74eece0bdae9d89468bc7ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d62be6e74eece0bdae9d89468bc7ac9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1801</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a095943e93ff61a8397ea8a6baa00a5d9" name="a095943e93ff61a8397ea8a6baa00a5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095943e93ff61a8397ea8a6baa00a5d9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1803</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6ba25134fdf9bf71743949a9de4cf22" name="aa6ba25134fdf9bf71743949a9de4cf22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ba25134fdf9bf71743949a9de4cf22">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1805</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb5bae3a69a43b8dac933e5ee5821fea" name="abb5bae3a69a43b8dac933e5ee5821fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5bae3a69a43b8dac933e5ee5821fea">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1807</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27194b87098d3a9b087b53558e489ec0" name="a27194b87098d3a9b087b53558e489ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27194b87098d3a9b087b53558e489ec0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1809</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8efdf8a0e85a79f66bbc882360222eab" name="a8efdf8a0e85a79f66bbc882360222eab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8efdf8a0e85a79f66bbc882360222eab">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1811</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e154f95981f7f107afa1ce58d9dd98b" name="a6e154f95981f7f107afa1ce58d9dd98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e154f95981f7f107afa1ce58d9dd98b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1813</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa08ef932b0e0a7d30d64d1c6c8676943" name="aa08ef932b0e0a7d30d64d1c6c8676943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa08ef932b0e0a7d30d64d1c6c8676943">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1815</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af53126955e076c479274c8a4105a263e" name="af53126955e076c479274c8a4105a263e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53126955e076c479274c8a4105a263e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1817</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a352d0f7ba4f4b381a86317fc567ce3b0" name="a352d0f7ba4f4b381a86317fc567ce3b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352d0f7ba4f4b381a86317fc567ce3b0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1819</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83b23e2ef32da42ccea0010e9064d5b0" name="a83b23e2ef32da42ccea0010e9064d5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b23e2ef32da42ccea0010e9064d5b0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1821</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b936cb89444533eadddea2b2170360a" name="a5b936cb89444533eadddea2b2170360a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b936cb89444533eadddea2b2170360a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1823</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2474a6d7195da8659f7d068ede0d7e5f" name="a2474a6d7195da8659f7d068ede0d7e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2474a6d7195da8659f7d068ede0d7e5f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1825</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91f06e7c43e2f0cbffbc2de8cc0ecff6" name="a91f06e7c43e2f0cbffbc2de8cc0ecff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f06e7c43e2f0cbffbc2de8cc0ecff6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1827</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d09fdefc313035caffcf40877ee44df" name="a7d09fdefc313035caffcf40877ee44df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d09fdefc313035caffcf40877ee44df">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1829</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a140511ec8dc7fc9421709345fb99ff5d" name="a140511ec8dc7fc9421709345fb99ff5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140511ec8dc7fc9421709345fb99ff5d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1831</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5de56365fe1fe5a923097ab07d014787" name="a5de56365fe1fe5a923097ab07d014787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de56365fe1fe5a923097ab07d014787">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1833</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ad9d8cdd12dcbe24d24f04125c50145" name="a7ad9d8cdd12dcbe24d24f04125c50145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ad9d8cdd12dcbe24d24f04125c50145">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1835</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cd26a4bd09922f70e43b7dd64269581" name="a5cd26a4bd09922f70e43b7dd64269581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cd26a4bd09922f70e43b7dd64269581">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1837</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a256f615eb1ec4c16b162e17dcd4354e2" name="a256f615eb1ec4c16b162e17dcd4354e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a256f615eb1ec4c16b162e17dcd4354e2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1839</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f91a8fc381666c55a47f4aa046b8153" name="a4f91a8fc381666c55a47f4aa046b8153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f91a8fc381666c55a47f4aa046b8153">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1841</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fd70a94dd9e45f095a2215552df8198" name="a8fd70a94dd9e45f095a2215552df8198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd70a94dd9e45f095a2215552df8198">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1843</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44e5650b63b206a0c0c86d2523906fa8" name="a44e5650b63b206a0c0c86d2523906fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e5650b63b206a0c0c86d2523906fa8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1845</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad52c42b69576bcbbd838af9f9a178bab" name="ad52c42b69576bcbbd838af9f9a178bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52c42b69576bcbbd838af9f9a178bab">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1847</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bfdfc9896e431c9534db6e57859bd3a" name="a5bfdfc9896e431c9534db6e57859bd3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bfdfc9896e431c9534db6e57859bd3a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1849</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea640650089f0caff34a6078733b11ef" name="aea640650089f0caff34a6078733b11ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea640650089f0caff34a6078733b11ef">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1851</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab815e2cabb4be03927ca97e1006922c2" name="ab815e2cabb4be03927ca97e1006922c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab815e2cabb4be03927ca97e1006922c2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1853</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02ad477e953cfa7ead1d62b83b8cf7a5" name="a02ad477e953cfa7ead1d62b83b8cf7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ad477e953cfa7ead1d62b83b8cf7a5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1855</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a012a32e46d2e7d8180ca5a0298a3b128" name="a012a32e46d2e7d8180ca5a0298a3b128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012a32e46d2e7d8180ca5a0298a3b128">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1857</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4dc911430fdf31c5121d2409d4fbeff" name="ad4dc911430fdf31c5121d2409d4fbeff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4dc911430fdf31c5121d2409d4fbeff">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1859</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ad6ba4746269bc824181da6ff4eb85e" name="a4ad6ba4746269bc824181da6ff4eb85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad6ba4746269bc824181da6ff4eb85e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1861</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a070bf4800866280799415999b45eb789" name="a070bf4800866280799415999b45eb789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a070bf4800866280799415999b45eb789">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1863</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a328701f7d867d0c5ddde7c5053bfdd04" name="a328701f7d867d0c5ddde7c5053bfdd04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328701f7d867d0c5ddde7c5053bfdd04">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1865</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b02665171cfb8594046050fd0bc18cf" name="a7b02665171cfb8594046050fd0bc18cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b02665171cfb8594046050fd0bc18cf">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1867</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80eb628ef232592911f7fd109127f6a7" name="a80eb628ef232592911f7fd109127f6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80eb628ef232592911f7fd109127f6a7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1869</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a807b3f4b6bae7a515d134d8db6a2c2db" name="a807b3f4b6bae7a515d134d8db6a2c2db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807b3f4b6bae7a515d134d8db6a2c2db">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1871</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90a46796550b60c74e44c6cd3deb7aa6" name="a90a46796550b60c74e44c6cd3deb7aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a46796550b60c74e44c6cd3deb7aa6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1873</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4293060920a58995ef377269d099300b" name="a4293060920a58995ef377269d099300b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4293060920a58995ef377269d099300b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1875</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3915eaed37000418adc19c46f139040" name="aa3915eaed37000418adc19c46f139040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3915eaed37000418adc19c46f139040">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1877</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a136989c26b5916bcf1506f7372f72294" name="a136989c26b5916bcf1506f7372f72294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136989c26b5916bcf1506f7372f72294">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1879</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6da142f229273a11a10aed5026c4810" name="aa6da142f229273a11a10aed5026c4810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6da142f229273a11a10aed5026c4810">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1881</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1fa41fccb0789b0ef303eeb6b9443e3" name="af1fa41fccb0789b0ef303eeb6b9443e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1fa41fccb0789b0ef303eeb6b9443e3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1883</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab786db23781512ffd105b91e489b19c5" name="ab786db23781512ffd105b91e489b19c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab786db23781512ffd105b91e489b19c5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1885</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa861fa4e65880f6d554e976cf32bee06" name="aa861fa4e65880f6d554e976cf32bee06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa861fa4e65880f6d554e976cf32bee06">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1887</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27e8972e43d8876e82147ca5d2fd6628" name="a27e8972e43d8876e82147ca5d2fd6628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e8972e43d8876e82147ca5d2fd6628">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1889</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7526f0367b67e57530a0098458e1664" name="ab7526f0367b67e57530a0098458e1664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7526f0367b67e57530a0098458e1664">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1891</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43fe81d6d23f61a4e7bf0c9ac7d4fd61" name="a43fe81d6d23f61a4e7bf0c9ac7d4fd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43fe81d6d23f61a4e7bf0c9ac7d4fd61">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1893</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb0570264df14d74a2ad1fce3ff7025b" name="abb0570264df14d74a2ad1fce3ff7025b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0570264df14d74a2ad1fce3ff7025b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1895</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab11ebdf6ae3d2b48a85da770e3889d05" name="ab11ebdf6ae3d2b48a85da770e3889d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab11ebdf6ae3d2b48a85da770e3889d05">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1897</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c3d0fcca774d63cd70ee46e433e74d2" name="a5c3d0fcca774d63cd70ee46e433e74d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c3d0fcca774d63cd70ee46e433e74d2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1899</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1afbd465b19bf91b440957827bbd61f8" name="a1afbd465b19bf91b440957827bbd61f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1afbd465b19bf91b440957827bbd61f8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1901</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bbad62e3d8e1789fb8123745a51a00b" name="a2bbad62e3d8e1789fb8123745a51a00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bbad62e3d8e1789fb8123745a51a00b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1903</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31b37761200d1a64c609f3b05c7cc598" name="a31b37761200d1a64c609f3b05c7cc598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b37761200d1a64c609f3b05c7cc598">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1905</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a586376c077f2faffb8660bbc445fd96c" name="a586376c077f2faffb8660bbc445fd96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a586376c077f2faffb8660bbc445fd96c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1907</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d0fa7825ecd1661d7ff9e3e88289f76" name="a2d0fa7825ecd1661d7ff9e3e88289f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d0fa7825ecd1661d7ff9e3e88289f76">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1909</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a405bbac5418139ff0003c55ab433e1f9" name="a405bbac5418139ff0003c55ab433e1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405bbac5418139ff0003c55ab433e1f9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1911</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab23c04b0590df811816a091d8c04f53e" name="ab23c04b0590df811816a091d8c04f53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab23c04b0590df811816a091d8c04f53e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1913</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06daedcec49ef3841a7ee5e38938a62e" name="a06daedcec49ef3841a7ee5e38938a62e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06daedcec49ef3841a7ee5e38938a62e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1915</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d1c3779934c0b4816c66efbb19fa272" name="a3d1c3779934c0b4816c66efbb19fa272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1c3779934c0b4816c66efbb19fa272">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1917</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc41a4312879c76fa430fe5e0771533c" name="abc41a4312879c76fa430fe5e0771533c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc41a4312879c76fa430fe5e0771533c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1919</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a177d88b4eee7524e9a8bae5ee2c7b8fe" name="a177d88b4eee7524e9a8bae5ee2c7b8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a177d88b4eee7524e9a8bae5ee2c7b8fe">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1921</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd01eccd2d06b16b6654d098b704d3b4" name="abd01eccd2d06b16b6654d098b704d3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd01eccd2d06b16b6654d098b704d3b4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1923</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7334fb2f6bec64ecef5b4cda8603c735" name="a7334fb2f6bec64ecef5b4cda8603c735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7334fb2f6bec64ecef5b4cda8603c735">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1925</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d863d96198e6636a46c268d647c2834" name="a4d863d96198e6636a46c268d647c2834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d863d96198e6636a46c268d647c2834">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1927</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49a1812bc0b6e5d009ea9fe9a6047af9" name="a49a1812bc0b6e5d009ea9fe9a6047af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a1812bc0b6e5d009ea9fe9a6047af9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1929</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c5660c2e151c9bc8e479ed718122ead" name="a5c5660c2e151c9bc8e479ed718122ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5660c2e151c9bc8e479ed718122ead">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1931</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc623db20e9eda4eda9f27e2486db335" name="afc623db20e9eda4eda9f27e2486db335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc623db20e9eda4eda9f27e2486db335">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1933</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ceb77c57769c1fdef454b4b574a3a20" name="a5ceb77c57769c1fdef454b4b574a3a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ceb77c57769c1fdef454b4b574a3a20">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1935</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d4f1e80cc41fe2b71bc2ad639de090d" name="a6d4f1e80cc41fe2b71bc2ad639de090d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d4f1e80cc41fe2b71bc2ad639de090d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1937</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81f56096ae3bb93edc1257b2e401ef7a" name="a81f56096ae3bb93edc1257b2e401ef7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f56096ae3bb93edc1257b2e401ef7a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1939</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a760b7eff2b91f330275dada15a90369c" name="a760b7eff2b91f330275dada15a90369c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760b7eff2b91f330275dada15a90369c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1941</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a324204ec3b0c5a857672d6b7c729f92f" name="a324204ec3b0c5a857672d6b7c729f92f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a324204ec3b0c5a857672d6b7c729f92f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1943</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3ac36758f692d814b432630eeb0d59f" name="af3ac36758f692d814b432630eeb0d59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ac36758f692d814b432630eeb0d59f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1945</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af67c46086277d62ea55533c7bb18d693" name="af67c46086277d62ea55533c7bb18d693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af67c46086277d62ea55533c7bb18d693">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1947</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14188d3b0ac86efa6deff8d5a12c9009" name="a14188d3b0ac86efa6deff8d5a12c9009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14188d3b0ac86efa6deff8d5a12c9009">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1949</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2884a1900db729040d7a01befab0a489" name="a2884a1900db729040d7a01befab0a489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2884a1900db729040d7a01befab0a489">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1951</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add8f9b7a714498bc8524026c68f5b1f7" name="add8f9b7a714498bc8524026c68f5b1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8f9b7a714498bc8524026c68f5b1f7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1953</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3b62094552ea7f0d33621f19568110e" name="ab3b62094552ea7f0d33621f19568110e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3b62094552ea7f0d33621f19568110e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1955</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af53412621d9b14f23b5d800005a72dac" name="af53412621d9b14f23b5d800005a72dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53412621d9b14f23b5d800005a72dac">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1957</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add1a729cadd8f29ef0e52d3007649546" name="add1a729cadd8f29ef0e52d3007649546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1a729cadd8f29ef0e52d3007649546">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1959</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9786d0c7cd279fb83050452b6f0370d5" name="a9786d0c7cd279fb83050452b6f0370d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9786d0c7cd279fb83050452b6f0370d5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1961</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a238e79d00c3abc4d26a8814861bc5cb4" name="a238e79d00c3abc4d26a8814861bc5cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238e79d00c3abc4d26a8814861bc5cb4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1963</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c108845601299fc871c5a49e2505723" name="a2c108845601299fc871c5a49e2505723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c108845601299fc871c5a49e2505723">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1965</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4c449fa205978b68ea06af47103132c" name="ae4c449fa205978b68ea06af47103132c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c449fa205978b68ea06af47103132c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1967</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3a2268321db655c9ced793813973da5" name="af3a2268321db655c9ced793813973da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3a2268321db655c9ced793813973da5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1969</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a991e478f5df79a888549987082cdf55d" name="a991e478f5df79a888549987082cdf55d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a991e478f5df79a888549987082cdf55d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1971</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a763664b914a0bdfb38e3d31ae88753b3" name="a763664b914a0bdfb38e3d31ae88753b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a763664b914a0bdfb38e3d31ae88753b3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1973</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5b75df9f35f673a02dc6eedaaaa0391" name="aa5b75df9f35f673a02dc6eedaaaa0391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b75df9f35f673a02dc6eedaaaa0391">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1975</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0073175690dae4159ec72fae1cbddfbc" name="a0073175690dae4159ec72fae1cbddfbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0073175690dae4159ec72fae1cbddfbc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1977</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a57110a08aa1f90b4168ef6d8753e19" name="a8a57110a08aa1f90b4168ef6d8753e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a57110a08aa1f90b4168ef6d8753e19">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1979</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6629fca11473f84ce41e670520ac7255" name="a6629fca11473f84ce41e670520ac7255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6629fca11473f84ce41e670520ac7255">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1981</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a167d7da5a1046a6b914660ff54d2e26b" name="a167d7da5a1046a6b914660ff54d2e26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167d7da5a1046a6b914660ff54d2e26b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1983</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff8c37746e8d45bd073d19fe3d82c96f" name="aff8c37746e8d45bd073d19fe3d82c96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8c37746e8d45bd073d19fe3d82c96f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1985</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4595d26abd1a70c93c2494608b4831d" name="ab4595d26abd1a70c93c2494608b4831d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4595d26abd1a70c93c2494608b4831d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1987</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab59ea127c36bdbd1697a07b1c941f52c" name="ab59ea127c36bdbd1697a07b1c941f52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab59ea127c36bdbd1697a07b1c941f52c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1989</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebd1e9f3f34bfd8910e51debb16f4185" name="aebd1e9f3f34bfd8910e51debb16f4185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebd1e9f3f34bfd8910e51debb16f4185">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1991</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12dd5a2cb570560fec25d0a3b4fb9352" name="a12dd5a2cb570560fec25d0a3b4fb9352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12dd5a2cb570560fec25d0a3b4fb9352">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1993</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61f9f8b9ac811d1c4d411512529335cc" name="a61f9f8b9ac811d1c4d411512529335cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f9f8b9ac811d1c4d411512529335cc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1995</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b744ddcb8ca462b6080a798254ee303" name="a9b744ddcb8ca462b6080a798254ee303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b744ddcb8ca462b6080a798254ee303">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1997</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63862e505a1880678bd6aedd63a89cea" name="a63862e505a1880678bd6aedd63a89cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63862e505a1880678bd6aedd63a89cea">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @1999</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75af82d711c43865f830c8aeb2cb8bdb" name="a75af82d711c43865f830c8aeb2cb8bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75af82d711c43865f830c8aeb2cb8bdb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a669c42037136a11a7803fca9b2683fe9" name="a669c42037136a11a7803fca9b2683fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669c42037136a11a7803fca9b2683fe9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2003</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42013c3f6a931bc4d70adfdcac208463" name="a42013c3f6a931bc4d70adfdcac208463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42013c3f6a931bc4d70adfdcac208463">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2005</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a386f7dd358a192e77625951e35b92d0e" name="a386f7dd358a192e77625951e35b92d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a386f7dd358a192e77625951e35b92d0e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2007</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a699712906ccf6785800dc9e79ba76737" name="a699712906ccf6785800dc9e79ba76737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699712906ccf6785800dc9e79ba76737">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2009</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf31d5792ad55ff730c33fc36290ba22" name="aaf31d5792ad55ff730c33fc36290ba22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf31d5792ad55ff730c33fc36290ba22">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2011</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dfeca05d8a0ae4647a660b096bf17bb" name="a7dfeca05d8a0ae4647a660b096bf17bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dfeca05d8a0ae4647a660b096bf17bb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2013</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e48fece9b35e00e5faffa66ff2fbdbc" name="a3e48fece9b35e00e5faffa66ff2fbdbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e48fece9b35e00e5faffa66ff2fbdbc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2015</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc357e07074ad10ebaebacc4697b0f38" name="afc357e07074ad10ebaebacc4697b0f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc357e07074ad10ebaebacc4697b0f38">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2017</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51ea86858b86c13f145be0e81df475a9" name="a51ea86858b86c13f145be0e81df475a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ea86858b86c13f145be0e81df475a9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2019</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a352139a5c720d5224a8ff966fe9ce777" name="a352139a5c720d5224a8ff966fe9ce777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352139a5c720d5224a8ff966fe9ce777">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2021</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c8b5a091a5188e3d9d99e5e684651bd" name="a9c8b5a091a5188e3d9d99e5e684651bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8b5a091a5188e3d9d99e5e684651bd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2023</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a094bdbe8000bcccfd6615b89d04a185c" name="a094bdbe8000bcccfd6615b89d04a185c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a094bdbe8000bcccfd6615b89d04a185c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2025</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4a4bbd54d854ebba0ea07aad6b923b1" name="ae4a4bbd54d854ebba0ea07aad6b923b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a4bbd54d854ebba0ea07aad6b923b1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2027</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad540754a7497668f3d8da5fb2b97cb46" name="ad540754a7497668f3d8da5fb2b97cb46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad540754a7497668f3d8da5fb2b97cb46">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2029</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52aeafa2804652938365a89a3c057662" name="a52aeafa2804652938365a89a3c057662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52aeafa2804652938365a89a3c057662">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2031</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6c09dd702782fa9a7f609ad807ff511" name="ac6c09dd702782fa9a7f609ad807ff511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6c09dd702782fa9a7f609ad807ff511">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2033</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9818b4785ebe87f1bad204de55bbf684" name="a9818b4785ebe87f1bad204de55bbf684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9818b4785ebe87f1bad204de55bbf684">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2035</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7872e07124359f32cc6dbaa81f4e629f" name="a7872e07124359f32cc6dbaa81f4e629f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7872e07124359f32cc6dbaa81f4e629f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2037</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2685aef57d4165d63028fb80ab2212d4" name="a2685aef57d4165d63028fb80ab2212d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2685aef57d4165d63028fb80ab2212d4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2039</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a899bcdfa014d308030d3872a1287dcc5" name="a899bcdfa014d308030d3872a1287dcc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899bcdfa014d308030d3872a1287dcc5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2041</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e30a389dbefd73149e0a6e82cb341ba" name="a0e30a389dbefd73149e0a6e82cb341ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e30a389dbefd73149e0a6e82cb341ba">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2043</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abad44a225c5df826c54bb6d7d6ffff02" name="abad44a225c5df826c54bb6d7d6ffff02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad44a225c5df826c54bb6d7d6ffff02">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2045</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59942d6a1c4863e1ecdce01aa9f728f1" name="a59942d6a1c4863e1ecdce01aa9f728f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59942d6a1c4863e1ecdce01aa9f728f1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2047</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcce8fd286f62f99c9019d58a7eff65a" name="abcce8fd286f62f99c9019d58a7eff65a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcce8fd286f62f99c9019d58a7eff65a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2049</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3773fc182dacf012250994f8f214b88f" name="a3773fc182dacf012250994f8f214b88f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3773fc182dacf012250994f8f214b88f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2051</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af45f0f393c5de3aeb78e9ab116b8ec52" name="af45f0f393c5de3aeb78e9ab116b8ec52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af45f0f393c5de3aeb78e9ab116b8ec52">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2053</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf6165517b35acc6d4d4a28afd488140" name="adf6165517b35acc6d4d4a28afd488140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6165517b35acc6d4d4a28afd488140">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2055</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c69eedf057f65de2fa312478ab630b8" name="a7c69eedf057f65de2fa312478ab630b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c69eedf057f65de2fa312478ab630b8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2057</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2f10b94a6767b55106e194553fd956f" name="ad2f10b94a6767b55106e194553fd956f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f10b94a6767b55106e194553fd956f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2059</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cfa3f62c00d790065efca2f90fcd922" name="a8cfa3f62c00d790065efca2f90fcd922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cfa3f62c00d790065efca2f90fcd922">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2061</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f88186e67939a7ed7844bd02a6a66f1" name="a4f88186e67939a7ed7844bd02a6a66f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f88186e67939a7ed7844bd02a6a66f1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2063</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa43977485f8fb8ae67d3c16fb4aa5f46" name="aa43977485f8fb8ae67d3c16fb4aa5f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43977485f8fb8ae67d3c16fb4aa5f46">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2065</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2f21dfa0bdc3a191d4eb32bd410cb9d" name="af2f21dfa0bdc3a191d4eb32bd410cb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f21dfa0bdc3a191d4eb32bd410cb9d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2067</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88ab7b39d631ef4cc4d2c21e5a8e9fda" name="a88ab7b39d631ef4cc4d2c21e5a8e9fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88ab7b39d631ef4cc4d2c21e5a8e9fda">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2069</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad77f74f9e508017f8943f6bd4a3e42e2" name="ad77f74f9e508017f8943f6bd4a3e42e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77f74f9e508017f8943f6bd4a3e42e2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2071</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a577586e5e1753844f0f19be705600558" name="a577586e5e1753844f0f19be705600558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a577586e5e1753844f0f19be705600558">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2073</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a803309bd51fa49d8589f279ee0e43bad" name="a803309bd51fa49d8589f279ee0e43bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a803309bd51fa49d8589f279ee0e43bad">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2075</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa110223fc1a5bd20496a51f5760e3e70" name="aa110223fc1a5bd20496a51f5760e3e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa110223fc1a5bd20496a51f5760e3e70">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2077</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a999e11109059e554c4b1cba6c57688d0" name="a999e11109059e554c4b1cba6c57688d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999e11109059e554c4b1cba6c57688d0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2079</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22b96e5b7bf6f5e8ee18d96d80483b69" name="a22b96e5b7bf6f5e8ee18d96d80483b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b96e5b7bf6f5e8ee18d96d80483b69">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2081</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcd06f53f8abd865b004dcd3189dfcfa" name="afcd06f53f8abd865b004dcd3189dfcfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd06f53f8abd865b004dcd3189dfcfa">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2083</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3f338bce91953daf57609b75a6d7119" name="ab3f338bce91953daf57609b75a6d7119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f338bce91953daf57609b75a6d7119">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2085</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60614ca49d994b9803b8ab18eecc5ff8" name="a60614ca49d994b9803b8ab18eecc5ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60614ca49d994b9803b8ab18eecc5ff8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2087</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1c1521e292426c137ce0b4476ba7a7d" name="ab1c1521e292426c137ce0b4476ba7a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c1521e292426c137ce0b4476ba7a7d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2089</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4265aede43bd09aa2344e2f2aed22dd" name="aa4265aede43bd09aa2344e2f2aed22dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4265aede43bd09aa2344e2f2aed22dd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2091</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3867ad05f64885ae1d3ad82c60e3fa91" name="a3867ad05f64885ae1d3ad82c60e3fa91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3867ad05f64885ae1d3ad82c60e3fa91">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2093</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8454e3afca2f3627ec21d0f3ab0e48e8" name="a8454e3afca2f3627ec21d0f3ab0e48e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8454e3afca2f3627ec21d0f3ab0e48e8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2095</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73414b8ab00c18c9059ac6525190585a" name="a73414b8ab00c18c9059ac6525190585a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73414b8ab00c18c9059ac6525190585a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2097</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab901f25c0e7a69085f89d478b2af6e54" name="ab901f25c0e7a69085f89d478b2af6e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab901f25c0e7a69085f89d478b2af6e54">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2099</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43c7cfacef56ec5e36e6ac76f67a8b8b" name="a43c7cfacef56ec5e36e6ac76f67a8b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c7cfacef56ec5e36e6ac76f67a8b8b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2101</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a664b6f3c8857dfee3abb518e7204e589" name="a664b6f3c8857dfee3abb518e7204e589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664b6f3c8857dfee3abb518e7204e589">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2103</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5608cf82d071f4aa4691a840894bb301" name="a5608cf82d071f4aa4691a840894bb301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5608cf82d071f4aa4691a840894bb301">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2105</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10b89807b3d4fd6e26ccf856b9af2051" name="a10b89807b3d4fd6e26ccf856b9af2051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b89807b3d4fd6e26ccf856b9af2051">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2107</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd74c5eb07668869302883646bfd9288" name="abd74c5eb07668869302883646bfd9288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd74c5eb07668869302883646bfd9288">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2109</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef34904090442c256f141595c0e2c8ff" name="aef34904090442c256f141595c0e2c8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef34904090442c256f141595c0e2c8ff">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2111</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7289b26c019813e431c8642ff9b4480f" name="a7289b26c019813e431c8642ff9b4480f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7289b26c019813e431c8642ff9b4480f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2113</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a442cade821293b88b137aba712a23686" name="a442cade821293b88b137aba712a23686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442cade821293b88b137aba712a23686">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2115</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc8405db527b0c5f0081334fe593c755" name="adc8405db527b0c5f0081334fe593c755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc8405db527b0c5f0081334fe593c755">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2117</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a056921a085dd27b8043b57d5fd5d797d" name="a056921a085dd27b8043b57d5fd5d797d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056921a085dd27b8043b57d5fd5d797d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2119</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae906175e58beb2371d203c3553865c33" name="ae906175e58beb2371d203c3553865c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae906175e58beb2371d203c3553865c33">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2121</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6a3605d44a69eccfffc1b3c78308354" name="ae6a3605d44a69eccfffc1b3c78308354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a3605d44a69eccfffc1b3c78308354">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2123</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5608f9d8cd31013ad1e133e6dc2955cb" name="a5608f9d8cd31013ad1e133e6dc2955cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5608f9d8cd31013ad1e133e6dc2955cb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2125</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1617d6f03a98df040e9cd4392590cf6c" name="a1617d6f03a98df040e9cd4392590cf6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1617d6f03a98df040e9cd4392590cf6c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2127</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07201542dcb0467ef15fe5c96e23e517" name="a07201542dcb0467ef15fe5c96e23e517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07201542dcb0467ef15fe5c96e23e517">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2129</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d67d9959fb7c715c35cc31ff742d4d1" name="a5d67d9959fb7c715c35cc31ff742d4d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d67d9959fb7c715c35cc31ff742d4d1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2131</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebaa5e0a11f10fd134651485e6fb98c7" name="aebaa5e0a11f10fd134651485e6fb98c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebaa5e0a11f10fd134651485e6fb98c7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2133</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b67d82a2b493eb590faf8bf18d2f2cb" name="a1b67d82a2b493eb590faf8bf18d2f2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b67d82a2b493eb590faf8bf18d2f2cb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2135</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16ee0d0d958933aeff2fd1c66aabd0b1" name="a16ee0d0d958933aeff2fd1c66aabd0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ee0d0d958933aeff2fd1c66aabd0b1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2137</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b3c294394434db7ba7dbbbecb552f17" name="a6b3c294394434db7ba7dbbbecb552f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b3c294394434db7ba7dbbbecb552f17">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2139</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f901b1dc6bfc23ccb0f9abff9e27509" name="a2f901b1dc6bfc23ccb0f9abff9e27509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f901b1dc6bfc23ccb0f9abff9e27509">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2141</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affd16c2a429532b02875a0e4c38c741b" name="affd16c2a429532b02875a0e4c38c741b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affd16c2a429532b02875a0e4c38c741b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2143</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6223e161dfbda578d19f1ce2c453456" name="ac6223e161dfbda578d19f1ce2c453456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6223e161dfbda578d19f1ce2c453456">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2145</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76283b1234858dd692588f09d65fc9d3" name="a76283b1234858dd692588f09d65fc9d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76283b1234858dd692588f09d65fc9d3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2147</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a580879eacd02afdbfd039fcaf0d93419" name="a580879eacd02afdbfd039fcaf0d93419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580879eacd02afdbfd039fcaf0d93419">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2149</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71e329a3c348aa8a947e3d3c7dd70285" name="a71e329a3c348aa8a947e3d3c7dd70285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e329a3c348aa8a947e3d3c7dd70285">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2151</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66d35ec1ad4770dedb67645fddb18dd6" name="a66d35ec1ad4770dedb67645fddb18dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66d35ec1ad4770dedb67645fddb18dd6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2153</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab95969dea1f04820e5e67910c9bd0a35" name="ab95969dea1f04820e5e67910c9bd0a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95969dea1f04820e5e67910c9bd0a35">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2155</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7be6d7f5cee8be37a26012e434b76ac1" name="a7be6d7f5cee8be37a26012e434b76ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be6d7f5cee8be37a26012e434b76ac1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2157</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90aabe064a495b64b19383b9d6a6e5eb" name="a90aabe064a495b64b19383b9d6a6e5eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90aabe064a495b64b19383b9d6a6e5eb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2159</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1332ce036a0bfdff99b5a386f95b4a6" name="aa1332ce036a0bfdff99b5a386f95b4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1332ce036a0bfdff99b5a386f95b4a6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2161</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3574cec686555290d5f53b4411faad0" name="ac3574cec686555290d5f53b4411faad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3574cec686555290d5f53b4411faad0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2163</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af97fd5ebc716340aca11a1b629829cb4" name="af97fd5ebc716340aca11a1b629829cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af97fd5ebc716340aca11a1b629829cb4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2165</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb1981ea3aa5047153b446dca99617d8" name="acb1981ea3aa5047153b446dca99617d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1981ea3aa5047153b446dca99617d8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2167</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bd4a1736062861721a71135e9d30bae" name="a1bd4a1736062861721a71135e9d30bae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd4a1736062861721a71135e9d30bae">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2169</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cb78782d4ea667f4ec16ff8aeebf4e1" name="a5cb78782d4ea667f4ec16ff8aeebf4e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb78782d4ea667f4ec16ff8aeebf4e1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2171</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a555ccbc7f0641051cb426ab39d0f46b9" name="a555ccbc7f0641051cb426ab39d0f46b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a555ccbc7f0641051cb426ab39d0f46b9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2173</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0715c230278175072f6afcd4929c27ed" name="a0715c230278175072f6afcd4929c27ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0715c230278175072f6afcd4929c27ed">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2175</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f8e7c008321f2f8fcc6bdcf6de7c049" name="a6f8e7c008321f2f8fcc6bdcf6de7c049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f8e7c008321f2f8fcc6bdcf6de7c049">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2177</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e252a515415f058ff27927744670542" name="a7e252a515415f058ff27927744670542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e252a515415f058ff27927744670542">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2179</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade128534021e14c29639c0f14180375d" name="ade128534021e14c29639c0f14180375d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade128534021e14c29639c0f14180375d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2181</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4e1e1a359cdedc0811b1a184dae1a08" name="aa4e1e1a359cdedc0811b1a184dae1a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e1e1a359cdedc0811b1a184dae1a08">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2183</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad97e72ce9be919cf8dd4f33237da399e" name="ad97e72ce9be919cf8dd4f33237da399e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97e72ce9be919cf8dd4f33237da399e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2185</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d78d05c4d2f9810ed824c6bb4b8866d" name="a4d78d05c4d2f9810ed824c6bb4b8866d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d78d05c4d2f9810ed824c6bb4b8866d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2187</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ba3572cee66d81144bfd28a91d36012" name="a4ba3572cee66d81144bfd28a91d36012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ba3572cee66d81144bfd28a91d36012">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2189</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91d24e9732782898bdaf714d261fbe8a" name="a91d24e9732782898bdaf714d261fbe8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d24e9732782898bdaf714d261fbe8a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2191</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83a42d98c78716991f01e41a2b71a2dc" name="a83a42d98c78716991f01e41a2b71a2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a42d98c78716991f01e41a2b71a2dc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2193</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a259a408caf2d1eda05cd2d03fbb74325" name="a259a408caf2d1eda05cd2d03fbb74325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a259a408caf2d1eda05cd2d03fbb74325">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2195</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad11762579619d80f0668ff20d36f93f8" name="ad11762579619d80f0668ff20d36f93f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11762579619d80f0668ff20d36f93f8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2197</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bb2ec00d02ee5fde1373a27c3375b3d" name="a4bb2ec00d02ee5fde1373a27c3375b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bb2ec00d02ee5fde1373a27c3375b3d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2199</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac904067208ce6967fa6a62ebd596bf00" name="ac904067208ce6967fa6a62ebd596bf00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac904067208ce6967fa6a62ebd596bf00">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2201</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a242767bc152a8cba2ed715ea33350211" name="a242767bc152a8cba2ed715ea33350211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a242767bc152a8cba2ed715ea33350211">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2203</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15b7136ac6083e79644542168470cc87" name="a15b7136ac6083e79644542168470cc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b7136ac6083e79644542168470cc87">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2205</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8be7c85b143a689063c8d3f0d60cdd81" name="a8be7c85b143a689063c8d3f0d60cdd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be7c85b143a689063c8d3f0d60cdd81">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2207</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac98bf3afb885311080edc6aea5c9a603" name="ac98bf3afb885311080edc6aea5c9a603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac98bf3afb885311080edc6aea5c9a603">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2209</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21c08031a1f3321b7ae2bbd941eaf4b3" name="a21c08031a1f3321b7ae2bbd941eaf4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c08031a1f3321b7ae2bbd941eaf4b3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2211</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a257059a3cc0ac07bfeb474d9423f11" name="a5a257059a3cc0ac07bfeb474d9423f11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a257059a3cc0ac07bfeb474d9423f11">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2213</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea18c742744fbc0c6262cbbdf9a3776c" name="aea18c742744fbc0c6262cbbdf9a3776c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea18c742744fbc0c6262cbbdf9a3776c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2215</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5392e97e596840e704b3fd094278c284" name="a5392e97e596840e704b3fd094278c284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5392e97e596840e704b3fd094278c284">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2217</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae081c929c3292e010043808ebb0c3708" name="ae081c929c3292e010043808ebb0c3708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae081c929c3292e010043808ebb0c3708">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2219</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2f83b13982ebaaa901122394b754de8" name="af2f83b13982ebaaa901122394b754de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f83b13982ebaaa901122394b754de8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2221</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19ea841a9a924e80abd2b56109ab3de1" name="a19ea841a9a924e80abd2b56109ab3de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ea841a9a924e80abd2b56109ab3de1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2223</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afeee771a7c61442ab7f9ab297f9c9ab9" name="afeee771a7c61442ab7f9ab297f9c9ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeee771a7c61442ab7f9ab297f9c9ab9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2225</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a585a7b49f409ecc346ce655b6a67fe38" name="a585a7b49f409ecc346ce655b6a67fe38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585a7b49f409ecc346ce655b6a67fe38">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2227</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47381f86697da92fcac50e024a8870cb" name="a47381f86697da92fcac50e024a8870cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47381f86697da92fcac50e024a8870cb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2229</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f7ed12fb612f104182aaa985cb8014f" name="a2f7ed12fb612f104182aaa985cb8014f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7ed12fb612f104182aaa985cb8014f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2231</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29641c36dace2bccbc959282ab8681d8" name="a29641c36dace2bccbc959282ab8681d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29641c36dace2bccbc959282ab8681d8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2233</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabae589cba7f41c679b4ed360bae45a2" name="aabae589cba7f41c679b4ed360bae45a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabae589cba7f41c679b4ed360bae45a2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2235</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49ebf5e4e0af882e1cdf4332477df835" name="a49ebf5e4e0af882e1cdf4332477df835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ebf5e4e0af882e1cdf4332477df835">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2237</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67b70470e03181fdf99bbbd9ecae4d30" name="a67b70470e03181fdf99bbbd9ecae4d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67b70470e03181fdf99bbbd9ecae4d30">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2239</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d5104d20372017e961f0b44e796157b" name="a4d5104d20372017e961f0b44e796157b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d5104d20372017e961f0b44e796157b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2241</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05919d8c3ed538da139143531a461fa3" name="a05919d8c3ed538da139143531a461fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05919d8c3ed538da139143531a461fa3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2243</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4761be15e96b649c3598318cfebaf0d9" name="a4761be15e96b649c3598318cfebaf0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4761be15e96b649c3598318cfebaf0d9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2245</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8773ef4aec17e2aafdb21ec3c959b978" name="a8773ef4aec17e2aafdb21ec3c959b978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8773ef4aec17e2aafdb21ec3c959b978">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2247</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87efd74f6b4b13226dc8528822cfe668" name="a87efd74f6b4b13226dc8528822cfe668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87efd74f6b4b13226dc8528822cfe668">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2249</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa624c71e85e547bda34fbac5bd684082" name="aa624c71e85e547bda34fbac5bd684082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa624c71e85e547bda34fbac5bd684082">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2251</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7898f298dff2f2284c3d0c8dc5e14d25" name="a7898f298dff2f2284c3d0c8dc5e14d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7898f298dff2f2284c3d0c8dc5e14d25">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2253</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab71e48b04f44e0d9b00e45f7e2339777" name="ab71e48b04f44e0d9b00e45f7e2339777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71e48b04f44e0d9b00e45f7e2339777">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2255</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0207a33062e8cee3c288fe833743239f" name="a0207a33062e8cee3c288fe833743239f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0207a33062e8cee3c288fe833743239f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2257</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a025fee3bce797d3260a45261e3eb1988" name="a025fee3bce797d3260a45261e3eb1988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a025fee3bce797d3260a45261e3eb1988">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2259</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5b7f6a8673cb9e1503da1f04c4bdfc7" name="ab5b7f6a8673cb9e1503da1f04c4bdfc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b7f6a8673cb9e1503da1f04c4bdfc7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2261</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70d2b7d75a8bdf554e34c0a11188ff45" name="a70d2b7d75a8bdf554e34c0a11188ff45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70d2b7d75a8bdf554e34c0a11188ff45">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2263</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99f101e920de1a84c702d2ac0715a6d3" name="a99f101e920de1a84c702d2ac0715a6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f101e920de1a84c702d2ac0715a6d3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2265</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3754c22e7f2b3a167096a0d6ee10c77f" name="a3754c22e7f2b3a167096a0d6ee10c77f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3754c22e7f2b3a167096a0d6ee10c77f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2267</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ef8856affb2cfa1c1d9703c2fab9c04" name="a8ef8856affb2cfa1c1d9703c2fab9c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef8856affb2cfa1c1d9703c2fab9c04">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2269</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5db64e57b960bc5ebd5612d0c911d2f1" name="a5db64e57b960bc5ebd5612d0c911d2f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db64e57b960bc5ebd5612d0c911d2f1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2271</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a889d8231e48894c0781238970589075c" name="a889d8231e48894c0781238970589075c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a889d8231e48894c0781238970589075c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2273</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8747057ab2783dc10f926d3723dccf1a" name="a8747057ab2783dc10f926d3723dccf1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8747057ab2783dc10f926d3723dccf1a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @2275</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70b242ac3d0b2a98574e284ba9c9e710" name="a70b242ac3d0b2a98574e284ba9c9e710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b242ac3d0b2a98574e284ba9c9e710">&#9670;&nbsp;</a></span>DS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 0 <br  />
 </p>

</div>
</div>
<a id="ab62f50e143bf3e453a795ccdc88f80bc" name="ab62f50e143bf3e453a795ccdc88f80bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62f50e143bf3e453a795ccdc88f80bc">&#9670;&nbsp;</a></span>DS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 1 <br  />
 </p>

</div>
</div>
<a id="ad6b0984d74e7b40b1a3ce44bc94c0f7a" name="ad6b0984d74e7b40b1a3ce44bc94c0f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6b0984d74e7b40b1a3ce44bc94c0f7a">&#9670;&nbsp;</a></span>DS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 10 <br  />
 </p>

</div>
</div>
<a id="a8ea92624e311dfbf57fb64ffb6ba2d50" name="a8ea92624e311dfbf57fb64ffb6ba2d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea92624e311dfbf57fb64ffb6ba2d50">&#9670;&nbsp;</a></span>DS100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 100 <br  />
 </p>

</div>
</div>
<a id="a566c70b6808ede857f924c7377e23c88" name="a566c70b6808ede857f924c7377e23c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a566c70b6808ede857f924c7377e23c88">&#9670;&nbsp;</a></span>DS101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 101 <br  />
 </p>

</div>
</div>
<a id="a94be0ff436db03b7f9fc714966f5f346" name="a94be0ff436db03b7f9fc714966f5f346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94be0ff436db03b7f9fc714966f5f346">&#9670;&nbsp;</a></span>DS102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 102 <br  />
 </p>

</div>
</div>
<a id="a7c0e18357316f056819e024f4c48d439" name="a7c0e18357316f056819e024f4c48d439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c0e18357316f056819e024f4c48d439">&#9670;&nbsp;</a></span>DS103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 103 <br  />
 </p>

</div>
</div>
<a id="a6dec9e913f37f9367823acb9a9ce6974" name="a6dec9e913f37f9367823acb9a9ce6974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dec9e913f37f9367823acb9a9ce6974">&#9670;&nbsp;</a></span>DS104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 104 <br  />
 </p>

</div>
</div>
<a id="a11a11e8480c11d5771aedc10d1411ab1" name="a11a11e8480c11d5771aedc10d1411ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11a11e8480c11d5771aedc10d1411ab1">&#9670;&nbsp;</a></span>DS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 11 <br  />
 </p>

</div>
</div>
<a id="a1aca59d60698bd2d35bc234c0078f7aa" name="a1aca59d60698bd2d35bc234c0078f7aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aca59d60698bd2d35bc234c0078f7aa">&#9670;&nbsp;</a></span>DS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 12 <br  />
 </p>

</div>
</div>
<a id="a5a92bb70a6421df2e30301f07471464b" name="a5a92bb70a6421df2e30301f07471464b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a92bb70a6421df2e30301f07471464b">&#9670;&nbsp;</a></span>DS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 13 <br  />
 </p>

</div>
</div>
<a id="a82232302fa630ea750cc0ce10c96e3ed" name="a82232302fa630ea750cc0ce10c96e3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82232302fa630ea750cc0ce10c96e3ed">&#9670;&nbsp;</a></span>DS14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 14 <br  />
 </p>

</div>
</div>
<a id="abea6aebecf788a0e1e33ea27dae8c225" name="abea6aebecf788a0e1e33ea27dae8c225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea6aebecf788a0e1e33ea27dae8c225">&#9670;&nbsp;</a></span>DS15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 15 <br  />
 </p>

</div>
</div>
<a id="ab09b68438d0225d9743684d21d79ebd7" name="ab09b68438d0225d9743684d21d79ebd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09b68438d0225d9743684d21d79ebd7">&#9670;&nbsp;</a></span>DS16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 16 <br  />
 </p>

</div>
</div>
<a id="a1a94f640a5ae056ae24ae84e6b9595c6" name="a1a94f640a5ae056ae24ae84e6b9595c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a94f640a5ae056ae24ae84e6b9595c6">&#9670;&nbsp;</a></span>DS17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 17 <br  />
 </p>

</div>
</div>
<a id="a9f9be8916f611b2f05f4bf5a0c89c5f4" name="a9f9be8916f611b2f05f4bf5a0c89c5f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f9be8916f611b2f05f4bf5a0c89c5f4">&#9670;&nbsp;</a></span>DS18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 18 <br  />
 </p>

</div>
</div>
<a id="a5dde53146060546baff1fad2cbdddcc5" name="a5dde53146060546baff1fad2cbdddcc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dde53146060546baff1fad2cbdddcc5">&#9670;&nbsp;</a></span>DS19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 19 <br  />
 </p>

</div>
</div>
<a id="ae0bc6c2f04785e81d7b15095afb3457e" name="ae0bc6c2f04785e81d7b15095afb3457e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0bc6c2f04785e81d7b15095afb3457e">&#9670;&nbsp;</a></span>DS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 2 <br  />
 </p>

</div>
</div>
<a id="ae2e78018643d122ec672985e54e70612" name="ae2e78018643d122ec672985e54e70612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e78018643d122ec672985e54e70612">&#9670;&nbsp;</a></span>DS20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 20 <br  />
 </p>

</div>
</div>
<a id="a5960aeb85dc6fae415f8e6906fc2f3e3" name="a5960aeb85dc6fae415f8e6906fc2f3e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5960aeb85dc6fae415f8e6906fc2f3e3">&#9670;&nbsp;</a></span>DS21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 21 <br  />
 </p>

</div>
</div>
<a id="aa7ca52fdd4ae038774c4837578a776ef" name="aa7ca52fdd4ae038774c4837578a776ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ca52fdd4ae038774c4837578a776ef">&#9670;&nbsp;</a></span>DS22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 22 <br  />
 </p>

</div>
</div>
<a id="a2c1b099ad8b101e52448622b1315abc3" name="a2c1b099ad8b101e52448622b1315abc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1b099ad8b101e52448622b1315abc3">&#9670;&nbsp;</a></span>DS23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 23 <br  />
 </p>

</div>
</div>
<a id="a8d7513db0eef58075c9b8219875da230" name="a8d7513db0eef58075c9b8219875da230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d7513db0eef58075c9b8219875da230">&#9670;&nbsp;</a></span>DS24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 24 <br  />
 </p>

</div>
</div>
<a id="a5028feaaf2093e3505c5cef05c63989a" name="a5028feaaf2093e3505c5cef05c63989a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5028feaaf2093e3505c5cef05c63989a">&#9670;&nbsp;</a></span>DS25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 25 <br  />
 </p>

</div>
</div>
<a id="a5e5c66a96d0d00e926b210c833bce027" name="a5e5c66a96d0d00e926b210c833bce027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e5c66a96d0d00e926b210c833bce027">&#9670;&nbsp;</a></span>DS26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 26 <br  />
 </p>

</div>
</div>
<a id="ae1bf157b4c8186d920a4815523e012c9" name="ae1bf157b4c8186d920a4815523e012c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1bf157b4c8186d920a4815523e012c9">&#9670;&nbsp;</a></span>DS27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 27 <br  />
 </p>

</div>
</div>
<a id="a54c4b49600d62abe3ab675e212308062" name="a54c4b49600d62abe3ab675e212308062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54c4b49600d62abe3ab675e212308062">&#9670;&nbsp;</a></span>DS28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 28 <br  />
 </p>

</div>
</div>
<a id="ac0f4a496eac6a936d4057f4d6d589243" name="ac0f4a496eac6a936d4057f4d6d589243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0f4a496eac6a936d4057f4d6d589243">&#9670;&nbsp;</a></span>DS29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 29 <br  />
 </p>

</div>
</div>
<a id="aea456972b6aa278ce3073ffb83f42d72" name="aea456972b6aa278ce3073ffb83f42d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea456972b6aa278ce3073ffb83f42d72">&#9670;&nbsp;</a></span>DS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 3 <br  />
 </p>

</div>
</div>
<a id="ac8003a7719588ed4b915587cb6d4cb9f" name="ac8003a7719588ed4b915587cb6d4cb9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8003a7719588ed4b915587cb6d4cb9f">&#9670;&nbsp;</a></span>DS30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 30 <br  />
 </p>

</div>
</div>
<a id="a78ea384e97f8642d7df489326bedc566" name="a78ea384e97f8642d7df489326bedc566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78ea384e97f8642d7df489326bedc566">&#9670;&nbsp;</a></span>DS31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 31 <br  />
 </p>

</div>
</div>
<a id="a63f6b4a186a233b57092c6c55b74d8be" name="a63f6b4a186a233b57092c6c55b74d8be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f6b4a186a233b57092c6c55b74d8be">&#9670;&nbsp;</a></span>DS32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 32 <br  />
 </p>

</div>
</div>
<a id="a13786c29c23162210acff8706ad6355b" name="a13786c29c23162210acff8706ad6355b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13786c29c23162210acff8706ad6355b">&#9670;&nbsp;</a></span>DS33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 33 <br  />
 </p>

</div>
</div>
<a id="a1ecc0f98a2d1cf52803b8a5a0a5710b8" name="a1ecc0f98a2d1cf52803b8a5a0a5710b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ecc0f98a2d1cf52803b8a5a0a5710b8">&#9670;&nbsp;</a></span>DS34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 34 <br  />
 </p>

</div>
</div>
<a id="a11113c0d4533915193bdcd2cef634768" name="a11113c0d4533915193bdcd2cef634768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11113c0d4533915193bdcd2cef634768">&#9670;&nbsp;</a></span>DS35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 35 <br  />
 </p>

</div>
</div>
<a id="aebee64e965341a6946114e6dc9e0fa32" name="aebee64e965341a6946114e6dc9e0fa32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebee64e965341a6946114e6dc9e0fa32">&#9670;&nbsp;</a></span>DS36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 36 <br  />
 </p>

</div>
</div>
<a id="a65f05c0c0a72dab1954cacf16a685e4f" name="a65f05c0c0a72dab1954cacf16a685e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f05c0c0a72dab1954cacf16a685e4f">&#9670;&nbsp;</a></span>DS37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 37 <br  />
 </p>

</div>
</div>
<a id="a442df3369bbdb66d8db88a2c255c7ea8" name="a442df3369bbdb66d8db88a2c255c7ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442df3369bbdb66d8db88a2c255c7ea8">&#9670;&nbsp;</a></span>DS38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 38 <br  />
 </p>

</div>
</div>
<a id="a6bf6492f3b8a281b173aecfa5a97f353" name="a6bf6492f3b8a281b173aecfa5a97f353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bf6492f3b8a281b173aecfa5a97f353">&#9670;&nbsp;</a></span>DS39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 39 <br  />
 </p>

</div>
</div>
<a id="a48639406954628502eb48c8fe271caf0" name="a48639406954628502eb48c8fe271caf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48639406954628502eb48c8fe271caf0">&#9670;&nbsp;</a></span>DS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 4 <br  />
 </p>

</div>
</div>
<a id="af08aef52d3cdb12bc017dd9a58a42a70" name="af08aef52d3cdb12bc017dd9a58a42a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af08aef52d3cdb12bc017dd9a58a42a70">&#9670;&nbsp;</a></span>DS40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 40 <br  />
 </p>

</div>
</div>
<a id="a24fd3e8f2d569040b6c5623b89ca2559" name="a24fd3e8f2d569040b6c5623b89ca2559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fd3e8f2d569040b6c5623b89ca2559">&#9670;&nbsp;</a></span>DS41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 41 <br  />
 </p>

</div>
</div>
<a id="aa518a69f2101b1bae10c0843b64d5184" name="aa518a69f2101b1bae10c0843b64d5184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa518a69f2101b1bae10c0843b64d5184">&#9670;&nbsp;</a></span>DS42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 42 <br  />
 </p>

</div>
</div>
<a id="a73885d2dd521ad2ea9e287abe666685d" name="a73885d2dd521ad2ea9e287abe666685d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73885d2dd521ad2ea9e287abe666685d">&#9670;&nbsp;</a></span>DS43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 43 <br  />
 </p>

</div>
</div>
<a id="a107866b7ac869c0c279d8e4a46097b51" name="a107866b7ac869c0c279d8e4a46097b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a107866b7ac869c0c279d8e4a46097b51">&#9670;&nbsp;</a></span>DS44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 44 <br  />
 </p>

</div>
</div>
<a id="a861b46329841142cd6b9d103c7e85ad6" name="a861b46329841142cd6b9d103c7e85ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a861b46329841142cd6b9d103c7e85ad6">&#9670;&nbsp;</a></span>DS45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 45 <br  />
 </p>

</div>
</div>
<a id="a4146eb4cefafa26c4f206ec81aba6d38" name="a4146eb4cefafa26c4f206ec81aba6d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4146eb4cefafa26c4f206ec81aba6d38">&#9670;&nbsp;</a></span>DS46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 46 <br  />
 </p>

</div>
</div>
<a id="a6ff0b6a94828fd3e7afc33adba90de36" name="a6ff0b6a94828fd3e7afc33adba90de36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ff0b6a94828fd3e7afc33adba90de36">&#9670;&nbsp;</a></span>DS47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 47 <br  />
 </p>

</div>
</div>
<a id="a45ec244b2eda496b87aa0837988061e6" name="a45ec244b2eda496b87aa0837988061e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45ec244b2eda496b87aa0837988061e6">&#9670;&nbsp;</a></span>DS48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 48 <br  />
 </p>

</div>
</div>
<a id="a0e601bc43504e8d3cd99119b7efea85b" name="a0e601bc43504e8d3cd99119b7efea85b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e601bc43504e8d3cd99119b7efea85b">&#9670;&nbsp;</a></span>DS49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 49 <br  />
 </p>

</div>
</div>
<a id="a1c68f2ea686ac91fd6cd2468af766268" name="a1c68f2ea686ac91fd6cd2468af766268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c68f2ea686ac91fd6cd2468af766268">&#9670;&nbsp;</a></span>DS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 5 <br  />
 </p>

</div>
</div>
<a id="a84895003c027a803b1e39f438a590639" name="a84895003c027a803b1e39f438a590639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84895003c027a803b1e39f438a590639">&#9670;&nbsp;</a></span>DS50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 50 <br  />
 </p>

</div>
</div>
<a id="aaa7a04c733020057c9b9198f280f8c23" name="aaa7a04c733020057c9b9198f280f8c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa7a04c733020057c9b9198f280f8c23">&#9670;&nbsp;</a></span>DS51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 51 <br  />
 </p>

</div>
</div>
<a id="a8801f0281ae91866eb38c757825eb6b2" name="a8801f0281ae91866eb38c757825eb6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8801f0281ae91866eb38c757825eb6b2">&#9670;&nbsp;</a></span>DS52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 52 <br  />
 </p>

</div>
</div>
<a id="afa7d00231546ed673a71718639ba1da2" name="afa7d00231546ed673a71718639ba1da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa7d00231546ed673a71718639ba1da2">&#9670;&nbsp;</a></span>DS53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 53 <br  />
 </p>

</div>
</div>
<a id="aa454ea4a17bca778db4ac2dc3bab4fe6" name="aa454ea4a17bca778db4ac2dc3bab4fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa454ea4a17bca778db4ac2dc3bab4fe6">&#9670;&nbsp;</a></span>DS54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 54 <br  />
 </p>

</div>
</div>
<a id="a53198c2759b10dc9d302e325f1bbe883" name="a53198c2759b10dc9d302e325f1bbe883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53198c2759b10dc9d302e325f1bbe883">&#9670;&nbsp;</a></span>DS55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 55 <br  />
 </p>

</div>
</div>
<a id="a7c3b6193700c16f018b35ce735204759" name="a7c3b6193700c16f018b35ce735204759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3b6193700c16f018b35ce735204759">&#9670;&nbsp;</a></span>DS56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 56 <br  />
 </p>

</div>
</div>
<a id="a7736d3b596c645aee956d7cecb39d44b" name="a7736d3b596c645aee956d7cecb39d44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7736d3b596c645aee956d7cecb39d44b">&#9670;&nbsp;</a></span>DS57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 57 <br  />
 </p>

</div>
</div>
<a id="a1623a258440a785f9477a4e2965f7fc8" name="a1623a258440a785f9477a4e2965f7fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1623a258440a785f9477a4e2965f7fc8">&#9670;&nbsp;</a></span>DS58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 58 <br  />
 </p>

</div>
</div>
<a id="abe5d9d7c0cc88993de426ffdef021824" name="abe5d9d7c0cc88993de426ffdef021824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe5d9d7c0cc88993de426ffdef021824">&#9670;&nbsp;</a></span>DS59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 59 <br  />
 </p>

</div>
</div>
<a id="a20e528b8f4d07382ee8988e88d37670e" name="a20e528b8f4d07382ee8988e88d37670e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e528b8f4d07382ee8988e88d37670e">&#9670;&nbsp;</a></span>DS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 6 <br  />
 </p>

</div>
</div>
<a id="a7853c0a209e57b7f72bfe54fe6f0af56" name="a7853c0a209e57b7f72bfe54fe6f0af56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7853c0a209e57b7f72bfe54fe6f0af56">&#9670;&nbsp;</a></span>DS60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 60 <br  />
 </p>

</div>
</div>
<a id="a2340665a235baa9780cba8925f550c0b" name="a2340665a235baa9780cba8925f550c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2340665a235baa9780cba8925f550c0b">&#9670;&nbsp;</a></span>DS61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 61 <br  />
 </p>

</div>
</div>
<a id="a5b368f732252ec4eaf0415c35462a566" name="a5b368f732252ec4eaf0415c35462a566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b368f732252ec4eaf0415c35462a566">&#9670;&nbsp;</a></span>DS62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 62 <br  />
 </p>

</div>
</div>
<a id="a36d6a65132938658a6124dd99d0b2d2a" name="a36d6a65132938658a6124dd99d0b2d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d6a65132938658a6124dd99d0b2d2a">&#9670;&nbsp;</a></span>DS63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 63 <br  />
 </p>

</div>
</div>
<a id="a20c7756682bf094b0042cbb674ce1e01" name="a20c7756682bf094b0042cbb674ce1e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c7756682bf094b0042cbb674ce1e01">&#9670;&nbsp;</a></span>DS64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 64 <br  />
 </p>

</div>
</div>
<a id="a868d33d5b8c99679f700410564c2d93a" name="a868d33d5b8c99679f700410564c2d93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a868d33d5b8c99679f700410564c2d93a">&#9670;&nbsp;</a></span>DS65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 65 <br  />
 </p>

</div>
</div>
<a id="a7234b47c7d2a6a1407a4f13a28245037" name="a7234b47c7d2a6a1407a4f13a28245037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7234b47c7d2a6a1407a4f13a28245037">&#9670;&nbsp;</a></span>DS66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 66 <br  />
 </p>

</div>
</div>
<a id="ae563643edbf0e5e3a547af29c1f4fc59" name="ae563643edbf0e5e3a547af29c1f4fc59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae563643edbf0e5e3a547af29c1f4fc59">&#9670;&nbsp;</a></span>DS67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 67 <br  />
 </p>

</div>
</div>
<a id="a212461b5585cfa96c3a7f7bc6370daa7" name="a212461b5585cfa96c3a7f7bc6370daa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a212461b5585cfa96c3a7f7bc6370daa7">&#9670;&nbsp;</a></span>DS68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 68 <br  />
 </p>

</div>
</div>
<a id="addc70dfe28c862e9068b1f86621886a3" name="addc70dfe28c862e9068b1f86621886a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc70dfe28c862e9068b1f86621886a3">&#9670;&nbsp;</a></span>DS69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 69 <br  />
 </p>

</div>
</div>
<a id="ae2a2370ce559b1dd8c6aabcbfa71c7c3" name="ae2a2370ce559b1dd8c6aabcbfa71c7c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a2370ce559b1dd8c6aabcbfa71c7c3">&#9670;&nbsp;</a></span>DS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 7 <br  />
 </p>

</div>
</div>
<a id="ad61589c5359479d1eec033b3eef6d008" name="ad61589c5359479d1eec033b3eef6d008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61589c5359479d1eec033b3eef6d008">&#9670;&nbsp;</a></span>DS70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 70 <br  />
 </p>

</div>
</div>
<a id="a73bd377f9f495c968663bfdb4b8c8a19" name="a73bd377f9f495c968663bfdb4b8c8a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73bd377f9f495c968663bfdb4b8c8a19">&#9670;&nbsp;</a></span>DS71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 71 <br  />
 </p>

</div>
</div>
<a id="a9375da5cb3aeff89e73b4934a6fb1ef2" name="a9375da5cb3aeff89e73b4934a6fb1ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9375da5cb3aeff89e73b4934a6fb1ef2">&#9670;&nbsp;</a></span>DS72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 72 <br  />
 </p>

</div>
</div>
<a id="a9d9302313c90e68754c449a1d3137250" name="a9d9302313c90e68754c449a1d3137250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9302313c90e68754c449a1d3137250">&#9670;&nbsp;</a></span>DS73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 73 <br  />
 </p>

</div>
</div>
<a id="a9e07b96132815dc983f54b453dafb1fd" name="a9e07b96132815dc983f54b453dafb1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e07b96132815dc983f54b453dafb1fd">&#9670;&nbsp;</a></span>DS74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 74 <br  />
 </p>

</div>
</div>
<a id="a175d27685fa06d6ccdfd11a0dbf7da61" name="a175d27685fa06d6ccdfd11a0dbf7da61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a175d27685fa06d6ccdfd11a0dbf7da61">&#9670;&nbsp;</a></span>DS75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 75 <br  />
 </p>

</div>
</div>
<a id="ad66cfdb59ddaf65535087e2734472d81" name="ad66cfdb59ddaf65535087e2734472d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66cfdb59ddaf65535087e2734472d81">&#9670;&nbsp;</a></span>DS76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 76 <br  />
 </p>

</div>
</div>
<a id="ae6296468862883df1ea906a22179bd17" name="ae6296468862883df1ea906a22179bd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6296468862883df1ea906a22179bd17">&#9670;&nbsp;</a></span>DS77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 77 <br  />
 </p>

</div>
</div>
<a id="ad64401299c48fca2cc8d1ac7de3234ec" name="ad64401299c48fca2cc8d1ac7de3234ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64401299c48fca2cc8d1ac7de3234ec">&#9670;&nbsp;</a></span>DS78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 78 <br  />
 </p>

</div>
</div>
<a id="a05f69a409912ba293254706a2fca2f8d" name="a05f69a409912ba293254706a2fca2f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f69a409912ba293254706a2fca2f8d">&#9670;&nbsp;</a></span>DS79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 79 <br  />
 </p>

</div>
</div>
<a id="a4510c9a18929ceb499a3d42db2fcfb8a" name="a4510c9a18929ceb499a3d42db2fcfb8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4510c9a18929ceb499a3d42db2fcfb8a">&#9670;&nbsp;</a></span>DS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 8 <br  />
 </p>

</div>
</div>
<a id="af894b40f26ed0d4f51d7f955ecadddbe" name="af894b40f26ed0d4f51d7f955ecadddbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af894b40f26ed0d4f51d7f955ecadddbe">&#9670;&nbsp;</a></span>DS80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 80 <br  />
 </p>

</div>
</div>
<a id="ab4b465fb694ff76eee5c071d59d0e457" name="ab4b465fb694ff76eee5c071d59d0e457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4b465fb694ff76eee5c071d59d0e457">&#9670;&nbsp;</a></span>DS81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 81 <br  />
 </p>

</div>
</div>
<a id="af8cfe24ceb9ca11f7725be7e0af7947c" name="af8cfe24ceb9ca11f7725be7e0af7947c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8cfe24ceb9ca11f7725be7e0af7947c">&#9670;&nbsp;</a></span>DS82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 82 <br  />
 </p>

</div>
</div>
<a id="a1b8f33fb3e82adfd0a597974c0878b9d" name="a1b8f33fb3e82adfd0a597974c0878b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b8f33fb3e82adfd0a597974c0878b9d">&#9670;&nbsp;</a></span>DS83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 83 <br  />
 </p>

</div>
</div>
<a id="a8cfe99f885897039e20d73cbe43185a5" name="a8cfe99f885897039e20d73cbe43185a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cfe99f885897039e20d73cbe43185a5">&#9670;&nbsp;</a></span>DS84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 84 <br  />
 </p>

</div>
</div>
<a id="a108edf56986f2fbc41612989968d4e8f" name="a108edf56986f2fbc41612989968d4e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108edf56986f2fbc41612989968d4e8f">&#9670;&nbsp;</a></span>DS85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 85 <br  />
 </p>

</div>
</div>
<a id="a08a74b1e5a14817e5dd864285941cf5a" name="a08a74b1e5a14817e5dd864285941cf5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a74b1e5a14817e5dd864285941cf5a">&#9670;&nbsp;</a></span>DS86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 86 <br  />
 </p>

</div>
</div>
<a id="a88cb8274479d05f914dba3c751ffaa7e" name="a88cb8274479d05f914dba3c751ffaa7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88cb8274479d05f914dba3c751ffaa7e">&#9670;&nbsp;</a></span>DS87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 87 <br  />
 </p>

</div>
</div>
<a id="a66f5e2afc652c7038891167048a6c3d4" name="a66f5e2afc652c7038891167048a6c3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f5e2afc652c7038891167048a6c3d4">&#9670;&nbsp;</a></span>DS88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 88 <br  />
 </p>

</div>
</div>
<a id="a84bf5271cee1e2038ba139c5bb330a53" name="a84bf5271cee1e2038ba139c5bb330a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84bf5271cee1e2038ba139c5bb330a53">&#9670;&nbsp;</a></span>DS89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 89 <br  />
 </p>

</div>
</div>
<a id="ac69cf4d2bdc493f5473272f1c38a8bab" name="ac69cf4d2bdc493f5473272f1c38a8bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac69cf4d2bdc493f5473272f1c38a8bab">&#9670;&nbsp;</a></span>DS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 9 <br  />
 </p>

</div>
</div>
<a id="a32b34e0a06d1248e0e3e344bb1df628a" name="a32b34e0a06d1248e0e3e344bb1df628a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b34e0a06d1248e0e3e344bb1df628a">&#9670;&nbsp;</a></span>DS90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 90 <br  />
 </p>

</div>
</div>
<a id="af99aa69d85d45e4fb87d667d60a588ce" name="af99aa69d85d45e4fb87d667d60a588ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af99aa69d85d45e4fb87d667d60a588ce">&#9670;&nbsp;</a></span>DS91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 91 <br  />
 </p>

</div>
</div>
<a id="adccf019bb46c15ec368236cb3cebbae9" name="adccf019bb46c15ec368236cb3cebbae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adccf019bb46c15ec368236cb3cebbae9">&#9670;&nbsp;</a></span>DS92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 92 <br  />
 </p>

</div>
</div>
<a id="a3c91647f7d9e625739955ea351d57d5a" name="a3c91647f7d9e625739955ea351d57d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c91647f7d9e625739955ea351d57d5a">&#9670;&nbsp;</a></span>DS93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 93 <br  />
 </p>

</div>
</div>
<a id="aff2d8d15633480209b76ea39ddf6cfda" name="aff2d8d15633480209b76ea39ddf6cfda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff2d8d15633480209b76ea39ddf6cfda">&#9670;&nbsp;</a></span>DS94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 94 <br  />
 </p>

</div>
</div>
<a id="aa39daec62dd486988cb42d4da2f3e7ca" name="aa39daec62dd486988cb42d4da2f3e7ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39daec62dd486988cb42d4da2f3e7ca">&#9670;&nbsp;</a></span>DS95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 95 <br  />
 </p>

</div>
</div>
<a id="aa4131a2af6802b60d6e2a81acc532996" name="aa4131a2af6802b60d6e2a81acc532996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4131a2af6802b60d6e2a81acc532996">&#9670;&nbsp;</a></span>DS96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 96 <br  />
 </p>

</div>
</div>
<a id="a5622fd50c95fb0d1efc32ccd3bbb6918" name="a5622fd50c95fb0d1efc32ccd3bbb6918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5622fd50c95fb0d1efc32ccd3bbb6918">&#9670;&nbsp;</a></span>DS97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 97 <br  />
 </p>

</div>
</div>
<a id="a94919f84050a08233f75289bb2040d60" name="a94919f84050a08233f75289bb2040d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94919f84050a08233f75289bb2040d60">&#9670;&nbsp;</a></span>DS98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 98 <br  />
 </p>

</div>
</div>
<a id="a1a4a6f10c0030e65404b9d9a9935a1d1" name="a1a4a6f10c0030e65404b9d9a9935a1d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a4a6f10c0030e65404b9d9a9935a1d1">&#9670;&nbsp;</a></span>DS99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DS99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] Drive strength selection for GPIO 99 <br  />
 </p>

</div>
</div>
<a id="a18527530ca71549453d177fd8e769a63" name="a18527530ca71549453d177fd8e769a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18527530ca71549453d177fd8e769a63">&#9670;&nbsp;</a></span>DSP0N0GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO0 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa973304369f98ca9d486ade4bf4d1b02" name="aa973304369f98ca9d486ade4bf4d1b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa973304369f98ca9d486ade4bf4d1b02">&#9670;&nbsp;</a></span>DSP0N0GPIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO1 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2fce8be9bb32064aadba5ad7f481fa38" name="a2fce8be9bb32064aadba5ad7f481fa38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fce8be9bb32064aadba5ad7f481fa38">&#9670;&nbsp;</a></span>DSP0N0GPIO10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO10 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab703b6e8bef7c9735ff74c05e3f321e0" name="ab703b6e8bef7c9735ff74c05e3f321e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab703b6e8bef7c9735ff74c05e3f321e0">&#9670;&nbsp;</a></span>DSP0N0GPIO100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO100 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a379005ce653764d786e61ca881b1f318" name="a379005ce653764d786e61ca881b1f318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379005ce653764d786e61ca881b1f318">&#9670;&nbsp;</a></span>DSP0N0GPIO101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO101 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a711316d310ef651675db19014f674053" name="a711316d310ef651675db19014f674053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a711316d310ef651675db19014f674053">&#9670;&nbsp;</a></span>DSP0N0GPIO102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO102 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="acaae1714682c6c24f34596a16d1b912c" name="acaae1714682c6c24f34596a16d1b912c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaae1714682c6c24f34596a16d1b912c">&#9670;&nbsp;</a></span>DSP0N0GPIO103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO103 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aef9d597e633b8ca1f120a4dcba353d1e" name="aef9d597e633b8ca1f120a4dcba353d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9d597e633b8ca1f120a4dcba353d1e">&#9670;&nbsp;</a></span>DSP0N0GPIO104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO104 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a18625008a88e9fa4121648d36af1eb49" name="a18625008a88e9fa4121648d36af1eb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18625008a88e9fa4121648d36af1eb49">&#9670;&nbsp;</a></span>DSP0N0GPIO105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO105 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a528b07973c7c25347ab94a965dfd840c" name="a528b07973c7c25347ab94a965dfd840c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528b07973c7c25347ab94a965dfd840c">&#9670;&nbsp;</a></span>DSP0N0GPIO106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO106 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5be4a586b338062b8482de68ee22a699" name="a5be4a586b338062b8482de68ee22a699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5be4a586b338062b8482de68ee22a699">&#9670;&nbsp;</a></span>DSP0N0GPIO107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO107 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a875228b4c9c1c9d945e5dbc9d0f0812c" name="a875228b4c9c1c9d945e5dbc9d0f0812c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875228b4c9c1c9d945e5dbc9d0f0812c">&#9670;&nbsp;</a></span>DSP0N0GPIO108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO108 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac82b08ae9ab222c1143530e401481ea8" name="ac82b08ae9ab222c1143530e401481ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac82b08ae9ab222c1143530e401481ea8">&#9670;&nbsp;</a></span>DSP0N0GPIO109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO109 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6cf02759c6fec6994f1075c5364a767a" name="a6cf02759c6fec6994f1075c5364a767a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf02759c6fec6994f1075c5364a767a">&#9670;&nbsp;</a></span>DSP0N0GPIO11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO11 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa7696c197a66dbaf26546cd14e2a801e" name="aa7696c197a66dbaf26546cd14e2a801e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7696c197a66dbaf26546cd14e2a801e">&#9670;&nbsp;</a></span>DSP0N0GPIO110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO110 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab572e280256ea17191d62224660789b4" name="ab572e280256ea17191d62224660789b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab572e280256ea17191d62224660789b4">&#9670;&nbsp;</a></span>DSP0N0GPIO111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO111 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adc2f6976d91dc180b3de9a2dff33ab1d" name="adc2f6976d91dc180b3de9a2dff33ab1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc2f6976d91dc180b3de9a2dff33ab1d">&#9670;&nbsp;</a></span>DSP0N0GPIO112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO112 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aeb3944b98372a75301ef58fcf74aefc8" name="aeb3944b98372a75301ef58fcf74aefc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3944b98372a75301ef58fcf74aefc8">&#9670;&nbsp;</a></span>DSP0N0GPIO113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO113 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad99311640254317bd475a62119b4e0b7" name="ad99311640254317bd475a62119b4e0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99311640254317bd475a62119b4e0b7">&#9670;&nbsp;</a></span>DSP0N0GPIO114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO114 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="acf8f9505a240e4d5fc24daf031373390" name="acf8f9505a240e4d5fc24daf031373390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8f9505a240e4d5fc24daf031373390">&#9670;&nbsp;</a></span>DSP0N0GPIO115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO115 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a09a42b1e3b4f0333fa093755dc3b6561" name="a09a42b1e3b4f0333fa093755dc3b6561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a42b1e3b4f0333fa093755dc3b6561">&#9670;&nbsp;</a></span>DSP0N0GPIO116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO116 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0c03e55577ffb5f4ea2b479a38c2771f" name="a0c03e55577ffb5f4ea2b479a38c2771f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c03e55577ffb5f4ea2b479a38c2771f">&#9670;&nbsp;</a></span>DSP0N0GPIO117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO117 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a424fb147686ece1218ec0c51a40091d4" name="a424fb147686ece1218ec0c51a40091d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a424fb147686ece1218ec0c51a40091d4">&#9670;&nbsp;</a></span>DSP0N0GPIO118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO118 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a43183b48c172988bc6e02607356738e3" name="a43183b48c172988bc6e02607356738e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43183b48c172988bc6e02607356738e3">&#9670;&nbsp;</a></span>DSP0N0GPIO119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO119 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9e51903a907264e83bb780238ea8d36f" name="a9e51903a907264e83bb780238ea8d36f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e51903a907264e83bb780238ea8d36f">&#9670;&nbsp;</a></span>DSP0N0GPIO12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO12 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8fbbdba685c6dbae10715e05a42d732f" name="a8fbbdba685c6dbae10715e05a42d732f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fbbdba685c6dbae10715e05a42d732f">&#9670;&nbsp;</a></span>DSP0N0GPIO120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO120 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5a0ac9008d7fadf77a6a47f7da83e4ad" name="a5a0ac9008d7fadf77a6a47f7da83e4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0ac9008d7fadf77a6a47f7da83e4ad">&#9670;&nbsp;</a></span>DSP0N0GPIO121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO121 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a171150d281cf31ab250eb0fe4f9925e5" name="a171150d281cf31ab250eb0fe4f9925e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171150d281cf31ab250eb0fe4f9925e5">&#9670;&nbsp;</a></span>DSP0N0GPIO122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO122 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a072fe719ff2dc2dc2beaac08f867fea7" name="a072fe719ff2dc2dc2beaac08f867fea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072fe719ff2dc2dc2beaac08f867fea7">&#9670;&nbsp;</a></span>DSP0N0GPIO123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO123 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac3a8befe15f7d46efd391d5bf7153a71" name="ac3a8befe15f7d46efd391d5bf7153a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a8befe15f7d46efd391d5bf7153a71">&#9670;&nbsp;</a></span>DSP0N0GPIO124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO124 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a28dc5fd8a1044cd0275cb48c2148976c" name="a28dc5fd8a1044cd0275cb48c2148976c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28dc5fd8a1044cd0275cb48c2148976c">&#9670;&nbsp;</a></span>DSP0N0GPIO125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO125 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab04c8ff3539da2131ad0cd023db6ca2f" name="ab04c8ff3539da2131ad0cd023db6ca2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab04c8ff3539da2131ad0cd023db6ca2f">&#9670;&nbsp;</a></span>DSP0N0GPIO126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO126 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8691d4c90fbbea4df8f0c5aa0b4e2ed9" name="a8691d4c90fbbea4df8f0c5aa0b4e2ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8691d4c90fbbea4df8f0c5aa0b4e2ed9">&#9670;&nbsp;</a></span>DSP0N0GPIO127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO127 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="afa25652062bb24117865e2a0934cd9d5" name="afa25652062bb24117865e2a0934cd9d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa25652062bb24117865e2a0934cd9d5">&#9670;&nbsp;</a></span>DSP0N0GPIO13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO13 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a26ffde05971a851842ad7a2166f22d0b" name="a26ffde05971a851842ad7a2166f22d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ffde05971a851842ad7a2166f22d0b">&#9670;&nbsp;</a></span>DSP0N0GPIO14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO14 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a30fe7d257e03b61982459b99d9a72e6c" name="a30fe7d257e03b61982459b99d9a72e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30fe7d257e03b61982459b99d9a72e6c">&#9670;&nbsp;</a></span>DSP0N0GPIO15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO15 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a529896ef76e0728929604db810a08050" name="a529896ef76e0728929604db810a08050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a529896ef76e0728929604db810a08050">&#9670;&nbsp;</a></span>DSP0N0GPIO16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO16 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a49524352bbc58531887012d1891e850a" name="a49524352bbc58531887012d1891e850a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49524352bbc58531887012d1891e850a">&#9670;&nbsp;</a></span>DSP0N0GPIO17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO17 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1f9e49299928f865f96fe34c01a2a18b" name="a1f9e49299928f865f96fe34c01a2a18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9e49299928f865f96fe34c01a2a18b">&#9670;&nbsp;</a></span>DSP0N0GPIO18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO18 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a090063ec4230ea0fc47c38cfadab7925" name="a090063ec4230ea0fc47c38cfadab7925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090063ec4230ea0fc47c38cfadab7925">&#9670;&nbsp;</a></span>DSP0N0GPIO19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO19 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4d4f430a101d91dadc0500a76340f380" name="a4d4f430a101d91dadc0500a76340f380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4f430a101d91dadc0500a76340f380">&#9670;&nbsp;</a></span>DSP0N0GPIO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO2 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ace13f43510f05b94e6e91dab9a5aca5d" name="ace13f43510f05b94e6e91dab9a5aca5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace13f43510f05b94e6e91dab9a5aca5d">&#9670;&nbsp;</a></span>DSP0N0GPIO20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO20 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6f089d750b411522f248f40b665a169d" name="a6f089d750b411522f248f40b665a169d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f089d750b411522f248f40b665a169d">&#9670;&nbsp;</a></span>DSP0N0GPIO21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO21 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab1b7d8ac1167d2ba7a6f03964f70ca6d" name="ab1b7d8ac1167d2ba7a6f03964f70ca6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b7d8ac1167d2ba7a6f03964f70ca6d">&#9670;&nbsp;</a></span>DSP0N0GPIO22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO22 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1d040db59a27b4d701e0858430d841a1" name="a1d040db59a27b4d701e0858430d841a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d040db59a27b4d701e0858430d841a1">&#9670;&nbsp;</a></span>DSP0N0GPIO23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO23 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad9c21146e728848a6238197e5d1849ea" name="ad9c21146e728848a6238197e5d1849ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c21146e728848a6238197e5d1849ea">&#9670;&nbsp;</a></span>DSP0N0GPIO24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO24 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac2c3de1a087f702b898412189391efd0" name="ac2c3de1a087f702b898412189391efd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c3de1a087f702b898412189391efd0">&#9670;&nbsp;</a></span>DSP0N0GPIO25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO25 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a066b96f145d21443341f6e9a0560a572" name="a066b96f145d21443341f6e9a0560a572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066b96f145d21443341f6e9a0560a572">&#9670;&nbsp;</a></span>DSP0N0GPIO26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO26 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aac8cd0805489179a39a3ebdaad9a2f90" name="aac8cd0805489179a39a3ebdaad9a2f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8cd0805489179a39a3ebdaad9a2f90">&#9670;&nbsp;</a></span>DSP0N0GPIO27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO27 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a114638ee2ad0f99665b33a283a51d533" name="a114638ee2ad0f99665b33a283a51d533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a114638ee2ad0f99665b33a283a51d533">&#9670;&nbsp;</a></span>DSP0N0GPIO28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO28 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae1695bc52950a52d94201c670d6528b5" name="ae1695bc52950a52d94201c670d6528b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1695bc52950a52d94201c670d6528b5">&#9670;&nbsp;</a></span>DSP0N0GPIO29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO29 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3bba4b39160d5cf32a29a223d56f2b1b" name="a3bba4b39160d5cf32a29a223d56f2b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bba4b39160d5cf32a29a223d56f2b1b">&#9670;&nbsp;</a></span>DSP0N0GPIO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO3 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab0bb71c01a54e419d34155a76e9d98e0" name="ab0bb71c01a54e419d34155a76e9d98e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0bb71c01a54e419d34155a76e9d98e0">&#9670;&nbsp;</a></span>DSP0N0GPIO30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO30 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2e0ac3cd75c30cae45f7a3d777a79d50" name="a2e0ac3cd75c30cae45f7a3d777a79d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0ac3cd75c30cae45f7a3d777a79d50">&#9670;&nbsp;</a></span>DSP0N0GPIO31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO31 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6561e8f99f3b8df73c2322057b0cb255" name="a6561e8f99f3b8df73c2322057b0cb255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6561e8f99f3b8df73c2322057b0cb255">&#9670;&nbsp;</a></span>DSP0N0GPIO32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO32 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6fc4d6fe08737dc41f2eb9337f76ff38" name="a6fc4d6fe08737dc41f2eb9337f76ff38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc4d6fe08737dc41f2eb9337f76ff38">&#9670;&nbsp;</a></span>DSP0N0GPIO33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO33 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3477e282a6c78fa540df5a8fe60f5fd9" name="a3477e282a6c78fa540df5a8fe60f5fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3477e282a6c78fa540df5a8fe60f5fd9">&#9670;&nbsp;</a></span>DSP0N0GPIO34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO34 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae5d5a9a51d969e56e8547e00aeb724aa" name="ae5d5a9a51d969e56e8547e00aeb724aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5d5a9a51d969e56e8547e00aeb724aa">&#9670;&nbsp;</a></span>DSP0N0GPIO35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO35 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6a5a06a209ace809c186a9ec93730bf6" name="a6a5a06a209ace809c186a9ec93730bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a5a06a209ace809c186a9ec93730bf6">&#9670;&nbsp;</a></span>DSP0N0GPIO36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO36 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aaeb92086fe3cf8d18fc2dc0a29ffb745" name="aaeb92086fe3cf8d18fc2dc0a29ffb745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb92086fe3cf8d18fc2dc0a29ffb745">&#9670;&nbsp;</a></span>DSP0N0GPIO37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO37 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2d43eb59a1717f63c0734ccf7fa430de" name="a2d43eb59a1717f63c0734ccf7fa430de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d43eb59a1717f63c0734ccf7fa430de">&#9670;&nbsp;</a></span>DSP0N0GPIO38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO38 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5c1ad7d9701373b3e787e0489b1adae0" name="a5c1ad7d9701373b3e787e0489b1adae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1ad7d9701373b3e787e0489b1adae0">&#9670;&nbsp;</a></span>DSP0N0GPIO39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO39 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a112d0ad52451d891c286db0e03f3d1ac" name="a112d0ad52451d891c286db0e03f3d1ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112d0ad52451d891c286db0e03f3d1ac">&#9670;&nbsp;</a></span>DSP0N0GPIO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO4 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad3ea51926751c06113eb4b58ae22c97a" name="ad3ea51926751c06113eb4b58ae22c97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ea51926751c06113eb4b58ae22c97a">&#9670;&nbsp;</a></span>DSP0N0GPIO40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO40 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a86ae2698eccaf8669ab431a7c3d3e4b7" name="a86ae2698eccaf8669ab431a7c3d3e4b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ae2698eccaf8669ab431a7c3d3e4b7">&#9670;&nbsp;</a></span>DSP0N0GPIO41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO41 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a61dc079b059513bec052ae6e80c2e660" name="a61dc079b059513bec052ae6e80c2e660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61dc079b059513bec052ae6e80c2e660">&#9670;&nbsp;</a></span>DSP0N0GPIO42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO42 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a08377201fa55c28dbe2de4df7dcd5faa" name="a08377201fa55c28dbe2de4df7dcd5faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08377201fa55c28dbe2de4df7dcd5faa">&#9670;&nbsp;</a></span>DSP0N0GPIO43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO43 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0e51f71e308506db2d36b0dad9961089" name="a0e51f71e308506db2d36b0dad9961089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e51f71e308506db2d36b0dad9961089">&#9670;&nbsp;</a></span>DSP0N0GPIO44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO44 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6c630cc554a536b8681da2c98b34286f" name="a6c630cc554a536b8681da2c98b34286f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c630cc554a536b8681da2c98b34286f">&#9670;&nbsp;</a></span>DSP0N0GPIO45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO45 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8cf652167e8585f339c98b362e62cd47" name="a8cf652167e8585f339c98b362e62cd47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf652167e8585f339c98b362e62cd47">&#9670;&nbsp;</a></span>DSP0N0GPIO46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO46 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a86045140f412bd8bcb7898a914d0c446" name="a86045140f412bd8bcb7898a914d0c446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86045140f412bd8bcb7898a914d0c446">&#9670;&nbsp;</a></span>DSP0N0GPIO47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO47 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3e2fb574498e17bab5326fbbc890be3f" name="a3e2fb574498e17bab5326fbbc890be3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e2fb574498e17bab5326fbbc890be3f">&#9670;&nbsp;</a></span>DSP0N0GPIO48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO48 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae64189d904397eac50efe0250645de18" name="ae64189d904397eac50efe0250645de18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64189d904397eac50efe0250645de18">&#9670;&nbsp;</a></span>DSP0N0GPIO49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO49 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a76b8ef01002c39ffdd2c3628cb2c5264" name="a76b8ef01002c39ffdd2c3628cb2c5264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b8ef01002c39ffdd2c3628cb2c5264">&#9670;&nbsp;</a></span>DSP0N0GPIO5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO5 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="afb688e463b2e4da930f909839cd6a875" name="afb688e463b2e4da930f909839cd6a875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb688e463b2e4da930f909839cd6a875">&#9670;&nbsp;</a></span>DSP0N0GPIO50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO50 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5563774355061558545b46dd896b211a" name="a5563774355061558545b46dd896b211a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5563774355061558545b46dd896b211a">&#9670;&nbsp;</a></span>DSP0N0GPIO51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO51 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac0c66189592cd0fe50733c18965161b7" name="ac0c66189592cd0fe50733c18965161b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0c66189592cd0fe50733c18965161b7">&#9670;&nbsp;</a></span>DSP0N0GPIO52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO52 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a56c2c37df099b8951825530ef68183f4" name="a56c2c37df099b8951825530ef68183f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c2c37df099b8951825530ef68183f4">&#9670;&nbsp;</a></span>DSP0N0GPIO53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO53 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0bb98f79accb3640216b06c83ab95bc0" name="a0bb98f79accb3640216b06c83ab95bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb98f79accb3640216b06c83ab95bc0">&#9670;&nbsp;</a></span>DSP0N0GPIO54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO54 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a80e89a7f3e16fca068083d525683d107" name="a80e89a7f3e16fca068083d525683d107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e89a7f3e16fca068083d525683d107">&#9670;&nbsp;</a></span>DSP0N0GPIO55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO55 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7bdf4a82e6b3c884a326d238d8e1d99e" name="a7bdf4a82e6b3c884a326d238d8e1d99e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bdf4a82e6b3c884a326d238d8e1d99e">&#9670;&nbsp;</a></span>DSP0N0GPIO56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO56 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad04a13e118e3fa11db53629d79035f41" name="ad04a13e118e3fa11db53629d79035f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04a13e118e3fa11db53629d79035f41">&#9670;&nbsp;</a></span>DSP0N0GPIO57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO57 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="abfc6cd4669ef15f565d48fd856c787a9" name="abfc6cd4669ef15f565d48fd856c787a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc6cd4669ef15f565d48fd856c787a9">&#9670;&nbsp;</a></span>DSP0N0GPIO58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO58 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aeb8587bbcb8de272eebaca3159a04323" name="aeb8587bbcb8de272eebaca3159a04323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8587bbcb8de272eebaca3159a04323">&#9670;&nbsp;</a></span>DSP0N0GPIO59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO59 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a51832e5728390604c8011d1c8e9fab42" name="a51832e5728390604c8011d1c8e9fab42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51832e5728390604c8011d1c8e9fab42">&#9670;&nbsp;</a></span>DSP0N0GPIO6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO6 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a77fd598e20c787f3338b6d3691bcc23a" name="a77fd598e20c787f3338b6d3691bcc23a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77fd598e20c787f3338b6d3691bcc23a">&#9670;&nbsp;</a></span>DSP0N0GPIO60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO60 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adbb2e3cbb8b475534e18a26fc8d90a1a" name="adbb2e3cbb8b475534e18a26fc8d90a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb2e3cbb8b475534e18a26fc8d90a1a">&#9670;&nbsp;</a></span>DSP0N0GPIO61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO61 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1b23f1f486921483d8bd044e18fc78f1" name="a1b23f1f486921483d8bd044e18fc78f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b23f1f486921483d8bd044e18fc78f1">&#9670;&nbsp;</a></span>DSP0N0GPIO62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO62 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a58ef1fdf85f9d788b42f534ca7dc336a" name="a58ef1fdf85f9d788b42f534ca7dc336a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58ef1fdf85f9d788b42f534ca7dc336a">&#9670;&nbsp;</a></span>DSP0N0GPIO63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO63 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5e77fd5851af1d768afeeb8540783db1" name="a5e77fd5851af1d768afeeb8540783db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e77fd5851af1d768afeeb8540783db1">&#9670;&nbsp;</a></span>DSP0N0GPIO64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO64 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab19abfc42c4a96c3b23a059fa6c5c609" name="ab19abfc42c4a96c3b23a059fa6c5c609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab19abfc42c4a96c3b23a059fa6c5c609">&#9670;&nbsp;</a></span>DSP0N0GPIO65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO65 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2116e991d0332677309e3a3e77fc36f3" name="a2116e991d0332677309e3a3e77fc36f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2116e991d0332677309e3a3e77fc36f3">&#9670;&nbsp;</a></span>DSP0N0GPIO66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO66 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae373db820058c7646c4413cb59fe3033" name="ae373db820058c7646c4413cb59fe3033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae373db820058c7646c4413cb59fe3033">&#9670;&nbsp;</a></span>DSP0N0GPIO67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO67 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7b376bd527a1bf6dcc23e9b7fa73af6d" name="a7b376bd527a1bf6dcc23e9b7fa73af6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b376bd527a1bf6dcc23e9b7fa73af6d">&#9670;&nbsp;</a></span>DSP0N0GPIO68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO68 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adfe25bc4c4dbc48e0efdffd0b3de3634" name="adfe25bc4c4dbc48e0efdffd0b3de3634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe25bc4c4dbc48e0efdffd0b3de3634">&#9670;&nbsp;</a></span>DSP0N0GPIO69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO69 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab2c7386fd8b7572e1fb9404204765f15" name="ab2c7386fd8b7572e1fb9404204765f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c7386fd8b7572e1fb9404204765f15">&#9670;&nbsp;</a></span>DSP0N0GPIO7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO7 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="afb772926e9b8fb22cada6df577d42d8b" name="afb772926e9b8fb22cada6df577d42d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb772926e9b8fb22cada6df577d42d8b">&#9670;&nbsp;</a></span>DSP0N0GPIO70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO70 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8f303122b5c720f01df4574f357efb57" name="a8f303122b5c720f01df4574f357efb57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f303122b5c720f01df4574f357efb57">&#9670;&nbsp;</a></span>DSP0N0GPIO71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO71 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7bdac773a8ac92c4e97410f5acb57fe9" name="a7bdac773a8ac92c4e97410f5acb57fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bdac773a8ac92c4e97410f5acb57fe9">&#9670;&nbsp;</a></span>DSP0N0GPIO72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO72 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a19259977951447831226cc46b12cdd8c" name="a19259977951447831226cc46b12cdd8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19259977951447831226cc46b12cdd8c">&#9670;&nbsp;</a></span>DSP0N0GPIO73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO73 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab687695941b0980ad67db8f7d687ab74" name="ab687695941b0980ad67db8f7d687ab74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab687695941b0980ad67db8f7d687ab74">&#9670;&nbsp;</a></span>DSP0N0GPIO74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO74 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3a315a00bd35033fb3a6e3ae3427faba" name="a3a315a00bd35033fb3a6e3ae3427faba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a315a00bd35033fb3a6e3ae3427faba">&#9670;&nbsp;</a></span>DSP0N0GPIO75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO75 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a584d836fa355e48416e59950335e145f" name="a584d836fa355e48416e59950335e145f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a584d836fa355e48416e59950335e145f">&#9670;&nbsp;</a></span>DSP0N0GPIO76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO76 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a61ea79e081b4c0aa0462969ac1e74223" name="a61ea79e081b4c0aa0462969ac1e74223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ea79e081b4c0aa0462969ac1e74223">&#9670;&nbsp;</a></span>DSP0N0GPIO77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO77 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aef675dd09cf144b39599eb5ee93d8660" name="aef675dd09cf144b39599eb5ee93d8660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef675dd09cf144b39599eb5ee93d8660">&#9670;&nbsp;</a></span>DSP0N0GPIO78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO78 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a669c3c4da6c7184a968a3ec0cda39189" name="a669c3c4da6c7184a968a3ec0cda39189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669c3c4da6c7184a968a3ec0cda39189">&#9670;&nbsp;</a></span>DSP0N0GPIO79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO79 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a09b570e17c944b667d37179ba7cc5c61" name="a09b570e17c944b667d37179ba7cc5c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b570e17c944b667d37179ba7cc5c61">&#9670;&nbsp;</a></span>DSP0N0GPIO8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO8 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aba7d6944b0570a23c778f84941668467" name="aba7d6944b0570a23c778f84941668467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7d6944b0570a23c778f84941668467">&#9670;&nbsp;</a></span>DSP0N0GPIO80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO80 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aad683975530c950b5b19397917f7a3d7" name="aad683975530c950b5b19397917f7a3d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad683975530c950b5b19397917f7a3d7">&#9670;&nbsp;</a></span>DSP0N0GPIO81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO81 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa17f1af33e42d52738c5f8652ff5e50a" name="aa17f1af33e42d52738c5f8652ff5e50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa17f1af33e42d52738c5f8652ff5e50a">&#9670;&nbsp;</a></span>DSP0N0GPIO82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO82 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9bd50cd5fed9a383de2fa6620d8a0013" name="a9bd50cd5fed9a383de2fa6620d8a0013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd50cd5fed9a383de2fa6620d8a0013">&#9670;&nbsp;</a></span>DSP0N0GPIO83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO83 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1ab5478ada5c5d0fa3b8e58e2cda8bae" name="a1ab5478ada5c5d0fa3b8e58e2cda8bae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab5478ada5c5d0fa3b8e58e2cda8bae">&#9670;&nbsp;</a></span>DSP0N0GPIO84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO84 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a07279090a793484e2e5ca9a7f4d2631e" name="a07279090a793484e2e5ca9a7f4d2631e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07279090a793484e2e5ca9a7f4d2631e">&#9670;&nbsp;</a></span>DSP0N0GPIO85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO85 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1548a35323f68e1174004f73499ccc6a" name="a1548a35323f68e1174004f73499ccc6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1548a35323f68e1174004f73499ccc6a">&#9670;&nbsp;</a></span>DSP0N0GPIO86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO86 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae0c239ff49b686654ba2f0e53eeec8ea" name="ae0c239ff49b686654ba2f0e53eeec8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c239ff49b686654ba2f0e53eeec8ea">&#9670;&nbsp;</a></span>DSP0N0GPIO87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO87 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="afe1f6e57a61b33689295465dd47e75e0" name="afe1f6e57a61b33689295465dd47e75e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1f6e57a61b33689295465dd47e75e0">&#9670;&nbsp;</a></span>DSP0N0GPIO88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO88 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9ca74c2d0ef52ae948ea7ec81b5cba78" name="a9ca74c2d0ef52ae948ea7ec81b5cba78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca74c2d0ef52ae948ea7ec81b5cba78">&#9670;&nbsp;</a></span>DSP0N0GPIO89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO89 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a16e0fc0481994acdcda18a00bac1901e" name="a16e0fc0481994acdcda18a00bac1901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16e0fc0481994acdcda18a00bac1901e">&#9670;&nbsp;</a></span>DSP0N0GPIO9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO9 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af44213224484ed0b304f92186439e920" name="af44213224484ed0b304f92186439e920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44213224484ed0b304f92186439e920">&#9670;&nbsp;</a></span>DSP0N0GPIO90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO90 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae9263c12bf7c8f60911fa1c62fb0bccc" name="ae9263c12bf7c8f60911fa1c62fb0bccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9263c12bf7c8f60911fa1c62fb0bccc">&#9670;&nbsp;</a></span>DSP0N0GPIO91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO91 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3ef983974e3cd85930c44a4cfa1384e4" name="a3ef983974e3cd85930c44a4cfa1384e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef983974e3cd85930c44a4cfa1384e4">&#9670;&nbsp;</a></span>DSP0N0GPIO92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO92 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1caf0f14b46e20eb18063f7d2986ee3d" name="a1caf0f14b46e20eb18063f7d2986ee3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1caf0f14b46e20eb18063f7d2986ee3d">&#9670;&nbsp;</a></span>DSP0N0GPIO93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO93 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a86807df40673d74057de6b3cc906af9f" name="a86807df40673d74057de6b3cc906af9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86807df40673d74057de6b3cc906af9f">&#9670;&nbsp;</a></span>DSP0N0GPIO94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO94 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aec759ee62307bc656ad6ed1084781531" name="aec759ee62307bc656ad6ed1084781531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec759ee62307bc656ad6ed1084781531">&#9670;&nbsp;</a></span>DSP0N0GPIO95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO95 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa3e32983f57ecfcbafde7fd676b305d4" name="aa3e32983f57ecfcbafde7fd676b305d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e32983f57ecfcbafde7fd676b305d4">&#9670;&nbsp;</a></span>DSP0N0GPIO96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO96 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa709fea4ff699c1c03e007d5f58d3f0b" name="aa709fea4ff699c1c03e007d5f58d3f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa709fea4ff699c1c03e007d5f58d3f0b">&#9670;&nbsp;</a></span>DSP0N0GPIO97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO97 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4b3a8011cdc81ac8a720c30380c8d6d0" name="a4b3a8011cdc81ac8a720c30380c8d6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b3a8011cdc81ac8a720c30380c8d6d0">&#9670;&nbsp;</a></span>DSP0N0GPIO98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO98 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a328956e13b688cad14dff78c0fba80cc" name="a328956e13b688cad14dff78c0fba80cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328956e13b688cad14dff78c0fba80cc">&#9670;&nbsp;</a></span>DSP0N0GPIO99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0GPIO99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO99 DSP0 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab9f13e8f84692cee9bac3637bb0996a2" name="ab9f13e8f84692cee9bac3637bb0996a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f13e8f84692cee9bac3637bb0996a2">&#9670;&nbsp;</a></span>DSP0N0INT0CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT0CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000348) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a669d59c68918ccf29bd80efe27e5d7fa" name="a669d59c68918ccf29bd80efe27e5d7fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669d59c68918ccf29bd80efe27e5d7fa">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT0CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a023029045ae64c21de9e398924c36693" name="a023029045ae64c21de9e398924c36693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a023029045ae64c21de9e398924c36693">&#9670;&nbsp;</a></span>DSP0N0INT0EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT0EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000340) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="ac37d35a6e05bb6504378104c886a57ba" name="ac37d35a6e05bb6504378104c886a57ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac37d35a6e05bb6504378104c886a57ba">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT0EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a45bf5986cce098e81261a3f32e0757" name="a0a45bf5986cce098e81261a3f32e0757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a45bf5986cce098e81261a3f32e0757">&#9670;&nbsp;</a></span>DSP0N0INT0SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT0SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000034C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a47285d51d13224baaf94e2a8998c2475" name="a47285d51d13224baaf94e2a8998c2475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47285d51d13224baaf94e2a8998c2475">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT0SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfd1b996c72c96481e152b80fe9fea71" name="abfd1b996c72c96481e152b80fe9fea71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd1b996c72c96481e152b80fe9fea71">&#9670;&nbsp;</a></span>DSP0N0INT0STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT0STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000344) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a97b3b69b47f51c3ccb2338bfd11cea96" name="a97b3b69b47f51c3ccb2338bfd11cea96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b3b69b47f51c3ccb2338bfd11cea96">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT0STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accb4e62d5c08358f44f441ef4e389c45" name="accb4e62d5c08358f44f441ef4e389c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb4e62d5c08358f44f441ef4e389c45">&#9670;&nbsp;</a></span>DSP0N0INT1CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT1CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000358) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="acdf124a462c1c28722987fb4f021254f" name="acdf124a462c1c28722987fb4f021254f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf124a462c1c28722987fb4f021254f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT1CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24d1e90ca9f811de4e44d5d3c7aa40b0" name="a24d1e90ca9f811de4e44d5d3c7aa40b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d1e90ca9f811de4e44d5d3c7aa40b0">&#9670;&nbsp;</a></span>DSP0N0INT1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT1EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000350) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a55cdccc3fd2a16467f80e90b1d5adcda" name="a55cdccc3fd2a16467f80e90b1d5adcda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55cdccc3fd2a16467f80e90b1d5adcda">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT1EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a523c8e1cb283685f658e28f4346b7049" name="a523c8e1cb283685f658e28f4346b7049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a523c8e1cb283685f658e28f4346b7049">&#9670;&nbsp;</a></span>DSP0N0INT1SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT1SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000035C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="ae2f1b848809ba812503b0399cb7a5469" name="ae2f1b848809ba812503b0399cb7a5469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f1b848809ba812503b0399cb7a5469">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT1SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1e18edc047100dc17c327231e91c2d4" name="ab1e18edc047100dc17c327231e91c2d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e18edc047100dc17c327231e91c2d4">&#9670;&nbsp;</a></span>DSP0N0INT1STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT1STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000354) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a7753469eb30f787d552946511754f995" name="a7753469eb30f787d552946511754f995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7753469eb30f787d552946511754f995">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT1STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29e4f85e1dc10a5656e7141752f7652c" name="a29e4f85e1dc10a5656e7141752f7652c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e4f85e1dc10a5656e7141752f7652c">&#9670;&nbsp;</a></span>DSP0N0INT2CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT2CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000368) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="abec5e96e9f7566d2a0f09bff0495d85a" name="abec5e96e9f7566d2a0f09bff0495d85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec5e96e9f7566d2a0f09bff0495d85a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT2CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a831825cc7348831990118968efc9855c" name="a831825cc7348831990118968efc9855c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a831825cc7348831990118968efc9855c">&#9670;&nbsp;</a></span>DSP0N0INT2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT2EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000360) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a26a9992d78b7aca02be3a22537da5825" name="a26a9992d78b7aca02be3a22537da5825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a9992d78b7aca02be3a22537da5825">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT2EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab119c2e30149749da95474e8aaad22f5" name="ab119c2e30149749da95474e8aaad22f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab119c2e30149749da95474e8aaad22f5">&#9670;&nbsp;</a></span>DSP0N0INT2SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT2SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000036C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a6e7b143aa03fdb68608bc4ac9239fc96" name="a6e7b143aa03fdb68608bc4ac9239fc96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e7b143aa03fdb68608bc4ac9239fc96">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT2SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b0809cbfa4f50a0bc97d89eb11e68b9" name="a5b0809cbfa4f50a0bc97d89eb11e68b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0809cbfa4f50a0bc97d89eb11e68b9">&#9670;&nbsp;</a></span>DSP0N0INT2STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT2STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000364) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a2376249c3b984aebd4676bb1d26b78b1" name="a2376249c3b984aebd4676bb1d26b78b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2376249c3b984aebd4676bb1d26b78b1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT2STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61d168eac8af01975123a8eef98246c7" name="a61d168eac8af01975123a8eef98246c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d168eac8af01975123a8eef98246c7">&#9670;&nbsp;</a></span>DSP0N0INT3CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT3CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000378) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="af9bd1b1e9dd7098930402ba2e782f713" name="af9bd1b1e9dd7098930402ba2e782f713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9bd1b1e9dd7098930402ba2e782f713">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT3CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0156744ad43a02de1061792f9787c40f" name="a0156744ad43a02de1061792f9787c40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0156744ad43a02de1061792f9787c40f">&#9670;&nbsp;</a></span>DSP0N0INT3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT3EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000370) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a34179f5a57bf3e28f1685a38d3b8e4f2" name="a34179f5a57bf3e28f1685a38d3b8e4f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34179f5a57bf3e28f1685a38d3b8e4f2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT3EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd4a4827f0f6db79be2c96416f87ce8a" name="acd4a4827f0f6db79be2c96416f87ce8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd4a4827f0f6db79be2c96416f87ce8a">&#9670;&nbsp;</a></span>DSP0N0INT3SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT3SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000037C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a85e6e1d978d569c95b7df9b989a3dd04" name="a85e6e1d978d569c95b7df9b989a3dd04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e6e1d978d569c95b7df9b989a3dd04">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT3SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae801ddb9e56aeb2570dc530dc1195d30" name="ae801ddb9e56aeb2570dc530dc1195d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae801ddb9e56aeb2570dc530dc1195d30">&#9670;&nbsp;</a></span>DSP0N0INT3STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N0INT3STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000374) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a220f857b147f500300df37b70583e528" name="a220f857b147f500300df37b70583e528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a220f857b147f500300df37b70583e528">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N0INT3STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fa3df2d9326e5db294729317024d82c" name="a6fa3df2d9326e5db294729317024d82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa3df2d9326e5db294729317024d82c">&#9670;&nbsp;</a></span>DSP0N1GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO0 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a67a67538dfbe793ac63373559f67ba86" name="a67a67538dfbe793ac63373559f67ba86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a67538dfbe793ac63373559f67ba86">&#9670;&nbsp;</a></span>DSP0N1GPIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO1 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8a621ceabfc33c3b4a3adf74f90c1bdd" name="a8a621ceabfc33c3b4a3adf74f90c1bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a621ceabfc33c3b4a3adf74f90c1bdd">&#9670;&nbsp;</a></span>DSP0N1GPIO10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO10 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="add58544e36405fff6b7c872406da23e1" name="add58544e36405fff6b7c872406da23e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add58544e36405fff6b7c872406da23e1">&#9670;&nbsp;</a></span>DSP0N1GPIO100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO100 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6d1d40da2d7b7086d708060ddcbe532e" name="a6d1d40da2d7b7086d708060ddcbe532e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1d40da2d7b7086d708060ddcbe532e">&#9670;&nbsp;</a></span>DSP0N1GPIO101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO101 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aca78a02ea0acebf0b5832fbbc0522d42" name="aca78a02ea0acebf0b5832fbbc0522d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca78a02ea0acebf0b5832fbbc0522d42">&#9670;&nbsp;</a></span>DSP0N1GPIO102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO102 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a71e470c4522a211cf848ba4d27004806" name="a71e470c4522a211cf848ba4d27004806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e470c4522a211cf848ba4d27004806">&#9670;&nbsp;</a></span>DSP0N1GPIO103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO103 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a33918dbeac94c30e5060baa6be108c61" name="a33918dbeac94c30e5060baa6be108c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33918dbeac94c30e5060baa6be108c61">&#9670;&nbsp;</a></span>DSP0N1GPIO104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO104 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a80190e9ee36704c37715817885204e0d" name="a80190e9ee36704c37715817885204e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80190e9ee36704c37715817885204e0d">&#9670;&nbsp;</a></span>DSP0N1GPIO105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO105 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae728fba5de3ce82e1a58bfc3c00011e1" name="ae728fba5de3ce82e1a58bfc3c00011e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae728fba5de3ce82e1a58bfc3c00011e1">&#9670;&nbsp;</a></span>DSP0N1GPIO106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO106 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aef526ba63de303f30786c56781f759fc" name="aef526ba63de303f30786c56781f759fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef526ba63de303f30786c56781f759fc">&#9670;&nbsp;</a></span>DSP0N1GPIO107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO107 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aeeeff1edf3cb9700dba206246ff4a70f" name="aeeeff1edf3cb9700dba206246ff4a70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeeff1edf3cb9700dba206246ff4a70f">&#9670;&nbsp;</a></span>DSP0N1GPIO108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO108 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a43cec8faa22294a2997fe1fade1b9f0c" name="a43cec8faa22294a2997fe1fade1b9f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43cec8faa22294a2997fe1fade1b9f0c">&#9670;&nbsp;</a></span>DSP0N1GPIO109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO109 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa293f77e64d2287a3f56b8600b9b9744" name="aa293f77e64d2287a3f56b8600b9b9744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa293f77e64d2287a3f56b8600b9b9744">&#9670;&nbsp;</a></span>DSP0N1GPIO11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO11 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a535f77a35316a679773db31c4866cc97" name="a535f77a35316a679773db31c4866cc97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535f77a35316a679773db31c4866cc97">&#9670;&nbsp;</a></span>DSP0N1GPIO110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO110 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa550a89a04f02ef5b22a2d8d47fca5b8" name="aa550a89a04f02ef5b22a2d8d47fca5b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa550a89a04f02ef5b22a2d8d47fca5b8">&#9670;&nbsp;</a></span>DSP0N1GPIO111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO111 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab7794a5e5d8d5b955f206d3755cbff5f" name="ab7794a5e5d8d5b955f206d3755cbff5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7794a5e5d8d5b955f206d3755cbff5f">&#9670;&nbsp;</a></span>DSP0N1GPIO112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO112 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ade637a1cba234fa17905c8810964b784" name="ade637a1cba234fa17905c8810964b784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade637a1cba234fa17905c8810964b784">&#9670;&nbsp;</a></span>DSP0N1GPIO113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO113 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa59bed15b3fd325fefca59fa68574d1b" name="aa59bed15b3fd325fefca59fa68574d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59bed15b3fd325fefca59fa68574d1b">&#9670;&nbsp;</a></span>DSP0N1GPIO114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO114 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae08e3051dba646b67e83e8eb8ce27467" name="ae08e3051dba646b67e83e8eb8ce27467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08e3051dba646b67e83e8eb8ce27467">&#9670;&nbsp;</a></span>DSP0N1GPIO115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO115 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a97850fabd115dd8631f9d741851ddfb5" name="a97850fabd115dd8631f9d741851ddfb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97850fabd115dd8631f9d741851ddfb5">&#9670;&nbsp;</a></span>DSP0N1GPIO116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO116 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9217cafc8f4c35e3de107d5eee15a2e6" name="a9217cafc8f4c35e3de107d5eee15a2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9217cafc8f4c35e3de107d5eee15a2e6">&#9670;&nbsp;</a></span>DSP0N1GPIO117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO117 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a60b8fd166e7591e775c137690d89f1b3" name="a60b8fd166e7591e775c137690d89f1b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b8fd166e7591e775c137690d89f1b3">&#9670;&nbsp;</a></span>DSP0N1GPIO118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO118 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="abb7dc76dfd36c72b8922d75f8ff1569a" name="abb7dc76dfd36c72b8922d75f8ff1569a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb7dc76dfd36c72b8922d75f8ff1569a">&#9670;&nbsp;</a></span>DSP0N1GPIO119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO119 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a23c9a75bef1d9b38347f92f7f8b343b0" name="a23c9a75bef1d9b38347f92f7f8b343b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c9a75bef1d9b38347f92f7f8b343b0">&#9670;&nbsp;</a></span>DSP0N1GPIO12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO12 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a83d64170a04142755a2105cd7164604a" name="a83d64170a04142755a2105cd7164604a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d64170a04142755a2105cd7164604a">&#9670;&nbsp;</a></span>DSP0N1GPIO120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO120 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4f86504f655ab30a92ec7125d6c62d60" name="a4f86504f655ab30a92ec7125d6c62d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f86504f655ab30a92ec7125d6c62d60">&#9670;&nbsp;</a></span>DSP0N1GPIO121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO121 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa84af1b17605f6e224638c35c38b7897" name="aa84af1b17605f6e224638c35c38b7897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa84af1b17605f6e224638c35c38b7897">&#9670;&nbsp;</a></span>DSP0N1GPIO122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO122 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4eacf75db780ea17c9695b2142dad631" name="a4eacf75db780ea17c9695b2142dad631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eacf75db780ea17c9695b2142dad631">&#9670;&nbsp;</a></span>DSP0N1GPIO123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO123 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae13de3f582572e30bf8aa9d94c79850f" name="ae13de3f582572e30bf8aa9d94c79850f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae13de3f582572e30bf8aa9d94c79850f">&#9670;&nbsp;</a></span>DSP0N1GPIO124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO124 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aeb7e73525690cfa8c70e4ac0016c0563" name="aeb7e73525690cfa8c70e4ac0016c0563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7e73525690cfa8c70e4ac0016c0563">&#9670;&nbsp;</a></span>DSP0N1GPIO125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO125 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5473293e1d04685380932481fa5d4005" name="a5473293e1d04685380932481fa5d4005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5473293e1d04685380932481fa5d4005">&#9670;&nbsp;</a></span>DSP0N1GPIO126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO126 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a607ab5bfa3cb011946de9447dc40a95c" name="a607ab5bfa3cb011946de9447dc40a95c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607ab5bfa3cb011946de9447dc40a95c">&#9670;&nbsp;</a></span>DSP0N1GPIO127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO127 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6660077ebf09fbcbe03b6cae6f484b76" name="a6660077ebf09fbcbe03b6cae6f484b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6660077ebf09fbcbe03b6cae6f484b76">&#9670;&nbsp;</a></span>DSP0N1GPIO13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO13 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9bb793ac7b409705d18fe2d5c3f633a9" name="a9bb793ac7b409705d18fe2d5c3f633a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bb793ac7b409705d18fe2d5c3f633a9">&#9670;&nbsp;</a></span>DSP0N1GPIO14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO14 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4e0d853163dd0c2b877b7021e1aea706" name="a4e0d853163dd0c2b877b7021e1aea706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0d853163dd0c2b877b7021e1aea706">&#9670;&nbsp;</a></span>DSP0N1GPIO15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO15 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aba761d365dad8ea86fcbbf9c9c9c30c3" name="aba761d365dad8ea86fcbbf9c9c9c30c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba761d365dad8ea86fcbbf9c9c9c30c3">&#9670;&nbsp;</a></span>DSP0N1GPIO16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO16 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a877fa99d4ebb1c55a9a7120d7de85e44" name="a877fa99d4ebb1c55a9a7120d7de85e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877fa99d4ebb1c55a9a7120d7de85e44">&#9670;&nbsp;</a></span>DSP0N1GPIO17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO17 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adea6849c682cbaabdfd02d54c6489a7c" name="adea6849c682cbaabdfd02d54c6489a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea6849c682cbaabdfd02d54c6489a7c">&#9670;&nbsp;</a></span>DSP0N1GPIO18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO18 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2a8e670e926f21474fc0ed600a7a675a" name="a2a8e670e926f21474fc0ed600a7a675a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a8e670e926f21474fc0ed600a7a675a">&#9670;&nbsp;</a></span>DSP0N1GPIO19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO19 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a578aeb95083ecb36a74d2004182bb2a0" name="a578aeb95083ecb36a74d2004182bb2a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578aeb95083ecb36a74d2004182bb2a0">&#9670;&nbsp;</a></span>DSP0N1GPIO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO2 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a13d6fdcd0a78488a871502b3f989fcdc" name="a13d6fdcd0a78488a871502b3f989fcdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d6fdcd0a78488a871502b3f989fcdc">&#9670;&nbsp;</a></span>DSP0N1GPIO20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO20 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a01554f590739c13f10675a9d160bb04b" name="a01554f590739c13f10675a9d160bb04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01554f590739c13f10675a9d160bb04b">&#9670;&nbsp;</a></span>DSP0N1GPIO21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO21 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af899f78b56a9679fd001fa7c20674e25" name="af899f78b56a9679fd001fa7c20674e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af899f78b56a9679fd001fa7c20674e25">&#9670;&nbsp;</a></span>DSP0N1GPIO22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO22 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a52d8dfd4f02c33e09199c321128ad606" name="a52d8dfd4f02c33e09199c321128ad606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d8dfd4f02c33e09199c321128ad606">&#9670;&nbsp;</a></span>DSP0N1GPIO23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO23 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a18d176fd81fd571c0f8ef185c65da7f4" name="a18d176fd81fd571c0f8ef185c65da7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18d176fd81fd571c0f8ef185c65da7f4">&#9670;&nbsp;</a></span>DSP0N1GPIO24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO24 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aaba2711de9a33febf9656d10bbfebd10" name="aaba2711de9a33febf9656d10bbfebd10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaba2711de9a33febf9656d10bbfebd10">&#9670;&nbsp;</a></span>DSP0N1GPIO25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO25 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aaf5804cd6cc42b41b8282a05585594f6" name="aaf5804cd6cc42b41b8282a05585594f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf5804cd6cc42b41b8282a05585594f6">&#9670;&nbsp;</a></span>DSP0N1GPIO26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO26 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3a82ffe89063497485a178c2339feb64" name="a3a82ffe89063497485a178c2339feb64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a82ffe89063497485a178c2339feb64">&#9670;&nbsp;</a></span>DSP0N1GPIO27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO27 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8a50698a6a228f7c4ba3c21d47fb6ef1" name="a8a50698a6a228f7c4ba3c21d47fb6ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a50698a6a228f7c4ba3c21d47fb6ef1">&#9670;&nbsp;</a></span>DSP0N1GPIO28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO28 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a93a749f7290a068b91cf2a49973cc74a" name="a93a749f7290a068b91cf2a49973cc74a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a749f7290a068b91cf2a49973cc74a">&#9670;&nbsp;</a></span>DSP0N1GPIO29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO29 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a987fe296fe8d55f9cb98146d0b001270" name="a987fe296fe8d55f9cb98146d0b001270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a987fe296fe8d55f9cb98146d0b001270">&#9670;&nbsp;</a></span>DSP0N1GPIO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO3 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="abd1f96d4c3ee7bd8ada3bff7b8fbfcf3" name="abd1f96d4c3ee7bd8ada3bff7b8fbfcf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd1f96d4c3ee7bd8ada3bff7b8fbfcf3">&#9670;&nbsp;</a></span>DSP0N1GPIO30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO30 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a592f98d951ac60e4a1d9f8490adf5da4" name="a592f98d951ac60e4a1d9f8490adf5da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592f98d951ac60e4a1d9f8490adf5da4">&#9670;&nbsp;</a></span>DSP0N1GPIO31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO31 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a61e4783fbc478b7a66eaf6906afa1189" name="a61e4783fbc478b7a66eaf6906afa1189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e4783fbc478b7a66eaf6906afa1189">&#9670;&nbsp;</a></span>DSP0N1GPIO32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO32 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7475f046550a96ae37b43625328f4762" name="a7475f046550a96ae37b43625328f4762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7475f046550a96ae37b43625328f4762">&#9670;&nbsp;</a></span>DSP0N1GPIO33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO33 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac001c4c56e0c30e093df345224c0fda5" name="ac001c4c56e0c30e093df345224c0fda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac001c4c56e0c30e093df345224c0fda5">&#9670;&nbsp;</a></span>DSP0N1GPIO34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO34 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a445cdc3670e2cdf8446d7e42f11fedd1" name="a445cdc3670e2cdf8446d7e42f11fedd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445cdc3670e2cdf8446d7e42f11fedd1">&#9670;&nbsp;</a></span>DSP0N1GPIO35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO35 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8af6ff29e851e4711a6731b1de75eb76" name="a8af6ff29e851e4711a6731b1de75eb76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8af6ff29e851e4711a6731b1de75eb76">&#9670;&nbsp;</a></span>DSP0N1GPIO36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO36 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3c7d377014a6f4d7061995a6beb74669" name="a3c7d377014a6f4d7061995a6beb74669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c7d377014a6f4d7061995a6beb74669">&#9670;&nbsp;</a></span>DSP0N1GPIO37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO37 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae9f587daa64a548c9e3aea932b05bc36" name="ae9f587daa64a548c9e3aea932b05bc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9f587daa64a548c9e3aea932b05bc36">&#9670;&nbsp;</a></span>DSP0N1GPIO38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO38 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad1ae0e08cfcb49ee3d51c3e36a772051" name="ad1ae0e08cfcb49ee3d51c3e36a772051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ae0e08cfcb49ee3d51c3e36a772051">&#9670;&nbsp;</a></span>DSP0N1GPIO39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO39 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adb85fdb99847a09986a60717e74f1b45" name="adb85fdb99847a09986a60717e74f1b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb85fdb99847a09986a60717e74f1b45">&#9670;&nbsp;</a></span>DSP0N1GPIO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO4 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6c441e0b8fdbc444a9b81949f5d57a60" name="a6c441e0b8fdbc444a9b81949f5d57a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c441e0b8fdbc444a9b81949f5d57a60">&#9670;&nbsp;</a></span>DSP0N1GPIO40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO40 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a056eff46a1b9f1c0d38cdfe303ec9ad8" name="a056eff46a1b9f1c0d38cdfe303ec9ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056eff46a1b9f1c0d38cdfe303ec9ad8">&#9670;&nbsp;</a></span>DSP0N1GPIO41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO41 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad89aad790ed518b6b3cf673fde785f52" name="ad89aad790ed518b6b3cf673fde785f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89aad790ed518b6b3cf673fde785f52">&#9670;&nbsp;</a></span>DSP0N1GPIO42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO42 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a61368cf735c1e4d98c72a8fac1658974" name="a61368cf735c1e4d98c72a8fac1658974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61368cf735c1e4d98c72a8fac1658974">&#9670;&nbsp;</a></span>DSP0N1GPIO43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO43 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9c4a81ace64d93110399f387d5a162dd" name="a9c4a81ace64d93110399f387d5a162dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4a81ace64d93110399f387d5a162dd">&#9670;&nbsp;</a></span>DSP0N1GPIO44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO44 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab2db9b82e1580f765fd659317105fcfc" name="ab2db9b82e1580f765fd659317105fcfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2db9b82e1580f765fd659317105fcfc">&#9670;&nbsp;</a></span>DSP0N1GPIO45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO45 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a03471958ca694998768960315e368af2" name="a03471958ca694998768960315e368af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03471958ca694998768960315e368af2">&#9670;&nbsp;</a></span>DSP0N1GPIO46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO46 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7624e6316e8e5235ad71cb69dd85ae8b" name="a7624e6316e8e5235ad71cb69dd85ae8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7624e6316e8e5235ad71cb69dd85ae8b">&#9670;&nbsp;</a></span>DSP0N1GPIO47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO47 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9bf79fe9fabbf763244fdc56d6edaaa2" name="a9bf79fe9fabbf763244fdc56d6edaaa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bf79fe9fabbf763244fdc56d6edaaa2">&#9670;&nbsp;</a></span>DSP0N1GPIO48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO48 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3cdd74aa205caa6a819e9921579b1786" name="a3cdd74aa205caa6a819e9921579b1786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cdd74aa205caa6a819e9921579b1786">&#9670;&nbsp;</a></span>DSP0N1GPIO49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO49 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9fd33abb10a958308a58833e36da8321" name="a9fd33abb10a958308a58833e36da8321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd33abb10a958308a58833e36da8321">&#9670;&nbsp;</a></span>DSP0N1GPIO5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO5 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa04cb04eb1efe09da3afba56990f7df5" name="aa04cb04eb1efe09da3afba56990f7df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa04cb04eb1efe09da3afba56990f7df5">&#9670;&nbsp;</a></span>DSP0N1GPIO50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO50 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a56a87f860d01133e6ad4185de0f7aef0" name="a56a87f860d01133e6ad4185de0f7aef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a87f860d01133e6ad4185de0f7aef0">&#9670;&nbsp;</a></span>DSP0N1GPIO51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO51 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="afd8cff76d260bbeec02a41145a69578a" name="afd8cff76d260bbeec02a41145a69578a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8cff76d260bbeec02a41145a69578a">&#9670;&nbsp;</a></span>DSP0N1GPIO52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO52 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1e7d39211c646c9928b7f1f9a8a2ba6a" name="a1e7d39211c646c9928b7f1f9a8a2ba6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e7d39211c646c9928b7f1f9a8a2ba6a">&#9670;&nbsp;</a></span>DSP0N1GPIO53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO53 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a97f883e7016a4753fe34ad8818f1ae8c" name="a97f883e7016a4753fe34ad8818f1ae8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97f883e7016a4753fe34ad8818f1ae8c">&#9670;&nbsp;</a></span>DSP0N1GPIO54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO54 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa33d9687dfc218ad144ecd007dbdd49f" name="aa33d9687dfc218ad144ecd007dbdd49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa33d9687dfc218ad144ecd007dbdd49f">&#9670;&nbsp;</a></span>DSP0N1GPIO55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO55 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae547fc231ff24617c83d3f98f6f5bee0" name="ae547fc231ff24617c83d3f98f6f5bee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae547fc231ff24617c83d3f98f6f5bee0">&#9670;&nbsp;</a></span>DSP0N1GPIO56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO56 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4068bbcd4874d4a25b1f8ce93bcd9af7" name="a4068bbcd4874d4a25b1f8ce93bcd9af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4068bbcd4874d4a25b1f8ce93bcd9af7">&#9670;&nbsp;</a></span>DSP0N1GPIO57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO57 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aec517aedbf73235fa710dac7b9d48a94" name="aec517aedbf73235fa710dac7b9d48a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec517aedbf73235fa710dac7b9d48a94">&#9670;&nbsp;</a></span>DSP0N1GPIO58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO58 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a186be4016ae7fdc45a36752b49a40e96" name="a186be4016ae7fdc45a36752b49a40e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a186be4016ae7fdc45a36752b49a40e96">&#9670;&nbsp;</a></span>DSP0N1GPIO59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO59 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0b7c97cfb1c50c1dadedc660d67a8942" name="a0b7c97cfb1c50c1dadedc660d67a8942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b7c97cfb1c50c1dadedc660d67a8942">&#9670;&nbsp;</a></span>DSP0N1GPIO6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO6 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a85e2943e6fba38c5a9be05e98830176c" name="a85e2943e6fba38c5a9be05e98830176c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e2943e6fba38c5a9be05e98830176c">&#9670;&nbsp;</a></span>DSP0N1GPIO60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO60 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a987184c8aed0d0ed7ad3e145e79e51be" name="a987184c8aed0d0ed7ad3e145e79e51be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a987184c8aed0d0ed7ad3e145e79e51be">&#9670;&nbsp;</a></span>DSP0N1GPIO61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO61 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="acd2eec7eddc6fb4a66e95f5a156996f9" name="acd2eec7eddc6fb4a66e95f5a156996f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd2eec7eddc6fb4a66e95f5a156996f9">&#9670;&nbsp;</a></span>DSP0N1GPIO62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO62 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a36c9e9e60dc3629a61d9f574fc8f16c3" name="a36c9e9e60dc3629a61d9f574fc8f16c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36c9e9e60dc3629a61d9f574fc8f16c3">&#9670;&nbsp;</a></span>DSP0N1GPIO63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO63 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aaa0bf85e9f2a6eac7cdb07891bd2cc90" name="aaa0bf85e9f2a6eac7cdb07891bd2cc90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa0bf85e9f2a6eac7cdb07891bd2cc90">&#9670;&nbsp;</a></span>DSP0N1GPIO64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO64 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a435ac837e9c07e6ac5f0c3754de7841c" name="a435ac837e9c07e6ac5f0c3754de7841c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a435ac837e9c07e6ac5f0c3754de7841c">&#9670;&nbsp;</a></span>DSP0N1GPIO65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO65 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aad7770f08ee832054ced04d93a533622" name="aad7770f08ee832054ced04d93a533622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad7770f08ee832054ced04d93a533622">&#9670;&nbsp;</a></span>DSP0N1GPIO66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO66 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a141a6a75d79daee0a1de9cb843a77f9c" name="a141a6a75d79daee0a1de9cb843a77f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a141a6a75d79daee0a1de9cb843a77f9c">&#9670;&nbsp;</a></span>DSP0N1GPIO67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO67 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad356bc80059737f33e6c01148a68422b" name="ad356bc80059737f33e6c01148a68422b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad356bc80059737f33e6c01148a68422b">&#9670;&nbsp;</a></span>DSP0N1GPIO68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO68 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a74d350ab00284639de28235041c5d57a" name="a74d350ab00284639de28235041c5d57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d350ab00284639de28235041c5d57a">&#9670;&nbsp;</a></span>DSP0N1GPIO69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO69 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a47a4affd5aac292e33bd55134b3a302a" name="a47a4affd5aac292e33bd55134b3a302a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a4affd5aac292e33bd55134b3a302a">&#9670;&nbsp;</a></span>DSP0N1GPIO7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO7 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a86ef179dc61dc4dee973c9a40e13701c" name="a86ef179dc61dc4dee973c9a40e13701c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ef179dc61dc4dee973c9a40e13701c">&#9670;&nbsp;</a></span>DSP0N1GPIO70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO70 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a562a83964f204f50d067fcc64d9e54f4" name="a562a83964f204f50d067fcc64d9e54f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562a83964f204f50d067fcc64d9e54f4">&#9670;&nbsp;</a></span>DSP0N1GPIO71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO71 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac69212618617206e20fb63ff0d080ea9" name="ac69212618617206e20fb63ff0d080ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac69212618617206e20fb63ff0d080ea9">&#9670;&nbsp;</a></span>DSP0N1GPIO72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO72 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3f4572a8903decd309b5cb9b2e714745" name="a3f4572a8903decd309b5cb9b2e714745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4572a8903decd309b5cb9b2e714745">&#9670;&nbsp;</a></span>DSP0N1GPIO73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO73 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a109357d0d011c5a16d4217ab7735b699" name="a109357d0d011c5a16d4217ab7735b699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a109357d0d011c5a16d4217ab7735b699">&#9670;&nbsp;</a></span>DSP0N1GPIO74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO74 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af4836297b97e16324ca1d79a4b825236" name="af4836297b97e16324ca1d79a4b825236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4836297b97e16324ca1d79a4b825236">&#9670;&nbsp;</a></span>DSP0N1GPIO75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO75 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3b1e26e7f5c03b347e70e27c68fecc9b" name="a3b1e26e7f5c03b347e70e27c68fecc9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b1e26e7f5c03b347e70e27c68fecc9b">&#9670;&nbsp;</a></span>DSP0N1GPIO76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO76 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0a3df06da6480b6ca4d7d5aa652bdea4" name="a0a3df06da6480b6ca4d7d5aa652bdea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3df06da6480b6ca4d7d5aa652bdea4">&#9670;&nbsp;</a></span>DSP0N1GPIO77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO77 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a11d233c892ffb9d9d2242c80444caaf3" name="a11d233c892ffb9d9d2242c80444caaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11d233c892ffb9d9d2242c80444caaf3">&#9670;&nbsp;</a></span>DSP0N1GPIO78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO78 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa6c169bfeb44edf2075f34d002450377" name="aa6c169bfeb44edf2075f34d002450377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6c169bfeb44edf2075f34d002450377">&#9670;&nbsp;</a></span>DSP0N1GPIO79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO79 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2bd4caff5949c9628f607dd22e1abf86" name="a2bd4caff5949c9628f607dd22e1abf86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bd4caff5949c9628f607dd22e1abf86">&#9670;&nbsp;</a></span>DSP0N1GPIO8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO8 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac7fbf53a74b9d0c01df5392990f6aafd" name="ac7fbf53a74b9d0c01df5392990f6aafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7fbf53a74b9d0c01df5392990f6aafd">&#9670;&nbsp;</a></span>DSP0N1GPIO80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO80 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adbe936f4f4cf23947def70e7e699a913" name="adbe936f4f4cf23947def70e7e699a913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe936f4f4cf23947def70e7e699a913">&#9670;&nbsp;</a></span>DSP0N1GPIO81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO81 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a47a942cb6482eb5463fb098750d3fe80" name="a47a942cb6482eb5463fb098750d3fe80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a942cb6482eb5463fb098750d3fe80">&#9670;&nbsp;</a></span>DSP0N1GPIO82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO82 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3191ee21bc6c91a604a172e81f392f04" name="a3191ee21bc6c91a604a172e81f392f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3191ee21bc6c91a604a172e81f392f04">&#9670;&nbsp;</a></span>DSP0N1GPIO83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO83 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4dfad861947b51933e97c6d55a307541" name="a4dfad861947b51933e97c6d55a307541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dfad861947b51933e97c6d55a307541">&#9670;&nbsp;</a></span>DSP0N1GPIO84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO84 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5891881a4abe53e78c0befb8f67cde45" name="a5891881a4abe53e78c0befb8f67cde45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5891881a4abe53e78c0befb8f67cde45">&#9670;&nbsp;</a></span>DSP0N1GPIO85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO85 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3dbbd2f62af3f29f3fab05021f22f4d6" name="a3dbbd2f62af3f29f3fab05021f22f4d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbbd2f62af3f29f3fab05021f22f4d6">&#9670;&nbsp;</a></span>DSP0N1GPIO86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO86 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a14d02d53850526405adcfc5a0457e1a2" name="a14d02d53850526405adcfc5a0457e1a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d02d53850526405adcfc5a0457e1a2">&#9670;&nbsp;</a></span>DSP0N1GPIO87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO87 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa93b682c2791f4776ea6e8d28cd78d22" name="aa93b682c2791f4776ea6e8d28cd78d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa93b682c2791f4776ea6e8d28cd78d22">&#9670;&nbsp;</a></span>DSP0N1GPIO88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO88 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa0fd75c62ed2c48e5e597aa5587d18d1" name="aa0fd75c62ed2c48e5e597aa5587d18d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0fd75c62ed2c48e5e597aa5587d18d1">&#9670;&nbsp;</a></span>DSP0N1GPIO89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO89 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a093aac711007d1cc914c956a9921dde6" name="a093aac711007d1cc914c956a9921dde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a093aac711007d1cc914c956a9921dde6">&#9670;&nbsp;</a></span>DSP0N1GPIO9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO9 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a33c28b2871b3fa111457074a194693c1" name="a33c28b2871b3fa111457074a194693c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33c28b2871b3fa111457074a194693c1">&#9670;&nbsp;</a></span>DSP0N1GPIO90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO90 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad184bda48c9c9ea430f7556c549f0717" name="ad184bda48c9c9ea430f7556c549f0717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad184bda48c9c9ea430f7556c549f0717">&#9670;&nbsp;</a></span>DSP0N1GPIO91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO91 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa7f9e0f8c4397eb70179fae2cf763724" name="aa7f9e0f8c4397eb70179fae2cf763724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f9e0f8c4397eb70179fae2cf763724">&#9670;&nbsp;</a></span>DSP0N1GPIO92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO92 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad6872a52bbebc784494f3881b07b542f" name="ad6872a52bbebc784494f3881b07b542f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6872a52bbebc784494f3881b07b542f">&#9670;&nbsp;</a></span>DSP0N1GPIO93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO93 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a91ce6059de3523959a2dbbaadd74ac29" name="a91ce6059de3523959a2dbbaadd74ac29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ce6059de3523959a2dbbaadd74ac29">&#9670;&nbsp;</a></span>DSP0N1GPIO94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO94 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1f2a0e62a76eb2ff94b1d4f1566ad55e" name="a1f2a0e62a76eb2ff94b1d4f1566ad55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2a0e62a76eb2ff94b1d4f1566ad55e">&#9670;&nbsp;</a></span>DSP0N1GPIO95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO95 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7335ced7d14c11bfdb1930027d27ebea" name="a7335ced7d14c11bfdb1930027d27ebea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7335ced7d14c11bfdb1930027d27ebea">&#9670;&nbsp;</a></span>DSP0N1GPIO96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO96 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab46a94c87dbf41088a0fe0c68b6e04ec" name="ab46a94c87dbf41088a0fe0c68b6e04ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46a94c87dbf41088a0fe0c68b6e04ec">&#9670;&nbsp;</a></span>DSP0N1GPIO97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO97 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3e9da914e6ba2161e8f12fd12e3c845a" name="a3e9da914e6ba2161e8f12fd12e3c845a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9da914e6ba2161e8f12fd12e3c845a">&#9670;&nbsp;</a></span>DSP0N1GPIO98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO98 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2bf33a34ebe95d1bce7ec9d9e49c5fbe" name="a2bf33a34ebe95d1bce7ec9d9e49c5fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bf33a34ebe95d1bce7ec9d9e49c5fbe">&#9670;&nbsp;</a></span>DSP0N1GPIO99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1GPIO99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO99 DSP0 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4dcf2f75341fa00bed5618954218faea" name="a4dcf2f75341fa00bed5618954218faea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dcf2f75341fa00bed5618954218faea">&#9670;&nbsp;</a></span>DSP0N1INT0CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT0CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000388) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a65955e3ed8aae32ffd250062df237d9f" name="a65955e3ed8aae32ffd250062df237d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65955e3ed8aae32ffd250062df237d9f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT0CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ecb99f6629445b49a1d10bbbc110cd7" name="a0ecb99f6629445b49a1d10bbbc110cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ecb99f6629445b49a1d10bbbc110cd7">&#9670;&nbsp;</a></span>DSP0N1INT0EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT0EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000380) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="aa1899c1246486354b3f96ec6f0379726" name="aa1899c1246486354b3f96ec6f0379726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1899c1246486354b3f96ec6f0379726">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT0EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3c193f623081199c1c474a45910fdbc" name="ad3c193f623081199c1c474a45910fdbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c193f623081199c1c474a45910fdbc">&#9670;&nbsp;</a></span>DSP0N1INT0SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT0SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000038C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a98423a5df174aea1b8d29285c2230a2f" name="a98423a5df174aea1b8d29285c2230a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98423a5df174aea1b8d29285c2230a2f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT0SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e38efdff2452c028faf7c46fe3b4706" name="a1e38efdff2452c028faf7c46fe3b4706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e38efdff2452c028faf7c46fe3b4706">&#9670;&nbsp;</a></span>DSP0N1INT0STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT0STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000384) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a3ae9f1b28aec0b7465665ec047861e46" name="a3ae9f1b28aec0b7465665ec047861e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae9f1b28aec0b7465665ec047861e46">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT0STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c2f81e1457c51115a2bbf6a4f6ce68a" name="a1c2f81e1457c51115a2bbf6a4f6ce68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2f81e1457c51115a2bbf6a4f6ce68a">&#9670;&nbsp;</a></span>DSP0N1INT1CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT1CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000398) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a41f9df30d4e6a5f84fd5ae01ef56bd0a" name="a41f9df30d4e6a5f84fd5ae01ef56bd0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f9df30d4e6a5f84fd5ae01ef56bd0a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT1CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a512e528aa54aff9bdf43acb6a4082419" name="a512e528aa54aff9bdf43acb6a4082419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512e528aa54aff9bdf43acb6a4082419">&#9670;&nbsp;</a></span>DSP0N1INT1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT1EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000390) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="aa3508e1556e0d05a2e13a91cb2822cd1" name="aa3508e1556e0d05a2e13a91cb2822cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3508e1556e0d05a2e13a91cb2822cd1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT1EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9bd446c87028ea0154311fdaef508ca" name="ac9bd446c87028ea0154311fdaef508ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9bd446c87028ea0154311fdaef508ca">&#9670;&nbsp;</a></span>DSP0N1INT1SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT1SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000039C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a1040765606b723dd1092ec264dc3fd10" name="a1040765606b723dd1092ec264dc3fd10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1040765606b723dd1092ec264dc3fd10">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT1SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2a15e522b42c592cbca60ef1eadbf30" name="aa2a15e522b42c592cbca60ef1eadbf30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a15e522b42c592cbca60ef1eadbf30">&#9670;&nbsp;</a></span>DSP0N1INT1STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT1STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000394) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="afdd1e5c4774144778c45dea3ed423301" name="afdd1e5c4774144778c45dea3ed423301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdd1e5c4774144778c45dea3ed423301">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT1STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a284b1e5ac7ae9361a6137f426209ebe7" name="a284b1e5ac7ae9361a6137f426209ebe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a284b1e5ac7ae9361a6137f426209ebe7">&#9670;&nbsp;</a></span>DSP0N1INT2CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT2CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003A8) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a60479c413f968d645e7af7b53a8dcd1a" name="a60479c413f968d645e7af7b53a8dcd1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60479c413f968d645e7af7b53a8dcd1a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT2CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad89c8ac59b91968ae8285dd187d0a19d" name="ad89c8ac59b91968ae8285dd187d0a19d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89c8ac59b91968ae8285dd187d0a19d">&#9670;&nbsp;</a></span>DSP0N1INT2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT2EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003A0) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="aff2603fcc766005862036b941e11a348" name="aff2603fcc766005862036b941e11a348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff2603fcc766005862036b941e11a348">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT2EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e19219fc08f80a3ba0e21b934e301a8" name="a8e19219fc08f80a3ba0e21b934e301a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e19219fc08f80a3ba0e21b934e301a8">&#9670;&nbsp;</a></span>DSP0N1INT2SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT2SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003AC) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a8e0f1c781441e8d315e741862100dd0d" name="a8e0f1c781441e8d315e741862100dd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0f1c781441e8d315e741862100dd0d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT2SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfbf01c118a2640613814f501a53fe58" name="adfbf01c118a2640613814f501a53fe58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfbf01c118a2640613814f501a53fe58">&#9670;&nbsp;</a></span>DSP0N1INT2STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT2STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003A4) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="ac21eb0daeb8567f629b85e7538d8c50a" name="ac21eb0daeb8567f629b85e7538d8c50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21eb0daeb8567f629b85e7538d8c50a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT2STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47c81bfe6b4a233e1e974eddb99b574e" name="a47c81bfe6b4a233e1e974eddb99b574e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47c81bfe6b4a233e1e974eddb99b574e">&#9670;&nbsp;</a></span>DSP0N1INT3CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT3CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003B8) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a6a45554ce15c2f7eae7634063e6298d3" name="a6a45554ce15c2f7eae7634063e6298d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a45554ce15c2f7eae7634063e6298d3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT3CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e767db07f7ae0a7690d6ded23cb15fc" name="a4e767db07f7ae0a7690d6ded23cb15fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e767db07f7ae0a7690d6ded23cb15fc">&#9670;&nbsp;</a></span>DSP0N1INT3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT3EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003B0) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a113bff056937ae2a63422e7833eb5d21" name="a113bff056937ae2a63422e7833eb5d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113bff056937ae2a63422e7833eb5d21">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT3EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50b9d1b529e8b9085118d35d85840b4c" name="a50b9d1b529e8b9085118d35d85840b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b9d1b529e8b9085118d35d85840b4c">&#9670;&nbsp;</a></span>DSP0N1INT3SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT3SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003BC) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="adafd75af325aa6c668ec52c371263d5b" name="adafd75af325aa6c668ec52c371263d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adafd75af325aa6c668ec52c371263d5b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT3SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd5cf6e9f62593f2d75c4af04072ceae" name="afd5cf6e9f62593f2d75c4af04072ceae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5cf6e9f62593f2d75c4af04072ceae">&#9670;&nbsp;</a></span>DSP0N1INT3STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0N1INT3STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003B4) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="ac7f83720f82f4063cd66362b1b783a1b" name="ac7f83720f82f4063cd66362b1b783a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f83720f82f4063cd66362b1b783a1b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0N1INT3STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69e36283be87de4ed73dd8a1acd2e3e7" name="a69e36283be87de4ed73dd8a1acd2e3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e36283be87de4ed73dd8a1acd2e3e7">&#9670;&nbsp;</a></span>DSP1N0GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO0 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9209c5406dd9ca37f254f2e7be858616" name="a9209c5406dd9ca37f254f2e7be858616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9209c5406dd9ca37f254f2e7be858616">&#9670;&nbsp;</a></span>DSP1N0GPIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO1 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a87672f39aa4869adc0d0ecc87a0fd5c4" name="a87672f39aa4869adc0d0ecc87a0fd5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87672f39aa4869adc0d0ecc87a0fd5c4">&#9670;&nbsp;</a></span>DSP1N0GPIO10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO10 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad8e3bf31a24408c97df9d23d99b43688" name="ad8e3bf31a24408c97df9d23d99b43688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e3bf31a24408c97df9d23d99b43688">&#9670;&nbsp;</a></span>DSP1N0GPIO100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO100 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a72f3f5d0319a339bdd8c5ba1edb40153" name="a72f3f5d0319a339bdd8c5ba1edb40153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72f3f5d0319a339bdd8c5ba1edb40153">&#9670;&nbsp;</a></span>DSP1N0GPIO101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO101 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac9d095833d753f9306b8f78f2acd7d5d" name="ac9d095833d753f9306b8f78f2acd7d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9d095833d753f9306b8f78f2acd7d5d">&#9670;&nbsp;</a></span>DSP1N0GPIO102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO102 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a98177933b270465c69c15537d4dd098b" name="a98177933b270465c69c15537d4dd098b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98177933b270465c69c15537d4dd098b">&#9670;&nbsp;</a></span>DSP1N0GPIO103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO103 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="afb3f94f74a89aed80c8cbb6bed4fbc9e" name="afb3f94f74a89aed80c8cbb6bed4fbc9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb3f94f74a89aed80c8cbb6bed4fbc9e">&#9670;&nbsp;</a></span>DSP1N0GPIO104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO104 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5f59748b0ffa4221b6dd533d0fd36f3b" name="a5f59748b0ffa4221b6dd533d0fd36f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f59748b0ffa4221b6dd533d0fd36f3b">&#9670;&nbsp;</a></span>DSP1N0GPIO105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO105 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9884df54228e35cd2534ed0c9b3ed62d" name="a9884df54228e35cd2534ed0c9b3ed62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9884df54228e35cd2534ed0c9b3ed62d">&#9670;&nbsp;</a></span>DSP1N0GPIO106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO106 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a88f669dea2c77f518cc8a6302375ca4d" name="a88f669dea2c77f518cc8a6302375ca4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f669dea2c77f518cc8a6302375ca4d">&#9670;&nbsp;</a></span>DSP1N0GPIO107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO107 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae88e09a3202c6bc26c3a60b3d860dc76" name="ae88e09a3202c6bc26c3a60b3d860dc76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae88e09a3202c6bc26c3a60b3d860dc76">&#9670;&nbsp;</a></span>DSP1N0GPIO108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO108 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1ed55f50d591869306950ca1421b5a24" name="a1ed55f50d591869306950ca1421b5a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed55f50d591869306950ca1421b5a24">&#9670;&nbsp;</a></span>DSP1N0GPIO109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO109 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8412d75abfa5da67c0370bbd5faf0ff4" name="a8412d75abfa5da67c0370bbd5faf0ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8412d75abfa5da67c0370bbd5faf0ff4">&#9670;&nbsp;</a></span>DSP1N0GPIO11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO11 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a44ea9e143a4b8fdef0bf357042377307" name="a44ea9e143a4b8fdef0bf357042377307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ea9e143a4b8fdef0bf357042377307">&#9670;&nbsp;</a></span>DSP1N0GPIO110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO110 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6a074aea0a90f99cb3b6c2b37694f700" name="a6a074aea0a90f99cb3b6c2b37694f700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a074aea0a90f99cb3b6c2b37694f700">&#9670;&nbsp;</a></span>DSP1N0GPIO111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO111 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a50166d54bb934e676b5629dcbf97a8bd" name="a50166d54bb934e676b5629dcbf97a8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50166d54bb934e676b5629dcbf97a8bd">&#9670;&nbsp;</a></span>DSP1N0GPIO112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO112 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8b05d0726486f86034e36d0df2c3986e" name="a8b05d0726486f86034e36d0df2c3986e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b05d0726486f86034e36d0df2c3986e">&#9670;&nbsp;</a></span>DSP1N0GPIO113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO113 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5cc2858617ecaf3dd1af29f82845fe46" name="a5cc2858617ecaf3dd1af29f82845fe46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc2858617ecaf3dd1af29f82845fe46">&#9670;&nbsp;</a></span>DSP1N0GPIO114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO114 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a66124fd9923adb948c255c0b4b2dfdbf" name="a66124fd9923adb948c255c0b4b2dfdbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66124fd9923adb948c255c0b4b2dfdbf">&#9670;&nbsp;</a></span>DSP1N0GPIO115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO115 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a061e07a8776e9d174963c7834a3f3165" name="a061e07a8776e9d174963c7834a3f3165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061e07a8776e9d174963c7834a3f3165">&#9670;&nbsp;</a></span>DSP1N0GPIO116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO116 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af82c742d9a41ab2ab5193d4d5f611869" name="af82c742d9a41ab2ab5193d4d5f611869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af82c742d9a41ab2ab5193d4d5f611869">&#9670;&nbsp;</a></span>DSP1N0GPIO117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO117 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a69d9fc9dab3f47fda1c271a4e3581e00" name="a69d9fc9dab3f47fda1c271a4e3581e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d9fc9dab3f47fda1c271a4e3581e00">&#9670;&nbsp;</a></span>DSP1N0GPIO118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO118 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a90dc54899dbd8bf7bfeaf3d41f7b6df7" name="a90dc54899dbd8bf7bfeaf3d41f7b6df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90dc54899dbd8bf7bfeaf3d41f7b6df7">&#9670;&nbsp;</a></span>DSP1N0GPIO119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO119 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8d42f618cb425d94bec03809efd9a54d" name="a8d42f618cb425d94bec03809efd9a54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d42f618cb425d94bec03809efd9a54d">&#9670;&nbsp;</a></span>DSP1N0GPIO12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO12 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a542914f9b60c660416a85e050e604193" name="a542914f9b60c660416a85e050e604193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542914f9b60c660416a85e050e604193">&#9670;&nbsp;</a></span>DSP1N0GPIO120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO120 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0f5151a773ba0f9367c939cc028d1853" name="a0f5151a773ba0f9367c939cc028d1853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f5151a773ba0f9367c939cc028d1853">&#9670;&nbsp;</a></span>DSP1N0GPIO121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO121 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8447bd66258e1f3296acef48c2afc56b" name="a8447bd66258e1f3296acef48c2afc56b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8447bd66258e1f3296acef48c2afc56b">&#9670;&nbsp;</a></span>DSP1N0GPIO122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO122 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2e13e552660c98d0e9a7835f470f1746" name="a2e13e552660c98d0e9a7835f470f1746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e13e552660c98d0e9a7835f470f1746">&#9670;&nbsp;</a></span>DSP1N0GPIO123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO123 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2774262149a3799638d8e65a4ab733d4" name="a2774262149a3799638d8e65a4ab733d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2774262149a3799638d8e65a4ab733d4">&#9670;&nbsp;</a></span>DSP1N0GPIO124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO124 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af6c7401bae748f8f5307cf1e11fcb14c" name="af6c7401bae748f8f5307cf1e11fcb14c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c7401bae748f8f5307cf1e11fcb14c">&#9670;&nbsp;</a></span>DSP1N0GPIO125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO125 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a35afbae359a65a56b7de8b727f48165b" name="a35afbae359a65a56b7de8b727f48165b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35afbae359a65a56b7de8b727f48165b">&#9670;&nbsp;</a></span>DSP1N0GPIO126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO126 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af9b917987c2efea1f28b5ef890a69773" name="af9b917987c2efea1f28b5ef890a69773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9b917987c2efea1f28b5ef890a69773">&#9670;&nbsp;</a></span>DSP1N0GPIO127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO127 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a02af1f17cb77ae975ae5ef4ffe2aaada" name="a02af1f17cb77ae975ae5ef4ffe2aaada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02af1f17cb77ae975ae5ef4ffe2aaada">&#9670;&nbsp;</a></span>DSP1N0GPIO13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO13 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a51a9ff570628d3be3908fb24c19fff27" name="a51a9ff570628d3be3908fb24c19fff27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a9ff570628d3be3908fb24c19fff27">&#9670;&nbsp;</a></span>DSP1N0GPIO14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO14 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab8d8f23369da85373e9bac85be1fbfd6" name="ab8d8f23369da85373e9bac85be1fbfd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d8f23369da85373e9bac85be1fbfd6">&#9670;&nbsp;</a></span>DSP1N0GPIO15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO15 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4249f0988ab705a6313efe572dc50e0c" name="a4249f0988ab705a6313efe572dc50e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4249f0988ab705a6313efe572dc50e0c">&#9670;&nbsp;</a></span>DSP1N0GPIO16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO16 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae7e655b0d51af7150e0184925281404c" name="ae7e655b0d51af7150e0184925281404c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e655b0d51af7150e0184925281404c">&#9670;&nbsp;</a></span>DSP1N0GPIO17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO17 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a942edd808df5fc0994a8d4307d8b5c4f" name="a942edd808df5fc0994a8d4307d8b5c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942edd808df5fc0994a8d4307d8b5c4f">&#9670;&nbsp;</a></span>DSP1N0GPIO18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO18 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a59c102ba84d8d106b75751d1986517e8" name="a59c102ba84d8d106b75751d1986517e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c102ba84d8d106b75751d1986517e8">&#9670;&nbsp;</a></span>DSP1N0GPIO19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO19 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aff93b82dd7aee56885470cd3cfd659b1" name="aff93b82dd7aee56885470cd3cfd659b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff93b82dd7aee56885470cd3cfd659b1">&#9670;&nbsp;</a></span>DSP1N0GPIO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO2 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a25557103ccb08a681f971b3c6ed61ecb" name="a25557103ccb08a681f971b3c6ed61ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25557103ccb08a681f971b3c6ed61ecb">&#9670;&nbsp;</a></span>DSP1N0GPIO20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO20 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad8ef71e45bbbdced7598fb54c73ec122" name="ad8ef71e45bbbdced7598fb54c73ec122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8ef71e45bbbdced7598fb54c73ec122">&#9670;&nbsp;</a></span>DSP1N0GPIO21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO21 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab827a416d85dba5c28b7ed951b2b5753" name="ab827a416d85dba5c28b7ed951b2b5753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab827a416d85dba5c28b7ed951b2b5753">&#9670;&nbsp;</a></span>DSP1N0GPIO22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO22 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa02f909735366bae4d673c45e99a4e88" name="aa02f909735366bae4d673c45e99a4e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa02f909735366bae4d673c45e99a4e88">&#9670;&nbsp;</a></span>DSP1N0GPIO23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO23 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8b8dec12ab0fa75d20a3f37bc73141d9" name="a8b8dec12ab0fa75d20a3f37bc73141d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8dec12ab0fa75d20a3f37bc73141d9">&#9670;&nbsp;</a></span>DSP1N0GPIO24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO24 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7c73d5628a7af48674d6737602c707c8" name="a7c73d5628a7af48674d6737602c707c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c73d5628a7af48674d6737602c707c8">&#9670;&nbsp;</a></span>DSP1N0GPIO25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO25 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adb5e0085c5a6cf2c4d272958d72e9324" name="adb5e0085c5a6cf2c4d272958d72e9324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5e0085c5a6cf2c4d272958d72e9324">&#9670;&nbsp;</a></span>DSP1N0GPIO26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO26 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6e9028ed81e27af72e4983f91d49611b" name="a6e9028ed81e27af72e4983f91d49611b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e9028ed81e27af72e4983f91d49611b">&#9670;&nbsp;</a></span>DSP1N0GPIO27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO27 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad553ed45851336d744b68d17e87aa35f" name="ad553ed45851336d744b68d17e87aa35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad553ed45851336d744b68d17e87aa35f">&#9670;&nbsp;</a></span>DSP1N0GPIO28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO28 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a30369340bec23559d113925e167b6983" name="a30369340bec23559d113925e167b6983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30369340bec23559d113925e167b6983">&#9670;&nbsp;</a></span>DSP1N0GPIO29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO29 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a69bdc4d0bdd0c607c7443008f934e197" name="a69bdc4d0bdd0c607c7443008f934e197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69bdc4d0bdd0c607c7443008f934e197">&#9670;&nbsp;</a></span>DSP1N0GPIO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO3 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7d161cf49ebb27e9b59f275b8658e31a" name="a7d161cf49ebb27e9b59f275b8658e31a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d161cf49ebb27e9b59f275b8658e31a">&#9670;&nbsp;</a></span>DSP1N0GPIO30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO30 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a89d18c3d20f298ce5ca77a62941f9e75" name="a89d18c3d20f298ce5ca77a62941f9e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d18c3d20f298ce5ca77a62941f9e75">&#9670;&nbsp;</a></span>DSP1N0GPIO31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO31 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa096857bd60f412d41ad1dfbd2a68a0b" name="aa096857bd60f412d41ad1dfbd2a68a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa096857bd60f412d41ad1dfbd2a68a0b">&#9670;&nbsp;</a></span>DSP1N0GPIO32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO32 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a362a63871fae932add8c49d2cc151791" name="a362a63871fae932add8c49d2cc151791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a362a63871fae932add8c49d2cc151791">&#9670;&nbsp;</a></span>DSP1N0GPIO33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO33 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a79d131177f6c780f8dc6563b2a32dffb" name="a79d131177f6c780f8dc6563b2a32dffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d131177f6c780f8dc6563b2a32dffb">&#9670;&nbsp;</a></span>DSP1N0GPIO34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO34 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9a2d33692621c40eda090e04a10b0f9d" name="a9a2d33692621c40eda090e04a10b0f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a2d33692621c40eda090e04a10b0f9d">&#9670;&nbsp;</a></span>DSP1N0GPIO35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO35 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab4b9dd0fc4647a7f5e40e988cd783adb" name="ab4b9dd0fc4647a7f5e40e988cd783adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4b9dd0fc4647a7f5e40e988cd783adb">&#9670;&nbsp;</a></span>DSP1N0GPIO36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO36 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae27b87e1802e6946831c07509ec98abd" name="ae27b87e1802e6946831c07509ec98abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae27b87e1802e6946831c07509ec98abd">&#9670;&nbsp;</a></span>DSP1N0GPIO37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO37 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6d1ce7b1095d845bc0accb0aaf6f36d9" name="a6d1ce7b1095d845bc0accb0aaf6f36d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1ce7b1095d845bc0accb0aaf6f36d9">&#9670;&nbsp;</a></span>DSP1N0GPIO38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO38 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="afe0f2aadebe62121ec098d959c2ba41e" name="afe0f2aadebe62121ec098d959c2ba41e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0f2aadebe62121ec098d959c2ba41e">&#9670;&nbsp;</a></span>DSP1N0GPIO39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO39 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a26e95ae77c02ebbbc6198e543fbb5854" name="a26e95ae77c02ebbbc6198e543fbb5854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e95ae77c02ebbbc6198e543fbb5854">&#9670;&nbsp;</a></span>DSP1N0GPIO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO4 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa6f0cbd2ecc14b1a594e2cc8eafd57f3" name="aa6f0cbd2ecc14b1a594e2cc8eafd57f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f0cbd2ecc14b1a594e2cc8eafd57f3">&#9670;&nbsp;</a></span>DSP1N0GPIO40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO40 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab8aa1602d26f23c0eb04c3365749db8e" name="ab8aa1602d26f23c0eb04c3365749db8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8aa1602d26f23c0eb04c3365749db8e">&#9670;&nbsp;</a></span>DSP1N0GPIO41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO41 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2fbc272849b1f52ce5c328c6d6b5b091" name="a2fbc272849b1f52ce5c328c6d6b5b091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbc272849b1f52ce5c328c6d6b5b091">&#9670;&nbsp;</a></span>DSP1N0GPIO42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO42 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a865ce6d5cab989e9e01b631aff58fb29" name="a865ce6d5cab989e9e01b631aff58fb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865ce6d5cab989e9e01b631aff58fb29">&#9670;&nbsp;</a></span>DSP1N0GPIO43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO43 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a50f2fa60977a4bc68789cc451d7bc97b" name="a50f2fa60977a4bc68789cc451d7bc97b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f2fa60977a4bc68789cc451d7bc97b">&#9670;&nbsp;</a></span>DSP1N0GPIO44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO44 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a222365be0dec9339030086fb2ebfb384" name="a222365be0dec9339030086fb2ebfb384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a222365be0dec9339030086fb2ebfb384">&#9670;&nbsp;</a></span>DSP1N0GPIO45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO45 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a940d44d115ff2e52cb5f3d7485ded196" name="a940d44d115ff2e52cb5f3d7485ded196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a940d44d115ff2e52cb5f3d7485ded196">&#9670;&nbsp;</a></span>DSP1N0GPIO46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO46 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa22e271c256033a89cd52ca6986c0c1d" name="aa22e271c256033a89cd52ca6986c0c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa22e271c256033a89cd52ca6986c0c1d">&#9670;&nbsp;</a></span>DSP1N0GPIO47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO47 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a545ac35db09f91fca25a367395d3dc1a" name="a545ac35db09f91fca25a367395d3dc1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545ac35db09f91fca25a367395d3dc1a">&#9670;&nbsp;</a></span>DSP1N0GPIO48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO48 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad4a5e92c2cac7e82eda8896180e57087" name="ad4a5e92c2cac7e82eda8896180e57087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4a5e92c2cac7e82eda8896180e57087">&#9670;&nbsp;</a></span>DSP1N0GPIO49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO49 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="abf31d3e2ed084aee81865b5dda467ed9" name="abf31d3e2ed084aee81865b5dda467ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf31d3e2ed084aee81865b5dda467ed9">&#9670;&nbsp;</a></span>DSP1N0GPIO5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO5 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a67adf98052264fd2628797b3b2c0032a" name="a67adf98052264fd2628797b3b2c0032a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67adf98052264fd2628797b3b2c0032a">&#9670;&nbsp;</a></span>DSP1N0GPIO50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO50 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ada86e4576396977ea9a2e113c399919e" name="ada86e4576396977ea9a2e113c399919e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada86e4576396977ea9a2e113c399919e">&#9670;&nbsp;</a></span>DSP1N0GPIO51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO51 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a787fa384250e6a5cd08ffebe85b41f67" name="a787fa384250e6a5cd08ffebe85b41f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787fa384250e6a5cd08ffebe85b41f67">&#9670;&nbsp;</a></span>DSP1N0GPIO52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO52 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7810842e22db59e8cbc62c0aabc6db99" name="a7810842e22db59e8cbc62c0aabc6db99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7810842e22db59e8cbc62c0aabc6db99">&#9670;&nbsp;</a></span>DSP1N0GPIO53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO53 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7242dbecd5cf8f1b646a588e56ae7d64" name="a7242dbecd5cf8f1b646a588e56ae7d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7242dbecd5cf8f1b646a588e56ae7d64">&#9670;&nbsp;</a></span>DSP1N0GPIO54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO54 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af8c2c3711baee0a9199ddf9a6738efd1" name="af8c2c3711baee0a9199ddf9a6738efd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c2c3711baee0a9199ddf9a6738efd1">&#9670;&nbsp;</a></span>DSP1N0GPIO55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO55 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aee62a704d5e8f1b723ce8b9ae2b785fa" name="aee62a704d5e8f1b723ce8b9ae2b785fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee62a704d5e8f1b723ce8b9ae2b785fa">&#9670;&nbsp;</a></span>DSP1N0GPIO56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO56 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a55d3aad9450ca2f649cfcf6fc6f6807d" name="a55d3aad9450ca2f649cfcf6fc6f6807d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55d3aad9450ca2f649cfcf6fc6f6807d">&#9670;&nbsp;</a></span>DSP1N0GPIO57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO57 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9ae81bb3c8191e9f522c8d7219f1b3ba" name="a9ae81bb3c8191e9f522c8d7219f1b3ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae81bb3c8191e9f522c8d7219f1b3ba">&#9670;&nbsp;</a></span>DSP1N0GPIO58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO58 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa65bd72ae5a84ae87a2b8cf96425830d" name="aa65bd72ae5a84ae87a2b8cf96425830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa65bd72ae5a84ae87a2b8cf96425830d">&#9670;&nbsp;</a></span>DSP1N0GPIO59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO59 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a49ed20b5b38e122532795b40042ae541" name="a49ed20b5b38e122532795b40042ae541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ed20b5b38e122532795b40042ae541">&#9670;&nbsp;</a></span>DSP1N0GPIO6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO6 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aeb8a0d590e90c8e25b9b44049e8cf98c" name="aeb8a0d590e90c8e25b9b44049e8cf98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8a0d590e90c8e25b9b44049e8cf98c">&#9670;&nbsp;</a></span>DSP1N0GPIO60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO60 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af977962636725059cef4ce61d7245593" name="af977962636725059cef4ce61d7245593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af977962636725059cef4ce61d7245593">&#9670;&nbsp;</a></span>DSP1N0GPIO61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO61 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="add3a74b28eb5710685bd4742fcf29930" name="add3a74b28eb5710685bd4742fcf29930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3a74b28eb5710685bd4742fcf29930">&#9670;&nbsp;</a></span>DSP1N0GPIO62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO62 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a56cca418fa222a857b57b0f88cd37dff" name="a56cca418fa222a857b57b0f88cd37dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56cca418fa222a857b57b0f88cd37dff">&#9670;&nbsp;</a></span>DSP1N0GPIO63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO63 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2f54382b7dde94b7edddc18091b1b0cb" name="a2f54382b7dde94b7edddc18091b1b0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f54382b7dde94b7edddc18091b1b0cb">&#9670;&nbsp;</a></span>DSP1N0GPIO64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO64 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5f542a064041b2ee39ff50966a1aada9" name="a5f542a064041b2ee39ff50966a1aada9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f542a064041b2ee39ff50966a1aada9">&#9670;&nbsp;</a></span>DSP1N0GPIO65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO65 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a678e2f082ebb7c9ff8c4bc144b221b42" name="a678e2f082ebb7c9ff8c4bc144b221b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a678e2f082ebb7c9ff8c4bc144b221b42">&#9670;&nbsp;</a></span>DSP1N0GPIO66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO66 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a59aa1e2883ebcb8db3dddfa0ce1d64fe" name="a59aa1e2883ebcb8db3dddfa0ce1d64fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59aa1e2883ebcb8db3dddfa0ce1d64fe">&#9670;&nbsp;</a></span>DSP1N0GPIO67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO67 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2524d9a5121ca1ff39bdadd0e1d6519d" name="a2524d9a5121ca1ff39bdadd0e1d6519d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2524d9a5121ca1ff39bdadd0e1d6519d">&#9670;&nbsp;</a></span>DSP1N0GPIO68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO68 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab28ed67668752df826fba72959b60182" name="ab28ed67668752df826fba72959b60182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab28ed67668752df826fba72959b60182">&#9670;&nbsp;</a></span>DSP1N0GPIO69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO69 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a31760c1166b06b0fa3d31467b604fc43" name="a31760c1166b06b0fa3d31467b604fc43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31760c1166b06b0fa3d31467b604fc43">&#9670;&nbsp;</a></span>DSP1N0GPIO7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO7 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adca19a69a3d828b50cc0b7531e3ba110" name="adca19a69a3d828b50cc0b7531e3ba110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca19a69a3d828b50cc0b7531e3ba110">&#9670;&nbsp;</a></span>DSP1N0GPIO70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO70 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aad861350110bccc00120f2eeefafb72a" name="aad861350110bccc00120f2eeefafb72a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad861350110bccc00120f2eeefafb72a">&#9670;&nbsp;</a></span>DSP1N0GPIO71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO71 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a767f393741cce3e82215d2bda35595de" name="a767f393741cce3e82215d2bda35595de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767f393741cce3e82215d2bda35595de">&#9670;&nbsp;</a></span>DSP1N0GPIO72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO72 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a73f2f6e10509c73a0974491cdbc859c0" name="a73f2f6e10509c73a0974491cdbc859c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f2f6e10509c73a0974491cdbc859c0">&#9670;&nbsp;</a></span>DSP1N0GPIO73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO73 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5d569bec27a6e325911943ec32025c86" name="a5d569bec27a6e325911943ec32025c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d569bec27a6e325911943ec32025c86">&#9670;&nbsp;</a></span>DSP1N0GPIO74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO74 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a21e215dd2afb5e419bb0458a1d58685f" name="a21e215dd2afb5e419bb0458a1d58685f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21e215dd2afb5e419bb0458a1d58685f">&#9670;&nbsp;</a></span>DSP1N0GPIO75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO75 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a366bb38df7a7bbb7d2376942b5b4069d" name="a366bb38df7a7bbb7d2376942b5b4069d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366bb38df7a7bbb7d2376942b5b4069d">&#9670;&nbsp;</a></span>DSP1N0GPIO76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO76 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab783be99a9228fdc26ba90752f11b42a" name="ab783be99a9228fdc26ba90752f11b42a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab783be99a9228fdc26ba90752f11b42a">&#9670;&nbsp;</a></span>DSP1N0GPIO77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO77 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a15d7891dddd9ae4c640574f505ac1e41" name="a15d7891dddd9ae4c640574f505ac1e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15d7891dddd9ae4c640574f505ac1e41">&#9670;&nbsp;</a></span>DSP1N0GPIO78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO78 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af67084a998e679fab80923f84a4bef52" name="af67084a998e679fab80923f84a4bef52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af67084a998e679fab80923f84a4bef52">&#9670;&nbsp;</a></span>DSP1N0GPIO79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO79 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac81d0920f72811164b7e0333c1bff137" name="ac81d0920f72811164b7e0333c1bff137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81d0920f72811164b7e0333c1bff137">&#9670;&nbsp;</a></span>DSP1N0GPIO8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO8 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2f57b646e9308681a70378f14f7163c7" name="a2f57b646e9308681a70378f14f7163c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f57b646e9308681a70378f14f7163c7">&#9670;&nbsp;</a></span>DSP1N0GPIO80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO80 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7992b1aadbf09b7b3b7ca71ac93da3bb" name="a7992b1aadbf09b7b3b7ca71ac93da3bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7992b1aadbf09b7b3b7ca71ac93da3bb">&#9670;&nbsp;</a></span>DSP1N0GPIO81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO81 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad05a6cb06103ca64e01f5504387ebda5" name="ad05a6cb06103ca64e01f5504387ebda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05a6cb06103ca64e01f5504387ebda5">&#9670;&nbsp;</a></span>DSP1N0GPIO82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO82 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5322524e16d48bfe6a831e32e09702f6" name="a5322524e16d48bfe6a831e32e09702f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5322524e16d48bfe6a831e32e09702f6">&#9670;&nbsp;</a></span>DSP1N0GPIO83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO83 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3e65255491f421ac347468175a505f17" name="a3e65255491f421ac347468175a505f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e65255491f421ac347468175a505f17">&#9670;&nbsp;</a></span>DSP1N0GPIO84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO84 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a01250f90c9b01ee2452d6ed23f3d01bf" name="a01250f90c9b01ee2452d6ed23f3d01bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01250f90c9b01ee2452d6ed23f3d01bf">&#9670;&nbsp;</a></span>DSP1N0GPIO85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO85 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a851e268457f26649ce53c6a616f9da67" name="a851e268457f26649ce53c6a616f9da67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a851e268457f26649ce53c6a616f9da67">&#9670;&nbsp;</a></span>DSP1N0GPIO86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO86 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a48f6e93f73c55c1abdddd5e23d95053e" name="a48f6e93f73c55c1abdddd5e23d95053e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48f6e93f73c55c1abdddd5e23d95053e">&#9670;&nbsp;</a></span>DSP1N0GPIO87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO87 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac449e868ca8cb9c8d39ec6730b76d32f" name="ac449e868ca8cb9c8d39ec6730b76d32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac449e868ca8cb9c8d39ec6730b76d32f">&#9670;&nbsp;</a></span>DSP1N0GPIO88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO88 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aadd07f6be9c83572137a4529d7621246" name="aadd07f6be9c83572137a4529d7621246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd07f6be9c83572137a4529d7621246">&#9670;&nbsp;</a></span>DSP1N0GPIO89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO89 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a061dff7eecae83086bcc41a2fe798a50" name="a061dff7eecae83086bcc41a2fe798a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061dff7eecae83086bcc41a2fe798a50">&#9670;&nbsp;</a></span>DSP1N0GPIO9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO9 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac5790bb75a456f15413c5e0ac95249e3" name="ac5790bb75a456f15413c5e0ac95249e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5790bb75a456f15413c5e0ac95249e3">&#9670;&nbsp;</a></span>DSP1N0GPIO90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO90 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2bfb1eab45c9b1753be22d142607b9e8" name="a2bfb1eab45c9b1753be22d142607b9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bfb1eab45c9b1753be22d142607b9e8">&#9670;&nbsp;</a></span>DSP1N0GPIO91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO91 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad98022a7a3f1092c53b7298436b00b40" name="ad98022a7a3f1092c53b7298436b00b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98022a7a3f1092c53b7298436b00b40">&#9670;&nbsp;</a></span>DSP1N0GPIO92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO92 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a08c60fdeb661e3767e7bba3da98ebc8a" name="a08c60fdeb661e3767e7bba3da98ebc8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c60fdeb661e3767e7bba3da98ebc8a">&#9670;&nbsp;</a></span>DSP1N0GPIO93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO93 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a00d355b30c6b3de9b39e135737c183ad" name="a00d355b30c6b3de9b39e135737c183ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d355b30c6b3de9b39e135737c183ad">&#9670;&nbsp;</a></span>DSP1N0GPIO94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO94 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3d46f98a5b6551377b02d8fb8979a94e" name="a3d46f98a5b6551377b02d8fb8979a94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d46f98a5b6551377b02d8fb8979a94e">&#9670;&nbsp;</a></span>DSP1N0GPIO95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO95 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a41e54b68e75d6c1fd36bb586c5d3f12f" name="a41e54b68e75d6c1fd36bb586c5d3f12f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e54b68e75d6c1fd36bb586c5d3f12f">&#9670;&nbsp;</a></span>DSP1N0GPIO96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO96 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8d4511e3117d2fce6908fff56adfbcc5" name="a8d4511e3117d2fce6908fff56adfbcc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d4511e3117d2fce6908fff56adfbcc5">&#9670;&nbsp;</a></span>DSP1N0GPIO97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO97 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7cc01e5a79106ea1027a38395402a25a" name="a7cc01e5a79106ea1027a38395402a25a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cc01e5a79106ea1027a38395402a25a">&#9670;&nbsp;</a></span>DSP1N0GPIO98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO98 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2aece29533d4f8458daa5cdbb6a38ebf" name="a2aece29533d4f8458daa5cdbb6a38ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aece29533d4f8458daa5cdbb6a38ebf">&#9670;&nbsp;</a></span>DSP1N0GPIO99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0GPIO99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO99 DSP1 N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a63ed2c5231932c3f261a81ac9c6ef6a8" name="a63ed2c5231932c3f261a81ac9c6ef6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ed2c5231932c3f261a81ac9c6ef6a8">&#9670;&nbsp;</a></span>DSP1N0INT0CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT0CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003C8) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a99d73820ff2d1c1fd57c12a8d1f8d858" name="a99d73820ff2d1c1fd57c12a8d1f8d858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d73820ff2d1c1fd57c12a8d1f8d858">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT0CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5b24314e92eb330e64d837d51e88e1f" name="ab5b24314e92eb330e64d837d51e88e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b24314e92eb330e64d837d51e88e1f">&#9670;&nbsp;</a></span>DSP1N0INT0EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT0EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003C0) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a6a163388ddb66b0a370509e56f1c63c9" name="a6a163388ddb66b0a370509e56f1c63c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a163388ddb66b0a370509e56f1c63c9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT0EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4a88f5325af645e8bd973b93ed8c3a7" name="ac4a88f5325af645e8bd973b93ed8c3a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a88f5325af645e8bd973b93ed8c3a7">&#9670;&nbsp;</a></span>DSP1N0INT0SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT0SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003CC) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="aee47a65d2f0ee625529c87cc15f18fc7" name="aee47a65d2f0ee625529c87cc15f18fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee47a65d2f0ee625529c87cc15f18fc7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT0SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26a81ee7d53fe7cd0441dfc6b87f71f8" name="a26a81ee7d53fe7cd0441dfc6b87f71f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a81ee7d53fe7cd0441dfc6b87f71f8">&#9670;&nbsp;</a></span>DSP1N0INT0STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT0STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003C4) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a5230d36f5fc60e24f597549f0c3386e4" name="a5230d36f5fc60e24f597549f0c3386e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5230d36f5fc60e24f597549f0c3386e4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT0STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19ccc43446723424bb2034f5b72a9691" name="a19ccc43446723424bb2034f5b72a9691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ccc43446723424bb2034f5b72a9691">&#9670;&nbsp;</a></span>DSP1N0INT1CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT1CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003D8) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a7c1371d81d06db6de03f1d84f8117c7d" name="a7c1371d81d06db6de03f1d84f8117c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c1371d81d06db6de03f1d84f8117c7d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT1CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fe83ade9024e31a52d9105aa3c0f71a" name="a4fe83ade9024e31a52d9105aa3c0f71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe83ade9024e31a52d9105aa3c0f71a">&#9670;&nbsp;</a></span>DSP1N0INT1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT1EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003D0) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a5040239b4bbd026c6465233b39402d23" name="a5040239b4bbd026c6465233b39402d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5040239b4bbd026c6465233b39402d23">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT1EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f20ab79198ac4c21916fd7ee0899387" name="a5f20ab79198ac4c21916fd7ee0899387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f20ab79198ac4c21916fd7ee0899387">&#9670;&nbsp;</a></span>DSP1N0INT1SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT1SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003DC) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a01cc3d330f6babe29505bcc844733c4e" name="a01cc3d330f6babe29505bcc844733c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01cc3d330f6babe29505bcc844733c4e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT1SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73c62d45fe5dd788ec02ec2412605583" name="a73c62d45fe5dd788ec02ec2412605583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c62d45fe5dd788ec02ec2412605583">&#9670;&nbsp;</a></span>DSP1N0INT1STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT1STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003D4) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a43e1b4a31c4368b6adada2adc825f897" name="a43e1b4a31c4368b6adada2adc825f897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43e1b4a31c4368b6adada2adc825f897">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT1STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79f47cc434bdcfe4c446f007c7c99f5c" name="a79f47cc434bdcfe4c446f007c7c99f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f47cc434bdcfe4c446f007c7c99f5c">&#9670;&nbsp;</a></span>DSP1N0INT2CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT2CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003E8) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="abde98f3f449d946623657db0ad472f53" name="abde98f3f449d946623657db0ad472f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abde98f3f449d946623657db0ad472f53">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT2CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b706e5850096e48aa68ca4621269e91" name="a9b706e5850096e48aa68ca4621269e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b706e5850096e48aa68ca4621269e91">&#9670;&nbsp;</a></span>DSP1N0INT2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT2EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003E0) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a7ece628495ae595a6dcdd9e510503387" name="a7ece628495ae595a6dcdd9e510503387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ece628495ae595a6dcdd9e510503387">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT2EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47a5242b9f3aa4e8a9219c4a12c936a1" name="a47a5242b9f3aa4e8a9219c4a12c936a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a5242b9f3aa4e8a9219c4a12c936a1">&#9670;&nbsp;</a></span>DSP1N0INT2SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT2SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003EC) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a9f399dd440f69962cebdec9949daffb5" name="a9f399dd440f69962cebdec9949daffb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f399dd440f69962cebdec9949daffb5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT2SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63e9b88ada57516d4d27363301b6b474" name="a63e9b88ada57516d4d27363301b6b474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e9b88ada57516d4d27363301b6b474">&#9670;&nbsp;</a></span>DSP1N0INT2STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT2STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003E4) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="afe0404da808fb5b5ddcf0efa1405ad31" name="afe0404da808fb5b5ddcf0efa1405ad31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0404da808fb5b5ddcf0efa1405ad31">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT2STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac36ec9ab240e7d57d288cfc2b11c7a2a" name="ac36ec9ab240e7d57d288cfc2b11c7a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac36ec9ab240e7d57d288cfc2b11c7a2a">&#9670;&nbsp;</a></span>DSP1N0INT3CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT3CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003F8) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a6d91910396f7593ec5fafbc211b510f7" name="a6d91910396f7593ec5fafbc211b510f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d91910396f7593ec5fafbc211b510f7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT3CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1160708d5ecc70c043ef437d12522190" name="a1160708d5ecc70c043ef437d12522190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1160708d5ecc70c043ef437d12522190">&#9670;&nbsp;</a></span>DSP1N0INT3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT3EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003F0) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a64c0156f7c1e60b1848d2da442f4945b" name="a64c0156f7c1e60b1848d2da442f4945b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c0156f7c1e60b1848d2da442f4945b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT3EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d014697e7ca49bd97bcdd8e4e0e2f58" name="a0d014697e7ca49bd97bcdd8e4e0e2f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d014697e7ca49bd97bcdd8e4e0e2f58">&#9670;&nbsp;</a></span>DSP1N0INT3SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT3SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003FC) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="ad78bec829d4f7f09de98eb90b9b2ff07" name="ad78bec829d4f7f09de98eb90b9b2ff07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78bec829d4f7f09de98eb90b9b2ff07">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT3SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dfb48d3dc8f58c99ca35bb013848958" name="a0dfb48d3dc8f58c99ca35bb013848958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dfb48d3dc8f58c99ca35bb013848958">&#9670;&nbsp;</a></span>DSP1N0INT3STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N0INT3STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000003F4) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a510bc6be129a7e8a499bf99977ed21f2" name="a510bc6be129a7e8a499bf99977ed21f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a510bc6be129a7e8a499bf99977ed21f2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N0INT3STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f7f0a4d098e24feecc7386eee1fcbd0" name="a7f7f0a4d098e24feecc7386eee1fcbd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f7f0a4d098e24feecc7386eee1fcbd0">&#9670;&nbsp;</a></span>DSP1N1GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO0 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a607bd3c9154d938ce402d21a02bd75fd" name="a607bd3c9154d938ce402d21a02bd75fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607bd3c9154d938ce402d21a02bd75fd">&#9670;&nbsp;</a></span>DSP1N1GPIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO1 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a897984079ca92ae7b5623cb91fc776e6" name="a897984079ca92ae7b5623cb91fc776e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897984079ca92ae7b5623cb91fc776e6">&#9670;&nbsp;</a></span>DSP1N1GPIO10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO10 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5d257ba272a3e6fb96c5e32547ac12fb" name="a5d257ba272a3e6fb96c5e32547ac12fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d257ba272a3e6fb96c5e32547ac12fb">&#9670;&nbsp;</a></span>DSP1N1GPIO100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO100 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa6cb7c967c78e02e522e00c9ef374404" name="aa6cb7c967c78e02e522e00c9ef374404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6cb7c967c78e02e522e00c9ef374404">&#9670;&nbsp;</a></span>DSP1N1GPIO101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO101 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a691dfa68633e819f61e2479b8a9a0ebe" name="a691dfa68633e819f61e2479b8a9a0ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691dfa68633e819f61e2479b8a9a0ebe">&#9670;&nbsp;</a></span>DSP1N1GPIO102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO102 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a93dde2476d590daa702824010153a8fd" name="a93dde2476d590daa702824010153a8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93dde2476d590daa702824010153a8fd">&#9670;&nbsp;</a></span>DSP1N1GPIO103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO103 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a780ab18ff72c139221e30228a12ff58c" name="a780ab18ff72c139221e30228a12ff58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780ab18ff72c139221e30228a12ff58c">&#9670;&nbsp;</a></span>DSP1N1GPIO104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO104 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae3b2903ab307aa2624ca73c71fc34529" name="ae3b2903ab307aa2624ca73c71fc34529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b2903ab307aa2624ca73c71fc34529">&#9670;&nbsp;</a></span>DSP1N1GPIO105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO105 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9d0f2622429638e48cb77334dc070261" name="a9d0f2622429638e48cb77334dc070261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0f2622429638e48cb77334dc070261">&#9670;&nbsp;</a></span>DSP1N1GPIO106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO106 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae54ab0d062d6b7281877e0b2b26d1777" name="ae54ab0d062d6b7281877e0b2b26d1777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae54ab0d062d6b7281877e0b2b26d1777">&#9670;&nbsp;</a></span>DSP1N1GPIO107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO107 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1bced5cda1054d291437675f65cb73f1" name="a1bced5cda1054d291437675f65cb73f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bced5cda1054d291437675f65cb73f1">&#9670;&nbsp;</a></span>DSP1N1GPIO108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO108 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac346a64d33c10b6bbe243e3bf5db7f52" name="ac346a64d33c10b6bbe243e3bf5db7f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac346a64d33c10b6bbe243e3bf5db7f52">&#9670;&nbsp;</a></span>DSP1N1GPIO109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO109 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0ea8c43cd55053b7f8005fbff93692bb" name="a0ea8c43cd55053b7f8005fbff93692bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea8c43cd55053b7f8005fbff93692bb">&#9670;&nbsp;</a></span>DSP1N1GPIO11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO11 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a62c21b416f6489615fd7d6bdcbc2df2c" name="a62c21b416f6489615fd7d6bdcbc2df2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c21b416f6489615fd7d6bdcbc2df2c">&#9670;&nbsp;</a></span>DSP1N1GPIO110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO110 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab3cb1bc1c223db9aac34e83d6eda8eb0" name="ab3cb1bc1c223db9aac34e83d6eda8eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3cb1bc1c223db9aac34e83d6eda8eb0">&#9670;&nbsp;</a></span>DSP1N1GPIO111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO111 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa79d11da6e2380797f41989b497f4e86" name="aa79d11da6e2380797f41989b497f4e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79d11da6e2380797f41989b497f4e86">&#9670;&nbsp;</a></span>DSP1N1GPIO112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO112 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8779bee82499363baf5041d072fd6e34" name="a8779bee82499363baf5041d072fd6e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8779bee82499363baf5041d072fd6e34">&#9670;&nbsp;</a></span>DSP1N1GPIO113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO113 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa2a071026432160a1b450792886bc203" name="aa2a071026432160a1b450792886bc203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a071026432160a1b450792886bc203">&#9670;&nbsp;</a></span>DSP1N1GPIO114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO114 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0151e6204c5e1535c3ef5d097cd735c9" name="a0151e6204c5e1535c3ef5d097cd735c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0151e6204c5e1535c3ef5d097cd735c9">&#9670;&nbsp;</a></span>DSP1N1GPIO115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO115 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4da585385133136ec81829b61440f4fd" name="a4da585385133136ec81829b61440f4fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da585385133136ec81829b61440f4fd">&#9670;&nbsp;</a></span>DSP1N1GPIO116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO116 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac3d2a4cf80aed061ed5caf7f1ec30aac" name="ac3d2a4cf80aed061ed5caf7f1ec30aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3d2a4cf80aed061ed5caf7f1ec30aac">&#9670;&nbsp;</a></span>DSP1N1GPIO117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO117 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aed7f2f4ed1584dd4d000e3ee59a8f95e" name="aed7f2f4ed1584dd4d000e3ee59a8f95e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7f2f4ed1584dd4d000e3ee59a8f95e">&#9670;&nbsp;</a></span>DSP1N1GPIO118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO118 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1668a39f0b09d5fd00043e1ff57acc0a" name="a1668a39f0b09d5fd00043e1ff57acc0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1668a39f0b09d5fd00043e1ff57acc0a">&#9670;&nbsp;</a></span>DSP1N1GPIO119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO119 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a793f8dec38ad1fd0e83dc394c0a276dd" name="a793f8dec38ad1fd0e83dc394c0a276dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a793f8dec38ad1fd0e83dc394c0a276dd">&#9670;&nbsp;</a></span>DSP1N1GPIO12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO12 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1f0676291c46b226c21131ece435c4f1" name="a1f0676291c46b226c21131ece435c4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f0676291c46b226c21131ece435c4f1">&#9670;&nbsp;</a></span>DSP1N1GPIO120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO120 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a809a723abc771754614b9e460315fd0b" name="a809a723abc771754614b9e460315fd0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a809a723abc771754614b9e460315fd0b">&#9670;&nbsp;</a></span>DSP1N1GPIO121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO121 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa9633643b067b644eb35a19c1c9f65e2" name="aa9633643b067b644eb35a19c1c9f65e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9633643b067b644eb35a19c1c9f65e2">&#9670;&nbsp;</a></span>DSP1N1GPIO122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO122 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aae593b72c396b2549efce17d4def7bd0" name="aae593b72c396b2549efce17d4def7bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae593b72c396b2549efce17d4def7bd0">&#9670;&nbsp;</a></span>DSP1N1GPIO123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO123 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a52d331df97729764a7621b4a6d501487" name="a52d331df97729764a7621b4a6d501487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d331df97729764a7621b4a6d501487">&#9670;&nbsp;</a></span>DSP1N1GPIO124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO124 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6dab4885181af6dd4c1cfa2be5aff6b7" name="a6dab4885181af6dd4c1cfa2be5aff6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dab4885181af6dd4c1cfa2be5aff6b7">&#9670;&nbsp;</a></span>DSP1N1GPIO125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO125 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a62e5e385a3068bccc3bc6a6f08cefc6a" name="a62e5e385a3068bccc3bc6a6f08cefc6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e5e385a3068bccc3bc6a6f08cefc6a">&#9670;&nbsp;</a></span>DSP1N1GPIO126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO126 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5e5abb5356902231e084f41c87f8a0df" name="a5e5abb5356902231e084f41c87f8a0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e5abb5356902231e084f41c87f8a0df">&#9670;&nbsp;</a></span>DSP1N1GPIO127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO127 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7bd3c773d70d3cc5ee24acc46d0279a9" name="a7bd3c773d70d3cc5ee24acc46d0279a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd3c773d70d3cc5ee24acc46d0279a9">&#9670;&nbsp;</a></span>DSP1N1GPIO13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO13 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="acb003e161fbe0e4672a10a36378b7810" name="acb003e161fbe0e4672a10a36378b7810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb003e161fbe0e4672a10a36378b7810">&#9670;&nbsp;</a></span>DSP1N1GPIO14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO14 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa0d2e65b75600dcf54875f6ef7b01b49" name="aa0d2e65b75600dcf54875f6ef7b01b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0d2e65b75600dcf54875f6ef7b01b49">&#9670;&nbsp;</a></span>DSP1N1GPIO15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO15 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adcce93755f8fb69dba4cd3282a403143" name="adcce93755f8fb69dba4cd3282a403143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcce93755f8fb69dba4cd3282a403143">&#9670;&nbsp;</a></span>DSP1N1GPIO16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO16 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a20ac44969de7b0054afa3703102f9c52" name="a20ac44969de7b0054afa3703102f9c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ac44969de7b0054afa3703102f9c52">&#9670;&nbsp;</a></span>DSP1N1GPIO17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO17 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae6459d1073fa10e204cee6e763974485" name="ae6459d1073fa10e204cee6e763974485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6459d1073fa10e204cee6e763974485">&#9670;&nbsp;</a></span>DSP1N1GPIO18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO18 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0391dde07f051f9794df9f2891ac6c35" name="a0391dde07f051f9794df9f2891ac6c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0391dde07f051f9794df9f2891ac6c35">&#9670;&nbsp;</a></span>DSP1N1GPIO19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO19 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7215759c3607aefeeab08bbd53cba3ec" name="a7215759c3607aefeeab08bbd53cba3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7215759c3607aefeeab08bbd53cba3ec">&#9670;&nbsp;</a></span>DSP1N1GPIO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO2 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab60072ea77d86d6a9962ea70eb127684" name="ab60072ea77d86d6a9962ea70eb127684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60072ea77d86d6a9962ea70eb127684">&#9670;&nbsp;</a></span>DSP1N1GPIO20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO20 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6f26ff3ee4aaf8b50259dd880d565de1" name="a6f26ff3ee4aaf8b50259dd880d565de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f26ff3ee4aaf8b50259dd880d565de1">&#9670;&nbsp;</a></span>DSP1N1GPIO21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO21 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a05ea0541de9f852e4f937334787d1d8f" name="a05ea0541de9f852e4f937334787d1d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ea0541de9f852e4f937334787d1d8f">&#9670;&nbsp;</a></span>DSP1N1GPIO22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO22 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae89a3aac71c48684e4189455889117d1" name="ae89a3aac71c48684e4189455889117d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae89a3aac71c48684e4189455889117d1">&#9670;&nbsp;</a></span>DSP1N1GPIO23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO23 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a34e01d16d225b24e8dfe8fead1d896bb" name="a34e01d16d225b24e8dfe8fead1d896bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e01d16d225b24e8dfe8fead1d896bb">&#9670;&nbsp;</a></span>DSP1N1GPIO24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO24 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a58d4b3d692596bbf304d91b87fc83832" name="a58d4b3d692596bbf304d91b87fc83832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58d4b3d692596bbf304d91b87fc83832">&#9670;&nbsp;</a></span>DSP1N1GPIO25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO25 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8e78b69fbb943a743b7b6c6323a1c552" name="a8e78b69fbb943a743b7b6c6323a1c552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e78b69fbb943a743b7b6c6323a1c552">&#9670;&nbsp;</a></span>DSP1N1GPIO26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO26 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a277ee4f7aa98b3e0b0df10302905afa1" name="a277ee4f7aa98b3e0b0df10302905afa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a277ee4f7aa98b3e0b0df10302905afa1">&#9670;&nbsp;</a></span>DSP1N1GPIO27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO27 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a98b2d97bdeba4f99ed2439d2c9d57f4e" name="a98b2d97bdeba4f99ed2439d2c9d57f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98b2d97bdeba4f99ed2439d2c9d57f4e">&#9670;&nbsp;</a></span>DSP1N1GPIO28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO28 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5622a5fba60268b7bb80565219de5aa8" name="a5622a5fba60268b7bb80565219de5aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5622a5fba60268b7bb80565219de5aa8">&#9670;&nbsp;</a></span>DSP1N1GPIO29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO29 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a038187aee11a8d7c6a3857f13bd21bb4" name="a038187aee11a8d7c6a3857f13bd21bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a038187aee11a8d7c6a3857f13bd21bb4">&#9670;&nbsp;</a></span>DSP1N1GPIO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO3 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a60a38d7cb6b05739fbd24fb35fc3f2d3" name="a60a38d7cb6b05739fbd24fb35fc3f2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a38d7cb6b05739fbd24fb35fc3f2d3">&#9670;&nbsp;</a></span>DSP1N1GPIO30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO30 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae7e53d9c9c7dd45c97fd78526dd062ad" name="ae7e53d9c9c7dd45c97fd78526dd062ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e53d9c9c7dd45c97fd78526dd062ad">&#9670;&nbsp;</a></span>DSP1N1GPIO31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO31 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae7d88bd1a22c602eaf74b22a05459626" name="ae7d88bd1a22c602eaf74b22a05459626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d88bd1a22c602eaf74b22a05459626">&#9670;&nbsp;</a></span>DSP1N1GPIO32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO32 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="afb0e4e621917c8347a94504b8acf2b3c" name="afb0e4e621917c8347a94504b8acf2b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0e4e621917c8347a94504b8acf2b3c">&#9670;&nbsp;</a></span>DSP1N1GPIO33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO33 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a708dd5dcda697bf44a1ce586c0c85aeb" name="a708dd5dcda697bf44a1ce586c0c85aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a708dd5dcda697bf44a1ce586c0c85aeb">&#9670;&nbsp;</a></span>DSP1N1GPIO34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO34 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac1bc8003661e2f17eff6f3b8cc881e0d" name="ac1bc8003661e2f17eff6f3b8cc881e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1bc8003661e2f17eff6f3b8cc881e0d">&#9670;&nbsp;</a></span>DSP1N1GPIO35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO35 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4b123c1ffcae9417699176e8077f90bb" name="a4b123c1ffcae9417699176e8077f90bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b123c1ffcae9417699176e8077f90bb">&#9670;&nbsp;</a></span>DSP1N1GPIO36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO36 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a877934d5bca63b9883a4b59996a5bde8" name="a877934d5bca63b9883a4b59996a5bde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877934d5bca63b9883a4b59996a5bde8">&#9670;&nbsp;</a></span>DSP1N1GPIO37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO37 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae2875a3b294f9a686e382a4bac4f8261" name="ae2875a3b294f9a686e382a4bac4f8261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2875a3b294f9a686e382a4bac4f8261">&#9670;&nbsp;</a></span>DSP1N1GPIO38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO38 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a88970b59b8dcfec2260e0e29e690a6bb" name="a88970b59b8dcfec2260e0e29e690a6bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88970b59b8dcfec2260e0e29e690a6bb">&#9670;&nbsp;</a></span>DSP1N1GPIO39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO39 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a38c4c08b655d84b4edf1b929c7673e58" name="a38c4c08b655d84b4edf1b929c7673e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c4c08b655d84b4edf1b929c7673e58">&#9670;&nbsp;</a></span>DSP1N1GPIO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO4 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="addeb4cc8c49db738de74ea0a3523a563" name="addeb4cc8c49db738de74ea0a3523a563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addeb4cc8c49db738de74ea0a3523a563">&#9670;&nbsp;</a></span>DSP1N1GPIO40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO40 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad167e6835a336868dd9f5e960dc7ef23" name="ad167e6835a336868dd9f5e960dc7ef23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad167e6835a336868dd9f5e960dc7ef23">&#9670;&nbsp;</a></span>DSP1N1GPIO41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO41 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0aeb70a7f93215eec61d030a73372110" name="a0aeb70a7f93215eec61d030a73372110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aeb70a7f93215eec61d030a73372110">&#9670;&nbsp;</a></span>DSP1N1GPIO42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO42 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a92d95ba99658c33abed1e49f13c44628" name="a92d95ba99658c33abed1e49f13c44628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d95ba99658c33abed1e49f13c44628">&#9670;&nbsp;</a></span>DSP1N1GPIO43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO43 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aecbf7a61e33447c3b8a35b1661caa055" name="aecbf7a61e33447c3b8a35b1661caa055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecbf7a61e33447c3b8a35b1661caa055">&#9670;&nbsp;</a></span>DSP1N1GPIO44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO44 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="addfab63931315cb0d60a2f9c7e691eb3" name="addfab63931315cb0d60a2f9c7e691eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addfab63931315cb0d60a2f9c7e691eb3">&#9670;&nbsp;</a></span>DSP1N1GPIO45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO45 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aefe63675f635e7a486c0f9484daab76f" name="aefe63675f635e7a486c0f9484daab76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe63675f635e7a486c0f9484daab76f">&#9670;&nbsp;</a></span>DSP1N1GPIO46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO46 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2208516d61df2500c6e53f313b08792c" name="a2208516d61df2500c6e53f313b08792c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2208516d61df2500c6e53f313b08792c">&#9670;&nbsp;</a></span>DSP1N1GPIO47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO47 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af0cb1fbf2e25a6ecc9a49cc6f891b82e" name="af0cb1fbf2e25a6ecc9a49cc6f891b82e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0cb1fbf2e25a6ecc9a49cc6f891b82e">&#9670;&nbsp;</a></span>DSP1N1GPIO48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO48 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0b9badf34a011b80b7df65bed822291f" name="a0b9badf34a011b80b7df65bed822291f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9badf34a011b80b7df65bed822291f">&#9670;&nbsp;</a></span>DSP1N1GPIO49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO49 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a60944b279421a4bb7bc1485dc1491a64" name="a60944b279421a4bb7bc1485dc1491a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60944b279421a4bb7bc1485dc1491a64">&#9670;&nbsp;</a></span>DSP1N1GPIO5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO5 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aad6f10601b46dbc5508085bf949a45f9" name="aad6f10601b46dbc5508085bf949a45f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6f10601b46dbc5508085bf949a45f9">&#9670;&nbsp;</a></span>DSP1N1GPIO50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO50 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae6d50d4336d359df5ede9e405c0a7e59" name="ae6d50d4336d359df5ede9e405c0a7e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d50d4336d359df5ede9e405c0a7e59">&#9670;&nbsp;</a></span>DSP1N1GPIO51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO51 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad65af2da5ef7f88b537095662150b2ae" name="ad65af2da5ef7f88b537095662150b2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad65af2da5ef7f88b537095662150b2ae">&#9670;&nbsp;</a></span>DSP1N1GPIO52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO52 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4040def2af73082fdcaff69484ed24ff" name="a4040def2af73082fdcaff69484ed24ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4040def2af73082fdcaff69484ed24ff">&#9670;&nbsp;</a></span>DSP1N1GPIO53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO53 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab7c0580310183eb5c918d3e707da4138" name="ab7c0580310183eb5c918d3e707da4138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7c0580310183eb5c918d3e707da4138">&#9670;&nbsp;</a></span>DSP1N1GPIO54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO54 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="abdd6db6591201f27cf8037ff413b5fff" name="abdd6db6591201f27cf8037ff413b5fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd6db6591201f27cf8037ff413b5fff">&#9670;&nbsp;</a></span>DSP1N1GPIO55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO55 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae9183d729049c05235d708f18482bb9c" name="ae9183d729049c05235d708f18482bb9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9183d729049c05235d708f18482bb9c">&#9670;&nbsp;</a></span>DSP1N1GPIO56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO56 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a58e021c2ad26dba64b22af845d7819b8" name="a58e021c2ad26dba64b22af845d7819b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e021c2ad26dba64b22af845d7819b8">&#9670;&nbsp;</a></span>DSP1N1GPIO57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO57 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad8a4122f5dd3bef96cfecc719ea77a6f" name="ad8a4122f5dd3bef96cfecc719ea77a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8a4122f5dd3bef96cfecc719ea77a6f">&#9670;&nbsp;</a></span>DSP1N1GPIO58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO58 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4e8a177e799d758c7ca785e787d57a82" name="a4e8a177e799d758c7ca785e787d57a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e8a177e799d758c7ca785e787d57a82">&#9670;&nbsp;</a></span>DSP1N1GPIO59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO59 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a207d0597344f61f00834b4ce6e15fc1f" name="a207d0597344f61f00834b4ce6e15fc1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a207d0597344f61f00834b4ce6e15fc1f">&#9670;&nbsp;</a></span>DSP1N1GPIO6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO6 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0fdcc626c3064ce0a31955ada7b053f3" name="a0fdcc626c3064ce0a31955ada7b053f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fdcc626c3064ce0a31955ada7b053f3">&#9670;&nbsp;</a></span>DSP1N1GPIO60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO60 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a62014517f09d168753e6651213ff29aa" name="a62014517f09d168753e6651213ff29aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62014517f09d168753e6651213ff29aa">&#9670;&nbsp;</a></span>DSP1N1GPIO61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO61 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="acc1286d702966a8e8c10bff040915727" name="acc1286d702966a8e8c10bff040915727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc1286d702966a8e8c10bff040915727">&#9670;&nbsp;</a></span>DSP1N1GPIO62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO62 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac0b77298d2b9150d1e650174298530dd" name="ac0b77298d2b9150d1e650174298530dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b77298d2b9150d1e650174298530dd">&#9670;&nbsp;</a></span>DSP1N1GPIO63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO63 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a09b0b26bdbd65d034de768198098813a" name="a09b0b26bdbd65d034de768198098813a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b0b26bdbd65d034de768198098813a">&#9670;&nbsp;</a></span>DSP1N1GPIO64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO64 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="acd3cd52424c97d749b3dcfb2be6cec0b" name="acd3cd52424c97d749b3dcfb2be6cec0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3cd52424c97d749b3dcfb2be6cec0b">&#9670;&nbsp;</a></span>DSP1N1GPIO65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO65 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab4a7aeaaa132463409ca7b91c87c580e" name="ab4a7aeaaa132463409ca7b91c87c580e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a7aeaaa132463409ca7b91c87c580e">&#9670;&nbsp;</a></span>DSP1N1GPIO66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO66 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4cb0f713b49a899bf6c80b5df08b81b3" name="a4cb0f713b49a899bf6c80b5df08b81b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb0f713b49a899bf6c80b5df08b81b3">&#9670;&nbsp;</a></span>DSP1N1GPIO67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO67 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a08ff7381032d637e8b1241af8e6f1884" name="a08ff7381032d637e8b1241af8e6f1884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ff7381032d637e8b1241af8e6f1884">&#9670;&nbsp;</a></span>DSP1N1GPIO68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO68 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5aaabe1dccf1a9e4f0f76584277d557c" name="a5aaabe1dccf1a9e4f0f76584277d557c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aaabe1dccf1a9e4f0f76584277d557c">&#9670;&nbsp;</a></span>DSP1N1GPIO69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO69 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa69193d489abaa22a88794b6cf8629e0" name="aa69193d489abaa22a88794b6cf8629e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa69193d489abaa22a88794b6cf8629e0">&#9670;&nbsp;</a></span>DSP1N1GPIO7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO7 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1b8a5626a890aad87260a804bac73333" name="a1b8a5626a890aad87260a804bac73333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b8a5626a890aad87260a804bac73333">&#9670;&nbsp;</a></span>DSP1N1GPIO70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO70 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1971f5f8851793704af62ba3a76e540d" name="a1971f5f8851793704af62ba3a76e540d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1971f5f8851793704af62ba3a76e540d">&#9670;&nbsp;</a></span>DSP1N1GPIO71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO71 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac8a601c6207796694418ca43078996fe" name="ac8a601c6207796694418ca43078996fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8a601c6207796694418ca43078996fe">&#9670;&nbsp;</a></span>DSP1N1GPIO72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO72 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9090ba4632c3cb024a4fbee03c32f290" name="a9090ba4632c3cb024a4fbee03c32f290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9090ba4632c3cb024a4fbee03c32f290">&#9670;&nbsp;</a></span>DSP1N1GPIO73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO73 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a13a6a711e94050d9b8fc49cdffa81f7d" name="a13a6a711e94050d9b8fc49cdffa81f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a6a711e94050d9b8fc49cdffa81f7d">&#9670;&nbsp;</a></span>DSP1N1GPIO74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO74 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a928bfea3cd0cdec74bf16a5380e89635" name="a928bfea3cd0cdec74bf16a5380e89635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928bfea3cd0cdec74bf16a5380e89635">&#9670;&nbsp;</a></span>DSP1N1GPIO75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO75 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af9ee938313d144ec1fec98cc8613665c" name="af9ee938313d144ec1fec98cc8613665c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ee938313d144ec1fec98cc8613665c">&#9670;&nbsp;</a></span>DSP1N1GPIO76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO76 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a63d5982d85801b77bad0a2746b714636" name="a63d5982d85801b77bad0a2746b714636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d5982d85801b77bad0a2746b714636">&#9670;&nbsp;</a></span>DSP1N1GPIO77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO77 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a07c007b92e5fdb2593268b522eb22be9" name="a07c007b92e5fdb2593268b522eb22be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c007b92e5fdb2593268b522eb22be9">&#9670;&nbsp;</a></span>DSP1N1GPIO78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO78 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1b8eabc6f5eccce8343765c1c5068cd4" name="a1b8eabc6f5eccce8343765c1c5068cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b8eabc6f5eccce8343765c1c5068cd4">&#9670;&nbsp;</a></span>DSP1N1GPIO79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO79 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4bbbdcac75f5ec58e96c09b10d454a26" name="a4bbbdcac75f5ec58e96c09b10d454a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bbbdcac75f5ec58e96c09b10d454a26">&#9670;&nbsp;</a></span>DSP1N1GPIO8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO8 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2e3d3ab64c545c2f12aadf6472ba8e94" name="a2e3d3ab64c545c2f12aadf6472ba8e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e3d3ab64c545c2f12aadf6472ba8e94">&#9670;&nbsp;</a></span>DSP1N1GPIO80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO80 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3d04951bffde395490869fb773235388" name="a3d04951bffde395490869fb773235388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d04951bffde395490869fb773235388">&#9670;&nbsp;</a></span>DSP1N1GPIO81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO81 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5604d36921d0dc7a4fc658a86a20949c" name="a5604d36921d0dc7a4fc658a86a20949c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5604d36921d0dc7a4fc658a86a20949c">&#9670;&nbsp;</a></span>DSP1N1GPIO82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO82 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1f38c4455c0f60efd6e0e912ea18c296" name="a1f38c4455c0f60efd6e0e912ea18c296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f38c4455c0f60efd6e0e912ea18c296">&#9670;&nbsp;</a></span>DSP1N1GPIO83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO83 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa804dbe46bb4a39ed189bde256c9a1d8" name="aa804dbe46bb4a39ed189bde256c9a1d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa804dbe46bb4a39ed189bde256c9a1d8">&#9670;&nbsp;</a></span>DSP1N1GPIO84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO84 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a26b382d6d69980610bae34556b0728a6" name="a26b382d6d69980610bae34556b0728a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26b382d6d69980610bae34556b0728a6">&#9670;&nbsp;</a></span>DSP1N1GPIO85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO85 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a698e01cfb257a67f8a5ff95cb5e6a0f4" name="a698e01cfb257a67f8a5ff95cb5e6a0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698e01cfb257a67f8a5ff95cb5e6a0f4">&#9670;&nbsp;</a></span>DSP1N1GPIO86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO86 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8192a4c674172102502de748212d5f70" name="a8192a4c674172102502de748212d5f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8192a4c674172102502de748212d5f70">&#9670;&nbsp;</a></span>DSP1N1GPIO87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO87 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1715f18d330c44a838282bf2907c615f" name="a1715f18d330c44a838282bf2907c615f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1715f18d330c44a838282bf2907c615f">&#9670;&nbsp;</a></span>DSP1N1GPIO88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO88 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1d03f95f7608c3694d9463aa49319058" name="a1d03f95f7608c3694d9463aa49319058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d03f95f7608c3694d9463aa49319058">&#9670;&nbsp;</a></span>DSP1N1GPIO89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO89 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0d8a34ae095150f30476d197045e7d86" name="a0d8a34ae095150f30476d197045e7d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d8a34ae095150f30476d197045e7d86">&#9670;&nbsp;</a></span>DSP1N1GPIO9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO9 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad30aab3a19ef1abc020b8eebeb8b6818" name="ad30aab3a19ef1abc020b8eebeb8b6818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad30aab3a19ef1abc020b8eebeb8b6818">&#9670;&nbsp;</a></span>DSP1N1GPIO90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO90 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ababe3236ca43b7cffbcc9a065abb2f76" name="ababe3236ca43b7cffbcc9a065abb2f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ababe3236ca43b7cffbcc9a065abb2f76">&#9670;&nbsp;</a></span>DSP1N1GPIO91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO91 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aaaffd4f7fc2a4fdc0f9617a67795494f" name="aaaffd4f7fc2a4fdc0f9617a67795494f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaffd4f7fc2a4fdc0f9617a67795494f">&#9670;&nbsp;</a></span>DSP1N1GPIO92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO92 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa4f1b75c423ee3ac6e3fb0f05f422721" name="aa4f1b75c423ee3ac6e3fb0f05f422721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4f1b75c423ee3ac6e3fb0f05f422721">&#9670;&nbsp;</a></span>DSP1N1GPIO93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO93 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a91dbb0b7dd04b99bd1cb2655331dff90" name="a91dbb0b7dd04b99bd1cb2655331dff90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91dbb0b7dd04b99bd1cb2655331dff90">&#9670;&nbsp;</a></span>DSP1N1GPIO94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO94 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7030d4f0950c3677fcdcdab27d3b6216" name="a7030d4f0950c3677fcdcdab27d3b6216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7030d4f0950c3677fcdcdab27d3b6216">&#9670;&nbsp;</a></span>DSP1N1GPIO95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO95 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a29d5b5d67a0caf2d599a8b780a9fa155" name="a29d5b5d67a0caf2d599a8b780a9fa155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d5b5d67a0caf2d599a8b780a9fa155">&#9670;&nbsp;</a></span>DSP1N1GPIO96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO96 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a710b16f4cb726cb6f836c2e9222de86a" name="a710b16f4cb726cb6f836c2e9222de86a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710b16f4cb726cb6f836c2e9222de86a">&#9670;&nbsp;</a></span>DSP1N1GPIO97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO97 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a655c966d05f92876c333ff46f8c82c95" name="a655c966d05f92876c333ff46f8c82c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a655c966d05f92876c333ff46f8c82c95">&#9670;&nbsp;</a></span>DSP1N1GPIO98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO98 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a81c116ce26c253fcea2b78ec4ae9c21b" name="a81c116ce26c253fcea2b78ec4ae9c21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c116ce26c253fcea2b78ec4ae9c21b">&#9670;&nbsp;</a></span>DSP1N1GPIO99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1GPIO99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO99 DSP1 N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab4baba474e02bcb83812f26a68ea3c2d" name="ab4baba474e02bcb83812f26a68ea3c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4baba474e02bcb83812f26a68ea3c2d">&#9670;&nbsp;</a></span>DSP1N1INT0CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT0CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000408) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a771c77c80e2aae6ab6f2bc00b8f84a6d" name="a771c77c80e2aae6ab6f2bc00b8f84a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a771c77c80e2aae6ab6f2bc00b8f84a6d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT0CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f172572ec5dc51343c4db38c961763b" name="a0f172572ec5dc51343c4db38c961763b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f172572ec5dc51343c4db38c961763b">&#9670;&nbsp;</a></span>DSP1N1INT0EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT0EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000400) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="ac3ccfea42db28ef8472dc5b655f02da6" name="ac3ccfea42db28ef8472dc5b655f02da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ccfea42db28ef8472dc5b655f02da6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT0EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6cd68cc84d145e44adb7c34eae50a7a" name="aa6cd68cc84d145e44adb7c34eae50a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6cd68cc84d145e44adb7c34eae50a7a">&#9670;&nbsp;</a></span>DSP1N1INT0SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT0SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000040C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a1f394ca500ec1a48b02e73019dd8bb35" name="a1f394ca500ec1a48b02e73019dd8bb35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f394ca500ec1a48b02e73019dd8bb35">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT0SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d73f382951250329ea80553e8cd6310" name="a9d73f382951250329ea80553e8cd6310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d73f382951250329ea80553e8cd6310">&#9670;&nbsp;</a></span>DSP1N1INT0STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT0STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000404) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a928bdf7563fa610116f86d53cacadaa6" name="a928bdf7563fa610116f86d53cacadaa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928bdf7563fa610116f86d53cacadaa6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT0STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5afb58c68b6920b5f378f6df52b66440" name="a5afb58c68b6920b5f378f6df52b66440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5afb58c68b6920b5f378f6df52b66440">&#9670;&nbsp;</a></span>DSP1N1INT1CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT1CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000418) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="ae16efe0cc8cf7f1e3afdba5accf77e5d" name="ae16efe0cc8cf7f1e3afdba5accf77e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16efe0cc8cf7f1e3afdba5accf77e5d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT1CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a350e22fa2291351acd6b28643683d425" name="a350e22fa2291351acd6b28643683d425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a350e22fa2291351acd6b28643683d425">&#9670;&nbsp;</a></span>DSP1N1INT1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT1EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000410) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="aeecb25c25bf16a29d8e5492c43e61b3d" name="aeecb25c25bf16a29d8e5492c43e61b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeecb25c25bf16a29d8e5492c43e61b3d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT1EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e90776e68192fb434f3954b6af19829" name="a4e90776e68192fb434f3954b6af19829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e90776e68192fb434f3954b6af19829">&#9670;&nbsp;</a></span>DSP1N1INT1SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT1SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000041C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="ad95a7b1addcc4bb40594b8596facedc5" name="ad95a7b1addcc4bb40594b8596facedc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad95a7b1addcc4bb40594b8596facedc5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT1SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4883775f2af6bb0f416c64dc1d196f49" name="a4883775f2af6bb0f416c64dc1d196f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4883775f2af6bb0f416c64dc1d196f49">&#9670;&nbsp;</a></span>DSP1N1INT1STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT1STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000414) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="ab390126678be5584213c67c932f14403" name="ab390126678be5584213c67c932f14403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab390126678be5584213c67c932f14403">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT1STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a507ecc6a6cd1aaee668e5c82b51154ab" name="a507ecc6a6cd1aaee668e5c82b51154ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a507ecc6a6cd1aaee668e5c82b51154ab">&#9670;&nbsp;</a></span>DSP1N1INT2CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT2CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000428) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a5bb558807f25302b4d43ea10ba501d5a" name="a5bb558807f25302b4d43ea10ba501d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bb558807f25302b4d43ea10ba501d5a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT2CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75523a4d141e1908a52f7145dfba8ec2" name="a75523a4d141e1908a52f7145dfba8ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75523a4d141e1908a52f7145dfba8ec2">&#9670;&nbsp;</a></span>DSP1N1INT2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT2EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000420) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a6c1766b945eb1c73c3d8a9c4fdb7dc4d" name="a6c1766b945eb1c73c3d8a9c4fdb7dc4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1766b945eb1c73c3d8a9c4fdb7dc4d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT2EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac55168bdd379c4021a86a5d775d304b8" name="ac55168bdd379c4021a86a5d775d304b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac55168bdd379c4021a86a5d775d304b8">&#9670;&nbsp;</a></span>DSP1N1INT2SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT2SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000042C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a4823081c7dec1508fd49e21f7ad14ff8" name="a4823081c7dec1508fd49e21f7ad14ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4823081c7dec1508fd49e21f7ad14ff8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT2SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac75bc7ddfa739c99a727f55756376ba6" name="ac75bc7ddfa739c99a727f55756376ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75bc7ddfa739c99a727f55756376ba6">&#9670;&nbsp;</a></span>DSP1N1INT2STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT2STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000424) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a3f489dacba3efd40fa0c3c83cc19f864" name="a3f489dacba3efd40fa0c3c83cc19f864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f489dacba3efd40fa0c3c83cc19f864">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT2STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f563d832d2ae6c6bb75261bb93386d" name="a75f563d832d2ae6c6bb75261bb93386d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f563d832d2ae6c6bb75261bb93386d">&#9670;&nbsp;</a></span>DSP1N1INT3CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT3CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000438) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a738348b3eee6e8df294cdd0c0a1f18fe" name="a738348b3eee6e8df294cdd0c0a1f18fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a738348b3eee6e8df294cdd0c0a1f18fe">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT3CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad54d9ca55d3e6d15abbec1f0124c869" name="aad54d9ca55d3e6d15abbec1f0124c869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad54d9ca55d3e6d15abbec1f0124c869">&#9670;&nbsp;</a></span>DSP1N1INT3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT3EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000430) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a0feadde9dc2c67367c6d6e4d7b844956" name="a0feadde9dc2c67367c6d6e4d7b844956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0feadde9dc2c67367c6d6e4d7b844956">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT3EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77446061f834e8cc16233b6bb8dd30fb" name="a77446061f834e8cc16233b6bb8dd30fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77446061f834e8cc16233b6bb8dd30fb">&#9670;&nbsp;</a></span>DSP1N1INT3SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT3SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000043C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a1d25e4483e0b16eb21c08d37a8a88763" name="a1d25e4483e0b16eb21c08d37a8a88763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d25e4483e0b16eb21c08d37a8a88763">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT3SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad508b263ca4c21695c353f2ff5503cb7" name="ad508b263ca4c21695c353f2ff5503cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad508b263ca4c21695c353f2ff5503cb7">&#9670;&nbsp;</a></span>DSP1N1INT3STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1N1INT3STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000434) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a4a5ffa55bac8c21db25520ba6cf1346a" name="a4a5ffa55bac8c21db25520ba6cf1346a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5ffa55bac8c21db25520ba6cf1346a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1N1INT3STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a009ce311eb3079ae07fa2d692e131603" name="a009ce311eb3079ae07fa2d692e131603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a009ce311eb3079ae07fa2d692e131603">&#9670;&nbsp;</a></span>EN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000244) GPIO Enable 0 (31-0) <br  />
</p>
<p >[31..0] GPIO31-0 Enables tri-state pin output. Writing a 1 to any bit enables, and writing a 0 to any bit disables, the output for the corresponding GPIO. Reads return output enable/disable status of GPIO. <br  />
 </p>

</div>
</div>
<a id="aba2f9af02652fdd5eeb1367d9e375ab6" name="aba2f9af02652fdd5eeb1367d9e375ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2f9af02652fdd5eeb1367d9e375ab6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EN0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05b52e3dde89a4447404880c0f832d14" name="a05b52e3dde89a4447404880c0f832d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b52e3dde89a4447404880c0f832d14">&#9670;&nbsp;</a></span>EN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000248) GPIO Enable 1 (63-32) <br  />
</p>
<p >[31..0] GPIO63-32 Enables tri-state pin output. Writing a 1 to any bit enables, and writing a 0 to any bit disables, the output for the corresponding GPIO. Reads return output enable/disable status of GPIO. <br  />
 </p>

</div>
</div>
<a id="a32c1cd0d413c427e76b684a9604526aa" name="a32c1cd0d413c427e76b684a9604526aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c1cd0d413c427e76b684a9604526aa">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EN1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2175f08c58728a9e8bf615727e1468fe" name="a2175f08c58728a9e8bf615727e1468fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2175f08c58728a9e8bf615727e1468fe">&#9670;&nbsp;</a></span>EN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000024C) GPIO Enable 2 (95-64) <br  />
</p>
<p >[31..0] GPIO95-64 Enables tri-state pin output. Writing a 1 to any bit enables, and writing a 0 to any bit disables, the output for the corresponding GPIO. Reads return output enable/disable status of GPIO. <br  />
 </p>

</div>
</div>
<a id="acbcaebea8e22350cf850200b54801846" name="acbcaebea8e22350cf850200b54801846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbcaebea8e22350cf850200b54801846">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EN2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f5c1e675a73f966c4ba09ad5449fc6a" name="a6f5c1e675a73f966c4ba09ad5449fc6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5c1e675a73f966c4ba09ad5449fc6a">&#9670;&nbsp;</a></span>EN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EN3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000250) GPIO Enable 3 (127-96) <br  />
</p>
<p >[31..0] GPIO127-96 Enables tri-state pin output. Writing a 1 to any bit enables, and writing a 0 to any bit disables, the output for the corresponding GPIO. Reads return output enable/disable status of GPIO. <br  />
 </p>

</div>
</div>
<a id="a28abe2484f0f595217a860c46da4edc4" name="a28abe2484f0f595217a860c46da4edc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28abe2484f0f595217a860c46da4edc4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EN3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a470f778153dfbb6e278067dfcd3f26b4" name="a470f778153dfbb6e278067dfcd3f26b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a470f778153dfbb6e278067dfcd3f26b4">&#9670;&nbsp;</a></span>ENC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000264) GPIO Enable Clear 0 (31-0) <br  />
</p>
<p >[31..0] GPIO31-0 Clears pin tri-state output enables. Writing a 1 to any bit clears the corresponding bit in the EN register. Writing a value of 0 has no effect on the corresponding bit in the EN register. Status reads should be made to the EN Register. <br  />
 </p>

</div>
</div>
<a id="a5b31f2335682d0643f9325b95a0ef0e3" name="a5b31f2335682d0643f9325b95a0ef0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b31f2335682d0643f9325b95a0ef0e3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ENC0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a474c14162d1c5c0d32b5f86d2b0ddf0b" name="a474c14162d1c5c0d32b5f86d2b0ddf0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a474c14162d1c5c0d32b5f86d2b0ddf0b">&#9670;&nbsp;</a></span>ENC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000268) GPIO Enable Clear 1 (63-32) <br  />
</p>
<p >[31..0] GPIO63-32 Clears pin tri-state output enables. Writing a 1 to any bit clears the corresponding bit in the EN register. Writing a value of 0 has no effect on the corresponding bit in the EN register. Status reads should be made to the EN Register. <br  />
 </p>

</div>
</div>
<a id="a43617518312a3ad6b58d031e0bb05b6e" name="a43617518312a3ad6b58d031e0bb05b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43617518312a3ad6b58d031e0bb05b6e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ENC1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ab372a5607a8807174f8bd14eb2931c" name="a1ab372a5607a8807174f8bd14eb2931c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab372a5607a8807174f8bd14eb2931c">&#9670;&nbsp;</a></span>ENC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000026C) GPIO Enable Clear 2 (95-64) <br  />
</p>
<p >[31..0] GPIO95-64 Clears pin tri-state output enables. Writing a 1 to any bit clears the corresponding bit in the EN register. Writing a value of 0 has no effect on the corresponding bit in the EN register. Status reads should be made to the EN Register. <br  />
 </p>

</div>
</div>
<a id="afa2fb99741b01c3e915ba1cf1546e933" name="afa2fb99741b01c3e915ba1cf1546e933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa2fb99741b01c3e915ba1cf1546e933">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ENC2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa59ad175e1167e614c52f667e321c94" name="aaa59ad175e1167e614c52f667e321c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa59ad175e1167e614c52f667e321c94">&#9670;&nbsp;</a></span>ENC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000270) GPIO Enable Clear 3 (127-96) <br  />
</p>
<p >[31..0] GPIO127-96 Clears pin tri-state output enables. Writing a 1 to any bit clears the corresponding bit in the EN register. Writing a value of 0 has no effect on the corresponding bit in the EN register. Status reads should be made to the EN Register. <br  />
 </p>

</div>
</div>
<a id="a10606a9770bd1ff31b8140c9ab16917c" name="a10606a9770bd1ff31b8140c9ab16917c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10606a9770bd1ff31b8140c9ab16917c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ENC3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a184b0ae6b8ed13f88a01d9c52944481c" name="a184b0ae6b8ed13f88a01d9c52944481c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a184b0ae6b8ed13f88a01d9c52944481c">&#9670;&nbsp;</a></span>ENS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000254) GPIO Enable Set 0 (31-0) <br  />
</p>
<p >[31..0] GPIO31-0 Sets pin tri-state output enables. Writing a 1 to any bit sets the corresponding bit in the EN register. Writing a value of 0 has no effect on the corresponding bit in the EN register. Status reads should be made to the EN Register. <br  />
 </p>

</div>
</div>
<a id="a53a9f7cbe3c16c4a9982982941088116" name="a53a9f7cbe3c16c4a9982982941088116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a9f7cbe3c16c4a9982982941088116">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ENS0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a729461bfb0ed3731686445f078a0592d" name="a729461bfb0ed3731686445f078a0592d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a729461bfb0ed3731686445f078a0592d">&#9670;&nbsp;</a></span>ENS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000258) GPIO Enable Set 1 (63-32) <br  />
</p>
<p >[31..0] GPIO63-32 Sets pin tri-state output enables. Writing a 1 to any bit sets the corresponding bit in the EN register. Writing a value of 0 has no effect on the corresponding bit in the EN register. Status reads should be made to the EN Register. <br  />
 </p>

</div>
</div>
<a id="a8a1a6ebdff5dcabbc75ca5bb70f3b23a" name="a8a1a6ebdff5dcabbc75ca5bb70f3b23a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a1a6ebdff5dcabbc75ca5bb70f3b23a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ENS1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1565f11aef31e5c12dab2ffcb2b939b" name="ac1565f11aef31e5c12dab2ffcb2b939b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1565f11aef31e5c12dab2ffcb2b939b">&#9670;&nbsp;</a></span>ENS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000025C) GPIO Enable Set 2 (95-64) <br  />
</p>
<p >[31..0] GPIO95-64 Sets pin tri-state output enables. Writing a 1 to any bit sets the corresponding bit in the EN register. Writing a value of 0 has no effect on the corresponding bit in the EN register. Status reads should be made to the EN Register. <br  />
 </p>

</div>
</div>
<a id="a01d911c9d463cadf631ab41273aff3ba" name="a01d911c9d463cadf631ab41273aff3ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d911c9d463cadf631ab41273aff3ba">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ENS2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af88a68afbc515da2c0edeffc260bb3c5" name="af88a68afbc515da2c0edeffc260bb3c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af88a68afbc515da2c0edeffc260bb3c5">&#9670;&nbsp;</a></span>ENS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ENS3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000260) GPIO Enable Set 3 (127-96) <br  />
</p>
<p >[31..0] GPIO127-96 Sets pin tri-state output enables. Writing a 1 to any bit sets the corresponding bit in the EN register. Writing a value of 0 has no effect on the corresponding bit in the EN register. Status reads should be made to the EN Register. <br  />
 </p>

</div>
</div>
<a id="ae6137cba2dcf97e5e1e055002a540b71" name="ae6137cba2dcf97e5e1e055002a540b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6137cba2dcf97e5e1e055002a540b71">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ENS3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c889adb6822f4dc343050aacab37271" name="a1c889adb6822f4dc343050aacab37271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c889adb6822f4dc343050aacab37271">&#9670;&nbsp;</a></span>FIEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a2ef62307669f252e28bd36fec05592ac" name="a2ef62307669f252e28bd36fec05592ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef62307669f252e28bd36fec05592ac">&#9670;&nbsp;</a></span>FIEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a5ff2ea431b6c8f56d68c497c0a9204d7" name="a5ff2ea431b6c8f56d68c497c0a9204d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ff2ea431b6c8f56d68c497c0a9204d7">&#9670;&nbsp;</a></span>FIEN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="aa7839734d1fecc1985c80be32c2f90d0" name="aa7839734d1fecc1985c80be32c2f90d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7839734d1fecc1985c80be32c2f90d0">&#9670;&nbsp;</a></span>FIEN100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a9510dd2bf5fba46ae15044ab358b63b1" name="a9510dd2bf5fba46ae15044ab358b63b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9510dd2bf5fba46ae15044ab358b63b1">&#9670;&nbsp;</a></span>FIEN101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a5d7c1f6bea7af3835e58f39c2ddd24ff" name="a5d7c1f6bea7af3835e58f39c2ddd24ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d7c1f6bea7af3835e58f39c2ddd24ff">&#9670;&nbsp;</a></span>FIEN102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a9b5fd84a24ab3e8408371c99e049e77b" name="a9b5fd84a24ab3e8408371c99e049e77b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b5fd84a24ab3e8408371c99e049e77b">&#9670;&nbsp;</a></span>FIEN103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a55c615aa1b6ef8cf2e5a9410c6a5572a" name="a55c615aa1b6ef8cf2e5a9410c6a5572a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c615aa1b6ef8cf2e5a9410c6a5572a">&#9670;&nbsp;</a></span>FIEN104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a4ed1c8f600365aa5793f6665dd8803ea" name="a4ed1c8f600365aa5793f6665dd8803ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed1c8f600365aa5793f6665dd8803ea">&#9670;&nbsp;</a></span>FIEN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a6f7bafbf3b963f51614d219ce65bfcfc" name="a6f7bafbf3b963f51614d219ce65bfcfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f7bafbf3b963f51614d219ce65bfcfc">&#9670;&nbsp;</a></span>FIEN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a418a19833df4043fe65d6947913d41e1" name="a418a19833df4043fe65d6947913d41e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a418a19833df4043fe65d6947913d41e1">&#9670;&nbsp;</a></span>FIEN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a6b20bef8e76459514c02fa9b7571fe9e" name="a6b20bef8e76459514c02fa9b7571fe9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b20bef8e76459514c02fa9b7571fe9e">&#9670;&nbsp;</a></span>FIEN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a57ab17e623b71b22f0f2ad88229e609d" name="a57ab17e623b71b22f0f2ad88229e609d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ab17e623b71b22f0f2ad88229e609d">&#9670;&nbsp;</a></span>FIEN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a205963e2855cdc03642da72b894a6a6a" name="a205963e2855cdc03642da72b894a6a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205963e2855cdc03642da72b894a6a6a">&#9670;&nbsp;</a></span>FIEN16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="aed2c6b7353184e868e4a5d253abbe9de" name="aed2c6b7353184e868e4a5d253abbe9de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed2c6b7353184e868e4a5d253abbe9de">&#9670;&nbsp;</a></span>FIEN17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a3bdc1f1f8a4b01b6b46ea7c090d1083f" name="a3bdc1f1f8a4b01b6b46ea7c090d1083f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bdc1f1f8a4b01b6b46ea7c090d1083f">&#9670;&nbsp;</a></span>FIEN18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a230c460c1cc306fa15ab9f4533ae3f8a" name="a230c460c1cc306fa15ab9f4533ae3f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230c460c1cc306fa15ab9f4533ae3f8a">&#9670;&nbsp;</a></span>FIEN19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ab62e6d524ddaa8cea6060751bc111d7e" name="ab62e6d524ddaa8cea6060751bc111d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62e6d524ddaa8cea6060751bc111d7e">&#9670;&nbsp;</a></span>FIEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="adf36979e93c39e5473cf1c355cc7fb6e" name="adf36979e93c39e5473cf1c355cc7fb6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf36979e93c39e5473cf1c355cc7fb6e">&#9670;&nbsp;</a></span>FIEN20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a2010af029b4d80861e6cc53f180186df" name="a2010af029b4d80861e6cc53f180186df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2010af029b4d80861e6cc53f180186df">&#9670;&nbsp;</a></span>FIEN21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a49c025585a2812841df8467d88c278e6" name="a49c025585a2812841df8467d88c278e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c025585a2812841df8467d88c278e6">&#9670;&nbsp;</a></span>FIEN22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a3098ca2046b3e7022656adc6fc367d58" name="a3098ca2046b3e7022656adc6fc367d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3098ca2046b3e7022656adc6fc367d58">&#9670;&nbsp;</a></span>FIEN23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a270a68755c4c9a44dc8469af2eeb03c5" name="a270a68755c4c9a44dc8469af2eeb03c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270a68755c4c9a44dc8469af2eeb03c5">&#9670;&nbsp;</a></span>FIEN24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ac3f481da59fd437f5a1282ecfde06955" name="ac3f481da59fd437f5a1282ecfde06955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3f481da59fd437f5a1282ecfde06955">&#9670;&nbsp;</a></span>FIEN25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ac388c0bb60cb13dd7ce8ac19c914dc6c" name="ac388c0bb60cb13dd7ce8ac19c914dc6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac388c0bb60cb13dd7ce8ac19c914dc6c">&#9670;&nbsp;</a></span>FIEN26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ae5cb52c152554abe46b17b8064212d4e" name="ae5cb52c152554abe46b17b8064212d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5cb52c152554abe46b17b8064212d4e">&#9670;&nbsp;</a></span>FIEN27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a489cd19c3aa358596d1088308039e1b7" name="a489cd19c3aa358596d1088308039e1b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a489cd19c3aa358596d1088308039e1b7">&#9670;&nbsp;</a></span>FIEN28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a81e1f183a678716af33fd750452a4839" name="a81e1f183a678716af33fd750452a4839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81e1f183a678716af33fd750452a4839">&#9670;&nbsp;</a></span>FIEN29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a99b3d6372feda60721d09d5ca3626883" name="a99b3d6372feda60721d09d5ca3626883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99b3d6372feda60721d09d5ca3626883">&#9670;&nbsp;</a></span>FIEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a62ece1dc13aa39f6a312126cf030d143" name="a62ece1dc13aa39f6a312126cf030d143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62ece1dc13aa39f6a312126cf030d143">&#9670;&nbsp;</a></span>FIEN30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="aa3dc3e0241073c52f274de8057532271" name="aa3dc3e0241073c52f274de8057532271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3dc3e0241073c52f274de8057532271">&#9670;&nbsp;</a></span>FIEN31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a4c2d6645244c4b1fa8ba1758800e9e33" name="a4c2d6645244c4b1fa8ba1758800e9e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2d6645244c4b1fa8ba1758800e9e33">&#9670;&nbsp;</a></span>FIEN32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a195e6e16d1fd0e5750493d465ea93636" name="a195e6e16d1fd0e5750493d465ea93636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195e6e16d1fd0e5750493d465ea93636">&#9670;&nbsp;</a></span>FIEN33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ad5b5c588a94c07d858fe64c8d6252d24" name="ad5b5c588a94c07d858fe64c8d6252d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5b5c588a94c07d858fe64c8d6252d24">&#9670;&nbsp;</a></span>FIEN34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a93d2ec6a6462e75778fcf3f57edcb119" name="a93d2ec6a6462e75778fcf3f57edcb119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93d2ec6a6462e75778fcf3f57edcb119">&#9670;&nbsp;</a></span>FIEN35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="aa04ae556eb26cc75232b09ffc296cbe2" name="aa04ae556eb26cc75232b09ffc296cbe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa04ae556eb26cc75232b09ffc296cbe2">&#9670;&nbsp;</a></span>FIEN36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a4d33a923476cc9810c4f2ea0dd62fe65" name="a4d33a923476cc9810c4f2ea0dd62fe65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d33a923476cc9810c4f2ea0dd62fe65">&#9670;&nbsp;</a></span>FIEN37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ad5b9718d9859837c7eff2619e657b1b9" name="ad5b9718d9859837c7eff2619e657b1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5b9718d9859837c7eff2619e657b1b9">&#9670;&nbsp;</a></span>FIEN38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a2a9489f2825cbfdaa583d3bdbd3f1bd8" name="a2a9489f2825cbfdaa583d3bdbd3f1bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a9489f2825cbfdaa583d3bdbd3f1bd8">&#9670;&nbsp;</a></span>FIEN39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a0539af2c46e0ae726d4c28c9779bfe4a" name="a0539af2c46e0ae726d4c28c9779bfe4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0539af2c46e0ae726d4c28c9779bfe4a">&#9670;&nbsp;</a></span>FIEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a9c8e9a3dbcd2121b6940c731de61b96c" name="a9c8e9a3dbcd2121b6940c731de61b96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8e9a3dbcd2121b6940c731de61b96c">&#9670;&nbsp;</a></span>FIEN40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a255800d8313a48c11436507a39717fa0" name="a255800d8313a48c11436507a39717fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255800d8313a48c11436507a39717fa0">&#9670;&nbsp;</a></span>FIEN41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="aa59efd8ec9863ea29d2e17fc0909e4a6" name="aa59efd8ec9863ea29d2e17fc0909e4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59efd8ec9863ea29d2e17fc0909e4a6">&#9670;&nbsp;</a></span>FIEN42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a07ed3cb9acabb45fd05f140dc24f36de" name="a07ed3cb9acabb45fd05f140dc24f36de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ed3cb9acabb45fd05f140dc24f36de">&#9670;&nbsp;</a></span>FIEN43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a5de6688ca94d174f196e4a6fa659c412" name="a5de6688ca94d174f196e4a6fa659c412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de6688ca94d174f196e4a6fa659c412">&#9670;&nbsp;</a></span>FIEN44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a88d4df1d867cf0dd7b9e04ccfa44ea14" name="a88d4df1d867cf0dd7b9e04ccfa44ea14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d4df1d867cf0dd7b9e04ccfa44ea14">&#9670;&nbsp;</a></span>FIEN45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a667e1b77bd58be8451d81642a49abd5c" name="a667e1b77bd58be8451d81642a49abd5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667e1b77bd58be8451d81642a49abd5c">&#9670;&nbsp;</a></span>FIEN46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a7b21678146943b83652e5c24840a5d6b" name="a7b21678146943b83652e5c24840a5d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b21678146943b83652e5c24840a5d6b">&#9670;&nbsp;</a></span>FIEN47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a2a1536731a89eac98a71945adc76d63e" name="a2a1536731a89eac98a71945adc76d63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a1536731a89eac98a71945adc76d63e">&#9670;&nbsp;</a></span>FIEN48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a294ff62a2805c89ebc8e4fee4d992bcc" name="a294ff62a2805c89ebc8e4fee4d992bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a294ff62a2805c89ebc8e4fee4d992bcc">&#9670;&nbsp;</a></span>FIEN49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a656179a5d07e553a7ed2de5601ce4766" name="a656179a5d07e553a7ed2de5601ce4766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656179a5d07e553a7ed2de5601ce4766">&#9670;&nbsp;</a></span>FIEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a98ed943efba5ff5f0f5cec08c607415b" name="a98ed943efba5ff5f0f5cec08c607415b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ed943efba5ff5f0f5cec08c607415b">&#9670;&nbsp;</a></span>FIEN50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="aeca5b21bab743e8be65edcb85b30c370" name="aeca5b21bab743e8be65edcb85b30c370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca5b21bab743e8be65edcb85b30c370">&#9670;&nbsp;</a></span>FIEN51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a38c80852d0782e517cbd52f194e85d9c" name="a38c80852d0782e517cbd52f194e85d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c80852d0782e517cbd52f194e85d9c">&#9670;&nbsp;</a></span>FIEN52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a1449e139c51f45db37aac4246e7d85d6" name="a1449e139c51f45db37aac4246e7d85d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1449e139c51f45db37aac4246e7d85d6">&#9670;&nbsp;</a></span>FIEN53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a064defa7513df127a5c54e79777f317c" name="a064defa7513df127a5c54e79777f317c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064defa7513df127a5c54e79777f317c">&#9670;&nbsp;</a></span>FIEN54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a01f560d8a6e1cb5c94085e3f33cbcfad" name="a01f560d8a6e1cb5c94085e3f33cbcfad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f560d8a6e1cb5c94085e3f33cbcfad">&#9670;&nbsp;</a></span>FIEN55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a87e58ee1a2c9432981b7bf4b5fd73bef" name="a87e58ee1a2c9432981b7bf4b5fd73bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e58ee1a2c9432981b7bf4b5fd73bef">&#9670;&nbsp;</a></span>FIEN56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ab9987bd6b1995d2cc0ff27aea2904ffc" name="ab9987bd6b1995d2cc0ff27aea2904ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9987bd6b1995d2cc0ff27aea2904ffc">&#9670;&nbsp;</a></span>FIEN57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a7a9f935367a2ec89f822e4da0034dda2" name="a7a9f935367a2ec89f822e4da0034dda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9f935367a2ec89f822e4da0034dda2">&#9670;&nbsp;</a></span>FIEN58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a821089f5941157132f3211a0bb238ec6" name="a821089f5941157132f3211a0bb238ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821089f5941157132f3211a0bb238ec6">&#9670;&nbsp;</a></span>FIEN59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ad4f7f5dad2722bd0900b0745a24581af" name="ad4f7f5dad2722bd0900b0745a24581af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f7f5dad2722bd0900b0745a24581af">&#9670;&nbsp;</a></span>FIEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="affb102ac79dbbf82b468bfa1cbcd72d7" name="affb102ac79dbbf82b468bfa1cbcd72d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb102ac79dbbf82b468bfa1cbcd72d7">&#9670;&nbsp;</a></span>FIEN60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a4d462b93a94d512ebea08656cd5d31ce" name="a4d462b93a94d512ebea08656cd5d31ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d462b93a94d512ebea08656cd5d31ce">&#9670;&nbsp;</a></span>FIEN61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ac752a1ef1f5beb390a32a85de8f1c639" name="ac752a1ef1f5beb390a32a85de8f1c639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac752a1ef1f5beb390a32a85de8f1c639">&#9670;&nbsp;</a></span>FIEN62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a3555957d5a4d8d7b5808c5a3441edbe3" name="a3555957d5a4d8d7b5808c5a3441edbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3555957d5a4d8d7b5808c5a3441edbe3">&#9670;&nbsp;</a></span>FIEN63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="aaa804c2114a8e5fa6d2854ebf72d3e09" name="aaa804c2114a8e5fa6d2854ebf72d3e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa804c2114a8e5fa6d2854ebf72d3e09">&#9670;&nbsp;</a></span>FIEN64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="aadd4df6c010bd69813fddb542b3193b9" name="aadd4df6c010bd69813fddb542b3193b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd4df6c010bd69813fddb542b3193b9">&#9670;&nbsp;</a></span>FIEN65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a8338ad8b7691b1422b723be69eb1f2b6" name="a8338ad8b7691b1422b723be69eb1f2b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8338ad8b7691b1422b723be69eb1f2b6">&#9670;&nbsp;</a></span>FIEN66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a11b96ccc59d91af587f858a7381996f5" name="a11b96ccc59d91af587f858a7381996f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11b96ccc59d91af587f858a7381996f5">&#9670;&nbsp;</a></span>FIEN67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a1e2311b8509d33c89066af2cfc1a88fd" name="a1e2311b8509d33c89066af2cfc1a88fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e2311b8509d33c89066af2cfc1a88fd">&#9670;&nbsp;</a></span>FIEN68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a1191a9a53aa42f747458f690a3681e25" name="a1191a9a53aa42f747458f690a3681e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1191a9a53aa42f747458f690a3681e25">&#9670;&nbsp;</a></span>FIEN69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="af5467fc0f81840b9a89b0b965249b6cb" name="af5467fc0f81840b9a89b0b965249b6cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5467fc0f81840b9a89b0b965249b6cb">&#9670;&nbsp;</a></span>FIEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ada567f5655371fcc6f18aea9bc177104" name="ada567f5655371fcc6f18aea9bc177104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada567f5655371fcc6f18aea9bc177104">&#9670;&nbsp;</a></span>FIEN70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a31ee86a282591b89f57d423eba2b80ce" name="a31ee86a282591b89f57d423eba2b80ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ee86a282591b89f57d423eba2b80ce">&#9670;&nbsp;</a></span>FIEN71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a9fa0399ea7ee69108e2728c04ced9450" name="a9fa0399ea7ee69108e2728c04ced9450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fa0399ea7ee69108e2728c04ced9450">&#9670;&nbsp;</a></span>FIEN72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a56616baf9ebf32aa2bca9e991fc43ba1" name="a56616baf9ebf32aa2bca9e991fc43ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56616baf9ebf32aa2bca9e991fc43ba1">&#9670;&nbsp;</a></span>FIEN73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a0720aaac31e3b7d039cc6b483a60fc13" name="a0720aaac31e3b7d039cc6b483a60fc13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0720aaac31e3b7d039cc6b483a60fc13">&#9670;&nbsp;</a></span>FIEN74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a119a85e21cfc4f56180bd26ae5522ba6" name="a119a85e21cfc4f56180bd26ae5522ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a119a85e21cfc4f56180bd26ae5522ba6">&#9670;&nbsp;</a></span>FIEN75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a073e21b1de30a7227ade86087237e462" name="a073e21b1de30a7227ade86087237e462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073e21b1de30a7227ade86087237e462">&#9670;&nbsp;</a></span>FIEN76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a2ec867db8aa86fc94af990a5088f4a7a" name="a2ec867db8aa86fc94af990a5088f4a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ec867db8aa86fc94af990a5088f4a7a">&#9670;&nbsp;</a></span>FIEN77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a9eded361efbdb504a117821e530aa737" name="a9eded361efbdb504a117821e530aa737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eded361efbdb504a117821e530aa737">&#9670;&nbsp;</a></span>FIEN78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a2f99af9a3c1c63782d1a5a4c98127adf" name="a2f99af9a3c1c63782d1a5a4c98127adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f99af9a3c1c63782d1a5a4c98127adf">&#9670;&nbsp;</a></span>FIEN79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a44211580d2ad5ae1f2671494522f9894" name="a44211580d2ad5ae1f2671494522f9894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44211580d2ad5ae1f2671494522f9894">&#9670;&nbsp;</a></span>FIEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a6a90967312e73286fc116432bcafc3bf" name="a6a90967312e73286fc116432bcafc3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a90967312e73286fc116432bcafc3bf">&#9670;&nbsp;</a></span>FIEN80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a134a36858521b52f303264c38eda6e6f" name="a134a36858521b52f303264c38eda6e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a134a36858521b52f303264c38eda6e6f">&#9670;&nbsp;</a></span>FIEN81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="aa72cdd89f8d95ff3af27e4b018c40887" name="aa72cdd89f8d95ff3af27e4b018c40887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa72cdd89f8d95ff3af27e4b018c40887">&#9670;&nbsp;</a></span>FIEN82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ae69a9d3d062b1f1d9978c26e10590f8d" name="ae69a9d3d062b1f1d9978c26e10590f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69a9d3d062b1f1d9978c26e10590f8d">&#9670;&nbsp;</a></span>FIEN83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a26a4308dba40f95bf7f20a38c2f4696e" name="a26a4308dba40f95bf7f20a38c2f4696e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a4308dba40f95bf7f20a38c2f4696e">&#9670;&nbsp;</a></span>FIEN84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a8219216ed28401c342c5646bd8f0196e" name="a8219216ed28401c342c5646bd8f0196e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8219216ed28401c342c5646bd8f0196e">&#9670;&nbsp;</a></span>FIEN85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a65e7be9c550cca8e36b8ae9d2a354f53" name="a65e7be9c550cca8e36b8ae9d2a354f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e7be9c550cca8e36b8ae9d2a354f53">&#9670;&nbsp;</a></span>FIEN86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ad9ae0db6eec6282bc52b14432dc0078f" name="ad9ae0db6eec6282bc52b14432dc0078f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9ae0db6eec6282bc52b14432dc0078f">&#9670;&nbsp;</a></span>FIEN87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a52719465ba8de37da0fa4853068f86b4" name="a52719465ba8de37da0fa4853068f86b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52719465ba8de37da0fa4853068f86b4">&#9670;&nbsp;</a></span>FIEN88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ae9168602576174ad9b8b314a16793fd9" name="ae9168602576174ad9b8b314a16793fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9168602576174ad9b8b314a16793fd9">&#9670;&nbsp;</a></span>FIEN89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a6cc0d5c32fb784d0b5cf7599af9ba253" name="a6cc0d5c32fb784d0b5cf7599af9ba253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc0d5c32fb784d0b5cf7599af9ba253">&#9670;&nbsp;</a></span>FIEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="aff2208c2c87d632ee6897d8334de957d" name="aff2208c2c87d632ee6897d8334de957d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff2208c2c87d632ee6897d8334de957d">&#9670;&nbsp;</a></span>FIEN90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a8d4770272078ae5a9631707ad5024467" name="a8d4770272078ae5a9631707ad5024467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d4770272078ae5a9631707ad5024467">&#9670;&nbsp;</a></span>FIEN91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="adc411fcec3e9be72ffd4a8107b3519c8" name="adc411fcec3e9be72ffd4a8107b3519c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc411fcec3e9be72ffd4a8107b3519c8">&#9670;&nbsp;</a></span>FIEN92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="abec331730674735d9b1fd1176b74984f" name="abec331730674735d9b1fd1176b74984f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec331730674735d9b1fd1176b74984f">&#9670;&nbsp;</a></span>FIEN93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a18cda38c2e53782cea943579379e6b3f" name="a18cda38c2e53782cea943579379e6b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18cda38c2e53782cea943579379e6b3f">&#9670;&nbsp;</a></span>FIEN94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="af42c30ffe2e37165d3142210eae51822" name="af42c30ffe2e37165d3142210eae51822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af42c30ffe2e37165d3142210eae51822">&#9670;&nbsp;</a></span>FIEN95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="ad9f68c480c4f15a9e974d8cb5c718fbf" name="ad9f68c480c4f15a9e974d8cb5c718fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f68c480c4f15a9e974d8cb5c718fbf">&#9670;&nbsp;</a></span>FIEN96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a5e7088f6368cb3af36a347440fabcfec" name="a5e7088f6368cb3af36a347440fabcfec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e7088f6368cb3af36a347440fabcfec">&#9670;&nbsp;</a></span>FIEN97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="aceaced6888ab8a3f114fc12079bb2b8e" name="aceaced6888ab8a3f114fc12079bb2b8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceaced6888ab8a3f114fc12079bb2b8e">&#9670;&nbsp;</a></span>FIEN98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a55e6e9880f5f2ce6655738d8c9ca5a62" name="a55e6e9880f5f2ce6655738d8c9ca5a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e6e9880f5f2ce6655738d8c9ca5a62">&#9670;&nbsp;</a></span>FIEN99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIEN99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Force input enable active regardless of function selected. Otherwise the selected function will enable the input only when needed <br  />
 </p>

</div>
</div>
<a id="a8be1c6a910c5b4563b00399c968a52c8" name="a8be1c6a910c5b4563b00399c968a52c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be1c6a910c5b4563b00399c968a52c8">&#9670;&nbsp;</a></span>FNCSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 0 <br  />
 </p>

</div>
</div>
<a id="abcd4135fdfd6bb12aede5d6c2273b61b" name="abcd4135fdfd6bb12aede5d6c2273b61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcd4135fdfd6bb12aede5d6c2273b61b">&#9670;&nbsp;</a></span>FNCSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 1 <br  />
 </p>

</div>
</div>
<a id="a365ed3b328cf1a10bca687f85e1d8431" name="a365ed3b328cf1a10bca687f85e1d8431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365ed3b328cf1a10bca687f85e1d8431">&#9670;&nbsp;</a></span>FNCSEL10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 10 <br  />
 </p>

</div>
</div>
<a id="ae7d66204e14daa8e4e1a072855d4563a" name="ae7d66204e14daa8e4e1a072855d4563a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d66204e14daa8e4e1a072855d4563a">&#9670;&nbsp;</a></span>FNCSEL100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 100 <br  />
 </p>

</div>
</div>
<a id="ab65adc61c390265acaf74d2cb80214fc" name="ab65adc61c390265acaf74d2cb80214fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65adc61c390265acaf74d2cb80214fc">&#9670;&nbsp;</a></span>FNCSEL101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 101 <br  />
 </p>

</div>
</div>
<a id="ab95da171ab25a12fa6d150d9914bfe65" name="ab95da171ab25a12fa6d150d9914bfe65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95da171ab25a12fa6d150d9914bfe65">&#9670;&nbsp;</a></span>FNCSEL102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 102 <br  />
 </p>

</div>
</div>
<a id="a56ce4e64ef805a13c78460eb1936b79e" name="a56ce4e64ef805a13c78460eb1936b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56ce4e64ef805a13c78460eb1936b79e">&#9670;&nbsp;</a></span>FNCSEL103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 103 <br  />
 </p>

</div>
</div>
<a id="a8729df8176996100b4fc4c6da96116b3" name="a8729df8176996100b4fc4c6da96116b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8729df8176996100b4fc4c6da96116b3">&#9670;&nbsp;</a></span>FNCSEL104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 104 <br  />
 </p>

</div>
</div>
<a id="acc3f9d56d82074ce3e102797e1bfd288" name="acc3f9d56d82074ce3e102797e1bfd288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3f9d56d82074ce3e102797e1bfd288">&#9670;&nbsp;</a></span>FNCSEL105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 105 <br  />
 </p>

</div>
</div>
<a id="a8372b1ff5918c9be851846d3ab7a4b38" name="a8372b1ff5918c9be851846d3ab7a4b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8372b1ff5918c9be851846d3ab7a4b38">&#9670;&nbsp;</a></span>FNCSEL106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 106 <br  />
 </p>

</div>
</div>
<a id="ad1cb23dac68de0baf9545176b98c8d86" name="ad1cb23dac68de0baf9545176b98c8d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1cb23dac68de0baf9545176b98c8d86">&#9670;&nbsp;</a></span>FNCSEL107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 107 <br  />
 </p>

</div>
</div>
<a id="a21c351f61612aab19432854042b851b8" name="a21c351f61612aab19432854042b851b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c351f61612aab19432854042b851b8">&#9670;&nbsp;</a></span>FNCSEL108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 108 <br  />
 </p>

</div>
</div>
<a id="a2066cc3278f7c0dd2c48cea7fbf10931" name="a2066cc3278f7c0dd2c48cea7fbf10931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2066cc3278f7c0dd2c48cea7fbf10931">&#9670;&nbsp;</a></span>FNCSEL109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 109 <br  />
 </p>

</div>
</div>
<a id="ac2e85794555d727124a9dc062ed73dad" name="ac2e85794555d727124a9dc062ed73dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e85794555d727124a9dc062ed73dad">&#9670;&nbsp;</a></span>FNCSEL11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 11 <br  />
 </p>

</div>
</div>
<a id="a1d31cebe4eb267beb6ee8bdff938b149" name="a1d31cebe4eb267beb6ee8bdff938b149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d31cebe4eb267beb6ee8bdff938b149">&#9670;&nbsp;</a></span>FNCSEL110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 110 <br  />
 </p>

</div>
</div>
<a id="a5bb54269db7de3d33d9f7ae82ff63569" name="a5bb54269db7de3d33d9f7ae82ff63569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bb54269db7de3d33d9f7ae82ff63569">&#9670;&nbsp;</a></span>FNCSEL111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 111 <br  />
 </p>

</div>
</div>
<a id="a924b569c279552fafe61aa25cd0cffab" name="a924b569c279552fafe61aa25cd0cffab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a924b569c279552fafe61aa25cd0cffab">&#9670;&nbsp;</a></span>FNCSEL112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 112 <br  />
 </p>

</div>
</div>
<a id="a98900313c128020bc5560ed9c2812028" name="a98900313c128020bc5560ed9c2812028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98900313c128020bc5560ed9c2812028">&#9670;&nbsp;</a></span>FNCSEL113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 113 <br  />
 </p>

</div>
</div>
<a id="ac6dea472fe30f3f46ecd2d89bd53d379" name="ac6dea472fe30f3f46ecd2d89bd53d379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6dea472fe30f3f46ecd2d89bd53d379">&#9670;&nbsp;</a></span>FNCSEL114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 114 <br  />
 </p>

</div>
</div>
<a id="a86e7e4b16354dc3c9ea95af9c2be8128" name="a86e7e4b16354dc3c9ea95af9c2be8128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86e7e4b16354dc3c9ea95af9c2be8128">&#9670;&nbsp;</a></span>FNCSEL115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 115 <br  />
 </p>

</div>
</div>
<a id="abbbb4b73f085afd48752267c5c908b87" name="abbbb4b73f085afd48752267c5c908b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbbb4b73f085afd48752267c5c908b87">&#9670;&nbsp;</a></span>FNCSEL116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 116 <br  />
 </p>

</div>
</div>
<a id="a0695f7c82975c1061c48893388cb44fb" name="a0695f7c82975c1061c48893388cb44fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0695f7c82975c1061c48893388cb44fb">&#9670;&nbsp;</a></span>FNCSEL117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 117 <br  />
 </p>

</div>
</div>
<a id="aed5366f7582844694c8e9726c28316b8" name="aed5366f7582844694c8e9726c28316b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed5366f7582844694c8e9726c28316b8">&#9670;&nbsp;</a></span>FNCSEL118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 118 <br  />
 </p>

</div>
</div>
<a id="a6ce9fa9e4256f211916a4c299e003819" name="a6ce9fa9e4256f211916a4c299e003819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ce9fa9e4256f211916a4c299e003819">&#9670;&nbsp;</a></span>FNCSEL119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 119 <br  />
 </p>

</div>
</div>
<a id="a0c7719be1f43cf0c6b3555536b9f8297" name="a0c7719be1f43cf0c6b3555536b9f8297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7719be1f43cf0c6b3555536b9f8297">&#9670;&nbsp;</a></span>FNCSEL12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 12 <br  />
 </p>

</div>
</div>
<a id="aaff9b3b9816348067f4ae7f656c020c3" name="aaff9b3b9816348067f4ae7f656c020c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff9b3b9816348067f4ae7f656c020c3">&#9670;&nbsp;</a></span>FNCSEL120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 120 <br  />
 </p>

</div>
</div>
<a id="a456e7d11dbe4de0b6819ec361f792024" name="a456e7d11dbe4de0b6819ec361f792024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456e7d11dbe4de0b6819ec361f792024">&#9670;&nbsp;</a></span>FNCSEL121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 121 <br  />
 </p>

</div>
</div>
<a id="aecc89562f30c7a70f89f34342b87656f" name="aecc89562f30c7a70f89f34342b87656f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecc89562f30c7a70f89f34342b87656f">&#9670;&nbsp;</a></span>FNCSEL122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 122 <br  />
 </p>

</div>
</div>
<a id="ae65045bfc781d3e6b5eaac0835875b8c" name="ae65045bfc781d3e6b5eaac0835875b8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65045bfc781d3e6b5eaac0835875b8c">&#9670;&nbsp;</a></span>FNCSEL123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 123 <br  />
 </p>

</div>
</div>
<a id="a2f175e029de36876320dc2bcb9aa35e6" name="a2f175e029de36876320dc2bcb9aa35e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f175e029de36876320dc2bcb9aa35e6">&#9670;&nbsp;</a></span>FNCSEL124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 124 <br  />
 </p>

</div>
</div>
<a id="a381a4c1b57e1fdf0fd8c7d08f2267996" name="a381a4c1b57e1fdf0fd8c7d08f2267996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a381a4c1b57e1fdf0fd8c7d08f2267996">&#9670;&nbsp;</a></span>FNCSEL125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 125 <br  />
 </p>

</div>
</div>
<a id="ad4f9bedf889dcca53ac95a5164fbfc31" name="ad4f9bedf889dcca53ac95a5164fbfc31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f9bedf889dcca53ac95a5164fbfc31">&#9670;&nbsp;</a></span>FNCSEL126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 126 <br  />
 </p>

</div>
</div>
<a id="a92ffdd5c7be117b8990ae04f4897c01f" name="a92ffdd5c7be117b8990ae04f4897c01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ffdd5c7be117b8990ae04f4897c01f">&#9670;&nbsp;</a></span>FNCSEL127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 127 <br  />
 </p>

</div>
</div>
<a id="aebbcc77f849bca0d5b6eeb6931f4602f" name="aebbcc77f849bca0d5b6eeb6931f4602f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebbcc77f849bca0d5b6eeb6931f4602f">&#9670;&nbsp;</a></span>FNCSEL13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 13 <br  />
 </p>

</div>
</div>
<a id="a461f4c58e4fb44fd90eaecb098865289" name="a461f4c58e4fb44fd90eaecb098865289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461f4c58e4fb44fd90eaecb098865289">&#9670;&nbsp;</a></span>FNCSEL14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 14 <br  />
 </p>

</div>
</div>
<a id="a946060f1a066ea91673e72e661b41de2" name="a946060f1a066ea91673e72e661b41de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a946060f1a066ea91673e72e661b41de2">&#9670;&nbsp;</a></span>FNCSEL15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 15 <br  />
 </p>

</div>
</div>
<a id="ae3073070a075bbb4d6717d54dd312623" name="ae3073070a075bbb4d6717d54dd312623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3073070a075bbb4d6717d54dd312623">&#9670;&nbsp;</a></span>FNCSEL16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 16 <br  />
 </p>

</div>
</div>
<a id="a8b3ea1cd267511e0c6632fe744a74b20" name="a8b3ea1cd267511e0c6632fe744a74b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3ea1cd267511e0c6632fe744a74b20">&#9670;&nbsp;</a></span>FNCSEL17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 17 <br  />
 </p>

</div>
</div>
<a id="ab657793bac34117d194e4aaba9e24064" name="ab657793bac34117d194e4aaba9e24064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab657793bac34117d194e4aaba9e24064">&#9670;&nbsp;</a></span>FNCSEL18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 18 <br  />
 </p>

</div>
</div>
<a id="a3fe9b53bed0bbd3c41810b812e32fb58" name="a3fe9b53bed0bbd3c41810b812e32fb58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe9b53bed0bbd3c41810b812e32fb58">&#9670;&nbsp;</a></span>FNCSEL19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 19 <br  />
 </p>

</div>
</div>
<a id="a6e75486e3ef2f23d627d07c86cebf202" name="a6e75486e3ef2f23d627d07c86cebf202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e75486e3ef2f23d627d07c86cebf202">&#9670;&nbsp;</a></span>FNCSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 2 <br  />
 </p>

</div>
</div>
<a id="a8db9ce8c470ceaf1e083479f69532225" name="a8db9ce8c470ceaf1e083479f69532225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db9ce8c470ceaf1e083479f69532225">&#9670;&nbsp;</a></span>FNCSEL20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 20 <br  />
 </p>

</div>
</div>
<a id="a365352275728be95d3b65d7bf8a93540" name="a365352275728be95d3b65d7bf8a93540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365352275728be95d3b65d7bf8a93540">&#9670;&nbsp;</a></span>FNCSEL21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 21 <br  />
 </p>

</div>
</div>
<a id="aa6007dc62fcd15a2b75576c0fb3d4aef" name="aa6007dc62fcd15a2b75576c0fb3d4aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6007dc62fcd15a2b75576c0fb3d4aef">&#9670;&nbsp;</a></span>FNCSEL22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 22 <br  />
 </p>

</div>
</div>
<a id="ae741633bcbf4ddff5e166b03938974b2" name="ae741633bcbf4ddff5e166b03938974b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae741633bcbf4ddff5e166b03938974b2">&#9670;&nbsp;</a></span>FNCSEL23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 23 <br  />
 </p>

</div>
</div>
<a id="afe3caf624c38cdf429e421fbc10815b8" name="afe3caf624c38cdf429e421fbc10815b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe3caf624c38cdf429e421fbc10815b8">&#9670;&nbsp;</a></span>FNCSEL24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 24 <br  />
 </p>

</div>
</div>
<a id="a2145f342b6fd01fe0e6b9b99335656f1" name="a2145f342b6fd01fe0e6b9b99335656f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2145f342b6fd01fe0e6b9b99335656f1">&#9670;&nbsp;</a></span>FNCSEL25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 25 <br  />
 </p>

</div>
</div>
<a id="a240808fc13a6195cdb05d2af19575021" name="a240808fc13a6195cdb05d2af19575021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a240808fc13a6195cdb05d2af19575021">&#9670;&nbsp;</a></span>FNCSEL26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 26 <br  />
 </p>

</div>
</div>
<a id="a2402f4c2165042d1c74b877fb59716e6" name="a2402f4c2165042d1c74b877fb59716e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2402f4c2165042d1c74b877fb59716e6">&#9670;&nbsp;</a></span>FNCSEL27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 27 <br  />
 </p>

</div>
</div>
<a id="a4112fd2be08f07e950b8a9b726b57b9f" name="a4112fd2be08f07e950b8a9b726b57b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4112fd2be08f07e950b8a9b726b57b9f">&#9670;&nbsp;</a></span>FNCSEL28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 28 <br  />
 </p>

</div>
</div>
<a id="a5a36ae4d2e8fe167603b7d56bab8d9c5" name="a5a36ae4d2e8fe167603b7d56bab8d9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a36ae4d2e8fe167603b7d56bab8d9c5">&#9670;&nbsp;</a></span>FNCSEL29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 29 <br  />
 </p>

</div>
</div>
<a id="a6e47faa11f866879718d21292443f8b9" name="a6e47faa11f866879718d21292443f8b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e47faa11f866879718d21292443f8b9">&#9670;&nbsp;</a></span>FNCSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 3 <br  />
 </p>

</div>
</div>
<a id="a5dd85b55b57eca30e288869d09e7b052" name="a5dd85b55b57eca30e288869d09e7b052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dd85b55b57eca30e288869d09e7b052">&#9670;&nbsp;</a></span>FNCSEL30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 30 <br  />
 </p>

</div>
</div>
<a id="ab79f91fe101ddf1a13ea12de536893f8" name="ab79f91fe101ddf1a13ea12de536893f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79f91fe101ddf1a13ea12de536893f8">&#9670;&nbsp;</a></span>FNCSEL31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 31 <br  />
 </p>

</div>
</div>
<a id="aa85151de1af71e57e9bcb01c2c97d9f2" name="aa85151de1af71e57e9bcb01c2c97d9f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85151de1af71e57e9bcb01c2c97d9f2">&#9670;&nbsp;</a></span>FNCSEL32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 32 <br  />
 </p>

</div>
</div>
<a id="affd0c1afe894679e1dc3b6cc36299684" name="affd0c1afe894679e1dc3b6cc36299684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affd0c1afe894679e1dc3b6cc36299684">&#9670;&nbsp;</a></span>FNCSEL33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 33 <br  />
 </p>

</div>
</div>
<a id="aae72ed9146ed7fd934404c33cc8e782f" name="aae72ed9146ed7fd934404c33cc8e782f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae72ed9146ed7fd934404c33cc8e782f">&#9670;&nbsp;</a></span>FNCSEL34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 34 <br  />
 </p>

</div>
</div>
<a id="a847eec8da4181c9385ece25d2bbe2408" name="a847eec8da4181c9385ece25d2bbe2408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a847eec8da4181c9385ece25d2bbe2408">&#9670;&nbsp;</a></span>FNCSEL35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 35 <br  />
 </p>

</div>
</div>
<a id="ab0202d19e601f10e296d43587c3487e5" name="ab0202d19e601f10e296d43587c3487e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0202d19e601f10e296d43587c3487e5">&#9670;&nbsp;</a></span>FNCSEL36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 36 <br  />
 </p>

</div>
</div>
<a id="a54ebe4a171edc7f406b5e7ee355bc707" name="a54ebe4a171edc7f406b5e7ee355bc707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54ebe4a171edc7f406b5e7ee355bc707">&#9670;&nbsp;</a></span>FNCSEL37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 37 <br  />
 </p>

</div>
</div>
<a id="a9526c16b5d1ac0b28148b497ba8f34e6" name="a9526c16b5d1ac0b28148b497ba8f34e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9526c16b5d1ac0b28148b497ba8f34e6">&#9670;&nbsp;</a></span>FNCSEL38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 38 <br  />
 </p>

</div>
</div>
<a id="a5b8bebd77151afcbdd32eefb9fc2c333" name="a5b8bebd77151afcbdd32eefb9fc2c333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b8bebd77151afcbdd32eefb9fc2c333">&#9670;&nbsp;</a></span>FNCSEL39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 39 <br  />
 </p>

</div>
</div>
<a id="a79f10afb988f323992391b6ed0c32432" name="a79f10afb988f323992391b6ed0c32432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f10afb988f323992391b6ed0c32432">&#9670;&nbsp;</a></span>FNCSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 4 <br  />
 </p>

</div>
</div>
<a id="a3b1b29a3e020c98677e7e31f8e4c1456" name="a3b1b29a3e020c98677e7e31f8e4c1456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b1b29a3e020c98677e7e31f8e4c1456">&#9670;&nbsp;</a></span>FNCSEL40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 40 <br  />
 </p>

</div>
</div>
<a id="a2f473f86bbac4f08cf14ad8010058f75" name="a2f473f86bbac4f08cf14ad8010058f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f473f86bbac4f08cf14ad8010058f75">&#9670;&nbsp;</a></span>FNCSEL41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 41 <br  />
 </p>

</div>
</div>
<a id="aeed9ade3cf425ba6ed7bf14d22715b95" name="aeed9ade3cf425ba6ed7bf14d22715b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed9ade3cf425ba6ed7bf14d22715b95">&#9670;&nbsp;</a></span>FNCSEL42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 42 <br  />
 </p>

</div>
</div>
<a id="aa2b1169c4711a60bfddeff6c04df63e3" name="aa2b1169c4711a60bfddeff6c04df63e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2b1169c4711a60bfddeff6c04df63e3">&#9670;&nbsp;</a></span>FNCSEL43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 43 <br  />
 </p>

</div>
</div>
<a id="af82c73103ddc98960aa0458cd84855bf" name="af82c73103ddc98960aa0458cd84855bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af82c73103ddc98960aa0458cd84855bf">&#9670;&nbsp;</a></span>FNCSEL44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 44 <br  />
 </p>

</div>
</div>
<a id="afe9b285d7a3c70bfd682e69087ba1c24" name="afe9b285d7a3c70bfd682e69087ba1c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe9b285d7a3c70bfd682e69087ba1c24">&#9670;&nbsp;</a></span>FNCSEL45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 45 <br  />
 </p>

</div>
</div>
<a id="a53462e206d1578c542d82fe7ee51292b" name="a53462e206d1578c542d82fe7ee51292b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53462e206d1578c542d82fe7ee51292b">&#9670;&nbsp;</a></span>FNCSEL46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 46 <br  />
 </p>

</div>
</div>
<a id="a97c0b178ba0abce94de6649d0e65e6c2" name="a97c0b178ba0abce94de6649d0e65e6c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c0b178ba0abce94de6649d0e65e6c2">&#9670;&nbsp;</a></span>FNCSEL47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 47 <br  />
 </p>

</div>
</div>
<a id="a736b99f823abc53b9fc5a757197160ba" name="a736b99f823abc53b9fc5a757197160ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a736b99f823abc53b9fc5a757197160ba">&#9670;&nbsp;</a></span>FNCSEL48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 48 <br  />
 </p>

</div>
</div>
<a id="a8e0fd7c80ec1e24b59d653d653f8fade" name="a8e0fd7c80ec1e24b59d653d653f8fade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0fd7c80ec1e24b59d653d653f8fade">&#9670;&nbsp;</a></span>FNCSEL49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 49 <br  />
 </p>

</div>
</div>
<a id="a8eccba2af879f792761ff9653606abe6" name="a8eccba2af879f792761ff9653606abe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eccba2af879f792761ff9653606abe6">&#9670;&nbsp;</a></span>FNCSEL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 5 <br  />
 </p>

</div>
</div>
<a id="aee76ea85e34d532d7d688f40935e4447" name="aee76ea85e34d532d7d688f40935e4447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee76ea85e34d532d7d688f40935e4447">&#9670;&nbsp;</a></span>FNCSEL50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 50 <br  />
 </p>

</div>
</div>
<a id="ab272449b4f8635af0646a165dbabb4d2" name="ab272449b4f8635af0646a165dbabb4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab272449b4f8635af0646a165dbabb4d2">&#9670;&nbsp;</a></span>FNCSEL51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 51 <br  />
 </p>

</div>
</div>
<a id="a0efc1f5873bd76c56e8af38554011871" name="a0efc1f5873bd76c56e8af38554011871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0efc1f5873bd76c56e8af38554011871">&#9670;&nbsp;</a></span>FNCSEL52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 52 <br  />
 </p>

</div>
</div>
<a id="a48f3e23c91b5c403dd1438685db09371" name="a48f3e23c91b5c403dd1438685db09371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48f3e23c91b5c403dd1438685db09371">&#9670;&nbsp;</a></span>FNCSEL53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 53 <br  />
 </p>

</div>
</div>
<a id="a2a3fd22815bba23a8451db8c68877afc" name="a2a3fd22815bba23a8451db8c68877afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3fd22815bba23a8451db8c68877afc">&#9670;&nbsp;</a></span>FNCSEL54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 54 <br  />
 </p>

</div>
</div>
<a id="a5c783d5ed07267e9691995b905bb5938" name="a5c783d5ed07267e9691995b905bb5938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c783d5ed07267e9691995b905bb5938">&#9670;&nbsp;</a></span>FNCSEL55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 55 <br  />
 </p>

</div>
</div>
<a id="ad327556e4f50974c962013e015f5f46a" name="ad327556e4f50974c962013e015f5f46a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad327556e4f50974c962013e015f5f46a">&#9670;&nbsp;</a></span>FNCSEL56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 56 <br  />
 </p>

</div>
</div>
<a id="a7a321b3d5ad04db83f83d45cb31a7f74" name="a7a321b3d5ad04db83f83d45cb31a7f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a321b3d5ad04db83f83d45cb31a7f74">&#9670;&nbsp;</a></span>FNCSEL57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 57 <br  />
 </p>

</div>
</div>
<a id="a838c572598b0918d13153393c20834de" name="a838c572598b0918d13153393c20834de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a838c572598b0918d13153393c20834de">&#9670;&nbsp;</a></span>FNCSEL58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 58 <br  />
 </p>

</div>
</div>
<a id="a9710cc5527cc87e7f488ea93a6c62fb8" name="a9710cc5527cc87e7f488ea93a6c62fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9710cc5527cc87e7f488ea93a6c62fb8">&#9670;&nbsp;</a></span>FNCSEL59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 59 <br  />
 </p>

</div>
</div>
<a id="abaf476ddbcf2be784f79b4094d8793d5" name="abaf476ddbcf2be784f79b4094d8793d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaf476ddbcf2be784f79b4094d8793d5">&#9670;&nbsp;</a></span>FNCSEL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 6 <br  />
 </p>

</div>
</div>
<a id="ab810a97551c6a4bf519b6b71ec136f0c" name="ab810a97551c6a4bf519b6b71ec136f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab810a97551c6a4bf519b6b71ec136f0c">&#9670;&nbsp;</a></span>FNCSEL60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 60 <br  />
 </p>

</div>
</div>
<a id="acace711935714895946735f774ba461b" name="acace711935714895946735f774ba461b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acace711935714895946735f774ba461b">&#9670;&nbsp;</a></span>FNCSEL61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 61 <br  />
 </p>

</div>
</div>
<a id="a4cd424a077fee593f49609ffcfc427dd" name="a4cd424a077fee593f49609ffcfc427dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd424a077fee593f49609ffcfc427dd">&#9670;&nbsp;</a></span>FNCSEL62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 62 <br  />
 </p>

</div>
</div>
<a id="a0fdf1386b954ee99023c2eec0c59bb28" name="a0fdf1386b954ee99023c2eec0c59bb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fdf1386b954ee99023c2eec0c59bb28">&#9670;&nbsp;</a></span>FNCSEL63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 63 <br  />
 </p>

</div>
</div>
<a id="a221ce722cba05c934a8cd2ae73b42e60" name="a221ce722cba05c934a8cd2ae73b42e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a221ce722cba05c934a8cd2ae73b42e60">&#9670;&nbsp;</a></span>FNCSEL64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 64 <br  />
 </p>

</div>
</div>
<a id="a0c9b3de4aac04898a36ff293d7d10ea5" name="a0c9b3de4aac04898a36ff293d7d10ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c9b3de4aac04898a36ff293d7d10ea5">&#9670;&nbsp;</a></span>FNCSEL65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 65 <br  />
 </p>

</div>
</div>
<a id="a5f5ed9a1caf0c2ae2af9373cd5bfd994" name="a5f5ed9a1caf0c2ae2af9373cd5bfd994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5ed9a1caf0c2ae2af9373cd5bfd994">&#9670;&nbsp;</a></span>FNCSEL66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 66 <br  />
 </p>

</div>
</div>
<a id="ab8a3fd90bcd5d1bdaebbe19118ce237d" name="ab8a3fd90bcd5d1bdaebbe19118ce237d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8a3fd90bcd5d1bdaebbe19118ce237d">&#9670;&nbsp;</a></span>FNCSEL67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 67 <br  />
 </p>

</div>
</div>
<a id="ab44b164befe1bc9d32d386f45c77582d" name="ab44b164befe1bc9d32d386f45c77582d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab44b164befe1bc9d32d386f45c77582d">&#9670;&nbsp;</a></span>FNCSEL68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 68 <br  />
 </p>

</div>
</div>
<a id="af11dc5401cf1489b014e85cf9a4cee36" name="af11dc5401cf1489b014e85cf9a4cee36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11dc5401cf1489b014e85cf9a4cee36">&#9670;&nbsp;</a></span>FNCSEL69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 69 <br  />
 </p>

</div>
</div>
<a id="aae31a315f598b161c08ce10de5e176b1" name="aae31a315f598b161c08ce10de5e176b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae31a315f598b161c08ce10de5e176b1">&#9670;&nbsp;</a></span>FNCSEL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 7 <br  />
 </p>

</div>
</div>
<a id="ac820bcc95070d83e92098c81973cd01c" name="ac820bcc95070d83e92098c81973cd01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac820bcc95070d83e92098c81973cd01c">&#9670;&nbsp;</a></span>FNCSEL70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 70 <br  />
 </p>

</div>
</div>
<a id="a71860332ebac0d6f197fe3c556febdb4" name="a71860332ebac0d6f197fe3c556febdb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71860332ebac0d6f197fe3c556febdb4">&#9670;&nbsp;</a></span>FNCSEL71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 71 <br  />
 </p>

</div>
</div>
<a id="ae4f3c745b4c3ac9e7d2c08b96387d760" name="ae4f3c745b4c3ac9e7d2c08b96387d760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f3c745b4c3ac9e7d2c08b96387d760">&#9670;&nbsp;</a></span>FNCSEL72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 72 <br  />
 </p>

</div>
</div>
<a id="ac2f59c012a9ef29fe2491e8ff9b7ceb1" name="ac2f59c012a9ef29fe2491e8ff9b7ceb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f59c012a9ef29fe2491e8ff9b7ceb1">&#9670;&nbsp;</a></span>FNCSEL73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 73 <br  />
 </p>

</div>
</div>
<a id="a82528466a35837a971f68cd69b719c21" name="a82528466a35837a971f68cd69b719c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82528466a35837a971f68cd69b719c21">&#9670;&nbsp;</a></span>FNCSEL74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 74 <br  />
 </p>

</div>
</div>
<a id="aa3c68b98ae9d7861c8bc958c8f18d79c" name="aa3c68b98ae9d7861c8bc958c8f18d79c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c68b98ae9d7861c8bc958c8f18d79c">&#9670;&nbsp;</a></span>FNCSEL75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 75 <br  />
 </p>

</div>
</div>
<a id="ad3439ffada85e53bb5769bd7aaaf25c9" name="ad3439ffada85e53bb5769bd7aaaf25c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3439ffada85e53bb5769bd7aaaf25c9">&#9670;&nbsp;</a></span>FNCSEL76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 76 <br  />
 </p>

</div>
</div>
<a id="a276ace885d80b7f03a445b8f2906c1d7" name="a276ace885d80b7f03a445b8f2906c1d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a276ace885d80b7f03a445b8f2906c1d7">&#9670;&nbsp;</a></span>FNCSEL77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 77 <br  />
 </p>

</div>
</div>
<a id="ae59e00f65a880e63ae0de9cd68f43754" name="ae59e00f65a880e63ae0de9cd68f43754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae59e00f65a880e63ae0de9cd68f43754">&#9670;&nbsp;</a></span>FNCSEL78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 78 <br  />
 </p>

</div>
</div>
<a id="af5491841eec39bb5c66a011d871a5ff3" name="af5491841eec39bb5c66a011d871a5ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5491841eec39bb5c66a011d871a5ff3">&#9670;&nbsp;</a></span>FNCSEL79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 79 <br  />
 </p>

</div>
</div>
<a id="a40387ad1ac9aef87f8bf5e77bf6043fa" name="a40387ad1ac9aef87f8bf5e77bf6043fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40387ad1ac9aef87f8bf5e77bf6043fa">&#9670;&nbsp;</a></span>FNCSEL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 8 <br  />
 </p>

</div>
</div>
<a id="a05711fd5eb3e063f1f3b24a2e7f4b096" name="a05711fd5eb3e063f1f3b24a2e7f4b096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05711fd5eb3e063f1f3b24a2e7f4b096">&#9670;&nbsp;</a></span>FNCSEL80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 80 <br  />
 </p>

</div>
</div>
<a id="aae22a21a741b0630192bc66e67b636d6" name="aae22a21a741b0630192bc66e67b636d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae22a21a741b0630192bc66e67b636d6">&#9670;&nbsp;</a></span>FNCSEL81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 81 <br  />
 </p>

</div>
</div>
<a id="a95fc759028f3baaf8bfd09ece0e9522a" name="a95fc759028f3baaf8bfd09ece0e9522a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95fc759028f3baaf8bfd09ece0e9522a">&#9670;&nbsp;</a></span>FNCSEL82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 82 <br  />
 </p>

</div>
</div>
<a id="a95cf9dd9e90856d2083de6e22e6230c7" name="a95cf9dd9e90856d2083de6e22e6230c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95cf9dd9e90856d2083de6e22e6230c7">&#9670;&nbsp;</a></span>FNCSEL83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 83 <br  />
 </p>

</div>
</div>
<a id="a26e15057aa5afdb5b550e4f85fab8bed" name="a26e15057aa5afdb5b550e4f85fab8bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e15057aa5afdb5b550e4f85fab8bed">&#9670;&nbsp;</a></span>FNCSEL84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 84 <br  />
 </p>

</div>
</div>
<a id="ae7ebd68255268ba9149670a5a786d887" name="ae7ebd68255268ba9149670a5a786d887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ebd68255268ba9149670a5a786d887">&#9670;&nbsp;</a></span>FNCSEL85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 85 <br  />
 </p>

</div>
</div>
<a id="a1e51626e6e7b7d0310f97fd8966b61a3" name="a1e51626e6e7b7d0310f97fd8966b61a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e51626e6e7b7d0310f97fd8966b61a3">&#9670;&nbsp;</a></span>FNCSEL86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 86 <br  />
 </p>

</div>
</div>
<a id="a936fb7b63cb68411a531c89ca718d7c0" name="a936fb7b63cb68411a531c89ca718d7c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a936fb7b63cb68411a531c89ca718d7c0">&#9670;&nbsp;</a></span>FNCSEL87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 87 <br  />
 </p>

</div>
</div>
<a id="ae10154efd00bd30bd87ee50844bb56d8" name="ae10154efd00bd30bd87ee50844bb56d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae10154efd00bd30bd87ee50844bb56d8">&#9670;&nbsp;</a></span>FNCSEL88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 88 <br  />
 </p>

</div>
</div>
<a id="a5e83502f31d22ea64f410c7860314992" name="a5e83502f31d22ea64f410c7860314992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e83502f31d22ea64f410c7860314992">&#9670;&nbsp;</a></span>FNCSEL89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 89 <br  />
 </p>

</div>
</div>
<a id="a915c4eb2c779fb38a95d85732638ae5d" name="a915c4eb2c779fb38a95d85732638ae5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a915c4eb2c779fb38a95d85732638ae5d">&#9670;&nbsp;</a></span>FNCSEL9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 9 <br  />
 </p>

</div>
</div>
<a id="aa50fe4f3f5c1904c1926f34ae814f786" name="aa50fe4f3f5c1904c1926f34ae814f786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50fe4f3f5c1904c1926f34ae814f786">&#9670;&nbsp;</a></span>FNCSEL90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 90 <br  />
 </p>

</div>
</div>
<a id="a24d303133d1e8d14cd1c69dca84f9b71" name="a24d303133d1e8d14cd1c69dca84f9b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d303133d1e8d14cd1c69dca84f9b71">&#9670;&nbsp;</a></span>FNCSEL91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 91 <br  />
 </p>

</div>
</div>
<a id="a54bce4ec79fd89607f4ea1d103960a25" name="a54bce4ec79fd89607f4ea1d103960a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bce4ec79fd89607f4ea1d103960a25">&#9670;&nbsp;</a></span>FNCSEL92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 92 <br  />
 </p>

</div>
</div>
<a id="ab0ff5859cec3dd9c99539385ea1f4132" name="ab0ff5859cec3dd9c99539385ea1f4132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ff5859cec3dd9c99539385ea1f4132">&#9670;&nbsp;</a></span>FNCSEL93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 93 <br  />
 </p>

</div>
</div>
<a id="a238b408b69e3d477f50039eaa436bd26" name="a238b408b69e3d477f50039eaa436bd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238b408b69e3d477f50039eaa436bd26">&#9670;&nbsp;</a></span>FNCSEL94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 94 <br  />
 </p>

</div>
</div>
<a id="a0a415b2863af613bf8586c8f053eab2b" name="a0a415b2863af613bf8586c8f053eab2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a415b2863af613bf8586c8f053eab2b">&#9670;&nbsp;</a></span>FNCSEL95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 95 <br  />
 </p>

</div>
</div>
<a id="ac70db4558d160d294f742ecdd08b8df6" name="ac70db4558d160d294f742ecdd08b8df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70db4558d160d294f742ecdd08b8df6">&#9670;&nbsp;</a></span>FNCSEL96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 96 <br  />
 </p>

</div>
</div>
<a id="a68bf63cd3ccf6dd85380c9976e83db73" name="a68bf63cd3ccf6dd85380c9976e83db73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68bf63cd3ccf6dd85380c9976e83db73">&#9670;&nbsp;</a></span>FNCSEL97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 97 <br  />
 </p>

</div>
</div>
<a id="ad7e4868578410252f0758c3248b308a7" name="ad7e4868578410252f0758c3248b308a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e4868578410252f0758c3248b308a7">&#9670;&nbsp;</a></span>FNCSEL98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 98 <br  />
 </p>

</div>
</div>
<a id="a29bf5a18e480b3b5d49cbd50f5d54e98" name="a29bf5a18e480b3b5d49cbd50f5d54e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29bf5a18e480b3b5d49cbd50f5d54e98">&#9670;&nbsp;</a></span>FNCSEL99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FNCSEL99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Function select for GPIO pin 99 <br  />
 </p>

</div>
</div>
<a id="a2aca9994fff8c215d3f0964e6b950c9c" name="a2aca9994fff8c215d3f0964e6b950c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aca9994fff8c215d3f0964e6b950c9c">&#9670;&nbsp;</a></span>FOEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="aba316e4d0398bfa5ac5cf9975426dfdd" name="aba316e4d0398bfa5ac5cf9975426dfdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba316e4d0398bfa5ac5cf9975426dfdd">&#9670;&nbsp;</a></span>FOEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a5b4351b6c60374e8639f497fef35db2e" name="a5b4351b6c60374e8639f497fef35db2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b4351b6c60374e8639f497fef35db2e">&#9670;&nbsp;</a></span>FOEN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="aa247500203f162207ddf4020764755c6" name="aa247500203f162207ddf4020764755c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa247500203f162207ddf4020764755c6">&#9670;&nbsp;</a></span>FOEN100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="acdf944c2faec72f4e10865249c4c8a2a" name="acdf944c2faec72f4e10865249c4c8a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf944c2faec72f4e10865249c4c8a2a">&#9670;&nbsp;</a></span>FOEN101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ad8e12344e067933f3c0f93bf811913f5" name="ad8e12344e067933f3c0f93bf811913f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e12344e067933f3c0f93bf811913f5">&#9670;&nbsp;</a></span>FOEN102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a0c08c0b505d89df370b58c83a39d7947" name="a0c08c0b505d89df370b58c83a39d7947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c08c0b505d89df370b58c83a39d7947">&#9670;&nbsp;</a></span>FOEN103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ae6de3b9b6f9501d63ab9e7a1aa6abe19" name="ae6de3b9b6f9501d63ab9e7a1aa6abe19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6de3b9b6f9501d63ab9e7a1aa6abe19">&#9670;&nbsp;</a></span>FOEN104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a51f15afde08346d9f20c5e911d53d3eb" name="a51f15afde08346d9f20c5e911d53d3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f15afde08346d9f20c5e911d53d3eb">&#9670;&nbsp;</a></span>FOEN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a922ad54b7a281c4648d0890e03c46585" name="a922ad54b7a281c4648d0890e03c46585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922ad54b7a281c4648d0890e03c46585">&#9670;&nbsp;</a></span>FOEN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a4bfa52e3f8ba01c764a052e75d00e38e" name="a4bfa52e3f8ba01c764a052e75d00e38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bfa52e3f8ba01c764a052e75d00e38e">&#9670;&nbsp;</a></span>FOEN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="aa320dcc2693bdff17a2ec2e1ccd696e0" name="aa320dcc2693bdff17a2ec2e1ccd696e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa320dcc2693bdff17a2ec2e1ccd696e0">&#9670;&nbsp;</a></span>FOEN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="aad11f8b49609540a79d4b3ca03255766" name="aad11f8b49609540a79d4b3ca03255766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad11f8b49609540a79d4b3ca03255766">&#9670;&nbsp;</a></span>FOEN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a5e7a7ec2f0da4f091c7e7a49bd44d362" name="a5e7a7ec2f0da4f091c7e7a49bd44d362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e7a7ec2f0da4f091c7e7a49bd44d362">&#9670;&nbsp;</a></span>FOEN16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="aa55e1858c5a4ed5f5dcb9e1eacc2f21b" name="aa55e1858c5a4ed5f5dcb9e1eacc2f21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa55e1858c5a4ed5f5dcb9e1eacc2f21b">&#9670;&nbsp;</a></span>FOEN17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ae2a735b4a872d1b34dd86288a9605094" name="ae2a735b4a872d1b34dd86288a9605094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a735b4a872d1b34dd86288a9605094">&#9670;&nbsp;</a></span>FOEN18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a29c3410bed85aabc7de4bf549221b5d4" name="a29c3410bed85aabc7de4bf549221b5d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c3410bed85aabc7de4bf549221b5d4">&#9670;&nbsp;</a></span>FOEN19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="aa5b385ebb29d979ee257bc396e8b9e2b" name="aa5b385ebb29d979ee257bc396e8b9e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b385ebb29d979ee257bc396e8b9e2b">&#9670;&nbsp;</a></span>FOEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a4069ce9951a1f03cef51d20602404a07" name="a4069ce9951a1f03cef51d20602404a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4069ce9951a1f03cef51d20602404a07">&#9670;&nbsp;</a></span>FOEN20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ab72db04df3dee7a58962aafa8014c192" name="ab72db04df3dee7a58962aafa8014c192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72db04df3dee7a58962aafa8014c192">&#9670;&nbsp;</a></span>FOEN21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ade2b870caad9db02b780a71c1d98101a" name="ade2b870caad9db02b780a71c1d98101a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade2b870caad9db02b780a71c1d98101a">&#9670;&nbsp;</a></span>FOEN22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ad0ad1272607d3b36d08d040f55b72001" name="ad0ad1272607d3b36d08d040f55b72001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0ad1272607d3b36d08d040f55b72001">&#9670;&nbsp;</a></span>FOEN23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a91710560505ba7a666fd864ee668a6ad" name="a91710560505ba7a666fd864ee668a6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91710560505ba7a666fd864ee668a6ad">&#9670;&nbsp;</a></span>FOEN24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="afafbab9aecebe40b21fad65ea26935e6" name="afafbab9aecebe40b21fad65ea26935e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afafbab9aecebe40b21fad65ea26935e6">&#9670;&nbsp;</a></span>FOEN25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a1f758e155384eb4f5b4ac91795b92965" name="a1f758e155384eb4f5b4ac91795b92965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f758e155384eb4f5b4ac91795b92965">&#9670;&nbsp;</a></span>FOEN26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="aca0e90c29613771458979d6c1144b51c" name="aca0e90c29613771458979d6c1144b51c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0e90c29613771458979d6c1144b51c">&#9670;&nbsp;</a></span>FOEN27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a3be95bfeacbc7abf2e8534b332488b86" name="a3be95bfeacbc7abf2e8534b332488b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be95bfeacbc7abf2e8534b332488b86">&#9670;&nbsp;</a></span>FOEN28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a03da7844541f6b448ca0e56c57bfd19e" name="a03da7844541f6b448ca0e56c57bfd19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03da7844541f6b448ca0e56c57bfd19e">&#9670;&nbsp;</a></span>FOEN29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a35b24241bfc609108bb5d8e0a9b8039a" name="a35b24241bfc609108bb5d8e0a9b8039a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b24241bfc609108bb5d8e0a9b8039a">&#9670;&nbsp;</a></span>FOEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a0ca9ae8ea3223e17602fc9c4d34794fa" name="a0ca9ae8ea3223e17602fc9c4d34794fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca9ae8ea3223e17602fc9c4d34794fa">&#9670;&nbsp;</a></span>FOEN30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a0bcf1175e73968b4fd17ef6335907a6c" name="a0bcf1175e73968b4fd17ef6335907a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bcf1175e73968b4fd17ef6335907a6c">&#9670;&nbsp;</a></span>FOEN31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a520463d0d0f7974b6a8a4f53e0d88cf7" name="a520463d0d0f7974b6a8a4f53e0d88cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a520463d0d0f7974b6a8a4f53e0d88cf7">&#9670;&nbsp;</a></span>FOEN32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a10f76604e577b231285c372cd315e0bf" name="a10f76604e577b231285c372cd315e0bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f76604e577b231285c372cd315e0bf">&#9670;&nbsp;</a></span>FOEN33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="afae41de837f06b9cf687c89bbda5c2cb" name="afae41de837f06b9cf687c89bbda5c2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae41de837f06b9cf687c89bbda5c2cb">&#9670;&nbsp;</a></span>FOEN34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ab1bfb828d3055427da6a64d876c017fd" name="ab1bfb828d3055427da6a64d876c017fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1bfb828d3055427da6a64d876c017fd">&#9670;&nbsp;</a></span>FOEN35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ab49eaa400575febd8b00ad8d5cd2fb6e" name="ab49eaa400575febd8b00ad8d5cd2fb6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49eaa400575febd8b00ad8d5cd2fb6e">&#9670;&nbsp;</a></span>FOEN36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ad5c3e8b4b9ba71e2a9d3ebc2fdf3cb4e" name="ad5c3e8b4b9ba71e2a9d3ebc2fdf3cb4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c3e8b4b9ba71e2a9d3ebc2fdf3cb4e">&#9670;&nbsp;</a></span>FOEN37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ad02ba02bed0a0abbcd8ebe5a38e5efa6" name="ad02ba02bed0a0abbcd8ebe5a38e5efa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad02ba02bed0a0abbcd8ebe5a38e5efa6">&#9670;&nbsp;</a></span>FOEN38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a9a4ec73feb085978b12dce11e1b2ccdf" name="a9a4ec73feb085978b12dce11e1b2ccdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4ec73feb085978b12dce11e1b2ccdf">&#9670;&nbsp;</a></span>FOEN39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a2a043005156bed2e97ee46c6672da9a1" name="a2a043005156bed2e97ee46c6672da9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a043005156bed2e97ee46c6672da9a1">&#9670;&nbsp;</a></span>FOEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a0615398d776ea7f8137fe3c4fa4fe3f0" name="a0615398d776ea7f8137fe3c4fa4fe3f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0615398d776ea7f8137fe3c4fa4fe3f0">&#9670;&nbsp;</a></span>FOEN40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a0694a616d8a18d4735f675526842b4e2" name="a0694a616d8a18d4735f675526842b4e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0694a616d8a18d4735f675526842b4e2">&#9670;&nbsp;</a></span>FOEN41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a7c00d16360fe6264fe624618630ea69c" name="a7c00d16360fe6264fe624618630ea69c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c00d16360fe6264fe624618630ea69c">&#9670;&nbsp;</a></span>FOEN42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a182629c8554b8d64bba81e5b66962632" name="a182629c8554b8d64bba81e5b66962632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a182629c8554b8d64bba81e5b66962632">&#9670;&nbsp;</a></span>FOEN43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a1e7d5b2623c1c139b0d7773b01e9efc2" name="a1e7d5b2623c1c139b0d7773b01e9efc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e7d5b2623c1c139b0d7773b01e9efc2">&#9670;&nbsp;</a></span>FOEN44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="aa846307925e0d00195f6ea964f8dd962" name="aa846307925e0d00195f6ea964f8dd962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa846307925e0d00195f6ea964f8dd962">&#9670;&nbsp;</a></span>FOEN45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ae850929eec06b3775bc1b6bb516cc064" name="ae850929eec06b3775bc1b6bb516cc064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae850929eec06b3775bc1b6bb516cc064">&#9670;&nbsp;</a></span>FOEN46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a46c52705d6f99fbcf911863aa5225f28" name="a46c52705d6f99fbcf911863aa5225f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c52705d6f99fbcf911863aa5225f28">&#9670;&nbsp;</a></span>FOEN47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a800502f4d7f1db0858cef358aff4d235" name="a800502f4d7f1db0858cef358aff4d235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a800502f4d7f1db0858cef358aff4d235">&#9670;&nbsp;</a></span>FOEN48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a01879c7e89a5e6376feae7a5289ce1c8" name="a01879c7e89a5e6376feae7a5289ce1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01879c7e89a5e6376feae7a5289ce1c8">&#9670;&nbsp;</a></span>FOEN49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a5e4c1f9a36351c6ea1497bb4a18a1d7f" name="a5e4c1f9a36351c6ea1497bb4a18a1d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e4c1f9a36351c6ea1497bb4a18a1d7f">&#9670;&nbsp;</a></span>FOEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a5465e253cfb981851d6db75778a924cd" name="a5465e253cfb981851d6db75778a924cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5465e253cfb981851d6db75778a924cd">&#9670;&nbsp;</a></span>FOEN50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ad3c3ad236432f0da2b910adc2a74a366" name="ad3c3ad236432f0da2b910adc2a74a366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c3ad236432f0da2b910adc2a74a366">&#9670;&nbsp;</a></span>FOEN51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a277365166d0de3b8ae1b355fc030a7b7" name="a277365166d0de3b8ae1b355fc030a7b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a277365166d0de3b8ae1b355fc030a7b7">&#9670;&nbsp;</a></span>FOEN52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a22f5e1ec77d70ee6ab111fba4a08c397" name="a22f5e1ec77d70ee6ab111fba4a08c397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f5e1ec77d70ee6ab111fba4a08c397">&#9670;&nbsp;</a></span>FOEN53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ab0113613d1ccb614bbd55de32934a6a7" name="ab0113613d1ccb614bbd55de32934a6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0113613d1ccb614bbd55de32934a6a7">&#9670;&nbsp;</a></span>FOEN54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ac04f5d4f2b323260dc4d63dcbce379ff" name="ac04f5d4f2b323260dc4d63dcbce379ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04f5d4f2b323260dc4d63dcbce379ff">&#9670;&nbsp;</a></span>FOEN55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ade6d527e54a3dff5af1db458774b0195" name="ade6d527e54a3dff5af1db458774b0195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade6d527e54a3dff5af1db458774b0195">&#9670;&nbsp;</a></span>FOEN56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a934f7e87ae6e3372c861d5010e1d03c7" name="a934f7e87ae6e3372c861d5010e1d03c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a934f7e87ae6e3372c861d5010e1d03c7">&#9670;&nbsp;</a></span>FOEN57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a2c736ba434d3629a23a16cb8e1ab901a" name="a2c736ba434d3629a23a16cb8e1ab901a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c736ba434d3629a23a16cb8e1ab901a">&#9670;&nbsp;</a></span>FOEN58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a482e554bd693d423c1cf3984098953eb" name="a482e554bd693d423c1cf3984098953eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a482e554bd693d423c1cf3984098953eb">&#9670;&nbsp;</a></span>FOEN59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a336da1f65dfea72d69cf99a6f140ff19" name="a336da1f65dfea72d69cf99a6f140ff19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a336da1f65dfea72d69cf99a6f140ff19">&#9670;&nbsp;</a></span>FOEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a7a81832c342032e16414fd01173cb159" name="a7a81832c342032e16414fd01173cb159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a81832c342032e16414fd01173cb159">&#9670;&nbsp;</a></span>FOEN60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a607d8c721e62d29bbef54e5972157b98" name="a607d8c721e62d29bbef54e5972157b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607d8c721e62d29bbef54e5972157b98">&#9670;&nbsp;</a></span>FOEN61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="acc756095861167872d7b2bc949352f6f" name="acc756095861167872d7b2bc949352f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc756095861167872d7b2bc949352f6f">&#9670;&nbsp;</a></span>FOEN62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a44e3977eb85d08479da3205bff2b1e02" name="a44e3977eb85d08479da3205bff2b1e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e3977eb85d08479da3205bff2b1e02">&#9670;&nbsp;</a></span>FOEN63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="aefff03e59b9fd591485bc814b597d986" name="aefff03e59b9fd591485bc814b597d986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefff03e59b9fd591485bc814b597d986">&#9670;&nbsp;</a></span>FOEN64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a8e01fc8c7bbd065c3279685be17b0956" name="a8e01fc8c7bbd065c3279685be17b0956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e01fc8c7bbd065c3279685be17b0956">&#9670;&nbsp;</a></span>FOEN65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ae52346f1f4cd2a691fa67a29f93fb056" name="ae52346f1f4cd2a691fa67a29f93fb056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae52346f1f4cd2a691fa67a29f93fb056">&#9670;&nbsp;</a></span>FOEN66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a802b99c1c757ddde9ff7aa49cccb19fc" name="a802b99c1c757ddde9ff7aa49cccb19fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a802b99c1c757ddde9ff7aa49cccb19fc">&#9670;&nbsp;</a></span>FOEN67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="acfb461805abc75ba2a40bb97da9e94dc" name="acfb461805abc75ba2a40bb97da9e94dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb461805abc75ba2a40bb97da9e94dc">&#9670;&nbsp;</a></span>FOEN68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="acd4c613e882a316f91621abbdf19fef3" name="acd4c613e882a316f91621abbdf19fef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd4c613e882a316f91621abbdf19fef3">&#9670;&nbsp;</a></span>FOEN69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a8399ba27728bcf8d4d885bf034d3f738" name="a8399ba27728bcf8d4d885bf034d3f738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8399ba27728bcf8d4d885bf034d3f738">&#9670;&nbsp;</a></span>FOEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a8c29897c59e6da6f04653f77da6cf9c1" name="a8c29897c59e6da6f04653f77da6cf9c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c29897c59e6da6f04653f77da6cf9c1">&#9670;&nbsp;</a></span>FOEN70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a09291a2b631f8c1a4ab0a63bb127c5c4" name="a09291a2b631f8c1a4ab0a63bb127c5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09291a2b631f8c1a4ab0a63bb127c5c4">&#9670;&nbsp;</a></span>FOEN71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a1923e187fb19d532f2f1d28922fafc09" name="a1923e187fb19d532f2f1d28922fafc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1923e187fb19d532f2f1d28922fafc09">&#9670;&nbsp;</a></span>FOEN72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="aadadca71dbe217b263132e7fe7ad4f2e" name="aadadca71dbe217b263132e7fe7ad4f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadadca71dbe217b263132e7fe7ad4f2e">&#9670;&nbsp;</a></span>FOEN73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a1358e92a477b6069df96e177556b7864" name="a1358e92a477b6069df96e177556b7864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1358e92a477b6069df96e177556b7864">&#9670;&nbsp;</a></span>FOEN74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a16d6d289332d67e7d1194a68dc005d27" name="a16d6d289332d67e7d1194a68dc005d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16d6d289332d67e7d1194a68dc005d27">&#9670;&nbsp;</a></span>FOEN75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ad0a99086549391133ed628a6ca74d34b" name="ad0a99086549391133ed628a6ca74d34b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a99086549391133ed628a6ca74d34b">&#9670;&nbsp;</a></span>FOEN76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a65199ee972d241647087df5831d2a4ae" name="a65199ee972d241647087df5831d2a4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65199ee972d241647087df5831d2a4ae">&#9670;&nbsp;</a></span>FOEN77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ab50e0c1e3bf364e70818dbb98c0e302e" name="ab50e0c1e3bf364e70818dbb98c0e302e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50e0c1e3bf364e70818dbb98c0e302e">&#9670;&nbsp;</a></span>FOEN78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="acb8f22d57e74d8626eccda6c606359f8" name="acb8f22d57e74d8626eccda6c606359f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb8f22d57e74d8626eccda6c606359f8">&#9670;&nbsp;</a></span>FOEN79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="afab545d2895c75a66b9c188173fc8261" name="afab545d2895c75a66b9c188173fc8261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab545d2895c75a66b9c188173fc8261">&#9670;&nbsp;</a></span>FOEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a2119616bfb9d30caaf9fb968db960be8" name="a2119616bfb9d30caaf9fb968db960be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2119616bfb9d30caaf9fb968db960be8">&#9670;&nbsp;</a></span>FOEN80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a57922f16e4fc39935fc7077e37341d63" name="a57922f16e4fc39935fc7077e37341d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57922f16e4fc39935fc7077e37341d63">&#9670;&nbsp;</a></span>FOEN81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a74e3466fd2d0f194c806c447ab5122a2" name="a74e3466fd2d0f194c806c447ab5122a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e3466fd2d0f194c806c447ab5122a2">&#9670;&nbsp;</a></span>FOEN82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a01f385bd939e89d40d7fbed9fb4db92e" name="a01f385bd939e89d40d7fbed9fb4db92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f385bd939e89d40d7fbed9fb4db92e">&#9670;&nbsp;</a></span>FOEN83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="aa9552477f6f4baa23e5deec96eecbf9d" name="aa9552477f6f4baa23e5deec96eecbf9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9552477f6f4baa23e5deec96eecbf9d">&#9670;&nbsp;</a></span>FOEN84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a16b49db0e1db6e7aebed0d3beb841627" name="a16b49db0e1db6e7aebed0d3beb841627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16b49db0e1db6e7aebed0d3beb841627">&#9670;&nbsp;</a></span>FOEN85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a207779cb8f5c0b8f35231dffd07d196d" name="a207779cb8f5c0b8f35231dffd07d196d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a207779cb8f5c0b8f35231dffd07d196d">&#9670;&nbsp;</a></span>FOEN86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="af2b6b74fae717e127ccca627dfc5869b" name="af2b6b74fae717e127ccca627dfc5869b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b6b74fae717e127ccca627dfc5869b">&#9670;&nbsp;</a></span>FOEN87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="acb6e282bb0e3ce950b3197d426941830" name="acb6e282bb0e3ce950b3197d426941830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb6e282bb0e3ce950b3197d426941830">&#9670;&nbsp;</a></span>FOEN88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a92d5c49bac419c12119cdfd2f45d71fd" name="a92d5c49bac419c12119cdfd2f45d71fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d5c49bac419c12119cdfd2f45d71fd">&#9670;&nbsp;</a></span>FOEN89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="abe6bb45ead6447a547a3a2f53b4502a8" name="abe6bb45ead6447a547a3a2f53b4502a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe6bb45ead6447a547a3a2f53b4502a8">&#9670;&nbsp;</a></span>FOEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a129717a1a058f83d4b954aced14ec5fa" name="a129717a1a058f83d4b954aced14ec5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129717a1a058f83d4b954aced14ec5fa">&#9670;&nbsp;</a></span>FOEN90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="abb160aacd5be37d97b58ed2ed4048c68" name="abb160aacd5be37d97b58ed2ed4048c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb160aacd5be37d97b58ed2ed4048c68">&#9670;&nbsp;</a></span>FOEN91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ac9d18dea4922123bd7ef5d06eac2ff91" name="ac9d18dea4922123bd7ef5d06eac2ff91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9d18dea4922123bd7ef5d06eac2ff91">&#9670;&nbsp;</a></span>FOEN92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a5c9332043def0df340213aaa83b9bf84" name="a5c9332043def0df340213aaa83b9bf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c9332043def0df340213aaa83b9bf84">&#9670;&nbsp;</a></span>FOEN93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a67925d51df2b2c05c2f4f081bcfda3ee" name="a67925d51df2b2c05c2f4f081bcfda3ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67925d51df2b2c05c2f4f081bcfda3ee">&#9670;&nbsp;</a></span>FOEN94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a56d4635932bc1e88bc0ee7c7d015433f" name="a56d4635932bc1e88bc0ee7c7d015433f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d4635932bc1e88bc0ee7c7d015433f">&#9670;&nbsp;</a></span>FOEN95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="ab400d8ea46d0f469ae57e9684ab9fab3" name="ab400d8ea46d0f469ae57e9684ab9fab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab400d8ea46d0f469ae57e9684ab9fab3">&#9670;&nbsp;</a></span>FOEN96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a7c68ccc803de4ab311920961c5f0f79d" name="a7c68ccc803de4ab311920961c5f0f79d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c68ccc803de4ab311920961c5f0f79d">&#9670;&nbsp;</a></span>FOEN97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="adb326648fdd2696e2ae6b0eaa279773a" name="adb326648fdd2696e2ae6b0eaa279773a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb326648fdd2696e2ae6b0eaa279773a">&#9670;&nbsp;</a></span>FOEN98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="a4db0b557f9d2723309f0dc9bf2622b61" name="a4db0b557f9d2723309f0dc9bf2622b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db0b557f9d2723309f0dc9bf2622b61">&#9670;&nbsp;</a></span>FOEN99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FOEN99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] Force output enable active regardless of function selected. Otherwise the selected function will enable the output only when needed <br  />
 </p>

</div>
</div>
<a id="adbb8c2b3d9e1197cd777447ab4345b5d" name="adbb8c2b3d9e1197cd777447ab4345b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb8c2b3d9e1197cd777447ab4345b5d">&#9670;&nbsp;</a></span>IEDATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IEDATA0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] 1 indicates the input_en is active and the value of the pad will be trasmitted to the internal logic within the device. <br  />
 </p>

</div>
</div>
<a id="aba22328c0d56d7195273996778ba8933" name="aba22328c0d56d7195273996778ba8933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba22328c0d56d7195273996778ba8933">&#9670;&nbsp;</a></span>IEDATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IEDATA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] 1 indicates the input_en is active and the value of the pad will be trasmitted to the internal logic within the device. <br  />
 </p>

</div>
</div>
<a id="aaed68cd5b84d0df352a20f0d99d2731f" name="aaed68cd5b84d0df352a20f0d99d2731f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed68cd5b84d0df352a20f0d99d2731f">&#9670;&nbsp;</a></span>IEDATA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IEDATA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] 1 indicates the input_en is active and the value of the pad will be trasmitted to the internal logic within the device. <br  />
 </p>

</div>
</div>
<a id="ad060dbe355d11307bce6313b347cc68a" name="ad060dbe355d11307bce6313b347cc68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad060dbe355d11307bce6313b347cc68a">&#9670;&nbsp;</a></span>IEDATA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IEDATA3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] 1 indicates the input_en is active and the value of the pad will be trasmitted to the internal logic within the device. <br  />
 </p>

</div>
</div>
<a id="abb38bd6f7885cd292e0c5ef52866c998" name="abb38bd6f7885cd292e0c5ef52866c998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb38bd6f7885cd292e0c5ef52866c998">&#9670;&nbsp;</a></span>IEOBS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IEOBS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000029C) Read only. Reflects the value of the input enable signals for pads 31-0 sent to the pad. <br  />
 </p>

</div>
</div>
<a id="a7651093f53e1baab3e99701014f0270a" name="a7651093f53e1baab3e99701014f0270a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7651093f53e1baab3e99701014f0270a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IEOBS0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55505b7997f4512d7087d37bfe890f17" name="a55505b7997f4512d7087d37bfe890f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55505b7997f4512d7087d37bfe890f17">&#9670;&nbsp;</a></span>IEOBS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IEOBS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002A0) Read only. Reflects the value of the input enable signals for pads 63-32 sent to the pad. <br  />
 </p>

</div>
</div>
<a id="a3c117bbc7911af3f2b932c15e9e312d9" name="a3c117bbc7911af3f2b932c15e9e312d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c117bbc7911af3f2b932c15e9e312d9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IEOBS1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1012cab923f7af15fe1da56dc5758c37" name="a1012cab923f7af15fe1da56dc5758c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1012cab923f7af15fe1da56dc5758c37">&#9670;&nbsp;</a></span>IEOBS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IEOBS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002A4) Read only. Reflects the value of the input enable signals for pads 95-64 sent to the pad. <br  />
 </p>

</div>
</div>
<a id="a3745417a1c542e060774d0840ad14470" name="a3745417a1c542e060774d0840ad14470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3745417a1c542e060774d0840ad14470">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IEOBS2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d65d334aa5a7ae50501965ce324d911" name="a5d65d334aa5a7ae50501965ce324d911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d65d334aa5a7ae50501965ce324d911">&#9670;&nbsp;</a></span>IEOBS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IEOBS3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002A8) Read only. Reflects the value of the input enable signals for pads 127-96 sent to the pad. <br  />
 </p>

</div>
</div>
<a id="a85e1aaaf66170239178462426d0544d2" name="a85e1aaaf66170239178462426d0544d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e1aaaf66170239178462426d0544d2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IEOBS3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0837a64ebce7c2da278188e1c20adcd" name="ad0837a64ebce7c2da278188e1c20adcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0837a64ebce7c2da278188e1c20adcd">&#9670;&nbsp;</a></span>INPEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 0 <br  />
 </p>

</div>
</div>
<a id="ae2714362c348e7854f5efa20fe3fa10e" name="ae2714362c348e7854f5efa20fe3fa10e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2714362c348e7854f5efa20fe3fa10e">&#9670;&nbsp;</a></span>INPEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 1 <br  />
 </p>

</div>
</div>
<a id="ab4eed3362a2b54fd95b72d32f7de4a7c" name="ab4eed3362a2b54fd95b72d32f7de4a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4eed3362a2b54fd95b72d32f7de4a7c">&#9670;&nbsp;</a></span>INPEN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 10 <br  />
 </p>

</div>
</div>
<a id="a69fe7ce3b6aeda6341b81f505db1b4e8" name="a69fe7ce3b6aeda6341b81f505db1b4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69fe7ce3b6aeda6341b81f505db1b4e8">&#9670;&nbsp;</a></span>INPEN100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 100 <br  />
 </p>

</div>
</div>
<a id="a54659489ab1ed14746eaaf8311ffcb34" name="a54659489ab1ed14746eaaf8311ffcb34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54659489ab1ed14746eaaf8311ffcb34">&#9670;&nbsp;</a></span>INPEN101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 101 <br  />
 </p>

</div>
</div>
<a id="a778d669b96e9d9e07b3f4f729917b5d2" name="a778d669b96e9d9e07b3f4f729917b5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a778d669b96e9d9e07b3f4f729917b5d2">&#9670;&nbsp;</a></span>INPEN102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 102 <br  />
 </p>

</div>
</div>
<a id="a895c8868f6994edd6696af65e17401b9" name="a895c8868f6994edd6696af65e17401b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a895c8868f6994edd6696af65e17401b9">&#9670;&nbsp;</a></span>INPEN103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 103 <br  />
 </p>

</div>
</div>
<a id="ab135245991ac5278e73b27abc1a1a78a" name="ab135245991ac5278e73b27abc1a1a78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab135245991ac5278e73b27abc1a1a78a">&#9670;&nbsp;</a></span>INPEN104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 104 <br  />
 </p>

</div>
</div>
<a id="a6c48366234940104367288f4be18c8a5" name="a6c48366234940104367288f4be18c8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c48366234940104367288f4be18c8a5">&#9670;&nbsp;</a></span>INPEN105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 105 <br  />
 </p>

</div>
</div>
<a id="a1840808af4dcbd2b707a1ae0d846842f" name="a1840808af4dcbd2b707a1ae0d846842f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1840808af4dcbd2b707a1ae0d846842f">&#9670;&nbsp;</a></span>INPEN106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 106 <br  />
 </p>

</div>
</div>
<a id="a04b57c9c123fc78e5242fb138da3a13f" name="a04b57c9c123fc78e5242fb138da3a13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b57c9c123fc78e5242fb138da3a13f">&#9670;&nbsp;</a></span>INPEN107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 107 <br  />
 </p>

</div>
</div>
<a id="a05b7e42a3ffff5348ca53672e9f74f7a" name="a05b7e42a3ffff5348ca53672e9f74f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05b7e42a3ffff5348ca53672e9f74f7a">&#9670;&nbsp;</a></span>INPEN108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 108 <br  />
 </p>

</div>
</div>
<a id="ad1b7969a3c5502c3421ae2a6fe0c1022" name="ad1b7969a3c5502c3421ae2a6fe0c1022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b7969a3c5502c3421ae2a6fe0c1022">&#9670;&nbsp;</a></span>INPEN109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 109 <br  />
 </p>

</div>
</div>
<a id="a0bef933b2d83de3b4917829096f9f5c1" name="a0bef933b2d83de3b4917829096f9f5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bef933b2d83de3b4917829096f9f5c1">&#9670;&nbsp;</a></span>INPEN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 11 <br  />
 </p>

</div>
</div>
<a id="afdb6de04c4c7c5d3df83959fe9d5cd6f" name="afdb6de04c4c7c5d3df83959fe9d5cd6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb6de04c4c7c5d3df83959fe9d5cd6f">&#9670;&nbsp;</a></span>INPEN110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 110 <br  />
 </p>

</div>
</div>
<a id="a4a03dbbf38b92c92218cfe7cdb15d3de" name="a4a03dbbf38b92c92218cfe7cdb15d3de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a03dbbf38b92c92218cfe7cdb15d3de">&#9670;&nbsp;</a></span>INPEN111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 111 <br  />
 </p>

</div>
</div>
<a id="a86d516af33211e50dc009d9ffc920c79" name="a86d516af33211e50dc009d9ffc920c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d516af33211e50dc009d9ffc920c79">&#9670;&nbsp;</a></span>INPEN112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 112 <br  />
 </p>

</div>
</div>
<a id="a75692d0954bcd0d1fb0b6d6734f6c0fb" name="a75692d0954bcd0d1fb0b6d6734f6c0fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75692d0954bcd0d1fb0b6d6734f6c0fb">&#9670;&nbsp;</a></span>INPEN113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 113 <br  />
 </p>

</div>
</div>
<a id="a84b734007ea3483121919047454f0811" name="a84b734007ea3483121919047454f0811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b734007ea3483121919047454f0811">&#9670;&nbsp;</a></span>INPEN114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 114 <br  />
 </p>

</div>
</div>
<a id="a385565cbbae4ac161b63fb0e47ebc404" name="a385565cbbae4ac161b63fb0e47ebc404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a385565cbbae4ac161b63fb0e47ebc404">&#9670;&nbsp;</a></span>INPEN115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 115 <br  />
 </p>

</div>
</div>
<a id="a7d690e5ab075eab1ce18aab94c0fce49" name="a7d690e5ab075eab1ce18aab94c0fce49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d690e5ab075eab1ce18aab94c0fce49">&#9670;&nbsp;</a></span>INPEN116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 116 <br  />
 </p>

</div>
</div>
<a id="a726565106f88db8844558ac6a1959ca8" name="a726565106f88db8844558ac6a1959ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726565106f88db8844558ac6a1959ca8">&#9670;&nbsp;</a></span>INPEN117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 117 <br  />
 </p>

</div>
</div>
<a id="a4d474442d436ad2408822a6be7a8c3c4" name="a4d474442d436ad2408822a6be7a8c3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d474442d436ad2408822a6be7a8c3c4">&#9670;&nbsp;</a></span>INPEN118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 118 <br  />
 </p>

</div>
</div>
<a id="a1a00b107015df7bb347792ccf288b2c4" name="a1a00b107015df7bb347792ccf288b2c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a00b107015df7bb347792ccf288b2c4">&#9670;&nbsp;</a></span>INPEN119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 119 <br  />
 </p>

</div>
</div>
<a id="a4b70787d4e6b29534bb5a7268b1ba0ca" name="a4b70787d4e6b29534bb5a7268b1ba0ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b70787d4e6b29534bb5a7268b1ba0ca">&#9670;&nbsp;</a></span>INPEN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 12 <br  />
 </p>

</div>
</div>
<a id="a4bd5fdccd5756bb653561156964feea8" name="a4bd5fdccd5756bb653561156964feea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd5fdccd5756bb653561156964feea8">&#9670;&nbsp;</a></span>INPEN120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 120 <br  />
 </p>

</div>
</div>
<a id="a786b8d5e83c506e6f9423b14aa39b05f" name="a786b8d5e83c506e6f9423b14aa39b05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786b8d5e83c506e6f9423b14aa39b05f">&#9670;&nbsp;</a></span>INPEN121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 121 <br  />
 </p>

</div>
</div>
<a id="a58dc9d9f034b0426693bdea6b8181966" name="a58dc9d9f034b0426693bdea6b8181966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58dc9d9f034b0426693bdea6b8181966">&#9670;&nbsp;</a></span>INPEN122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 122 <br  />
 </p>

</div>
</div>
<a id="af59a8584bab31b4972c67f3833830191" name="af59a8584bab31b4972c67f3833830191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af59a8584bab31b4972c67f3833830191">&#9670;&nbsp;</a></span>INPEN123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 123 <br  />
 </p>

</div>
</div>
<a id="abb5591e7b1c3a6b486784a0fa0b9189e" name="abb5591e7b1c3a6b486784a0fa0b9189e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5591e7b1c3a6b486784a0fa0b9189e">&#9670;&nbsp;</a></span>INPEN124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 124 <br  />
 </p>

</div>
</div>
<a id="a12e88037d90e0cc2e1ea366f9a637fdf" name="a12e88037d90e0cc2e1ea366f9a637fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12e88037d90e0cc2e1ea366f9a637fdf">&#9670;&nbsp;</a></span>INPEN125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 125 <br  />
 </p>

</div>
</div>
<a id="a7dce468fa50db8e0270e7deac80a53b1" name="a7dce468fa50db8e0270e7deac80a53b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dce468fa50db8e0270e7deac80a53b1">&#9670;&nbsp;</a></span>INPEN126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 126 <br  />
 </p>

</div>
</div>
<a id="a85e183120eb26060180bf0995464f003" name="a85e183120eb26060180bf0995464f003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e183120eb26060180bf0995464f003">&#9670;&nbsp;</a></span>INPEN127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 127 <br  />
 </p>

</div>
</div>
<a id="a466af32dff37e850886a5c94fb23c4c8" name="a466af32dff37e850886a5c94fb23c4c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a466af32dff37e850886a5c94fb23c4c8">&#9670;&nbsp;</a></span>INPEN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 13 <br  />
 </p>

</div>
</div>
<a id="a6c51192192bf709dc6e4b96ddeb820ba" name="a6c51192192bf709dc6e4b96ddeb820ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c51192192bf709dc6e4b96ddeb820ba">&#9670;&nbsp;</a></span>INPEN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 14 <br  />
 </p>

</div>
</div>
<a id="ac74e9340b23854f80b2b6b8d9f0f4cec" name="ac74e9340b23854f80b2b6b8d9f0f4cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac74e9340b23854f80b2b6b8d9f0f4cec">&#9670;&nbsp;</a></span>INPEN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 15 <br  />
 </p>

</div>
</div>
<a id="ad694c64d320b8e4eeeb9f5065863b8db" name="ad694c64d320b8e4eeeb9f5065863b8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad694c64d320b8e4eeeb9f5065863b8db">&#9670;&nbsp;</a></span>INPEN16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 16 <br  />
 </p>

</div>
</div>
<a id="a03d3b5f25aa36f6efe62ccfe200c14a2" name="a03d3b5f25aa36f6efe62ccfe200c14a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d3b5f25aa36f6efe62ccfe200c14a2">&#9670;&nbsp;</a></span>INPEN17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 17 <br  />
 </p>

</div>
</div>
<a id="a65f8df03e9feead52b10692f84634c0a" name="a65f8df03e9feead52b10692f84634c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f8df03e9feead52b10692f84634c0a">&#9670;&nbsp;</a></span>INPEN18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 18 <br  />
 </p>

</div>
</div>
<a id="a0aa4eafbdfdba7321a35064f43df6ced" name="a0aa4eafbdfdba7321a35064f43df6ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa4eafbdfdba7321a35064f43df6ced">&#9670;&nbsp;</a></span>INPEN19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 19 <br  />
 </p>

</div>
</div>
<a id="adefcec4a5820053027f85a5a1c68e57f" name="adefcec4a5820053027f85a5a1c68e57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adefcec4a5820053027f85a5a1c68e57f">&#9670;&nbsp;</a></span>INPEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 2 <br  />
 </p>

</div>
</div>
<a id="a3e0b7e77284cb483cff471412fc66c93" name="a3e0b7e77284cb483cff471412fc66c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e0b7e77284cb483cff471412fc66c93">&#9670;&nbsp;</a></span>INPEN20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 20 <br  />
 </p>

</div>
</div>
<a id="aa3ab7f06118c8bc42362d2b93eb826c1" name="aa3ab7f06118c8bc42362d2b93eb826c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3ab7f06118c8bc42362d2b93eb826c1">&#9670;&nbsp;</a></span>INPEN21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 21 <br  />
 </p>

</div>
</div>
<a id="a3a9c1c69f4a9c41b49b8f27d32e7dd26" name="a3a9c1c69f4a9c41b49b8f27d32e7dd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9c1c69f4a9c41b49b8f27d32e7dd26">&#9670;&nbsp;</a></span>INPEN22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 22 <br  />
 </p>

</div>
</div>
<a id="abd624922a2d3f20cd81f1dffdaef12fe" name="abd624922a2d3f20cd81f1dffdaef12fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd624922a2d3f20cd81f1dffdaef12fe">&#9670;&nbsp;</a></span>INPEN23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 23 <br  />
 </p>

</div>
</div>
<a id="ad2ebe4e3499f759ee7f676d8d7305637" name="ad2ebe4e3499f759ee7f676d8d7305637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2ebe4e3499f759ee7f676d8d7305637">&#9670;&nbsp;</a></span>INPEN24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 24 <br  />
 </p>

</div>
</div>
<a id="a76d950d4703f90dc36fe488db14c892e" name="a76d950d4703f90dc36fe488db14c892e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d950d4703f90dc36fe488db14c892e">&#9670;&nbsp;</a></span>INPEN25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 25 <br  />
 </p>

</div>
</div>
<a id="a5403c8824c5fbb751e0c9edb2fc49568" name="a5403c8824c5fbb751e0c9edb2fc49568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5403c8824c5fbb751e0c9edb2fc49568">&#9670;&nbsp;</a></span>INPEN26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 26 <br  />
 </p>

</div>
</div>
<a id="a6be932b396ce67068da42bcdda95191a" name="a6be932b396ce67068da42bcdda95191a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be932b396ce67068da42bcdda95191a">&#9670;&nbsp;</a></span>INPEN27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 27 <br  />
 </p>

</div>
</div>
<a id="aa070b5a10747fd7b485bcde227efd8fe" name="aa070b5a10747fd7b485bcde227efd8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa070b5a10747fd7b485bcde227efd8fe">&#9670;&nbsp;</a></span>INPEN28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 28 <br  />
 </p>

</div>
</div>
<a id="aa48f1739a7c1dfd6f2707d17fe82bc88" name="aa48f1739a7c1dfd6f2707d17fe82bc88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa48f1739a7c1dfd6f2707d17fe82bc88">&#9670;&nbsp;</a></span>INPEN29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 29 <br  />
 </p>

</div>
</div>
<a id="a3526a66b10081da6a7412d1ad6f9bc70" name="a3526a66b10081da6a7412d1ad6f9bc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3526a66b10081da6a7412d1ad6f9bc70">&#9670;&nbsp;</a></span>INPEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 3 <br  />
 </p>

</div>
</div>
<a id="a45666b69d42c622cfc63ebd24034b01c" name="a45666b69d42c622cfc63ebd24034b01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45666b69d42c622cfc63ebd24034b01c">&#9670;&nbsp;</a></span>INPEN30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 30 <br  />
 </p>

</div>
</div>
<a id="aedd540ceaf510c1c0e4b12804d908b11" name="aedd540ceaf510c1c0e4b12804d908b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd540ceaf510c1c0e4b12804d908b11">&#9670;&nbsp;</a></span>INPEN31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 31 <br  />
 </p>

</div>
</div>
<a id="a2b94208402795345225a4da7cd2917bb" name="a2b94208402795345225a4da7cd2917bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b94208402795345225a4da7cd2917bb">&#9670;&nbsp;</a></span>INPEN32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 32 <br  />
 </p>

</div>
</div>
<a id="ae21dfd03802270174ab45f8e2cae88ec" name="ae21dfd03802270174ab45f8e2cae88ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21dfd03802270174ab45f8e2cae88ec">&#9670;&nbsp;</a></span>INPEN33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 33 <br  />
 </p>

</div>
</div>
<a id="a477e0bc0e2e7afffd8b85ba19b72dddc" name="a477e0bc0e2e7afffd8b85ba19b72dddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477e0bc0e2e7afffd8b85ba19b72dddc">&#9670;&nbsp;</a></span>INPEN34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 34 <br  />
 </p>

</div>
</div>
<a id="ac230d55e526b650682d763b060b42d39" name="ac230d55e526b650682d763b060b42d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac230d55e526b650682d763b060b42d39">&#9670;&nbsp;</a></span>INPEN35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 35 <br  />
 </p>

</div>
</div>
<a id="a2ed35ede29097f5e0932b0a6c7707a71" name="a2ed35ede29097f5e0932b0a6c7707a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed35ede29097f5e0932b0a6c7707a71">&#9670;&nbsp;</a></span>INPEN36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 36 <br  />
 </p>

</div>
</div>
<a id="ac337f03d552c2ec2bab7d419a0e20328" name="ac337f03d552c2ec2bab7d419a0e20328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac337f03d552c2ec2bab7d419a0e20328">&#9670;&nbsp;</a></span>INPEN37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 37 <br  />
 </p>

</div>
</div>
<a id="ac99230d0815c648e4f48368841e2dd10" name="ac99230d0815c648e4f48368841e2dd10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac99230d0815c648e4f48368841e2dd10">&#9670;&nbsp;</a></span>INPEN38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 38 <br  />
 </p>

</div>
</div>
<a id="a954580eaa59457cce5aa83df61c721f8" name="a954580eaa59457cce5aa83df61c721f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954580eaa59457cce5aa83df61c721f8">&#9670;&nbsp;</a></span>INPEN39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 39 <br  />
 </p>

</div>
</div>
<a id="a170c9f205eb6b61a9a082b2754dbbab3" name="a170c9f205eb6b61a9a082b2754dbbab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170c9f205eb6b61a9a082b2754dbbab3">&#9670;&nbsp;</a></span>INPEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 4 <br  />
 </p>

</div>
</div>
<a id="aa8fea5327ea4cdd169951d4871ef212d" name="aa8fea5327ea4cdd169951d4871ef212d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8fea5327ea4cdd169951d4871ef212d">&#9670;&nbsp;</a></span>INPEN40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 40 <br  />
 </p>

</div>
</div>
<a id="aec7e2120219b2764fccf11b7c9891de3" name="aec7e2120219b2764fccf11b7c9891de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec7e2120219b2764fccf11b7c9891de3">&#9670;&nbsp;</a></span>INPEN41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 41 <br  />
 </p>

</div>
</div>
<a id="a3eea50e253d67bb4de0fa857a04adbf0" name="a3eea50e253d67bb4de0fa857a04adbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eea50e253d67bb4de0fa857a04adbf0">&#9670;&nbsp;</a></span>INPEN42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 42 <br  />
 </p>

</div>
</div>
<a id="a74dd01df567bd2821cc1097e9b90cb28" name="a74dd01df567bd2821cc1097e9b90cb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74dd01df567bd2821cc1097e9b90cb28">&#9670;&nbsp;</a></span>INPEN43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 43 <br  />
 </p>

</div>
</div>
<a id="a0df59e14fe7fc5a29925dc515fe90c60" name="a0df59e14fe7fc5a29925dc515fe90c60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0df59e14fe7fc5a29925dc515fe90c60">&#9670;&nbsp;</a></span>INPEN44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 44 <br  />
 </p>

</div>
</div>
<a id="ac975ccb4440ecbd37e85615b4c4fa45f" name="ac975ccb4440ecbd37e85615b4c4fa45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac975ccb4440ecbd37e85615b4c4fa45f">&#9670;&nbsp;</a></span>INPEN45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 45 <br  />
 </p>

</div>
</div>
<a id="af55a3c110ede8029a06bd5218bfa25af" name="af55a3c110ede8029a06bd5218bfa25af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55a3c110ede8029a06bd5218bfa25af">&#9670;&nbsp;</a></span>INPEN46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 46 <br  />
 </p>

</div>
</div>
<a id="a03ff7adf058b3d98cba39c5a2c3f2b92" name="a03ff7adf058b3d98cba39c5a2c3f2b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ff7adf058b3d98cba39c5a2c3f2b92">&#9670;&nbsp;</a></span>INPEN47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 47 <br  />
 </p>

</div>
</div>
<a id="a38a482317ed2ed2ad3ff18ba47ea0a8f" name="a38a482317ed2ed2ad3ff18ba47ea0a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a482317ed2ed2ad3ff18ba47ea0a8f">&#9670;&nbsp;</a></span>INPEN48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 48 <br  />
 </p>

</div>
</div>
<a id="a8d9cc965ba4c1fc3174640a088deb00e" name="a8d9cc965ba4c1fc3174640a088deb00e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d9cc965ba4c1fc3174640a088deb00e">&#9670;&nbsp;</a></span>INPEN49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 49 <br  />
 </p>

</div>
</div>
<a id="a03724f788c7c7079725df794ebc6bcbb" name="a03724f788c7c7079725df794ebc6bcbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03724f788c7c7079725df794ebc6bcbb">&#9670;&nbsp;</a></span>INPEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 5 <br  />
 </p>

</div>
</div>
<a id="a89a61c8ae4d638e99fef01fc086dbb17" name="a89a61c8ae4d638e99fef01fc086dbb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a61c8ae4d638e99fef01fc086dbb17">&#9670;&nbsp;</a></span>INPEN50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 50 <br  />
 </p>

</div>
</div>
<a id="a4d9178c77bc6c29b6a82d0f3a2885fde" name="a4d9178c77bc6c29b6a82d0f3a2885fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d9178c77bc6c29b6a82d0f3a2885fde">&#9670;&nbsp;</a></span>INPEN51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 51 <br  />
 </p>

</div>
</div>
<a id="aa5152a9c6ce9ce546c8802349be21dd9" name="aa5152a9c6ce9ce546c8802349be21dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5152a9c6ce9ce546c8802349be21dd9">&#9670;&nbsp;</a></span>INPEN52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 52 <br  />
 </p>

</div>
</div>
<a id="af768249ec52db259e6b1ec02d9dc2bf3" name="af768249ec52db259e6b1ec02d9dc2bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af768249ec52db259e6b1ec02d9dc2bf3">&#9670;&nbsp;</a></span>INPEN53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 53 <br  />
 </p>

</div>
</div>
<a id="a8ef5f1ecdfc09bf872b250a50f70739d" name="a8ef5f1ecdfc09bf872b250a50f70739d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef5f1ecdfc09bf872b250a50f70739d">&#9670;&nbsp;</a></span>INPEN54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 54 <br  />
 </p>

</div>
</div>
<a id="a4d8b5d7b04e02ec6ebc0cbd30eba9eb6" name="a4d8b5d7b04e02ec6ebc0cbd30eba9eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8b5d7b04e02ec6ebc0cbd30eba9eb6">&#9670;&nbsp;</a></span>INPEN55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 55 <br  />
 </p>

</div>
</div>
<a id="a909c9fe77ab2c2eb013c23c90af6ba18" name="a909c9fe77ab2c2eb013c23c90af6ba18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909c9fe77ab2c2eb013c23c90af6ba18">&#9670;&nbsp;</a></span>INPEN56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 56 <br  />
 </p>

</div>
</div>
<a id="a022af1bbb8fadc7ad69f725c234c40e3" name="a022af1bbb8fadc7ad69f725c234c40e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a022af1bbb8fadc7ad69f725c234c40e3">&#9670;&nbsp;</a></span>INPEN57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 57 <br  />
 </p>

</div>
</div>
<a id="a7410d5fdd40ec4a2f015759b0e5c573e" name="a7410d5fdd40ec4a2f015759b0e5c573e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7410d5fdd40ec4a2f015759b0e5c573e">&#9670;&nbsp;</a></span>INPEN58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 58 <br  />
 </p>

</div>
</div>
<a id="ad1cd2c61ab060c6d6f4fbd7f364d3278" name="ad1cd2c61ab060c6d6f4fbd7f364d3278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1cd2c61ab060c6d6f4fbd7f364d3278">&#9670;&nbsp;</a></span>INPEN59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 59 <br  />
 </p>

</div>
</div>
<a id="a8cc5247d378af3a4a5ff61ea07e2fa01" name="a8cc5247d378af3a4a5ff61ea07e2fa01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc5247d378af3a4a5ff61ea07e2fa01">&#9670;&nbsp;</a></span>INPEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 6 <br  />
 </p>

</div>
</div>
<a id="adecfd739d89a4e62703cedd60e1795aa" name="adecfd739d89a4e62703cedd60e1795aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adecfd739d89a4e62703cedd60e1795aa">&#9670;&nbsp;</a></span>INPEN60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 60 <br  />
 </p>

</div>
</div>
<a id="ad8554c5afa16d625b47ce0e57f09e602" name="ad8554c5afa16d625b47ce0e57f09e602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8554c5afa16d625b47ce0e57f09e602">&#9670;&nbsp;</a></span>INPEN61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 61 <br  />
 </p>

</div>
</div>
<a id="aa1f528f0ec1b63c55488f572890122dd" name="aa1f528f0ec1b63c55488f572890122dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f528f0ec1b63c55488f572890122dd">&#9670;&nbsp;</a></span>INPEN62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 62 <br  />
 </p>

</div>
</div>
<a id="a0d75561ce3de6fd060ca7b389574d61f" name="a0d75561ce3de6fd060ca7b389574d61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d75561ce3de6fd060ca7b389574d61f">&#9670;&nbsp;</a></span>INPEN63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 63 <br  />
 </p>

</div>
</div>
<a id="a6d0f0273e8c2bc8c0c94f6c66f4fe681" name="a6d0f0273e8c2bc8c0c94f6c66f4fe681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0f0273e8c2bc8c0c94f6c66f4fe681">&#9670;&nbsp;</a></span>INPEN64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 64 <br  />
 </p>

</div>
</div>
<a id="a37111e13cb31734eb8008a7077d5e19d" name="a37111e13cb31734eb8008a7077d5e19d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37111e13cb31734eb8008a7077d5e19d">&#9670;&nbsp;</a></span>INPEN65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 65 <br  />
 </p>

</div>
</div>
<a id="a1ffa930e0ffb1d86f2abe1c4649e5ec7" name="a1ffa930e0ffb1d86f2abe1c4649e5ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ffa930e0ffb1d86f2abe1c4649e5ec7">&#9670;&nbsp;</a></span>INPEN66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 66 <br  />
 </p>

</div>
</div>
<a id="ae461ff3a6d7e9a5b18155466f37b0304" name="ae461ff3a6d7e9a5b18155466f37b0304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae461ff3a6d7e9a5b18155466f37b0304">&#9670;&nbsp;</a></span>INPEN67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 67 <br  />
 </p>

</div>
</div>
<a id="ad9fdf15c9bc7d41a765fb7bef5f90ca9" name="ad9fdf15c9bc7d41a765fb7bef5f90ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9fdf15c9bc7d41a765fb7bef5f90ca9">&#9670;&nbsp;</a></span>INPEN68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 68 <br  />
 </p>

</div>
</div>
<a id="a133169e7a4ee198ee242db5ab06295d4" name="a133169e7a4ee198ee242db5ab06295d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133169e7a4ee198ee242db5ab06295d4">&#9670;&nbsp;</a></span>INPEN69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 69 <br  />
 </p>

</div>
</div>
<a id="a0c81fd0902af47f9650acc1ed58ef358" name="a0c81fd0902af47f9650acc1ed58ef358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c81fd0902af47f9650acc1ed58ef358">&#9670;&nbsp;</a></span>INPEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 7 <br  />
 </p>

</div>
</div>
<a id="aec15d254c193591c0bbad94d2081ba09" name="aec15d254c193591c0bbad94d2081ba09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec15d254c193591c0bbad94d2081ba09">&#9670;&nbsp;</a></span>INPEN70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 70 <br  />
 </p>

</div>
</div>
<a id="afab5e1811614bd5dcec21730f8c72f07" name="afab5e1811614bd5dcec21730f8c72f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab5e1811614bd5dcec21730f8c72f07">&#9670;&nbsp;</a></span>INPEN71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 71 <br  />
 </p>

</div>
</div>
<a id="afa819256ad2a70d9d93738f882465c6e" name="afa819256ad2a70d9d93738f882465c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa819256ad2a70d9d93738f882465c6e">&#9670;&nbsp;</a></span>INPEN72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 72 <br  />
 </p>

</div>
</div>
<a id="aee2ccc11fef2b040996e81af6bacbc33" name="aee2ccc11fef2b040996e81af6bacbc33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2ccc11fef2b040996e81af6bacbc33">&#9670;&nbsp;</a></span>INPEN73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 73 <br  />
 </p>

</div>
</div>
<a id="aa9f9b6e3e215ae69ab747b183338c860" name="aa9f9b6e3e215ae69ab747b183338c860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f9b6e3e215ae69ab747b183338c860">&#9670;&nbsp;</a></span>INPEN74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 74 <br  />
 </p>

</div>
</div>
<a id="aaa6b617ac57b8e0e0b029ea4be459181" name="aaa6b617ac57b8e0e0b029ea4be459181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa6b617ac57b8e0e0b029ea4be459181">&#9670;&nbsp;</a></span>INPEN75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 75 <br  />
 </p>

</div>
</div>
<a id="a0b32450ef20ebec638c8576739415a27" name="a0b32450ef20ebec638c8576739415a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b32450ef20ebec638c8576739415a27">&#9670;&nbsp;</a></span>INPEN76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 76 <br  />
 </p>

</div>
</div>
<a id="a2c84b0f9a45fc808921bbe2269559f98" name="a2c84b0f9a45fc808921bbe2269559f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c84b0f9a45fc808921bbe2269559f98">&#9670;&nbsp;</a></span>INPEN77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 77 <br  />
 </p>

</div>
</div>
<a id="a19e68085026d45523b6bf39744ef16a8" name="a19e68085026d45523b6bf39744ef16a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e68085026d45523b6bf39744ef16a8">&#9670;&nbsp;</a></span>INPEN78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 78 <br  />
 </p>

</div>
</div>
<a id="ad24ecb7403981670679bb7a95942a888" name="ad24ecb7403981670679bb7a95942a888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24ecb7403981670679bb7a95942a888">&#9670;&nbsp;</a></span>INPEN79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 79 <br  />
 </p>

</div>
</div>
<a id="a357e56bf0fc7a7890a037da61b8f50cd" name="a357e56bf0fc7a7890a037da61b8f50cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a357e56bf0fc7a7890a037da61b8f50cd">&#9670;&nbsp;</a></span>INPEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 8 <br  />
 </p>

</div>
</div>
<a id="a872d9897f874967567aca7715d3a6ca2" name="a872d9897f874967567aca7715d3a6ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a872d9897f874967567aca7715d3a6ca2">&#9670;&nbsp;</a></span>INPEN80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 80 <br  />
 </p>

</div>
</div>
<a id="a09a88169c6cfcaf7b5a5ac8340ea3c4d" name="a09a88169c6cfcaf7b5a5ac8340ea3c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a88169c6cfcaf7b5a5ac8340ea3c4d">&#9670;&nbsp;</a></span>INPEN81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 81 <br  />
 </p>

</div>
</div>
<a id="a5d350acf89463242cd3a4e700cc20795" name="a5d350acf89463242cd3a4e700cc20795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d350acf89463242cd3a4e700cc20795">&#9670;&nbsp;</a></span>INPEN82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 82 <br  />
 </p>

</div>
</div>
<a id="a00d6a943870af047868919dc810e893f" name="a00d6a943870af047868919dc810e893f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d6a943870af047868919dc810e893f">&#9670;&nbsp;</a></span>INPEN83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 83 <br  />
 </p>

</div>
</div>
<a id="ae04b5e60af56001f3e54c48f93ab13e9" name="ae04b5e60af56001f3e54c48f93ab13e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04b5e60af56001f3e54c48f93ab13e9">&#9670;&nbsp;</a></span>INPEN84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 84 <br  />
 </p>

</div>
</div>
<a id="ac9efd227850cd59b7d85af318862ece7" name="ac9efd227850cd59b7d85af318862ece7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9efd227850cd59b7d85af318862ece7">&#9670;&nbsp;</a></span>INPEN85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 85 <br  />
 </p>

</div>
</div>
<a id="af2a66febce7b590e60095d9a3687b1c4" name="af2a66febce7b590e60095d9a3687b1c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a66febce7b590e60095d9a3687b1c4">&#9670;&nbsp;</a></span>INPEN86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 86 <br  />
 </p>

</div>
</div>
<a id="a95733ed56235a49b52e2345195607962" name="a95733ed56235a49b52e2345195607962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95733ed56235a49b52e2345195607962">&#9670;&nbsp;</a></span>INPEN87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 87 <br  />
 </p>

</div>
</div>
<a id="ad296cb34a265d0bf0b66ea0b91a0c526" name="ad296cb34a265d0bf0b66ea0b91a0c526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad296cb34a265d0bf0b66ea0b91a0c526">&#9670;&nbsp;</a></span>INPEN88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 88 <br  />
 </p>

</div>
</div>
<a id="a4309809bf8c486e547423f84637ba454" name="a4309809bf8c486e547423f84637ba454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4309809bf8c486e547423f84637ba454">&#9670;&nbsp;</a></span>INPEN89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 89 <br  />
 </p>

</div>
</div>
<a id="ad5b06d80b67b2a0deabd9623a864a4af" name="ad5b06d80b67b2a0deabd9623a864a4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5b06d80b67b2a0deabd9623a864a4af">&#9670;&nbsp;</a></span>INPEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 9 <br  />
 </p>

</div>
</div>
<a id="ad749d6e2d233d55154db8f43a9868729" name="ad749d6e2d233d55154db8f43a9868729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad749d6e2d233d55154db8f43a9868729">&#9670;&nbsp;</a></span>INPEN90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 90 <br  />
 </p>

</div>
</div>
<a id="ac1fddae96c7209da1ac7fe88c1a83509" name="ac1fddae96c7209da1ac7fe88c1a83509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1fddae96c7209da1ac7fe88c1a83509">&#9670;&nbsp;</a></span>INPEN91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 91 <br  />
 </p>

</div>
</div>
<a id="a7b039922dba962d5742cff9c48e0b341" name="a7b039922dba962d5742cff9c48e0b341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b039922dba962d5742cff9c48e0b341">&#9670;&nbsp;</a></span>INPEN92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 92 <br  />
 </p>

</div>
</div>
<a id="a548380680863b743fb4068f3329e5be8" name="a548380680863b743fb4068f3329e5be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a548380680863b743fb4068f3329e5be8">&#9670;&nbsp;</a></span>INPEN93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 93 <br  />
 </p>

</div>
</div>
<a id="ac26cc837a1c96a1b579ab9655fb18cf2" name="ac26cc837a1c96a1b579ab9655fb18cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26cc837a1c96a1b579ab9655fb18cf2">&#9670;&nbsp;</a></span>INPEN94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 94 <br  />
 </p>

</div>
</div>
<a id="abf3c929869243bbb27fd123eb1f31516" name="abf3c929869243bbb27fd123eb1f31516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf3c929869243bbb27fd123eb1f31516">&#9670;&nbsp;</a></span>INPEN95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 95 <br  />
 </p>

</div>
</div>
<a id="a68f8f2f64f62ac74640405b3133ea810" name="a68f8f2f64f62ac74640405b3133ea810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f8f2f64f62ac74640405b3133ea810">&#9670;&nbsp;</a></span>INPEN96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 96 <br  />
 </p>

</div>
</div>
<a id="ab06f2d92cdfd43cd8a2f69ac6925a8c2" name="ab06f2d92cdfd43cd8a2f69ac6925a8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06f2d92cdfd43cd8a2f69ac6925a8c2">&#9670;&nbsp;</a></span>INPEN97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 97 <br  />
 </p>

</div>
</div>
<a id="af637a6a5cf7e9c5ca0819b45c03e8e64" name="af637a6a5cf7e9c5ca0819b45c03e8e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af637a6a5cf7e9c5ca0819b45c03e8e64">&#9670;&nbsp;</a></span>INPEN98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 98 <br  />
 </p>

</div>
</div>
<a id="aa2d26f5aa478690b846822aafc7d9585" name="aa2d26f5aa478690b846822aafc7d9585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d26f5aa478690b846822aafc7d9585">&#9670;&nbsp;</a></span>INPEN99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INPEN99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Input enable for GPIO 99 <br  />
 </p>

</div>
</div>
<a id="a2805d0a9b5438a7c42e6e9f4d61da67d" name="a2805d0a9b5438a7c42e6e9f4d61da67d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2805d0a9b5438a7c42e6e9f4d61da67d">&#9670;&nbsp;</a></span>IOM0IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOM0IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000274) IOM0 IRQ select for flow control. <br  />
</p>
<p >[6..0] IOM0 IRQ pad select. <br  />
 </p>

</div>
</div>
<a id="a2b4d500623b899d9358a2f036c2aa786" name="a2b4d500623b899d9358a2f036c2aa786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4d500623b899d9358a2f036c2aa786">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IOM0IRQ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f4a1e33933e0564647f8359390f3841" name="a0f4a1e33933e0564647f8359390f3841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4a1e33933e0564647f8359390f3841">&#9670;&nbsp;</a></span>IOM1IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOM1IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000278) IOM1 IRQ select for flow control. <br  />
</p>
<p >[6..0] IOM1 IRQ pad select. <br  />
 </p>

</div>
</div>
<a id="ad9a9d6800419392e19f24a53411b7bfe" name="ad9a9d6800419392e19f24a53411b7bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9a9d6800419392e19f24a53411b7bfe">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IOM1IRQ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26378e2f1ad1aac5104eea691093ea19" name="a26378e2f1ad1aac5104eea691093ea19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26378e2f1ad1aac5104eea691093ea19">&#9670;&nbsp;</a></span>IOM2IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOM2IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000027C) IOM2 IRQ select for flow control. <br  />
</p>
<p >[6..0] IOM2 IRQ pad select. <br  />
 </p>

</div>
</div>
<a id="aec1a0a9850956ebc023beb8a83b69cc3" name="aec1a0a9850956ebc023beb8a83b69cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec1a0a9850956ebc023beb8a83b69cc3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IOM2IRQ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcf54a1a7bae3b24b98a6f642cdd5694" name="afcf54a1a7bae3b24b98a6f642cdd5694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcf54a1a7bae3b24b98a6f642cdd5694">&#9670;&nbsp;</a></span>IOM3IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOM3IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000280) IOM3 IRQ select for flow control. <br  />
</p>
<p >[6..0] IOM3 IRQ pad select. <br  />
 </p>

</div>
</div>
<a id="adc33b1da4ef03844dd8d91ed205ec8bd" name="adc33b1da4ef03844dd8d91ed205ec8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc33b1da4ef03844dd8d91ed205ec8bd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IOM3IRQ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3f37d2a76be844b7fba1c7e1919342f" name="af3f37d2a76be844b7fba1c7e1919342f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f37d2a76be844b7fba1c7e1919342f">&#9670;&nbsp;</a></span>IOM4IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOM4IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000284) IOM4 IRQ select for flow control. <br  />
</p>
<p >[6..0] IOM4 IRQ pad select. <br  />
 </p>

</div>
</div>
<a id="aa1aca33e5c11fb9e9906ea6c5d4a24a9" name="aa1aca33e5c11fb9e9906ea6c5d4a24a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1aca33e5c11fb9e9906ea6c5d4a24a9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IOM4IRQ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a91c71c71b679b292a68f13fa22d60b" name="a9a91c71c71b679b292a68f13fa22d60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a91c71c71b679b292a68f13fa22d60b">&#9670;&nbsp;</a></span>IOM5IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOM5IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000288) IOM5 IRQ select for flow control. <br  />
</p>
<p >[6..0] IOM5 IRQ pad select. <br  />
 </p>

</div>
</div>
<a id="aaccda76452e946ffc549113b24246236" name="aaccda76452e946ffc549113b24246236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaccda76452e946ffc549113b24246236">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IOM5IRQ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cbc63bd90bbc9794cff9956a5e24eb8" name="a1cbc63bd90bbc9794cff9956a5e24eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cbc63bd90bbc9794cff9956a5e24eb8">&#9670;&nbsp;</a></span>IOM6IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOM6IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000028C) IOM6 IRQ select for flow control. <br  />
</p>
<p >[6..0] IOM6 IRQ pad select. <br  />
 </p>

</div>
</div>
<a id="a5e88acb6e5e165d8f2aab7d37890e74c" name="a5e88acb6e5e165d8f2aab7d37890e74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e88acb6e5e165d8f2aab7d37890e74c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IOM6IRQ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7177394054019c9c878378120dcfc055" name="a7177394054019c9c878378120dcfc055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7177394054019c9c878378120dcfc055">&#9670;&nbsp;</a></span>IOM7IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IOM7IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000290) IOM7 IRQ select for flow control. <br  />
</p>
<p >[6..0] IOM7 IRQ pad select. <br  />
 </p>

</div>
</div>
<a id="aafac67c618fd9a8957535e35e63311de" name="aafac67c618fd9a8957535e35e63311de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafac67c618fd9a8957535e35e63311de">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IOM7IRQ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25d5a096a0fd1420a16cda7fc46583de" name="a25d5a096a0fd1420a16cda7fc46583de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25d5a096a0fd1420a16cda7fc46583de">&#9670;&nbsp;</a></span>IRPTEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 0 <br  />
 </p>

</div>
</div>
<a id="a9b6e3038cbe7a2f59945bda418cd4624" name="a9b6e3038cbe7a2f59945bda418cd4624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6e3038cbe7a2f59945bda418cd4624">&#9670;&nbsp;</a></span>IRPTEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 1 <br  />
 </p>

</div>
</div>
<a id="a57925c47fb6b372fde9a8746148f7217" name="a57925c47fb6b372fde9a8746148f7217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57925c47fb6b372fde9a8746148f7217">&#9670;&nbsp;</a></span>IRPTEN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 10 <br  />
 </p>

</div>
</div>
<a id="a58eb11e12f58287b85f8c358a4762d22" name="a58eb11e12f58287b85f8c358a4762d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58eb11e12f58287b85f8c358a4762d22">&#9670;&nbsp;</a></span>IRPTEN100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 100 <br  />
 </p>

</div>
</div>
<a id="ab6a2bf6714f3d34d930be0d776498278" name="ab6a2bf6714f3d34d930be0d776498278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a2bf6714f3d34d930be0d776498278">&#9670;&nbsp;</a></span>IRPTEN101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 101 <br  />
 </p>

</div>
</div>
<a id="a4519c44f28a48eb98907d74614ff8cc6" name="a4519c44f28a48eb98907d74614ff8cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4519c44f28a48eb98907d74614ff8cc6">&#9670;&nbsp;</a></span>IRPTEN102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 102 <br  />
 </p>

</div>
</div>
<a id="a7f79052370db88e3fcc6097d2d227a5d" name="a7f79052370db88e3fcc6097d2d227a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f79052370db88e3fcc6097d2d227a5d">&#9670;&nbsp;</a></span>IRPTEN103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 103 <br  />
 </p>

</div>
</div>
<a id="a197a0a491d7d968f21c4152e747fcf02" name="a197a0a491d7d968f21c4152e747fcf02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197a0a491d7d968f21c4152e747fcf02">&#9670;&nbsp;</a></span>IRPTEN104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 104 <br  />
 </p>

</div>
</div>
<a id="a6d82b15d2cf5945639edd288a4dbe207" name="a6d82b15d2cf5945639edd288a4dbe207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d82b15d2cf5945639edd288a4dbe207">&#9670;&nbsp;</a></span>IRPTEN105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 105 <br  />
 </p>

</div>
</div>
<a id="aaeff6db89d94bfb7d1ba475cb9626f00" name="aaeff6db89d94bfb7d1ba475cb9626f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeff6db89d94bfb7d1ba475cb9626f00">&#9670;&nbsp;</a></span>IRPTEN106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 106 <br  />
 </p>

</div>
</div>
<a id="a051d2862fddef873c4c5efdce1f4e386" name="a051d2862fddef873c4c5efdce1f4e386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a051d2862fddef873c4c5efdce1f4e386">&#9670;&nbsp;</a></span>IRPTEN107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 107 <br  />
 </p>

</div>
</div>
<a id="a0057685e2c3cfab458a7a8f1a8c62399" name="a0057685e2c3cfab458a7a8f1a8c62399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0057685e2c3cfab458a7a8f1a8c62399">&#9670;&nbsp;</a></span>IRPTEN108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 108 <br  />
 </p>

</div>
</div>
<a id="a24a4bd12a37d9872053265c14b746887" name="a24a4bd12a37d9872053265c14b746887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a4bd12a37d9872053265c14b746887">&#9670;&nbsp;</a></span>IRPTEN109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 109 <br  />
 </p>

</div>
</div>
<a id="a759868155d26ecb658c950d32d1c97b9" name="a759868155d26ecb658c950d32d1c97b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759868155d26ecb658c950d32d1c97b9">&#9670;&nbsp;</a></span>IRPTEN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 11 <br  />
 </p>

</div>
</div>
<a id="a5112c7b155d9315f9eb64fc11eb56a33" name="a5112c7b155d9315f9eb64fc11eb56a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5112c7b155d9315f9eb64fc11eb56a33">&#9670;&nbsp;</a></span>IRPTEN110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 110 <br  />
 </p>

</div>
</div>
<a id="a096d6712672345a8c650a4ba333d3bc6" name="a096d6712672345a8c650a4ba333d3bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096d6712672345a8c650a4ba333d3bc6">&#9670;&nbsp;</a></span>IRPTEN111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 111 <br  />
 </p>

</div>
</div>
<a id="a97ac1d9ddc4b08683332b6b17454d38d" name="a97ac1d9ddc4b08683332b6b17454d38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ac1d9ddc4b08683332b6b17454d38d">&#9670;&nbsp;</a></span>IRPTEN112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 112 <br  />
 </p>

</div>
</div>
<a id="a03cf5a25b6eb4f9ac230d6eb98c67ce2" name="a03cf5a25b6eb4f9ac230d6eb98c67ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03cf5a25b6eb4f9ac230d6eb98c67ce2">&#9670;&nbsp;</a></span>IRPTEN113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 113 <br  />
 </p>

</div>
</div>
<a id="ad8c5a277d409fa05148562c81b1dc0e5" name="ad8c5a277d409fa05148562c81b1dc0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8c5a277d409fa05148562c81b1dc0e5">&#9670;&nbsp;</a></span>IRPTEN114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 114 <br  />
 </p>

</div>
</div>
<a id="acd8d7ecc727e94e6fdcf1bb8df065c67" name="acd8d7ecc727e94e6fdcf1bb8df065c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd8d7ecc727e94e6fdcf1bb8df065c67">&#9670;&nbsp;</a></span>IRPTEN115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 115 <br  />
 </p>

</div>
</div>
<a id="afb2b1f891cb9592e8b0487d6b8bd38cd" name="afb2b1f891cb9592e8b0487d6b8bd38cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2b1f891cb9592e8b0487d6b8bd38cd">&#9670;&nbsp;</a></span>IRPTEN116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 116 <br  />
 </p>

</div>
</div>
<a id="a00f43460a4903079936e7bc254db1a77" name="a00f43460a4903079936e7bc254db1a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f43460a4903079936e7bc254db1a77">&#9670;&nbsp;</a></span>IRPTEN117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 117 <br  />
 </p>

</div>
</div>
<a id="aed6923b66d8cc4ebcab7edb43ed87748" name="aed6923b66d8cc4ebcab7edb43ed87748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6923b66d8cc4ebcab7edb43ed87748">&#9670;&nbsp;</a></span>IRPTEN118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 118 <br  />
 </p>

</div>
</div>
<a id="a60b24bfa80c9916ba17b7bcce8bb63e1" name="a60b24bfa80c9916ba17b7bcce8bb63e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b24bfa80c9916ba17b7bcce8bb63e1">&#9670;&nbsp;</a></span>IRPTEN119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 119 <br  />
 </p>

</div>
</div>
<a id="aa45c6246ae143dc63860e30e50c276a3" name="aa45c6246ae143dc63860e30e50c276a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa45c6246ae143dc63860e30e50c276a3">&#9670;&nbsp;</a></span>IRPTEN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 12 <br  />
 </p>

</div>
</div>
<a id="ad81a7ec88d96eedcbcb85e5fb2ffbfe7" name="ad81a7ec88d96eedcbcb85e5fb2ffbfe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad81a7ec88d96eedcbcb85e5fb2ffbfe7">&#9670;&nbsp;</a></span>IRPTEN120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 120 <br  />
 </p>

</div>
</div>
<a id="ae5bb34cc26484a89ac72870f873ef675" name="ae5bb34cc26484a89ac72870f873ef675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5bb34cc26484a89ac72870f873ef675">&#9670;&nbsp;</a></span>IRPTEN121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 121 <br  />
 </p>

</div>
</div>
<a id="a4c7a1f0dde01ca657e4c0b77ca40e73d" name="a4c7a1f0dde01ca657e4c0b77ca40e73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7a1f0dde01ca657e4c0b77ca40e73d">&#9670;&nbsp;</a></span>IRPTEN122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 122 <br  />
 </p>

</div>
</div>
<a id="a8913feff95c031b22be1ef59abdabcb3" name="a8913feff95c031b22be1ef59abdabcb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8913feff95c031b22be1ef59abdabcb3">&#9670;&nbsp;</a></span>IRPTEN123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 123 <br  />
 </p>

</div>
</div>
<a id="a9552d078417b556ed0cf3379d6b326bd" name="a9552d078417b556ed0cf3379d6b326bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9552d078417b556ed0cf3379d6b326bd">&#9670;&nbsp;</a></span>IRPTEN124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 124 <br  />
 </p>

</div>
</div>
<a id="ac4dbb536a71283e558c2900b1aef38a9" name="ac4dbb536a71283e558c2900b1aef38a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4dbb536a71283e558c2900b1aef38a9">&#9670;&nbsp;</a></span>IRPTEN125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 125 <br  />
 </p>

</div>
</div>
<a id="a5d0a92f8cace3a410e9af59e09bd0ae1" name="a5d0a92f8cace3a410e9af59e09bd0ae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d0a92f8cace3a410e9af59e09bd0ae1">&#9670;&nbsp;</a></span>IRPTEN126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 126 <br  />
 </p>

</div>
</div>
<a id="ad7f9e5e8c52c5bc79c82d7eb25808619" name="ad7f9e5e8c52c5bc79c82d7eb25808619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7f9e5e8c52c5bc79c82d7eb25808619">&#9670;&nbsp;</a></span>IRPTEN127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 127 <br  />
 </p>

</div>
</div>
<a id="afed75be7dd95edf6fa7c4fe80d2dda27" name="afed75be7dd95edf6fa7c4fe80d2dda27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed75be7dd95edf6fa7c4fe80d2dda27">&#9670;&nbsp;</a></span>IRPTEN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 13 <br  />
 </p>

</div>
</div>
<a id="acb7cc7628fa92f3310980df51e6e37bb" name="acb7cc7628fa92f3310980df51e6e37bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb7cc7628fa92f3310980df51e6e37bb">&#9670;&nbsp;</a></span>IRPTEN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 14 <br  />
 </p>

</div>
</div>
<a id="ab17c5a42cf538d6c9823cdfdabf3cae5" name="ab17c5a42cf538d6c9823cdfdabf3cae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab17c5a42cf538d6c9823cdfdabf3cae5">&#9670;&nbsp;</a></span>IRPTEN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 15 <br  />
 </p>

</div>
</div>
<a id="ad650c9b88a263c193c5f58921d26d46a" name="ad650c9b88a263c193c5f58921d26d46a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad650c9b88a263c193c5f58921d26d46a">&#9670;&nbsp;</a></span>IRPTEN16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 16 <br  />
 </p>

</div>
</div>
<a id="acb54fbbb330c83aee28adfd6db9ce224" name="acb54fbbb330c83aee28adfd6db9ce224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb54fbbb330c83aee28adfd6db9ce224">&#9670;&nbsp;</a></span>IRPTEN17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 17 <br  />
 </p>

</div>
</div>
<a id="a3565689ba4aaefb9fced68699819f868" name="a3565689ba4aaefb9fced68699819f868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3565689ba4aaefb9fced68699819f868">&#9670;&nbsp;</a></span>IRPTEN18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 18 <br  />
 </p>

</div>
</div>
<a id="a9f3d649d2b857087012836a14b3c7525" name="a9f3d649d2b857087012836a14b3c7525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f3d649d2b857087012836a14b3c7525">&#9670;&nbsp;</a></span>IRPTEN19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 19 <br  />
 </p>

</div>
</div>
<a id="a293ef29867a3f22fef6012b7ad783caa" name="a293ef29867a3f22fef6012b7ad783caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293ef29867a3f22fef6012b7ad783caa">&#9670;&nbsp;</a></span>IRPTEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 2 <br  />
 </p>

</div>
</div>
<a id="ad1b9cd9e0d7f34c3a41be602742e7f20" name="ad1b9cd9e0d7f34c3a41be602742e7f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1b9cd9e0d7f34c3a41be602742e7f20">&#9670;&nbsp;</a></span>IRPTEN20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 20 <br  />
 </p>

</div>
</div>
<a id="a0c50ccb63a9d4a07d923152e2e69cf97" name="a0c50ccb63a9d4a07d923152e2e69cf97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c50ccb63a9d4a07d923152e2e69cf97">&#9670;&nbsp;</a></span>IRPTEN21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 21 <br  />
 </p>

</div>
</div>
<a id="a2bedbf50622dee85d28b699a50cee2ff" name="a2bedbf50622dee85d28b699a50cee2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bedbf50622dee85d28b699a50cee2ff">&#9670;&nbsp;</a></span>IRPTEN22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 22 <br  />
 </p>

</div>
</div>
<a id="a0fa04b64364f8a4fa4f2ca4aa2ad5d35" name="a0fa04b64364f8a4fa4f2ca4aa2ad5d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa04b64364f8a4fa4f2ca4aa2ad5d35">&#9670;&nbsp;</a></span>IRPTEN23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 23 <br  />
 </p>

</div>
</div>
<a id="aab980200893f9ce0d5bd6091444035dc" name="aab980200893f9ce0d5bd6091444035dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab980200893f9ce0d5bd6091444035dc">&#9670;&nbsp;</a></span>IRPTEN24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 24 <br  />
 </p>

</div>
</div>
<a id="aafe9c9e4a2e66490f823aa7e94037efc" name="aafe9c9e4a2e66490f823aa7e94037efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe9c9e4a2e66490f823aa7e94037efc">&#9670;&nbsp;</a></span>IRPTEN25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 25 <br  />
 </p>

</div>
</div>
<a id="a4e0b1fe9dc16a985d6bdaf4756b75467" name="a4e0b1fe9dc16a985d6bdaf4756b75467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0b1fe9dc16a985d6bdaf4756b75467">&#9670;&nbsp;</a></span>IRPTEN26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 26 <br  />
 </p>

</div>
</div>
<a id="a6a7544333dd0029dbcc9347cc9891f1e" name="a6a7544333dd0029dbcc9347cc9891f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7544333dd0029dbcc9347cc9891f1e">&#9670;&nbsp;</a></span>IRPTEN27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 27 <br  />
 </p>

</div>
</div>
<a id="ad0f720c4b6224ae12caf320ad51efd58" name="ad0f720c4b6224ae12caf320ad51efd58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f720c4b6224ae12caf320ad51efd58">&#9670;&nbsp;</a></span>IRPTEN28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 28 <br  />
 </p>

</div>
</div>
<a id="a6629178401fdbae52e310fa9c40cae35" name="a6629178401fdbae52e310fa9c40cae35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6629178401fdbae52e310fa9c40cae35">&#9670;&nbsp;</a></span>IRPTEN29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 29 <br  />
 </p>

</div>
</div>
<a id="a0fe80c9656a9b1f5366028fb1f4a11fd" name="a0fe80c9656a9b1f5366028fb1f4a11fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe80c9656a9b1f5366028fb1f4a11fd">&#9670;&nbsp;</a></span>IRPTEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 3 <br  />
 </p>

</div>
</div>
<a id="a0bc5473bf0e14f4e5f672a3b865a794d" name="a0bc5473bf0e14f4e5f672a3b865a794d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc5473bf0e14f4e5f672a3b865a794d">&#9670;&nbsp;</a></span>IRPTEN30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 30 <br  />
 </p>

</div>
</div>
<a id="a3bbccf184514aef6a05ea13f27ba70ee" name="a3bbccf184514aef6a05ea13f27ba70ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bbccf184514aef6a05ea13f27ba70ee">&#9670;&nbsp;</a></span>IRPTEN31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 31 <br  />
 </p>

</div>
</div>
<a id="a83e5762df3590d6b92a8fbb4af647b12" name="a83e5762df3590d6b92a8fbb4af647b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83e5762df3590d6b92a8fbb4af647b12">&#9670;&nbsp;</a></span>IRPTEN32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 32 <br  />
 </p>

</div>
</div>
<a id="ab9228667dd3530a42a4329aceb52623c" name="ab9228667dd3530a42a4329aceb52623c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9228667dd3530a42a4329aceb52623c">&#9670;&nbsp;</a></span>IRPTEN33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 33 <br  />
 </p>

</div>
</div>
<a id="af0d821bcc7abbc672239398bb14f3a68" name="af0d821bcc7abbc672239398bb14f3a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d821bcc7abbc672239398bb14f3a68">&#9670;&nbsp;</a></span>IRPTEN34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 34 <br  />
 </p>

</div>
</div>
<a id="a4ce37ebf7957e868e0c57dcb93059b28" name="a4ce37ebf7957e868e0c57dcb93059b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce37ebf7957e868e0c57dcb93059b28">&#9670;&nbsp;</a></span>IRPTEN35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 35 <br  />
 </p>

</div>
</div>
<a id="ae12febb337cf4d057075d3db20adc54b" name="ae12febb337cf4d057075d3db20adc54b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae12febb337cf4d057075d3db20adc54b">&#9670;&nbsp;</a></span>IRPTEN36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 36 <br  />
 </p>

</div>
</div>
<a id="a4f29a262eba4151b0b2c1839052bb302" name="a4f29a262eba4151b0b2c1839052bb302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f29a262eba4151b0b2c1839052bb302">&#9670;&nbsp;</a></span>IRPTEN37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 37 <br  />
 </p>

</div>
</div>
<a id="a20b9589c43479d0aca24e44396dca7e4" name="a20b9589c43479d0aca24e44396dca7e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b9589c43479d0aca24e44396dca7e4">&#9670;&nbsp;</a></span>IRPTEN38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 38 <br  />
 </p>

</div>
</div>
<a id="ac5a23d796d190246de3d5f0a947d4e28" name="ac5a23d796d190246de3d5f0a947d4e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5a23d796d190246de3d5f0a947d4e28">&#9670;&nbsp;</a></span>IRPTEN39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 39 <br  />
 </p>

</div>
</div>
<a id="af826a867e1327ef247c5d73548926ded" name="af826a867e1327ef247c5d73548926ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af826a867e1327ef247c5d73548926ded">&#9670;&nbsp;</a></span>IRPTEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 4 <br  />
 </p>

</div>
</div>
<a id="aedf69b4826f6127f7d28213ad456900a" name="aedf69b4826f6127f7d28213ad456900a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf69b4826f6127f7d28213ad456900a">&#9670;&nbsp;</a></span>IRPTEN40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 40 <br  />
 </p>

</div>
</div>
<a id="aad253253e53ef0b07e7062cbd0b346a1" name="aad253253e53ef0b07e7062cbd0b346a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad253253e53ef0b07e7062cbd0b346a1">&#9670;&nbsp;</a></span>IRPTEN41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 41 <br  />
 </p>

</div>
</div>
<a id="a85cdf9ae8e2c5f3a00ffa681baa491b6" name="a85cdf9ae8e2c5f3a00ffa681baa491b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85cdf9ae8e2c5f3a00ffa681baa491b6">&#9670;&nbsp;</a></span>IRPTEN42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 42 <br  />
 </p>

</div>
</div>
<a id="a0c4781c683f3e7d27c8668fb509c3978" name="a0c4781c683f3e7d27c8668fb509c3978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4781c683f3e7d27c8668fb509c3978">&#9670;&nbsp;</a></span>IRPTEN43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 43 <br  />
 </p>

</div>
</div>
<a id="a001e4a7dd539f28ad0a9ba83cf338777" name="a001e4a7dd539f28ad0a9ba83cf338777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a001e4a7dd539f28ad0a9ba83cf338777">&#9670;&nbsp;</a></span>IRPTEN44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 44 <br  />
 </p>

</div>
</div>
<a id="aa5d074c25ca7ea890d2dae6479b7b68e" name="aa5d074c25ca7ea890d2dae6479b7b68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d074c25ca7ea890d2dae6479b7b68e">&#9670;&nbsp;</a></span>IRPTEN45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 45 <br  />
 </p>

</div>
</div>
<a id="a8747c40cb2193fb3c6b94e11deac870f" name="a8747c40cb2193fb3c6b94e11deac870f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8747c40cb2193fb3c6b94e11deac870f">&#9670;&nbsp;</a></span>IRPTEN46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 46 <br  />
 </p>

</div>
</div>
<a id="a5dbf293321426bc7631b5c3b8e925ae7" name="a5dbf293321426bc7631b5c3b8e925ae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dbf293321426bc7631b5c3b8e925ae7">&#9670;&nbsp;</a></span>IRPTEN47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 47 <br  />
 </p>

</div>
</div>
<a id="a0beb6d15918fdb4a1af69738549cd99a" name="a0beb6d15918fdb4a1af69738549cd99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0beb6d15918fdb4a1af69738549cd99a">&#9670;&nbsp;</a></span>IRPTEN48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 48 <br  />
 </p>

</div>
</div>
<a id="a2a18c68934cc83bec7c238206a121c94" name="a2a18c68934cc83bec7c238206a121c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a18c68934cc83bec7c238206a121c94">&#9670;&nbsp;</a></span>IRPTEN49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 49 <br  />
 </p>

</div>
</div>
<a id="a2177987f9e718129aa7091f35fd75450" name="a2177987f9e718129aa7091f35fd75450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2177987f9e718129aa7091f35fd75450">&#9670;&nbsp;</a></span>IRPTEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 5 <br  />
 </p>

</div>
</div>
<a id="ad0d5267e23d2968e58c765a4b75abf35" name="ad0d5267e23d2968e58c765a4b75abf35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d5267e23d2968e58c765a4b75abf35">&#9670;&nbsp;</a></span>IRPTEN50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 50 <br  />
 </p>

</div>
</div>
<a id="addcbcbe3b1c38e22c69af70f63e72127" name="addcbcbe3b1c38e22c69af70f63e72127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addcbcbe3b1c38e22c69af70f63e72127">&#9670;&nbsp;</a></span>IRPTEN51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 51 <br  />
 </p>

</div>
</div>
<a id="a28c29d1bb3333cd363e297af3864197d" name="a28c29d1bb3333cd363e297af3864197d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28c29d1bb3333cd363e297af3864197d">&#9670;&nbsp;</a></span>IRPTEN52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 52 <br  />
 </p>

</div>
</div>
<a id="a25a4ca6bc9b527d5677406897d148aa2" name="a25a4ca6bc9b527d5677406897d148aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a4ca6bc9b527d5677406897d148aa2">&#9670;&nbsp;</a></span>IRPTEN53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 53 <br  />
 </p>

</div>
</div>
<a id="a59c66e70eff0b77472e326d096c664bf" name="a59c66e70eff0b77472e326d096c664bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c66e70eff0b77472e326d096c664bf">&#9670;&nbsp;</a></span>IRPTEN54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 54 <br  />
 </p>

</div>
</div>
<a id="ac9da742b9bfd6a95459a8adb67075da1" name="ac9da742b9bfd6a95459a8adb67075da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9da742b9bfd6a95459a8adb67075da1">&#9670;&nbsp;</a></span>IRPTEN55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 55 <br  />
 </p>

</div>
</div>
<a id="ae36423ba3c40ea73037663946c3c3733" name="ae36423ba3c40ea73037663946c3c3733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36423ba3c40ea73037663946c3c3733">&#9670;&nbsp;</a></span>IRPTEN56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 56 <br  />
 </p>

</div>
</div>
<a id="ae118837d0cbfc73ed51c122118e05156" name="ae118837d0cbfc73ed51c122118e05156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae118837d0cbfc73ed51c122118e05156">&#9670;&nbsp;</a></span>IRPTEN57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 57 <br  />
 </p>

</div>
</div>
<a id="ab064b59ccd6025d735f21e99b3733556" name="ab064b59ccd6025d735f21e99b3733556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab064b59ccd6025d735f21e99b3733556">&#9670;&nbsp;</a></span>IRPTEN58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 58 <br  />
 </p>

</div>
</div>
<a id="a678ece0ac3c997c81d5f3c648c379e59" name="a678ece0ac3c997c81d5f3c648c379e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a678ece0ac3c997c81d5f3c648c379e59">&#9670;&nbsp;</a></span>IRPTEN59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 59 <br  />
 </p>

</div>
</div>
<a id="aea98a2b3926b67084365d9453a548c48" name="aea98a2b3926b67084365d9453a548c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea98a2b3926b67084365d9453a548c48">&#9670;&nbsp;</a></span>IRPTEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 6 <br  />
 </p>

</div>
</div>
<a id="a176e567dcb05457232a50aed654a5034" name="a176e567dcb05457232a50aed654a5034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176e567dcb05457232a50aed654a5034">&#9670;&nbsp;</a></span>IRPTEN60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 60 <br  />
 </p>

</div>
</div>
<a id="ac5e4c21f942c262120e7459d27a3009d" name="ac5e4c21f942c262120e7459d27a3009d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e4c21f942c262120e7459d27a3009d">&#9670;&nbsp;</a></span>IRPTEN61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 61 <br  />
 </p>

</div>
</div>
<a id="a938d90ff8929c0a77fb7f5ab2d2619e8" name="a938d90ff8929c0a77fb7f5ab2d2619e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938d90ff8929c0a77fb7f5ab2d2619e8">&#9670;&nbsp;</a></span>IRPTEN62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 62 <br  />
 </p>

</div>
</div>
<a id="af8cfd53189c74a25ebdc1b5f9aae9608" name="af8cfd53189c74a25ebdc1b5f9aae9608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8cfd53189c74a25ebdc1b5f9aae9608">&#9670;&nbsp;</a></span>IRPTEN63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 63 <br  />
 </p>

</div>
</div>
<a id="a495a6b2855988ebf9fc7f689a4b3dfb2" name="a495a6b2855988ebf9fc7f689a4b3dfb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a495a6b2855988ebf9fc7f689a4b3dfb2">&#9670;&nbsp;</a></span>IRPTEN64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 64 <br  />
 </p>

</div>
</div>
<a id="a828c51930808c10b49a747192cc56f2d" name="a828c51930808c10b49a747192cc56f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828c51930808c10b49a747192cc56f2d">&#9670;&nbsp;</a></span>IRPTEN65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 65 <br  />
 </p>

</div>
</div>
<a id="a40dde1b4e696a932bf932eaa648e09b6" name="a40dde1b4e696a932bf932eaa648e09b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40dde1b4e696a932bf932eaa648e09b6">&#9670;&nbsp;</a></span>IRPTEN66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 66 <br  />
 </p>

</div>
</div>
<a id="a550b322c8bce693365f42e62ffa80ef2" name="a550b322c8bce693365f42e62ffa80ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a550b322c8bce693365f42e62ffa80ef2">&#9670;&nbsp;</a></span>IRPTEN67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 67 <br  />
 </p>

</div>
</div>
<a id="afc6cc7d2b5f504ee2e0d34a5f42fa4bc" name="afc6cc7d2b5f504ee2e0d34a5f42fa4bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6cc7d2b5f504ee2e0d34a5f42fa4bc">&#9670;&nbsp;</a></span>IRPTEN68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 68 <br  />
 </p>

</div>
</div>
<a id="a31f26fbb1ce4ad8a2b8af69eb57c23bd" name="a31f26fbb1ce4ad8a2b8af69eb57c23bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f26fbb1ce4ad8a2b8af69eb57c23bd">&#9670;&nbsp;</a></span>IRPTEN69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 69 <br  />
 </p>

</div>
</div>
<a id="a625f7c49e5274b83765cac2fe753ced4" name="a625f7c49e5274b83765cac2fe753ced4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a625f7c49e5274b83765cac2fe753ced4">&#9670;&nbsp;</a></span>IRPTEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 7 <br  />
 </p>

</div>
</div>
<a id="af6f12659b0853b068d6d0678f44e9b56" name="af6f12659b0853b068d6d0678f44e9b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6f12659b0853b068d6d0678f44e9b56">&#9670;&nbsp;</a></span>IRPTEN70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 70 <br  />
 </p>

</div>
</div>
<a id="aee99954799a03aa604168a6f597eefe3" name="aee99954799a03aa604168a6f597eefe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee99954799a03aa604168a6f597eefe3">&#9670;&nbsp;</a></span>IRPTEN71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 71 <br  />
 </p>

</div>
</div>
<a id="a5c54c494eba3a0f6330e922e9aef5935" name="a5c54c494eba3a0f6330e922e9aef5935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c54c494eba3a0f6330e922e9aef5935">&#9670;&nbsp;</a></span>IRPTEN72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 72 <br  />
 </p>

</div>
</div>
<a id="a8cc468cbf3ca3f9a6385d032ab394844" name="a8cc468cbf3ca3f9a6385d032ab394844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc468cbf3ca3f9a6385d032ab394844">&#9670;&nbsp;</a></span>IRPTEN73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 73 <br  />
 </p>

</div>
</div>
<a id="a2f67da65470198e7669404ab1a776be9" name="a2f67da65470198e7669404ab1a776be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f67da65470198e7669404ab1a776be9">&#9670;&nbsp;</a></span>IRPTEN74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 74 <br  />
 </p>

</div>
</div>
<a id="a35c0f0234df158420e07e0821c019ca5" name="a35c0f0234df158420e07e0821c019ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c0f0234df158420e07e0821c019ca5">&#9670;&nbsp;</a></span>IRPTEN75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 75 <br  />
 </p>

</div>
</div>
<a id="a7b7c8836dc86ff073b46a70f50cd15b5" name="a7b7c8836dc86ff073b46a70f50cd15b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7c8836dc86ff073b46a70f50cd15b5">&#9670;&nbsp;</a></span>IRPTEN76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 76 <br  />
 </p>

</div>
</div>
<a id="aee0cb12b746ef2a5fe26c7626d40ec0d" name="aee0cb12b746ef2a5fe26c7626d40ec0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0cb12b746ef2a5fe26c7626d40ec0d">&#9670;&nbsp;</a></span>IRPTEN77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 77 <br  />
 </p>

</div>
</div>
<a id="aac54a0a490dab95a4056e8045304df0b" name="aac54a0a490dab95a4056e8045304df0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac54a0a490dab95a4056e8045304df0b">&#9670;&nbsp;</a></span>IRPTEN78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 78 <br  />
 </p>

</div>
</div>
<a id="abf3f55bf55dae9345664ae2e1b671067" name="abf3f55bf55dae9345664ae2e1b671067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf3f55bf55dae9345664ae2e1b671067">&#9670;&nbsp;</a></span>IRPTEN79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 79 <br  />
 </p>

</div>
</div>
<a id="a98947b88d0bf1c879ced737620f5af5a" name="a98947b88d0bf1c879ced737620f5af5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98947b88d0bf1c879ced737620f5af5a">&#9670;&nbsp;</a></span>IRPTEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 8 <br  />
 </p>

</div>
</div>
<a id="a47e9e6ec39a61dfc68b48bee5ba644fa" name="a47e9e6ec39a61dfc68b48bee5ba644fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47e9e6ec39a61dfc68b48bee5ba644fa">&#9670;&nbsp;</a></span>IRPTEN80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 80 <br  />
 </p>

</div>
</div>
<a id="a3a48bc25eb7845462c99f7c35eb5b29a" name="a3a48bc25eb7845462c99f7c35eb5b29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a48bc25eb7845462c99f7c35eb5b29a">&#9670;&nbsp;</a></span>IRPTEN81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 81 <br  />
 </p>

</div>
</div>
<a id="a9c34a1d24d632ad4a5390e526a3abd05" name="a9c34a1d24d632ad4a5390e526a3abd05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c34a1d24d632ad4a5390e526a3abd05">&#9670;&nbsp;</a></span>IRPTEN82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 82 <br  />
 </p>

</div>
</div>
<a id="a64730d5547e3e4fcd12de453982ab523" name="a64730d5547e3e4fcd12de453982ab523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64730d5547e3e4fcd12de453982ab523">&#9670;&nbsp;</a></span>IRPTEN83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 83 <br  />
 </p>

</div>
</div>
<a id="af93c82d35eb93778c5bef886735d6ff4" name="af93c82d35eb93778c5bef886735d6ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93c82d35eb93778c5bef886735d6ff4">&#9670;&nbsp;</a></span>IRPTEN84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 84 <br  />
 </p>

</div>
</div>
<a id="a879619ee238ed5ccb048484111f2ef76" name="a879619ee238ed5ccb048484111f2ef76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879619ee238ed5ccb048484111f2ef76">&#9670;&nbsp;</a></span>IRPTEN85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 85 <br  />
 </p>

</div>
</div>
<a id="aad1b261ce21c2361cbcaf5dd217c0bd4" name="aad1b261ce21c2361cbcaf5dd217c0bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1b261ce21c2361cbcaf5dd217c0bd4">&#9670;&nbsp;</a></span>IRPTEN86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 86 <br  />
 </p>

</div>
</div>
<a id="a9b40055d9dee95648a47af25cd9694e7" name="a9b40055d9dee95648a47af25cd9694e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b40055d9dee95648a47af25cd9694e7">&#9670;&nbsp;</a></span>IRPTEN87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 87 <br  />
 </p>

</div>
</div>
<a id="afbe93aea6fca6bb04cd41ded65bfb6d7" name="afbe93aea6fca6bb04cd41ded65bfb6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe93aea6fca6bb04cd41ded65bfb6d7">&#9670;&nbsp;</a></span>IRPTEN88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 88 <br  />
 </p>

</div>
</div>
<a id="ac8ab97a2393a381b07b9da382855ec9e" name="ac8ab97a2393a381b07b9da382855ec9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8ab97a2393a381b07b9da382855ec9e">&#9670;&nbsp;</a></span>IRPTEN89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 89 <br  />
 </p>

</div>
</div>
<a id="acca15786bc09a420f94b94421b419eb9" name="acca15786bc09a420f94b94421b419eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca15786bc09a420f94b94421b419eb9">&#9670;&nbsp;</a></span>IRPTEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 9 <br  />
 </p>

</div>
</div>
<a id="a5b2f8b2b50c0b1581f34e389003ac61d" name="a5b2f8b2b50c0b1581f34e389003ac61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2f8b2b50c0b1581f34e389003ac61d">&#9670;&nbsp;</a></span>IRPTEN90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 90 <br  />
 </p>

</div>
</div>
<a id="ad764474ccbbb4f68c2589a45704c9768" name="ad764474ccbbb4f68c2589a45704c9768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad764474ccbbb4f68c2589a45704c9768">&#9670;&nbsp;</a></span>IRPTEN91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 91 <br  />
 </p>

</div>
</div>
<a id="a5874520d001344d00c0b14e180d807cc" name="a5874520d001344d00c0b14e180d807cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5874520d001344d00c0b14e180d807cc">&#9670;&nbsp;</a></span>IRPTEN92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 92 <br  />
 </p>

</div>
</div>
<a id="a552c545d0515ab7fa638a9955951655b" name="a552c545d0515ab7fa638a9955951655b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552c545d0515ab7fa638a9955951655b">&#9670;&nbsp;</a></span>IRPTEN93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 93 <br  />
 </p>

</div>
</div>
<a id="a7c54e113f2cc23764c375d0627600a59" name="a7c54e113f2cc23764c375d0627600a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c54e113f2cc23764c375d0627600a59">&#9670;&nbsp;</a></span>IRPTEN94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 94 <br  />
 </p>

</div>
</div>
<a id="aa887ac858043dd53d7d03f5694137a09" name="aa887ac858043dd53d7d03f5694137a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa887ac858043dd53d7d03f5694137a09">&#9670;&nbsp;</a></span>IRPTEN95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 95 <br  />
 </p>

</div>
</div>
<a id="afe33f85b470c4abfb32de61663ff9d10" name="afe33f85b470c4abfb32de61663ff9d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe33f85b470c4abfb32de61663ff9d10">&#9670;&nbsp;</a></span>IRPTEN96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 96 <br  />
 </p>

</div>
</div>
<a id="addf3313066e204aae180ec0529674521" name="addf3313066e204aae180ec0529674521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf3313066e204aae180ec0529674521">&#9670;&nbsp;</a></span>IRPTEN97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 97 <br  />
 </p>

</div>
</div>
<a id="a6dcabda8701f0f8198c7582a2dd334e0" name="a6dcabda8701f0f8198c7582a2dd334e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dcabda8701f0f8198c7582a2dd334e0">&#9670;&nbsp;</a></span>IRPTEN98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 98 <br  />
 </p>

</div>
</div>
<a id="a3314e77504c66648b6ac0105686d89d4" name="a3314e77504c66648b6ac0105686d89d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3314e77504c66648b6ac0105686d89d4">&#9670;&nbsp;</a></span>IRPTEN99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IRPTEN99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Interrupt enable for GPIO 99 <br  />
 </p>

</div>
</div>
<a id="ac60a7715986f6245d19dcdf01527d21a" name="ac60a7715986f6245d19dcdf01527d21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60a7715986f6245d19dcdf01527d21a">&#9670;&nbsp;</a></span>MCUN0GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO0 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aaec1ce6b1223d9108a9b68fa4817bd29" name="aaec1ce6b1223d9108a9b68fa4817bd29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec1ce6b1223d9108a9b68fa4817bd29">&#9670;&nbsp;</a></span>MCUN0GPIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO1 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a56915037246afb271a5969579e58a056" name="a56915037246afb271a5969579e58a056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56915037246afb271a5969579e58a056">&#9670;&nbsp;</a></span>MCUN0GPIO10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO10 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5dd65472ca35d9b2ec856b781b943b39" name="a5dd65472ca35d9b2ec856b781b943b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dd65472ca35d9b2ec856b781b943b39">&#9670;&nbsp;</a></span>MCUN0GPIO100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO100 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6297ef90fba94efe0a2c40918fcb7c3d" name="a6297ef90fba94efe0a2c40918fcb7c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6297ef90fba94efe0a2c40918fcb7c3d">&#9670;&nbsp;</a></span>MCUN0GPIO101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO101 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4a7542ea7a1b1b9f756dd01f13942d35" name="a4a7542ea7a1b1b9f756dd01f13942d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a7542ea7a1b1b9f756dd01f13942d35">&#9670;&nbsp;</a></span>MCUN0GPIO102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO102 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2768561516ebc7093a6f6cf7fa8de7f3" name="a2768561516ebc7093a6f6cf7fa8de7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2768561516ebc7093a6f6cf7fa8de7f3">&#9670;&nbsp;</a></span>MCUN0GPIO103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO103 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a25319604271e9e22665ad99502336019" name="a25319604271e9e22665ad99502336019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25319604271e9e22665ad99502336019">&#9670;&nbsp;</a></span>MCUN0GPIO104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO104 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aaab4d45d921a81edc32416bba7e867d8" name="aaab4d45d921a81edc32416bba7e867d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab4d45d921a81edc32416bba7e867d8">&#9670;&nbsp;</a></span>MCUN0GPIO105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO105 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6c7bf56cd43d28b668e8363bb362f4f6" name="a6c7bf56cd43d28b668e8363bb362f4f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c7bf56cd43d28b668e8363bb362f4f6">&#9670;&nbsp;</a></span>MCUN0GPIO106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO106 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af0407d1da3fda60b8940f8133c939766" name="af0407d1da3fda60b8940f8133c939766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0407d1da3fda60b8940f8133c939766">&#9670;&nbsp;</a></span>MCUN0GPIO107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO107 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8ab3509b3554dbabcd8c8ca5c3b1c2df" name="a8ab3509b3554dbabcd8c8ca5c3b1c2df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab3509b3554dbabcd8c8ca5c3b1c2df">&#9670;&nbsp;</a></span>MCUN0GPIO108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO108 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a49b3ea85f7979ee09e9877d2ab860c54" name="a49b3ea85f7979ee09e9877d2ab860c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b3ea85f7979ee09e9877d2ab860c54">&#9670;&nbsp;</a></span>MCUN0GPIO109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO109 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9b214c54c880402e2d9d5a0525a7f614" name="a9b214c54c880402e2d9d5a0525a7f614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b214c54c880402e2d9d5a0525a7f614">&#9670;&nbsp;</a></span>MCUN0GPIO11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO11 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7c85b15a39b16e0625f16bb59ef8a012" name="a7c85b15a39b16e0625f16bb59ef8a012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c85b15a39b16e0625f16bb59ef8a012">&#9670;&nbsp;</a></span>MCUN0GPIO110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO110 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1553faa7150c9a03d2b3fffadc220ff3" name="a1553faa7150c9a03d2b3fffadc220ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1553faa7150c9a03d2b3fffadc220ff3">&#9670;&nbsp;</a></span>MCUN0GPIO111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO111 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aac13258d4780ac74e0cf65e539bb23d9" name="aac13258d4780ac74e0cf65e539bb23d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac13258d4780ac74e0cf65e539bb23d9">&#9670;&nbsp;</a></span>MCUN0GPIO112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO112 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1bf0e6315f6e6309eb58d6123de3c658" name="a1bf0e6315f6e6309eb58d6123de3c658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf0e6315f6e6309eb58d6123de3c658">&#9670;&nbsp;</a></span>MCUN0GPIO113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO113 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a576f590f6c223906f014fef0967de22c" name="a576f590f6c223906f014fef0967de22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a576f590f6c223906f014fef0967de22c">&#9670;&nbsp;</a></span>MCUN0GPIO114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO114 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a74c71db95fc1a32e302aced7a1a6006b" name="a74c71db95fc1a32e302aced7a1a6006b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74c71db95fc1a32e302aced7a1a6006b">&#9670;&nbsp;</a></span>MCUN0GPIO115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO115 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab7d908c579ef4ef3d27ecafa96af637c" name="ab7d908c579ef4ef3d27ecafa96af637c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d908c579ef4ef3d27ecafa96af637c">&#9670;&nbsp;</a></span>MCUN0GPIO116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO116 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a729fd258fd32bd1a36eee76dfcceb38b" name="a729fd258fd32bd1a36eee76dfcceb38b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a729fd258fd32bd1a36eee76dfcceb38b">&#9670;&nbsp;</a></span>MCUN0GPIO117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO117 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a727a96216c015d533214b3e6a139a0c9" name="a727a96216c015d533214b3e6a139a0c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a727a96216c015d533214b3e6a139a0c9">&#9670;&nbsp;</a></span>MCUN0GPIO118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO118 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad0e21073dceb0f4f45c91f6ee029fda3" name="ad0e21073dceb0f4f45c91f6ee029fda3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e21073dceb0f4f45c91f6ee029fda3">&#9670;&nbsp;</a></span>MCUN0GPIO119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO119 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="abd5ef0a155c817edce02c73a869b9b1c" name="abd5ef0a155c817edce02c73a869b9b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd5ef0a155c817edce02c73a869b9b1c">&#9670;&nbsp;</a></span>MCUN0GPIO12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO12 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3b47fac391cc1f352ee756dd0760f49d" name="a3b47fac391cc1f352ee756dd0760f49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b47fac391cc1f352ee756dd0760f49d">&#9670;&nbsp;</a></span>MCUN0GPIO120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO120 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af96d477fd6036641d26a159c7c1eeec7" name="af96d477fd6036641d26a159c7c1eeec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af96d477fd6036641d26a159c7c1eeec7">&#9670;&nbsp;</a></span>MCUN0GPIO121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO121 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a40a600c53ffd7290199d0cc29e2da059" name="a40a600c53ffd7290199d0cc29e2da059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a600c53ffd7290199d0cc29e2da059">&#9670;&nbsp;</a></span>MCUN0GPIO122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO122 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4a82341d50c7f5d7582511b82e2a3099" name="a4a82341d50c7f5d7582511b82e2a3099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a82341d50c7f5d7582511b82e2a3099">&#9670;&nbsp;</a></span>MCUN0GPIO123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO123 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aba6e99f9ea04bcf44e35c0f76584ef3c" name="aba6e99f9ea04bcf44e35c0f76584ef3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba6e99f9ea04bcf44e35c0f76584ef3c">&#9670;&nbsp;</a></span>MCUN0GPIO124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO124 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a406f6363cbfc243d69f393cb57dd01db" name="a406f6363cbfc243d69f393cb57dd01db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406f6363cbfc243d69f393cb57dd01db">&#9670;&nbsp;</a></span>MCUN0GPIO125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO125 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa85f1feba2ff3cf9390e99bdfb087771" name="aa85f1feba2ff3cf9390e99bdfb087771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85f1feba2ff3cf9390e99bdfb087771">&#9670;&nbsp;</a></span>MCUN0GPIO126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO126 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae152ec984358edbc268f4dd91365243d" name="ae152ec984358edbc268f4dd91365243d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae152ec984358edbc268f4dd91365243d">&#9670;&nbsp;</a></span>MCUN0GPIO127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO127 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae22b9b886830b33614ea271c9ee0646a" name="ae22b9b886830b33614ea271c9ee0646a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae22b9b886830b33614ea271c9ee0646a">&#9670;&nbsp;</a></span>MCUN0GPIO13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO13 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3766c0d95acf67fbbf59e12e6c766c36" name="a3766c0d95acf67fbbf59e12e6c766c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3766c0d95acf67fbbf59e12e6c766c36">&#9670;&nbsp;</a></span>MCUN0GPIO14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO14 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a25859cee9bb6ec70ccb6fd24fc9332d4" name="a25859cee9bb6ec70ccb6fd24fc9332d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25859cee9bb6ec70ccb6fd24fc9332d4">&#9670;&nbsp;</a></span>MCUN0GPIO15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO15 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a559f71f5f451b88dbd034f9e246d7207" name="a559f71f5f451b88dbd034f9e246d7207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559f71f5f451b88dbd034f9e246d7207">&#9670;&nbsp;</a></span>MCUN0GPIO16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO16 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aea6be632ae0c3025d361180563f0e14b" name="aea6be632ae0c3025d361180563f0e14b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6be632ae0c3025d361180563f0e14b">&#9670;&nbsp;</a></span>MCUN0GPIO17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO17 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae42a75ed86afd3a4f6c55b96e02d3cfe" name="ae42a75ed86afd3a4f6c55b96e02d3cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42a75ed86afd3a4f6c55b96e02d3cfe">&#9670;&nbsp;</a></span>MCUN0GPIO18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO18 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af7e77eed31676cf2b7c471cd38ad774a" name="af7e77eed31676cf2b7c471cd38ad774a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7e77eed31676cf2b7c471cd38ad774a">&#9670;&nbsp;</a></span>MCUN0GPIO19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO19 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a13f5a866e994a48cbf7aee8f1bcb9fa5" name="a13f5a866e994a48cbf7aee8f1bcb9fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f5a866e994a48cbf7aee8f1bcb9fa5">&#9670;&nbsp;</a></span>MCUN0GPIO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO2 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a65087d17d735658097618e8ab6167353" name="a65087d17d735658097618e8ab6167353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65087d17d735658097618e8ab6167353">&#9670;&nbsp;</a></span>MCUN0GPIO20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO20 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4f77b6878c582c360a6b31668a638620" name="a4f77b6878c582c360a6b31668a638620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f77b6878c582c360a6b31668a638620">&#9670;&nbsp;</a></span>MCUN0GPIO21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO21 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad946a80ac9fd2b8e79420f2745d9a0a6" name="ad946a80ac9fd2b8e79420f2745d9a0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad946a80ac9fd2b8e79420f2745d9a0a6">&#9670;&nbsp;</a></span>MCUN0GPIO22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO22 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2e230b70e644f118406c80960e443339" name="a2e230b70e644f118406c80960e443339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e230b70e644f118406c80960e443339">&#9670;&nbsp;</a></span>MCUN0GPIO23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO23 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa31d0fe2c23d767a6ceba47918a148fb" name="aa31d0fe2c23d767a6ceba47918a148fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa31d0fe2c23d767a6ceba47918a148fb">&#9670;&nbsp;</a></span>MCUN0GPIO24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO24 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1cab15f155d424ab5085a9cac828175c" name="a1cab15f155d424ab5085a9cac828175c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cab15f155d424ab5085a9cac828175c">&#9670;&nbsp;</a></span>MCUN0GPIO25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO25 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a23b7e57a76306bad93136969dd1f1ea3" name="a23b7e57a76306bad93136969dd1f1ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23b7e57a76306bad93136969dd1f1ea3">&#9670;&nbsp;</a></span>MCUN0GPIO26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO26 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7c1530caa3fdca55d1b8554bb824c01d" name="a7c1530caa3fdca55d1b8554bb824c01d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c1530caa3fdca55d1b8554bb824c01d">&#9670;&nbsp;</a></span>MCUN0GPIO27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO27 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2a66a39390f7db8515e55f312d662fb6" name="a2a66a39390f7db8515e55f312d662fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a66a39390f7db8515e55f312d662fb6">&#9670;&nbsp;</a></span>MCUN0GPIO28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO28 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a033a0204298503cebd9713bac9fa82ed" name="a033a0204298503cebd9713bac9fa82ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033a0204298503cebd9713bac9fa82ed">&#9670;&nbsp;</a></span>MCUN0GPIO29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO29 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4195ffaef0c1fe82f2c5188ee274d386" name="a4195ffaef0c1fe82f2c5188ee274d386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4195ffaef0c1fe82f2c5188ee274d386">&#9670;&nbsp;</a></span>MCUN0GPIO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO3 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3ac255a7621232b53a1226a1cd9d34b8" name="a3ac255a7621232b53a1226a1cd9d34b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac255a7621232b53a1226a1cd9d34b8">&#9670;&nbsp;</a></span>MCUN0GPIO30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO30 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac097880cb0c9b7ce6276a752d8780a09" name="ac097880cb0c9b7ce6276a752d8780a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac097880cb0c9b7ce6276a752d8780a09">&#9670;&nbsp;</a></span>MCUN0GPIO31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO31 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5dfc6e7a07386812b2bbea6ef361f9ca" name="a5dfc6e7a07386812b2bbea6ef361f9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dfc6e7a07386812b2bbea6ef361f9ca">&#9670;&nbsp;</a></span>MCUN0GPIO32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO32 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a861d98cd2b8d6412900d0ce40d4f50f6" name="a861d98cd2b8d6412900d0ce40d4f50f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a861d98cd2b8d6412900d0ce40d4f50f6">&#9670;&nbsp;</a></span>MCUN0GPIO33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO33 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac6d62177e31d695096b9f12f5e4da572" name="ac6d62177e31d695096b9f12f5e4da572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d62177e31d695096b9f12f5e4da572">&#9670;&nbsp;</a></span>MCUN0GPIO34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO34 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7dc6c261e7e5f6f0f4cf97ca432aab4c" name="a7dc6c261e7e5f6f0f4cf97ca432aab4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dc6c261e7e5f6f0f4cf97ca432aab4c">&#9670;&nbsp;</a></span>MCUN0GPIO35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO35 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a23bdde2d43df3e4624d6590724e32257" name="a23bdde2d43df3e4624d6590724e32257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23bdde2d43df3e4624d6590724e32257">&#9670;&nbsp;</a></span>MCUN0GPIO36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO36 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a20c36a4f0b92161c2e97699a94636a8c" name="a20c36a4f0b92161c2e97699a94636a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c36a4f0b92161c2e97699a94636a8c">&#9670;&nbsp;</a></span>MCUN0GPIO37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO37 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac99a96aa9b796b76d33365d4998bbffa" name="ac99a96aa9b796b76d33365d4998bbffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac99a96aa9b796b76d33365d4998bbffa">&#9670;&nbsp;</a></span>MCUN0GPIO38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO38 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3f79ead2c7fe6a40365fc3275947329f" name="a3f79ead2c7fe6a40365fc3275947329f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f79ead2c7fe6a40365fc3275947329f">&#9670;&nbsp;</a></span>MCUN0GPIO39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO39 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1245629e7f65d4787f260899f92437d9" name="a1245629e7f65d4787f260899f92437d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1245629e7f65d4787f260899f92437d9">&#9670;&nbsp;</a></span>MCUN0GPIO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO4 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ace07d0218fad960785dc9f4dc45fe7c2" name="ace07d0218fad960785dc9f4dc45fe7c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace07d0218fad960785dc9f4dc45fe7c2">&#9670;&nbsp;</a></span>MCUN0GPIO40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO40 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a97768f1c56c84dc7417666ab583b7b6a" name="a97768f1c56c84dc7417666ab583b7b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97768f1c56c84dc7417666ab583b7b6a">&#9670;&nbsp;</a></span>MCUN0GPIO41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO41 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af77e4263915a9f564da4e7fce8a9157a" name="af77e4263915a9f564da4e7fce8a9157a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77e4263915a9f564da4e7fce8a9157a">&#9670;&nbsp;</a></span>MCUN0GPIO42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO42 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a81036ed7b76a9a930de6e56c3276c7a8" name="a81036ed7b76a9a930de6e56c3276c7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81036ed7b76a9a930de6e56c3276c7a8">&#9670;&nbsp;</a></span>MCUN0GPIO43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO43 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aca402e3771ad09400240c2d2af988768" name="aca402e3771ad09400240c2d2af988768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca402e3771ad09400240c2d2af988768">&#9670;&nbsp;</a></span>MCUN0GPIO44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO44 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a53e019aaee7e1bbc3996c08751cf6763" name="a53e019aaee7e1bbc3996c08751cf6763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53e019aaee7e1bbc3996c08751cf6763">&#9670;&nbsp;</a></span>MCUN0GPIO45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO45 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a53d8b814b24295c9b8441169e45e6716" name="a53d8b814b24295c9b8441169e45e6716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d8b814b24295c9b8441169e45e6716">&#9670;&nbsp;</a></span>MCUN0GPIO46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO46 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3b17051cc0d7046821ecad8a9a51ef02" name="a3b17051cc0d7046821ecad8a9a51ef02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b17051cc0d7046821ecad8a9a51ef02">&#9670;&nbsp;</a></span>MCUN0GPIO47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO47 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a677d6da58d13a0c18d36b122f181e27a" name="a677d6da58d13a0c18d36b122f181e27a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a677d6da58d13a0c18d36b122f181e27a">&#9670;&nbsp;</a></span>MCUN0GPIO48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO48 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1b2c7293f54f14339b6cfdbab6f8b35e" name="a1b2c7293f54f14339b6cfdbab6f8b35e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b2c7293f54f14339b6cfdbab6f8b35e">&#9670;&nbsp;</a></span>MCUN0GPIO49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO49 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a66d4b70d9589a9ba4aafc98d37e4c40e" name="a66d4b70d9589a9ba4aafc98d37e4c40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66d4b70d9589a9ba4aafc98d37e4c40e">&#9670;&nbsp;</a></span>MCUN0GPIO5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO5 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3428f498d3b266dc423c4b3a1d1501d1" name="a3428f498d3b266dc423c4b3a1d1501d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3428f498d3b266dc423c4b3a1d1501d1">&#9670;&nbsp;</a></span>MCUN0GPIO50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO50 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae199142f8aeb0ec6879b34df5ca48130" name="ae199142f8aeb0ec6879b34df5ca48130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae199142f8aeb0ec6879b34df5ca48130">&#9670;&nbsp;</a></span>MCUN0GPIO51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO51 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a609a48618e1a4c73bbd33ed5a9bd2b35" name="a609a48618e1a4c73bbd33ed5a9bd2b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a609a48618e1a4c73bbd33ed5a9bd2b35">&#9670;&nbsp;</a></span>MCUN0GPIO52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO52 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a23f9fccf391eb745aa362999b5ff0468" name="a23f9fccf391eb745aa362999b5ff0468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f9fccf391eb745aa362999b5ff0468">&#9670;&nbsp;</a></span>MCUN0GPIO53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO53 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa307c2f9426117b801055da2d58bd060" name="aa307c2f9426117b801055da2d58bd060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa307c2f9426117b801055da2d58bd060">&#9670;&nbsp;</a></span>MCUN0GPIO54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO54 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3fc2c72d14d90670566a3db09ee48f35" name="a3fc2c72d14d90670566a3db09ee48f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc2c72d14d90670566a3db09ee48f35">&#9670;&nbsp;</a></span>MCUN0GPIO55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO55 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad83e8b0bc37408c0cb5f81001702a596" name="ad83e8b0bc37408c0cb5f81001702a596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad83e8b0bc37408c0cb5f81001702a596">&#9670;&nbsp;</a></span>MCUN0GPIO56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO56 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a05f77f872a7a150ad7d23dbbd3730d38" name="a05f77f872a7a150ad7d23dbbd3730d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f77f872a7a150ad7d23dbbd3730d38">&#9670;&nbsp;</a></span>MCUN0GPIO57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO57 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab4c2a2b6be83645e480d86aaae4bbcd0" name="ab4c2a2b6be83645e480d86aaae4bbcd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c2a2b6be83645e480d86aaae4bbcd0">&#9670;&nbsp;</a></span>MCUN0GPIO58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO58 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6d9d34330ea31fcaae63131e33bc90b0" name="a6d9d34330ea31fcaae63131e33bc90b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d9d34330ea31fcaae63131e33bc90b0">&#9670;&nbsp;</a></span>MCUN0GPIO59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO59 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af9dcdf0aba04a1384d82a1aec23da694" name="af9dcdf0aba04a1384d82a1aec23da694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9dcdf0aba04a1384d82a1aec23da694">&#9670;&nbsp;</a></span>MCUN0GPIO6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO6 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a157ca2390b9414a2171f595287bd1f5a" name="a157ca2390b9414a2171f595287bd1f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a157ca2390b9414a2171f595287bd1f5a">&#9670;&nbsp;</a></span>MCUN0GPIO60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO60 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5b558ccaf468b359222fca0a3812eda7" name="a5b558ccaf468b359222fca0a3812eda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b558ccaf468b359222fca0a3812eda7">&#9670;&nbsp;</a></span>MCUN0GPIO61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO61 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a900e4bdc9cf782a0767d5fd862c00b72" name="a900e4bdc9cf782a0767d5fd862c00b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900e4bdc9cf782a0767d5fd862c00b72">&#9670;&nbsp;</a></span>MCUN0GPIO62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO62 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ace0af6681f32d1a3d50c39dca4fb65ba" name="ace0af6681f32d1a3d50c39dca4fb65ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace0af6681f32d1a3d50c39dca4fb65ba">&#9670;&nbsp;</a></span>MCUN0GPIO63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO63 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab0619c21bc4f25999dc851050e587bee" name="ab0619c21bc4f25999dc851050e587bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0619c21bc4f25999dc851050e587bee">&#9670;&nbsp;</a></span>MCUN0GPIO64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO64 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a463402ba1b7a4b8aab953e2e7443504a" name="a463402ba1b7a4b8aab953e2e7443504a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a463402ba1b7a4b8aab953e2e7443504a">&#9670;&nbsp;</a></span>MCUN0GPIO65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO65 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3b5b4a9d8284d71e5aabfb1b7911828d" name="a3b5b4a9d8284d71e5aabfb1b7911828d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5b4a9d8284d71e5aabfb1b7911828d">&#9670;&nbsp;</a></span>MCUN0GPIO66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO66 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="acbb1c0b1f3d65f4d8885f3bb5813af9e" name="acbb1c0b1f3d65f4d8885f3bb5813af9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbb1c0b1f3d65f4d8885f3bb5813af9e">&#9670;&nbsp;</a></span>MCUN0GPIO67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO67 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a82cc37d1f7ab954c7c048753c23ce59f" name="a82cc37d1f7ab954c7c048753c23ce59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82cc37d1f7ab954c7c048753c23ce59f">&#9670;&nbsp;</a></span>MCUN0GPIO68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO68 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7628871e4ba812ec898589616fd7473d" name="a7628871e4ba812ec898589616fd7473d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7628871e4ba812ec898589616fd7473d">&#9670;&nbsp;</a></span>MCUN0GPIO69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO69 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a45bc75f2fcadccf002d440d00698097d" name="a45bc75f2fcadccf002d440d00698097d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45bc75f2fcadccf002d440d00698097d">&#9670;&nbsp;</a></span>MCUN0GPIO7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO7 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a34c5ff4707ee60f3d6348724ed093a42" name="a34c5ff4707ee60f3d6348724ed093a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34c5ff4707ee60f3d6348724ed093a42">&#9670;&nbsp;</a></span>MCUN0GPIO70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO70 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adcfb351e5c095edef1b4c11ef3e7de91" name="adcfb351e5c095edef1b4c11ef3e7de91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfb351e5c095edef1b4c11ef3e7de91">&#9670;&nbsp;</a></span>MCUN0GPIO71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO71 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8879680678a3e0254a2e5483e0195ce9" name="a8879680678a3e0254a2e5483e0195ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8879680678a3e0254a2e5483e0195ce9">&#9670;&nbsp;</a></span>MCUN0GPIO72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO72 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a619d3d3ee2218aca8f28296b80f8f51e" name="a619d3d3ee2218aca8f28296b80f8f51e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619d3d3ee2218aca8f28296b80f8f51e">&#9670;&nbsp;</a></span>MCUN0GPIO73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO73 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="afeb674c811f6572be986ea14ba6f7ccf" name="afeb674c811f6572be986ea14ba6f7ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb674c811f6572be986ea14ba6f7ccf">&#9670;&nbsp;</a></span>MCUN0GPIO74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO74 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae06e8a04230990a7622f3b33ceb4a7f5" name="ae06e8a04230990a7622f3b33ceb4a7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06e8a04230990a7622f3b33ceb4a7f5">&#9670;&nbsp;</a></span>MCUN0GPIO75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO75 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a17f904060f46c4325350dd142135a621" name="a17f904060f46c4325350dd142135a621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f904060f46c4325350dd142135a621">&#9670;&nbsp;</a></span>MCUN0GPIO76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO76 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1a6e414e1d7b826eb9ff0f5c2f3d8549" name="a1a6e414e1d7b826eb9ff0f5c2f3d8549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a6e414e1d7b826eb9ff0f5c2f3d8549">&#9670;&nbsp;</a></span>MCUN0GPIO77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO77 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3f9793f117c72f59e75cf23000ec7dea" name="a3f9793f117c72f59e75cf23000ec7dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f9793f117c72f59e75cf23000ec7dea">&#9670;&nbsp;</a></span>MCUN0GPIO78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO78 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a260e7786d7866a0f9157398e7aefbc05" name="a260e7786d7866a0f9157398e7aefbc05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a260e7786d7866a0f9157398e7aefbc05">&#9670;&nbsp;</a></span>MCUN0GPIO79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO79 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1dad92e3b10d146e594c99d2e7d350dc" name="a1dad92e3b10d146e594c99d2e7d350dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dad92e3b10d146e594c99d2e7d350dc">&#9670;&nbsp;</a></span>MCUN0GPIO8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO8 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="afe6ee24a007bb57ec52726f73d0216a9" name="afe6ee24a007bb57ec52726f73d0216a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe6ee24a007bb57ec52726f73d0216a9">&#9670;&nbsp;</a></span>MCUN0GPIO80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO80 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a334a00832466c792a93971aef798dabd" name="a334a00832466c792a93971aef798dabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334a00832466c792a93971aef798dabd">&#9670;&nbsp;</a></span>MCUN0GPIO81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO81 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aea5ad8252dcbfa837b55b84c57a3fe46" name="aea5ad8252dcbfa837b55b84c57a3fe46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea5ad8252dcbfa837b55b84c57a3fe46">&#9670;&nbsp;</a></span>MCUN0GPIO82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO82 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac7a4e755b379dbb8393925ac4114bdc2" name="ac7a4e755b379dbb8393925ac4114bdc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7a4e755b379dbb8393925ac4114bdc2">&#9670;&nbsp;</a></span>MCUN0GPIO83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO83 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a785f17269f2aaf343156498fb26a6514" name="a785f17269f2aaf343156498fb26a6514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a785f17269f2aaf343156498fb26a6514">&#9670;&nbsp;</a></span>MCUN0GPIO84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO84 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4ebd95283694d06cb5eedd7c5ee76f93" name="a4ebd95283694d06cb5eedd7c5ee76f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ebd95283694d06cb5eedd7c5ee76f93">&#9670;&nbsp;</a></span>MCUN0GPIO85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO85 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa07517b0da3b8b768a3d1e0636b8a91a" name="aa07517b0da3b8b768a3d1e0636b8a91a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa07517b0da3b8b768a3d1e0636b8a91a">&#9670;&nbsp;</a></span>MCUN0GPIO86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO86 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adfdfda1b919379b5936d2e947f264615" name="adfdfda1b919379b5936d2e947f264615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfdfda1b919379b5936d2e947f264615">&#9670;&nbsp;</a></span>MCUN0GPIO87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO87 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a87a0d905202c87a519a8d473e63a0fa7" name="a87a0d905202c87a519a8d473e63a0fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a0d905202c87a519a8d473e63a0fa7">&#9670;&nbsp;</a></span>MCUN0GPIO88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO88 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a64548b6d19dad05b8b3de5edb303f742" name="a64548b6d19dad05b8b3de5edb303f742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64548b6d19dad05b8b3de5edb303f742">&#9670;&nbsp;</a></span>MCUN0GPIO89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO89 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a03301ee2a2f0a895d6333634ab963adf" name="a03301ee2a2f0a895d6333634ab963adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03301ee2a2f0a895d6333634ab963adf">&#9670;&nbsp;</a></span>MCUN0GPIO9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO9 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="acce13d7ca51400c03f63eaee13846143" name="acce13d7ca51400c03f63eaee13846143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acce13d7ca51400c03f63eaee13846143">&#9670;&nbsp;</a></span>MCUN0GPIO90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO90 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ada00e042a015061bbe317359490742d4" name="ada00e042a015061bbe317359490742d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada00e042a015061bbe317359490742d4">&#9670;&nbsp;</a></span>MCUN0GPIO91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO91 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7041b9c15e023f9e50b4067b7ae2ca1a" name="a7041b9c15e023f9e50b4067b7ae2ca1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7041b9c15e023f9e50b4067b7ae2ca1a">&#9670;&nbsp;</a></span>MCUN0GPIO92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO92 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa7695304587bec0c962fa039b165741e" name="aa7695304587bec0c962fa039b165741e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7695304587bec0c962fa039b165741e">&#9670;&nbsp;</a></span>MCUN0GPIO93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO93 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3e3bcbcfa6321d577b46666a5b2a8fde" name="a3e3bcbcfa6321d577b46666a5b2a8fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e3bcbcfa6321d577b46666a5b2a8fde">&#9670;&nbsp;</a></span>MCUN0GPIO94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO94 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a7b873551dce2002c727ded1386a8db4f" name="a7b873551dce2002c727ded1386a8db4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b873551dce2002c727ded1386a8db4f">&#9670;&nbsp;</a></span>MCUN0GPIO95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO95 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a846bedb15457e263f4649bd1044399d4" name="a846bedb15457e263f4649bd1044399d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a846bedb15457e263f4649bd1044399d4">&#9670;&nbsp;</a></span>MCUN0GPIO96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO96 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a170192818798382a6c5fb382970b93d5" name="a170192818798382a6c5fb382970b93d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170192818798382a6c5fb382970b93d5">&#9670;&nbsp;</a></span>MCUN0GPIO97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO97 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8240c2f8016ee73fb1f00cb3c124e048" name="a8240c2f8016ee73fb1f00cb3c124e048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8240c2f8016ee73fb1f00cb3c124e048">&#9670;&nbsp;</a></span>MCUN0GPIO98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO98 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3042091da4530a9f0a262ccf2048c721" name="a3042091da4530a9f0a262ccf2048c721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3042091da4530a9f0a262ccf2048c721">&#9670;&nbsp;</a></span>MCUN0GPIO99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0GPIO99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO99 MCU N0-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5bf8b26dbe24d41623d7d728eff42615" name="a5bf8b26dbe24d41623d7d728eff42615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bf8b26dbe24d41623d7d728eff42615">&#9670;&nbsp;</a></span>MCUN0INT0CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT0CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002C8) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="ac0051c2bf0a64f5454541a0bb6b02c3e" name="ac0051c2bf0a64f5454541a0bb6b02c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0051c2bf0a64f5454541a0bb6b02c3e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT0CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a920265430eed216407ba232331e4c1b3" name="a920265430eed216407ba232331e4c1b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920265430eed216407ba232331e4c1b3">&#9670;&nbsp;</a></span>MCUN0INT0EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT0EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002C0) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a5b2f7a63065b2a5be068166397f73661" name="a5b2f7a63065b2a5be068166397f73661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2f7a63065b2a5be068166397f73661">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT0EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84fbe6262ee998257acc940968c2152e" name="a84fbe6262ee998257acc940968c2152e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84fbe6262ee998257acc940968c2152e">&#9670;&nbsp;</a></span>MCUN0INT0SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT0SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002CC) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="ac6bad9eb619a3e77c0176cc9c4901c41" name="ac6bad9eb619a3e77c0176cc9c4901c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6bad9eb619a3e77c0176cc9c4901c41">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT0SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e9cf89ef3aac5b20f1d829b62c131c8" name="a5e9cf89ef3aac5b20f1d829b62c131c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e9cf89ef3aac5b20f1d829b62c131c8">&#9670;&nbsp;</a></span>MCUN0INT0STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT0STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002C4) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a079fa3b09b557f465ac8feb58ffcc683" name="a079fa3b09b557f465ac8feb58ffcc683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a079fa3b09b557f465ac8feb58ffcc683">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT0STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ccb7d9aad1a923384b9d1a88edc93a9" name="a9ccb7d9aad1a923384b9d1a88edc93a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ccb7d9aad1a923384b9d1a88edc93a9">&#9670;&nbsp;</a></span>MCUN0INT1CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT1CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002D8) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="aa52f806c707403f7c7813f8219f1f953" name="aa52f806c707403f7c7813f8219f1f953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa52f806c707403f7c7813f8219f1f953">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT1CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a219148d141a8c8ffd4ff8a4d7108df9e" name="a219148d141a8c8ffd4ff8a4d7108df9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a219148d141a8c8ffd4ff8a4d7108df9e">&#9670;&nbsp;</a></span>MCUN0INT1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT1EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002D0) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="aca5e956c95e19e1f6975407c8eaa0739" name="aca5e956c95e19e1f6975407c8eaa0739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca5e956c95e19e1f6975407c8eaa0739">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT1EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a278af7c5e5b205af3b3bb185f6d97f8f" name="a278af7c5e5b205af3b3bb185f6d97f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a278af7c5e5b205af3b3bb185f6d97f8f">&#9670;&nbsp;</a></span>MCUN0INT1SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT1SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002DC) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="ac172b51a677cde689bc9201d6086d139" name="ac172b51a677cde689bc9201d6086d139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac172b51a677cde689bc9201d6086d139">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT1SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cde8ee5276808099aeafcb8a2143233" name="a2cde8ee5276808099aeafcb8a2143233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cde8ee5276808099aeafcb8a2143233">&#9670;&nbsp;</a></span>MCUN0INT1STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT1STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002D4) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a3123ffef2b0e17c956f461dd01ba602d" name="a3123ffef2b0e17c956f461dd01ba602d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3123ffef2b0e17c956f461dd01ba602d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT1STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af166cab6c718be150f0b12ea46263f55" name="af166cab6c718be150f0b12ea46263f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af166cab6c718be150f0b12ea46263f55">&#9670;&nbsp;</a></span>MCUN0INT2CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT2CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002E8) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="ae50ec7b4aba042d20f75d89317e07492" name="ae50ec7b4aba042d20f75d89317e07492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae50ec7b4aba042d20f75d89317e07492">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT2CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9cf44b86bf9cad5aca922fb80912248" name="ab9cf44b86bf9cad5aca922fb80912248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9cf44b86bf9cad5aca922fb80912248">&#9670;&nbsp;</a></span>MCUN0INT2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT2EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002E0) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="ae7e631c5fb3479bf06002ae1cc1c6bc8" name="ae7e631c5fb3479bf06002ae1cc1c6bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e631c5fb3479bf06002ae1cc1c6bc8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT2EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ec2580313807128c985f1a8b5972812" name="a7ec2580313807128c985f1a8b5972812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec2580313807128c985f1a8b5972812">&#9670;&nbsp;</a></span>MCUN0INT2SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT2SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002EC) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="aba42b4f65f3c70a1bc7d9a656d38dde7" name="aba42b4f65f3c70a1bc7d9a656d38dde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba42b4f65f3c70a1bc7d9a656d38dde7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT2SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0068db71cebeea9e449db4e4708704d3" name="a0068db71cebeea9e449db4e4708704d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0068db71cebeea9e449db4e4708704d3">&#9670;&nbsp;</a></span>MCUN0INT2STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT2STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002E4) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a594abffbd1ee5e2bdf16cb363c982bac" name="a594abffbd1ee5e2bdf16cb363c982bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594abffbd1ee5e2bdf16cb363c982bac">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT2STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c87293034027145691096de2f977bde" name="a5c87293034027145691096de2f977bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c87293034027145691096de2f977bde">&#9670;&nbsp;</a></span>MCUN0INT3CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT3CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002F8) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a7ccb074989fc80f62800e80c3e7e75fe" name="a7ccb074989fc80f62800e80c3e7e75fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ccb074989fc80f62800e80c3e7e75fe">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT3CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7bb92d53c34863beb22e8a9199f2d27" name="af7bb92d53c34863beb22e8a9199f2d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7bb92d53c34863beb22e8a9199f2d27">&#9670;&nbsp;</a></span>MCUN0INT3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT3EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002F0) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a79d3123023d310a5458d30b293437bd2" name="a79d3123023d310a5458d30b293437bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d3123023d310a5458d30b293437bd2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT3EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae45c6ba58c68aa13432ec430294b2de0" name="ae45c6ba58c68aa13432ec430294b2de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae45c6ba58c68aa13432ec430294b2de0">&#9670;&nbsp;</a></span>MCUN0INT3SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT3SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002FC) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="aa2c5e845d698ab1aafddfcf369b39c8a" name="aa2c5e845d698ab1aafddfcf369b39c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c5e845d698ab1aafddfcf369b39c8a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT3SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bc65d054bb19ba2746b04288a93076f" name="a0bc65d054bb19ba2746b04288a93076f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc65d054bb19ba2746b04288a93076f">&#9670;&nbsp;</a></span>MCUN0INT3STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN0INT3STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002F4) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a4e35cb0e6227fce2215d47b6b160de3a" name="a4e35cb0e6227fce2215d47b6b160de3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e35cb0e6227fce2215d47b6b160de3a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN0INT3STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e0595ec95b75e9b7de8a256b591c59f" name="a9e0595ec95b75e9b7de8a256b591c59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e0595ec95b75e9b7de8a256b591c59f">&#9670;&nbsp;</a></span>MCUN1GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO0 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6dadfb1effb5e543777bc229ff89081f" name="a6dadfb1effb5e543777bc229ff89081f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dadfb1effb5e543777bc229ff89081f">&#9670;&nbsp;</a></span>MCUN1GPIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO1 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6dec3550a3f72bd63c13bf4348dbf1c1" name="a6dec3550a3f72bd63c13bf4348dbf1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dec3550a3f72bd63c13bf4348dbf1c1">&#9670;&nbsp;</a></span>MCUN1GPIO10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO10 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9db699f56e665e32cc5c0ae93b901339" name="a9db699f56e665e32cc5c0ae93b901339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9db699f56e665e32cc5c0ae93b901339">&#9670;&nbsp;</a></span>MCUN1GPIO100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO100 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1ec1124f5001d6afc501eea542127886" name="a1ec1124f5001d6afc501eea542127886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec1124f5001d6afc501eea542127886">&#9670;&nbsp;</a></span>MCUN1GPIO101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO101 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8d1449dcfc599735283b0ee7df1a6f6d" name="a8d1449dcfc599735283b0ee7df1a6f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1449dcfc599735283b0ee7df1a6f6d">&#9670;&nbsp;</a></span>MCUN1GPIO102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO102 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9d3eca0e9366b66e1f294082ef43b4b0" name="a9d3eca0e9366b66e1f294082ef43b4b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d3eca0e9366b66e1f294082ef43b4b0">&#9670;&nbsp;</a></span>MCUN1GPIO103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO103 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1a3ab39807398e6a4dbce55fd10f4682" name="a1a3ab39807398e6a4dbce55fd10f4682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3ab39807398e6a4dbce55fd10f4682">&#9670;&nbsp;</a></span>MCUN1GPIO104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO104 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab96d9bda4de5c4ed8469e716ddf68362" name="ab96d9bda4de5c4ed8469e716ddf68362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab96d9bda4de5c4ed8469e716ddf68362">&#9670;&nbsp;</a></span>MCUN1GPIO105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO105 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa4eb0e79d7a00c7ff63f74e3e88c6913" name="aa4eb0e79d7a00c7ff63f74e3e88c6913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4eb0e79d7a00c7ff63f74e3e88c6913">&#9670;&nbsp;</a></span>MCUN1GPIO106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO106 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a821a3fea976e3dfd36a2886e24892840" name="a821a3fea976e3dfd36a2886e24892840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821a3fea976e3dfd36a2886e24892840">&#9670;&nbsp;</a></span>MCUN1GPIO107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO107 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="addd2ec8ccc08deb2874ba8ec5e76f240" name="addd2ec8ccc08deb2874ba8ec5e76f240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addd2ec8ccc08deb2874ba8ec5e76f240">&#9670;&nbsp;</a></span>MCUN1GPIO108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO108 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adfa9112eb8eebd10418be83f49b46787" name="adfa9112eb8eebd10418be83f49b46787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfa9112eb8eebd10418be83f49b46787">&#9670;&nbsp;</a></span>MCUN1GPIO109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO109 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9e141cce668685f0536fdbcf9f23996c" name="a9e141cce668685f0536fdbcf9f23996c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e141cce668685f0536fdbcf9f23996c">&#9670;&nbsp;</a></span>MCUN1GPIO11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO11 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae783fcf61ad5da979df2ed0d7ad6c32d" name="ae783fcf61ad5da979df2ed0d7ad6c32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae783fcf61ad5da979df2ed0d7ad6c32d">&#9670;&nbsp;</a></span>MCUN1GPIO110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO110 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a257c768aea5d1173e05e0cae62bbbcb9" name="a257c768aea5d1173e05e0cae62bbbcb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a257c768aea5d1173e05e0cae62bbbcb9">&#9670;&nbsp;</a></span>MCUN1GPIO111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO111 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adc6e61ceb3b54c450762eeac4ef99a8c" name="adc6e61ceb3b54c450762eeac4ef99a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc6e61ceb3b54c450762eeac4ef99a8c">&#9670;&nbsp;</a></span>MCUN1GPIO112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO112 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a548ce9196e078bf496bf0b12081cfa43" name="a548ce9196e078bf496bf0b12081cfa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a548ce9196e078bf496bf0b12081cfa43">&#9670;&nbsp;</a></span>MCUN1GPIO113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO113 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae72d95787bd726fb079d9d3a6d099d14" name="ae72d95787bd726fb079d9d3a6d099d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae72d95787bd726fb079d9d3a6d099d14">&#9670;&nbsp;</a></span>MCUN1GPIO114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO114 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aca3feb4ccc19690327dea34b7a1759bd" name="aca3feb4ccc19690327dea34b7a1759bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca3feb4ccc19690327dea34b7a1759bd">&#9670;&nbsp;</a></span>MCUN1GPIO115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO115 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af25ba32293c08ba4995c3c34942c1f07" name="af25ba32293c08ba4995c3c34942c1f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25ba32293c08ba4995c3c34942c1f07">&#9670;&nbsp;</a></span>MCUN1GPIO116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO116 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af7abe680248d3e855eed452c8c7bdd4a" name="af7abe680248d3e855eed452c8c7bdd4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7abe680248d3e855eed452c8c7bdd4a">&#9670;&nbsp;</a></span>MCUN1GPIO117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO117 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad77bacea3d25fbd9f148dcadaa74f9af" name="ad77bacea3d25fbd9f148dcadaa74f9af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77bacea3d25fbd9f148dcadaa74f9af">&#9670;&nbsp;</a></span>MCUN1GPIO118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO118 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adb6f4590c05e0b0b453498b084a72541" name="adb6f4590c05e0b0b453498b084a72541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6f4590c05e0b0b453498b084a72541">&#9670;&nbsp;</a></span>MCUN1GPIO119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO119 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a1385af99738f7bcdf95990a1b18610eb" name="a1385af99738f7bcdf95990a1b18610eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1385af99738f7bcdf95990a1b18610eb">&#9670;&nbsp;</a></span>MCUN1GPIO12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO12 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a09981ba047f86af5dd63746fdb0d86a1" name="a09981ba047f86af5dd63746fdb0d86a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09981ba047f86af5dd63746fdb0d86a1">&#9670;&nbsp;</a></span>MCUN1GPIO120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO120 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aac8024354707d83d656d4c7d7fb4b086" name="aac8024354707d83d656d4c7d7fb4b086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8024354707d83d656d4c7d7fb4b086">&#9670;&nbsp;</a></span>MCUN1GPIO121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO121 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a96000bea710155bc30216634f487fb76" name="a96000bea710155bc30216634f487fb76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96000bea710155bc30216634f487fb76">&#9670;&nbsp;</a></span>MCUN1GPIO122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO122 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8c8cf29771c2c94718897cc1aea31e86" name="a8c8cf29771c2c94718897cc1aea31e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8cf29771c2c94718897cc1aea31e86">&#9670;&nbsp;</a></span>MCUN1GPIO123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO123 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af705b070c6fe4e0420595acbfc67d9fd" name="af705b070c6fe4e0420595acbfc67d9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af705b070c6fe4e0420595acbfc67d9fd">&#9670;&nbsp;</a></span>MCUN1GPIO124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO124 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8a565af7acc19cc71b3e46ec205a7d48" name="a8a565af7acc19cc71b3e46ec205a7d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a565af7acc19cc71b3e46ec205a7d48">&#9670;&nbsp;</a></span>MCUN1GPIO125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO125 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aab36d54fa952b1c388f286d73d093ee9" name="aab36d54fa952b1c388f286d73d093ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab36d54fa952b1c388f286d73d093ee9">&#9670;&nbsp;</a></span>MCUN1GPIO126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO126 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5bdd8baacf881417c8526233bfc8f030" name="a5bdd8baacf881417c8526233bfc8f030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bdd8baacf881417c8526233bfc8f030">&#9670;&nbsp;</a></span>MCUN1GPIO127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO127 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae2021aeb8f26fe34db3017c9d43be9bc" name="ae2021aeb8f26fe34db3017c9d43be9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2021aeb8f26fe34db3017c9d43be9bc">&#9670;&nbsp;</a></span>MCUN1GPIO13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO13 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa4badefd61bbfba561700af84a156d2e" name="aa4badefd61bbfba561700af84a156d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4badefd61bbfba561700af84a156d2e">&#9670;&nbsp;</a></span>MCUN1GPIO14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO14 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae53db7283cdb6fdd6f1005df7d156b74" name="ae53db7283cdb6fdd6f1005df7d156b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae53db7283cdb6fdd6f1005df7d156b74">&#9670;&nbsp;</a></span>MCUN1GPIO15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO15 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0febb05dfaa15877e5af6496061cea40" name="a0febb05dfaa15877e5af6496061cea40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0febb05dfaa15877e5af6496061cea40">&#9670;&nbsp;</a></span>MCUN1GPIO16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO16 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="abb80e79e70e70fd2825256b1b9fa2cc5" name="abb80e79e70e70fd2825256b1b9fa2cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb80e79e70e70fd2825256b1b9fa2cc5">&#9670;&nbsp;</a></span>MCUN1GPIO17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO17 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a883611da560fa8c11da0dd318664bbf7" name="a883611da560fa8c11da0dd318664bbf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883611da560fa8c11da0dd318664bbf7">&#9670;&nbsp;</a></span>MCUN1GPIO18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO18 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9a78f95a4197558514933458602d72b6" name="a9a78f95a4197558514933458602d72b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a78f95a4197558514933458602d72b6">&#9670;&nbsp;</a></span>MCUN1GPIO19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO19 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab3677a8c80809a98ab6c6dcd8760352f" name="ab3677a8c80809a98ab6c6dcd8760352f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3677a8c80809a98ab6c6dcd8760352f">&#9670;&nbsp;</a></span>MCUN1GPIO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO2 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae6ea272dbd33f4738739729c10518fd9" name="ae6ea272dbd33f4738739729c10518fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ea272dbd33f4738739729c10518fd9">&#9670;&nbsp;</a></span>MCUN1GPIO20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO20 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="adc2c1bbde3439af899eb2e7cb9628833" name="adc2c1bbde3439af899eb2e7cb9628833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc2c1bbde3439af899eb2e7cb9628833">&#9670;&nbsp;</a></span>MCUN1GPIO21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO21 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a43c14c8d9ba98f0b180510881541019a" name="a43c14c8d9ba98f0b180510881541019a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c14c8d9ba98f0b180510881541019a">&#9670;&nbsp;</a></span>MCUN1GPIO22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO22 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3ab9e700d7b0015bb51fd2cfc69fa0e6" name="a3ab9e700d7b0015bb51fd2cfc69fa0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ab9e700d7b0015bb51fd2cfc69fa0e6">&#9670;&nbsp;</a></span>MCUN1GPIO23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO23 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac749efbc4b508cf971c9e424ba746e28" name="ac749efbc4b508cf971c9e424ba746e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac749efbc4b508cf971c9e424ba746e28">&#9670;&nbsp;</a></span>MCUN1GPIO24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO24 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a96509b26cc065f677d90d2f4d185ac7f" name="a96509b26cc065f677d90d2f4d185ac7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96509b26cc065f677d90d2f4d185ac7f">&#9670;&nbsp;</a></span>MCUN1GPIO25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO25 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af55ce03e9187c950a2b244edbb1d3bb4" name="af55ce03e9187c950a2b244edbb1d3bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55ce03e9187c950a2b244edbb1d3bb4">&#9670;&nbsp;</a></span>MCUN1GPIO26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO26 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4810c4ea38eba48b8195a724a104306c" name="a4810c4ea38eba48b8195a724a104306c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4810c4ea38eba48b8195a724a104306c">&#9670;&nbsp;</a></span>MCUN1GPIO27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO27 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad75a0582ec2c824ccc9c04ba7343665b" name="ad75a0582ec2c824ccc9c04ba7343665b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75a0582ec2c824ccc9c04ba7343665b">&#9670;&nbsp;</a></span>MCUN1GPIO28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO28 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a499cf657be59206a714f79abe9bf4dce" name="a499cf657be59206a714f79abe9bf4dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499cf657be59206a714f79abe9bf4dce">&#9670;&nbsp;</a></span>MCUN1GPIO29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO29 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af05674cee389f15a39438e506b8da69c" name="af05674cee389f15a39438e506b8da69c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af05674cee389f15a39438e506b8da69c">&#9670;&nbsp;</a></span>MCUN1GPIO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO3 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a57fa815118f8a154a2b312992664724c" name="a57fa815118f8a154a2b312992664724c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fa815118f8a154a2b312992664724c">&#9670;&nbsp;</a></span>MCUN1GPIO30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO30 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a36210dca223bad7de116d4e9ddcea704" name="a36210dca223bad7de116d4e9ddcea704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36210dca223bad7de116d4e9ddcea704">&#9670;&nbsp;</a></span>MCUN1GPIO31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO31 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a336a065fbc7120bb16edb90863bbb085" name="a336a065fbc7120bb16edb90863bbb085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a336a065fbc7120bb16edb90863bbb085">&#9670;&nbsp;</a></span>MCUN1GPIO32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO32 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8d608496c0cc8f0fa69f0d8972b3d630" name="a8d608496c0cc8f0fa69f0d8972b3d630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d608496c0cc8f0fa69f0d8972b3d630">&#9670;&nbsp;</a></span>MCUN1GPIO33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO33 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab7b61f3b233c50883ec8d961d71808d7" name="ab7b61f3b233c50883ec8d961d71808d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7b61f3b233c50883ec8d961d71808d7">&#9670;&nbsp;</a></span>MCUN1GPIO34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO34 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a21c9406f38f46e69ed912a854918a65d" name="a21c9406f38f46e69ed912a854918a65d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c9406f38f46e69ed912a854918a65d">&#9670;&nbsp;</a></span>MCUN1GPIO35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO35 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa95404919acc4e3baa5a9f86335a9fae" name="aa95404919acc4e3baa5a9f86335a9fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95404919acc4e3baa5a9f86335a9fae">&#9670;&nbsp;</a></span>MCUN1GPIO36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO36 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a9e0d81a71e8773e6896ac1d4943d25bb" name="a9e0d81a71e8773e6896ac1d4943d25bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e0d81a71e8773e6896ac1d4943d25bb">&#9670;&nbsp;</a></span>MCUN1GPIO37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO37 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="afe4283ce250719935386db9e260b4d65" name="afe4283ce250719935386db9e260b4d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe4283ce250719935386db9e260b4d65">&#9670;&nbsp;</a></span>MCUN1GPIO38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO38 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac0a584b6d5857f269761e0d5e831f91b" name="ac0a584b6d5857f269761e0d5e831f91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0a584b6d5857f269761e0d5e831f91b">&#9670;&nbsp;</a></span>MCUN1GPIO39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO39 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a82695e56e26c1516ddcc7baeb241c50c" name="a82695e56e26c1516ddcc7baeb241c50c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82695e56e26c1516ddcc7baeb241c50c">&#9670;&nbsp;</a></span>MCUN1GPIO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO4 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac42a5c4abde36ce8fa789e708a35cf11" name="ac42a5c4abde36ce8fa789e708a35cf11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac42a5c4abde36ce8fa789e708a35cf11">&#9670;&nbsp;</a></span>MCUN1GPIO40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO40 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a788c52dba4d88ebdffe89c0eb2170e36" name="a788c52dba4d88ebdffe89c0eb2170e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a788c52dba4d88ebdffe89c0eb2170e36">&#9670;&nbsp;</a></span>MCUN1GPIO41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO41 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab0dc424f8c8a348bc7c295ffb7687332" name="ab0dc424f8c8a348bc7c295ffb7687332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0dc424f8c8a348bc7c295ffb7687332">&#9670;&nbsp;</a></span>MCUN1GPIO42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO42 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a4dbb66e5c289d42de638a36527396f75" name="a4dbb66e5c289d42de638a36527396f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dbb66e5c289d42de638a36527396f75">&#9670;&nbsp;</a></span>MCUN1GPIO43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO43 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8e52b13fbd69727f646b3d620d9cf2c6" name="a8e52b13fbd69727f646b3d620d9cf2c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e52b13fbd69727f646b3d620d9cf2c6">&#9670;&nbsp;</a></span>MCUN1GPIO44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO44 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aeaf0e8122d6d5889cea9a1508c3d4237" name="aeaf0e8122d6d5889cea9a1508c3d4237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf0e8122d6d5889cea9a1508c3d4237">&#9670;&nbsp;</a></span>MCUN1GPIO45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO45 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a193929fcaa3f0748633b540d23be01fc" name="a193929fcaa3f0748633b540d23be01fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193929fcaa3f0748633b540d23be01fc">&#9670;&nbsp;</a></span>MCUN1GPIO46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO46 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a65a8b6e1122647e98d0487cf3608a7a7" name="a65a8b6e1122647e98d0487cf3608a7a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65a8b6e1122647e98d0487cf3608a7a7">&#9670;&nbsp;</a></span>MCUN1GPIO47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO47 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a78e376d8115c92fa117db84a1f532b60" name="a78e376d8115c92fa117db84a1f532b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e376d8115c92fa117db84a1f532b60">&#9670;&nbsp;</a></span>MCUN1GPIO48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO48 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a6eeabfdb580faf372c9a66453fda8d9a" name="a6eeabfdb580faf372c9a66453fda8d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eeabfdb580faf372c9a66453fda8d9a">&#9670;&nbsp;</a></span>MCUN1GPIO49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO49 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aafe0577a81080f24cefb30ee443100d0" name="aafe0577a81080f24cefb30ee443100d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe0577a81080f24cefb30ee443100d0">&#9670;&nbsp;</a></span>MCUN1GPIO5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO5 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad2dfd5d9f22a874e288b16644b07ef3b" name="ad2dfd5d9f22a874e288b16644b07ef3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2dfd5d9f22a874e288b16644b07ef3b">&#9670;&nbsp;</a></span>MCUN1GPIO50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO50 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aec75f3353fe6a2858edafa2aa32e2fdc" name="aec75f3353fe6a2858edafa2aa32e2fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec75f3353fe6a2858edafa2aa32e2fdc">&#9670;&nbsp;</a></span>MCUN1GPIO51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO51 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a095d3d65124b4c848cdb15b168cad403" name="a095d3d65124b4c848cdb15b168cad403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095d3d65124b4c848cdb15b168cad403">&#9670;&nbsp;</a></span>MCUN1GPIO52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO52 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aef6ebad963768b3d4f49124d75953743" name="aef6ebad963768b3d4f49124d75953743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef6ebad963768b3d4f49124d75953743">&#9670;&nbsp;</a></span>MCUN1GPIO53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO53 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a757cf28c0bc4304f388708a80220852c" name="a757cf28c0bc4304f388708a80220852c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757cf28c0bc4304f388708a80220852c">&#9670;&nbsp;</a></span>MCUN1GPIO54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO54 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae75916fad3a13685c360c892325ef742" name="ae75916fad3a13685c360c892325ef742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae75916fad3a13685c360c892325ef742">&#9670;&nbsp;</a></span>MCUN1GPIO55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO55 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a829ea9995bdbdd0beccf8ae1e2316018" name="a829ea9995bdbdd0beccf8ae1e2316018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829ea9995bdbdd0beccf8ae1e2316018">&#9670;&nbsp;</a></span>MCUN1GPIO56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO56 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a88e472163cd00848ece54ce9dbe39088" name="a88e472163cd00848ece54ce9dbe39088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88e472163cd00848ece54ce9dbe39088">&#9670;&nbsp;</a></span>MCUN1GPIO57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO57 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab56fb99ff986977a1b5f2ef934131517" name="ab56fb99ff986977a1b5f2ef934131517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56fb99ff986977a1b5f2ef934131517">&#9670;&nbsp;</a></span>MCUN1GPIO58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO58 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3ce6c3f7535045001b3ede6be2ab286a" name="a3ce6c3f7535045001b3ede6be2ab286a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce6c3f7535045001b3ede6be2ab286a">&#9670;&nbsp;</a></span>MCUN1GPIO59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO59 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af4aea71926efbeeeae8c24566a400bfc" name="af4aea71926efbeeeae8c24566a400bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4aea71926efbeeeae8c24566a400bfc">&#9670;&nbsp;</a></span>MCUN1GPIO6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO6 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a566b05a4089f11ad9bf7f6a58e8e95d1" name="a566b05a4089f11ad9bf7f6a58e8e95d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a566b05a4089f11ad9bf7f6a58e8e95d1">&#9670;&nbsp;</a></span>MCUN1GPIO60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO60 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a678efed6db6e89d7db2c946f31216e0d" name="a678efed6db6e89d7db2c946f31216e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a678efed6db6e89d7db2c946f31216e0d">&#9670;&nbsp;</a></span>MCUN1GPIO61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO61 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a695ebc31c43769cdd80cf133dd688f50" name="a695ebc31c43769cdd80cf133dd688f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a695ebc31c43769cdd80cf133dd688f50">&#9670;&nbsp;</a></span>MCUN1GPIO62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO62 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="acf47e58cc0fb05ba6b259a4b476ccd05" name="acf47e58cc0fb05ba6b259a4b476ccd05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf47e58cc0fb05ba6b259a4b476ccd05">&#9670;&nbsp;</a></span>MCUN1GPIO63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO63 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a8d1eafdc228594d148f0892ba1a91351" name="a8d1eafdc228594d148f0892ba1a91351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1eafdc228594d148f0892ba1a91351">&#9670;&nbsp;</a></span>MCUN1GPIO64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO64 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2093af00e2100ec2d3a249af10a059a0" name="a2093af00e2100ec2d3a249af10a059a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2093af00e2100ec2d3a249af10a059a0">&#9670;&nbsp;</a></span>MCUN1GPIO65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO65 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aaf748467f7bf098623aaaaa7408d71a7" name="aaf748467f7bf098623aaaaa7408d71a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf748467f7bf098623aaaaa7408d71a7">&#9670;&nbsp;</a></span>MCUN1GPIO66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO66 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a171d800bdd86429f2d5559218bba0218" name="a171d800bdd86429f2d5559218bba0218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171d800bdd86429f2d5559218bba0218">&#9670;&nbsp;</a></span>MCUN1GPIO67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO67 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="acaecb85c31c27b181575d51901a81b6e" name="acaecb85c31c27b181575d51901a81b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaecb85c31c27b181575d51901a81b6e">&#9670;&nbsp;</a></span>MCUN1GPIO68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] GPIO68 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a351363d1dc3c275fd39bcfee24e1e5f7" name="a351363d1dc3c275fd39bcfee24e1e5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a351363d1dc3c275fd39bcfee24e1e5f7">&#9670;&nbsp;</a></span>MCUN1GPIO69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] GPIO69 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aef604aa25649b7f0a315899952bfe240" name="aef604aa25649b7f0a315899952bfe240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef604aa25649b7f0a315899952bfe240">&#9670;&nbsp;</a></span>MCUN1GPIO7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO7 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a48cd57c641762b3a016a6ef70123fc0a" name="a48cd57c641762b3a016a6ef70123fc0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48cd57c641762b3a016a6ef70123fc0a">&#9670;&nbsp;</a></span>MCUN1GPIO70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] GPIO70 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a010f1bfe04e7707312e5b0b8d65b3537" name="a010f1bfe04e7707312e5b0b8d65b3537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a010f1bfe04e7707312e5b0b8d65b3537">&#9670;&nbsp;</a></span>MCUN1GPIO71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] GPIO71 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa36c1c167442bae9ced660cb65d0b254" name="aa36c1c167442bae9ced660cb65d0b254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa36c1c167442bae9ced660cb65d0b254">&#9670;&nbsp;</a></span>MCUN1GPIO72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO72 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a61080eb099972c26ed47450d0c23ba73" name="a61080eb099972c26ed47450d0c23ba73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61080eb099972c26ed47450d0c23ba73">&#9670;&nbsp;</a></span>MCUN1GPIO73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO73 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aaea73425cbd83a0e64a0679c4b31a5f4" name="aaea73425cbd83a0e64a0679c4b31a5f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaea73425cbd83a0e64a0679c4b31a5f4">&#9670;&nbsp;</a></span>MCUN1GPIO74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] GPIO74 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0244aa2e38198c50ed4307e62a5340d5" name="a0244aa2e38198c50ed4307e62a5340d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0244aa2e38198c50ed4307e62a5340d5">&#9670;&nbsp;</a></span>MCUN1GPIO75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] GPIO75 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="add03edc8221d93049c39aabc63765355" name="add03edc8221d93049c39aabc63765355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add03edc8221d93049c39aabc63765355">&#9670;&nbsp;</a></span>MCUN1GPIO76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] GPIO76 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a2cad97b79c6c44f5a645f5a711bfc687" name="a2cad97b79c6c44f5a645f5a711bfc687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cad97b79c6c44f5a645f5a711bfc687">&#9670;&nbsp;</a></span>MCUN1GPIO77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] GPIO77 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a447ea3a75dbe167397b3de7ef289a01a" name="a447ea3a75dbe167397b3de7ef289a01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447ea3a75dbe167397b3de7ef289a01a">&#9670;&nbsp;</a></span>MCUN1GPIO78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] GPIO78 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="af6dda7293d3f64f4295334bf4843975e" name="af6dda7293d3f64f4295334bf4843975e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6dda7293d3f64f4295334bf4843975e">&#9670;&nbsp;</a></span>MCUN1GPIO79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] GPIO79 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aa003085b61cbd8e9f816b1aa1a4dbca3" name="aa003085b61cbd8e9f816b1aa1a4dbca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa003085b61cbd8e9f816b1aa1a4dbca3">&#9670;&nbsp;</a></span>MCUN1GPIO8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] GPIO8 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5381e0b2aaab1278dcc8335b39337322" name="a5381e0b2aaab1278dcc8335b39337322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5381e0b2aaab1278dcc8335b39337322">&#9670;&nbsp;</a></span>MCUN1GPIO80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] GPIO80 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aea4a2d45d04276bcf19fcd8db0494567" name="aea4a2d45d04276bcf19fcd8db0494567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4a2d45d04276bcf19fcd8db0494567">&#9670;&nbsp;</a></span>MCUN1GPIO81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] GPIO81 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ac5442fd7fccc2dae7a7017be2ad60726" name="ac5442fd7fccc2dae7a7017be2ad60726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5442fd7fccc2dae7a7017be2ad60726">&#9670;&nbsp;</a></span>MCUN1GPIO82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] GPIO82 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a409e4e4d5c729ff4dd9bd9d1b2020db2" name="a409e4e4d5c729ff4dd9bd9d1b2020db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409e4e4d5c729ff4dd9bd9d1b2020db2">&#9670;&nbsp;</a></span>MCUN1GPIO83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] GPIO83 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad340f7be7f55a1b12a5a40de51892800" name="ad340f7be7f55a1b12a5a40de51892800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad340f7be7f55a1b12a5a40de51892800">&#9670;&nbsp;</a></span>MCUN1GPIO84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] GPIO84 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ad19f8ce7c4886573b2b0fad9d068683e" name="ad19f8ce7c4886573b2b0fad9d068683e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19f8ce7c4886573b2b0fad9d068683e">&#9670;&nbsp;</a></span>MCUN1GPIO85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] GPIO85 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3f335d38986076b01fc8e3c47f6c5a73" name="a3f335d38986076b01fc8e3c47f6c5a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f335d38986076b01fc8e3c47f6c5a73">&#9670;&nbsp;</a></span>MCUN1GPIO86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] GPIO86 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a5b992d838c275de915765b050ef33243" name="a5b992d838c275de915765b050ef33243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b992d838c275de915765b050ef33243">&#9670;&nbsp;</a></span>MCUN1GPIO87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] GPIO87 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="accba17e33f1f99b132e6fc3b79e00aa5" name="accba17e33f1f99b132e6fc3b79e00aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accba17e33f1f99b132e6fc3b79e00aa5">&#9670;&nbsp;</a></span>MCUN1GPIO88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] GPIO88 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="addfd01ca8b5a54d1b66a7d9cac6f8306" name="addfd01ca8b5a54d1b66a7d9cac6f8306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addfd01ca8b5a54d1b66a7d9cac6f8306">&#9670;&nbsp;</a></span>MCUN1GPIO89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] GPIO89 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a854ee1f3d6aabdfede718a1a81d42c14" name="a854ee1f3d6aabdfede718a1a81d42c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a854ee1f3d6aabdfede718a1a81d42c14">&#9670;&nbsp;</a></span>MCUN1GPIO9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] GPIO9 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae2e3072265268b41e76a3008d8832e2c" name="ae2e3072265268b41e76a3008d8832e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e3072265268b41e76a3008d8832e2c">&#9670;&nbsp;</a></span>MCUN1GPIO90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] GPIO90 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a66ff81e18c5ff49376e0fe6faec3ecfd" name="a66ff81e18c5ff49376e0fe6faec3ecfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66ff81e18c5ff49376e0fe6faec3ecfd">&#9670;&nbsp;</a></span>MCUN1GPIO91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..27] GPIO91 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0925a61e1d4650cc2e74131bdd8a8220" name="a0925a61e1d4650cc2e74131bdd8a8220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0925a61e1d4650cc2e74131bdd8a8220">&#9670;&nbsp;</a></span>MCUN1GPIO92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[28..28] GPIO92 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a415901dfe3ac3411f8714c1457e2fe10" name="a415901dfe3ac3411f8714c1457e2fe10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a415901dfe3ac3411f8714c1457e2fe10">&#9670;&nbsp;</a></span>MCUN1GPIO93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] GPIO93 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ae7c526517ee7d3cf57903328e45058aa" name="ae7c526517ee7d3cf57903328e45058aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c526517ee7d3cf57903328e45058aa">&#9670;&nbsp;</a></span>MCUN1GPIO94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] GPIO94 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a035a04a4aed2c3e104fbb0f9fff4204b" name="a035a04a4aed2c3e104fbb0f9fff4204b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035a04a4aed2c3e104fbb0f9fff4204b">&#9670;&nbsp;</a></span>MCUN1GPIO95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] GPIO95 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a229c49c8ed32da6fa1a805890fc42980" name="a229c49c8ed32da6fa1a805890fc42980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a229c49c8ed32da6fa1a805890fc42980">&#9670;&nbsp;</a></span>MCUN1GPIO96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] GPIO96 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="aab6f64ac5660eb84c77c8b883862b34a" name="aab6f64ac5660eb84c77c8b883862b34a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab6f64ac5660eb84c77c8b883862b34a">&#9670;&nbsp;</a></span>MCUN1GPIO97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] GPIO97 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a0e8db3eb6e40f909e82cf68f559243c4" name="a0e8db3eb6e40f909e82cf68f559243c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8db3eb6e40f909e82cf68f559243c4">&#9670;&nbsp;</a></span>MCUN1GPIO98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] GPIO98 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="ab19b44687625ad09f0529dd77e339047" name="ab19b44687625ad09f0529dd77e339047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab19b44687625ad09f0529dd77e339047">&#9670;&nbsp;</a></span>MCUN1GPIO99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1GPIO99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] GPIO99 MCU N1-priority interrupt. <br  />
 </p>

</div>
</div>
<a id="a3b1181a891d1df146699d99a55e674ac" name="a3b1181a891d1df146699d99a55e674ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b1181a891d1df146699d99a55e674ac">&#9670;&nbsp;</a></span>MCUN1INT0CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT0CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000308) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a5d0db41c547eea333a6819b7f52d6e87" name="a5d0db41c547eea333a6819b7f52d6e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d0db41c547eea333a6819b7f52d6e87">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT0CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f6bb98da67401d0fc587388ed7d8476" name="a3f6bb98da67401d0fc587388ed7d8476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6bb98da67401d0fc587388ed7d8476">&#9670;&nbsp;</a></span>MCUN1INT0EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT0EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000300) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a5fdf4c308e7bb8f25978f2a773eebf8c" name="a5fdf4c308e7bb8f25978f2a773eebf8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fdf4c308e7bb8f25978f2a773eebf8c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT0EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8f4b54cbd3dcd4b16a7425fb2adf4ca" name="ae8f4b54cbd3dcd4b16a7425fb2adf4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f4b54cbd3dcd4b16a7425fb2adf4ca">&#9670;&nbsp;</a></span>MCUN1INT0SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT0SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000030C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a37e94f0c06346eb30ed389f52bdc4594" name="a37e94f0c06346eb30ed389f52bdc4594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37e94f0c06346eb30ed389f52bdc4594">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT0SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8704dd801006555e95c466be7c99444" name="af8704dd801006555e95c466be7c99444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8704dd801006555e95c466be7c99444">&#9670;&nbsp;</a></span>MCUN1INT0STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT0STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000304) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a9103cf9ff345f51856ab7a4955ecdbde" name="a9103cf9ff345f51856ab7a4955ecdbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9103cf9ff345f51856ab7a4955ecdbde">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT0STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe15bde21a9148f93a468a7f3b5e3b3b" name="afe15bde21a9148f93a468a7f3b5e3b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe15bde21a9148f93a468a7f3b5e3b3b">&#9670;&nbsp;</a></span>MCUN1INT1CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT1CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000318) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="adb4b02e72ed1dfed24bce53e98860b9a" name="adb4b02e72ed1dfed24bce53e98860b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4b02e72ed1dfed24bce53e98860b9a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT1CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cef534c4fdc43d63a498a25384443a7" name="a4cef534c4fdc43d63a498a25384443a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cef534c4fdc43d63a498a25384443a7">&#9670;&nbsp;</a></span>MCUN1INT1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT1EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000310) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a0e8c2c5b3fb34f07b3847195a3df5911" name="a0e8c2c5b3fb34f07b3847195a3df5911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8c2c5b3fb34f07b3847195a3df5911">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT1EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01543c38a9b770a298df5ba410e06ee5" name="a01543c38a9b770a298df5ba410e06ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01543c38a9b770a298df5ba410e06ee5">&#9670;&nbsp;</a></span>MCUN1INT1SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT1SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000031C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="aa93722f98643fd561ee09a49c1cd81e4" name="aa93722f98643fd561ee09a49c1cd81e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa93722f98643fd561ee09a49c1cd81e4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT1SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5041757886468c6d76c377b1acee06a" name="af5041757886468c6d76c377b1acee06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5041757886468c6d76c377b1acee06a">&#9670;&nbsp;</a></span>MCUN1INT1STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT1STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000314) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a90714cd26723e124a08917e532fcd46a" name="a90714cd26723e124a08917e532fcd46a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90714cd26723e124a08917e532fcd46a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT1STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0baed4f03ec237ff134e6c4b93883034" name="a0baed4f03ec237ff134e6c4b93883034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0baed4f03ec237ff134e6c4b93883034">&#9670;&nbsp;</a></span>MCUN1INT2CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT2CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000328) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="a5768f05ee2ac90c9d7d62f56c5f1c484" name="a5768f05ee2ac90c9d7d62f56c5f1c484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5768f05ee2ac90c9d7d62f56c5f1c484">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT2CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c5a31d2cbcf271395d5a7fd36013310" name="a7c5a31d2cbcf271395d5a7fd36013310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c5a31d2cbcf271395d5a7fd36013310">&#9670;&nbsp;</a></span>MCUN1INT2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT2EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000320) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="ad8311ac3121e4864ad0a708d481c4b8b" name="ad8311ac3121e4864ad0a708d481c4b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8311ac3121e4864ad0a708d481c4b8b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT2EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e2fce1dbcc6554e3b518bd9aab62c27" name="a0e2fce1dbcc6554e3b518bd9aab62c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2fce1dbcc6554e3b518bd9aab62c27">&#9670;&nbsp;</a></span>MCUN1INT2SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT2SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000032C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="ad38d308f2a47933a7873cca4db3e8a56" name="ad38d308f2a47933a7873cca4db3e8a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad38d308f2a47933a7873cca4db3e8a56">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT2SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae326ca77f72b33fa84b470cc73f1c1c7" name="ae326ca77f72b33fa84b470cc73f1c1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae326ca77f72b33fa84b470cc73f1c1c7">&#9670;&nbsp;</a></span>MCUN1INT2STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT2STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000324) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a1e9acaec91a83ded9c2861cd3b28f687" name="a1e9acaec91a83ded9c2861cd3b28f687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e9acaec91a83ded9c2861cd3b28f687">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT2STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04d2e8e17c1e796f8d37e69da0e65f12" name="a04d2e8e17c1e796f8d37e69da0e65f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d2e8e17c1e796f8d37e69da0e65f12">&#9670;&nbsp;</a></span>MCUN1INT3CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT3CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000338) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="ad1cb818b404e85ec1f3c165ce9041023" name="ad1cb818b404e85ec1f3c165ce9041023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1cb818b404e85ec1f3c165ce9041023">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT3CLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a154ed828ae26f9b1d4dfec1fb2407f38" name="a154ed828ae26f9b1d4dfec1fb2407f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a154ed828ae26f9b1d4dfec1fb2407f38">&#9670;&nbsp;</a></span>MCUN1INT3EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT3EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000330) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a9fd894eadffad831cce17e3193ae7d25" name="a9fd894eadffad831cce17e3193ae7d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd894eadffad831cce17e3193ae7d25">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT3EN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae77cd73a1bc97f56800989fd07215c36" name="ae77cd73a1bc97f56800989fd07215c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae77cd73a1bc97f56800989fd07215c36">&#9670;&nbsp;</a></span>MCUN1INT3SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT3SET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000033C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="ab9659759bb5ffdb71c46c9509dc9f83f" name="ab9659759bb5ffdb71c46c9509dc9f83f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9659759bb5ffdb71c46c9509dc9f83f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT3SET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a8ffc100e6818fd62863f613a55f642" name="a7a8ffc100e6818fd62863f613a55f642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a8ffc100e6818fd62863f613a55f642">&#9670;&nbsp;</a></span>MCUN1INT3STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUN1INT3STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000334) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="a4e8780846549a861abbe8ea970414e41" name="a4e8780846549a861abbe8ea970414e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e8780846549a861abbe8ea970414e41">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUN1INT3STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7346f1acbcca70b0124de58d7579ea2a" name="a7346f1acbcca70b0124de58d7579ea2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7346f1acbcca70b0124de58d7579ea2a">&#9670;&nbsp;</a></span>NCEPOL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 0 <br  />
 </p>

</div>
</div>
<a id="a8c039453404f5793e7a37dbab4a8a18b" name="a8c039453404f5793e7a37dbab4a8a18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c039453404f5793e7a37dbab4a8a18b">&#9670;&nbsp;</a></span>NCEPOL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 1 <br  />
 </p>

</div>
</div>
<a id="a610507c33ad3fd05151d7735bb1021ed" name="a610507c33ad3fd05151d7735bb1021ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a610507c33ad3fd05151d7735bb1021ed">&#9670;&nbsp;</a></span>NCEPOL10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 10 <br  />
 </p>

</div>
</div>
<a id="a47ae668c2906d7a6c9a8452aba459c47" name="a47ae668c2906d7a6c9a8452aba459c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ae668c2906d7a6c9a8452aba459c47">&#9670;&nbsp;</a></span>NCEPOL100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 100 <br  />
 </p>

</div>
</div>
<a id="a834fc83f58384af0d10ba4c9e5359435" name="a834fc83f58384af0d10ba4c9e5359435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a834fc83f58384af0d10ba4c9e5359435">&#9670;&nbsp;</a></span>NCEPOL101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 101 <br  />
 </p>

</div>
</div>
<a id="a7ecac6c40f61060652f55e986b423d8d" name="a7ecac6c40f61060652f55e986b423d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ecac6c40f61060652f55e986b423d8d">&#9670;&nbsp;</a></span>NCEPOL102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 102 <br  />
 </p>

</div>
</div>
<a id="a2d9eafde6e9218f04600e84d30962623" name="a2d9eafde6e9218f04600e84d30962623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9eafde6e9218f04600e84d30962623">&#9670;&nbsp;</a></span>NCEPOL103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 103 <br  />
 </p>

</div>
</div>
<a id="a71e6519ed34ea64c3d32f315ec67c1bb" name="a71e6519ed34ea64c3d32f315ec67c1bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e6519ed34ea64c3d32f315ec67c1bb">&#9670;&nbsp;</a></span>NCEPOL104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 104 <br  />
 </p>

</div>
</div>
<a id="ae2fd2a3762daeacf6d9d2932e7b1df6b" name="ae2fd2a3762daeacf6d9d2932e7b1df6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fd2a3762daeacf6d9d2932e7b1df6b">&#9670;&nbsp;</a></span>NCEPOL11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 11 <br  />
 </p>

</div>
</div>
<a id="ac28460c8c7f1828ad7a8ef59f813b4eb" name="ac28460c8c7f1828ad7a8ef59f813b4eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac28460c8c7f1828ad7a8ef59f813b4eb">&#9670;&nbsp;</a></span>NCEPOL12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 12 <br  />
 </p>

</div>
</div>
<a id="a6982c869a17738b20be9697aa5a656b5" name="a6982c869a17738b20be9697aa5a656b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6982c869a17738b20be9697aa5a656b5">&#9670;&nbsp;</a></span>NCEPOL13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 13 <br  />
 </p>

</div>
</div>
<a id="a3b0e87e711f77dfc3d04b7a41a5d3de0" name="a3b0e87e711f77dfc3d04b7a41a5d3de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b0e87e711f77dfc3d04b7a41a5d3de0">&#9670;&nbsp;</a></span>NCEPOL14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 14 <br  />
 </p>

</div>
</div>
<a id="aca3ca7c533d7c9858589ef461c937deb" name="aca3ca7c533d7c9858589ef461c937deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca3ca7c533d7c9858589ef461c937deb">&#9670;&nbsp;</a></span>NCEPOL15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 15 <br  />
 </p>

</div>
</div>
<a id="a1997ab0d43e2051cf0ba9cf3295db818" name="a1997ab0d43e2051cf0ba9cf3295db818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1997ab0d43e2051cf0ba9cf3295db818">&#9670;&nbsp;</a></span>NCEPOL16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 16 <br  />
 </p>

</div>
</div>
<a id="a29e24f07b2888b6f79792299fdd48326" name="a29e24f07b2888b6f79792299fdd48326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e24f07b2888b6f79792299fdd48326">&#9670;&nbsp;</a></span>NCEPOL17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 17 <br  />
 </p>

</div>
</div>
<a id="aa123479312526af5c4290ed456757cef" name="aa123479312526af5c4290ed456757cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa123479312526af5c4290ed456757cef">&#9670;&nbsp;</a></span>NCEPOL18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 18 <br  />
 </p>

</div>
</div>
<a id="acbf28e20c7bb4ac69ec40c881ddc7089" name="acbf28e20c7bb4ac69ec40c881ddc7089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf28e20c7bb4ac69ec40c881ddc7089">&#9670;&nbsp;</a></span>NCEPOL19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 19 <br  />
 </p>

</div>
</div>
<a id="ac57b38da61be6fd48ecfd13013e6a559" name="ac57b38da61be6fd48ecfd13013e6a559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac57b38da61be6fd48ecfd13013e6a559">&#9670;&nbsp;</a></span>NCEPOL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 2 <br  />
 </p>

</div>
</div>
<a id="ab8556c78d8101a708c92059350fd4330" name="ab8556c78d8101a708c92059350fd4330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8556c78d8101a708c92059350fd4330">&#9670;&nbsp;</a></span>NCEPOL20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 20 <br  />
 </p>

</div>
</div>
<a id="a27c111f6e0814c884b2a8a4b7645dabd" name="a27c111f6e0814c884b2a8a4b7645dabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c111f6e0814c884b2a8a4b7645dabd">&#9670;&nbsp;</a></span>NCEPOL21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 21 <br  />
 </p>

</div>
</div>
<a id="a4ab608128bccbe6e5634146a3be127d9" name="a4ab608128bccbe6e5634146a3be127d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ab608128bccbe6e5634146a3be127d9">&#9670;&nbsp;</a></span>NCEPOL22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 22 <br  />
 </p>

</div>
</div>
<a id="a975a9df1e3d8b973dbc28d8433d37d78" name="a975a9df1e3d8b973dbc28d8433d37d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975a9df1e3d8b973dbc28d8433d37d78">&#9670;&nbsp;</a></span>NCEPOL23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 23 <br  />
 </p>

</div>
</div>
<a id="ae4e09fb63f1d7a81abfa778e26536dd5" name="ae4e09fb63f1d7a81abfa778e26536dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4e09fb63f1d7a81abfa778e26536dd5">&#9670;&nbsp;</a></span>NCEPOL24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 24 <br  />
 </p>

</div>
</div>
<a id="a9fca8a6ce43495ceb80bb712576fb8e0" name="a9fca8a6ce43495ceb80bb712576fb8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fca8a6ce43495ceb80bb712576fb8e0">&#9670;&nbsp;</a></span>NCEPOL25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 25 <br  />
 </p>

</div>
</div>
<a id="a35ab6a69bbce7a659a94717feaa6613f" name="a35ab6a69bbce7a659a94717feaa6613f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ab6a69bbce7a659a94717feaa6613f">&#9670;&nbsp;</a></span>NCEPOL26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 26 <br  />
 </p>

</div>
</div>
<a id="a4be464c3ae67c2b71d21e656e08c22b8" name="a4be464c3ae67c2b71d21e656e08c22b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be464c3ae67c2b71d21e656e08c22b8">&#9670;&nbsp;</a></span>NCEPOL27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 27 <br  />
 </p>

</div>
</div>
<a id="a765323732ff1c4783b52e869b45bc8e9" name="a765323732ff1c4783b52e869b45bc8e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765323732ff1c4783b52e869b45bc8e9">&#9670;&nbsp;</a></span>NCEPOL28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 28 <br  />
 </p>

</div>
</div>
<a id="a3ac84a234e9b68589966308d8bf9ba76" name="a3ac84a234e9b68589966308d8bf9ba76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ac84a234e9b68589966308d8bf9ba76">&#9670;&nbsp;</a></span>NCEPOL29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 29 <br  />
 </p>

</div>
</div>
<a id="a52bb23aa7969ae950ba924363a8b878c" name="a52bb23aa7969ae950ba924363a8b878c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52bb23aa7969ae950ba924363a8b878c">&#9670;&nbsp;</a></span>NCEPOL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 3 <br  />
 </p>

</div>
</div>
<a id="a45a308235d5e8129a73e92a457fb4859" name="a45a308235d5e8129a73e92a457fb4859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45a308235d5e8129a73e92a457fb4859">&#9670;&nbsp;</a></span>NCEPOL30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 30 <br  />
 </p>

</div>
</div>
<a id="aae10d8fe76ae154adfbee6832196d6a2" name="aae10d8fe76ae154adfbee6832196d6a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae10d8fe76ae154adfbee6832196d6a2">&#9670;&nbsp;</a></span>NCEPOL31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 31 <br  />
 </p>

</div>
</div>
<a id="aa2d323c339c0b4c9afc192a182a070e6" name="aa2d323c339c0b4c9afc192a182a070e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d323c339c0b4c9afc192a182a070e6">&#9670;&nbsp;</a></span>NCEPOL32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 32 <br  />
 </p>

</div>
</div>
<a id="ac499ee3e0ec634b088bd6d86bcd19761" name="ac499ee3e0ec634b088bd6d86bcd19761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac499ee3e0ec634b088bd6d86bcd19761">&#9670;&nbsp;</a></span>NCEPOL33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 33 <br  />
 </p>

</div>
</div>
<a id="a0a1361109c1c3d590b4ce77c8c27c24a" name="a0a1361109c1c3d590b4ce77c8c27c24a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1361109c1c3d590b4ce77c8c27c24a">&#9670;&nbsp;</a></span>NCEPOL34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 34 <br  />
 </p>

</div>
</div>
<a id="a120d096b48d939c2a137045b5ea80f2a" name="a120d096b48d939c2a137045b5ea80f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a120d096b48d939c2a137045b5ea80f2a">&#9670;&nbsp;</a></span>NCEPOL35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 35 <br  />
 </p>

</div>
</div>
<a id="a5e45a37b9cf59998bfb7825fa55c382c" name="a5e45a37b9cf59998bfb7825fa55c382c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e45a37b9cf59998bfb7825fa55c382c">&#9670;&nbsp;</a></span>NCEPOL36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 36 <br  />
 </p>

</div>
</div>
<a id="ad6780bfa39bfe93f2cc0812329667b5f" name="ad6780bfa39bfe93f2cc0812329667b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6780bfa39bfe93f2cc0812329667b5f">&#9670;&nbsp;</a></span>NCEPOL37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 37 <br  />
 </p>

</div>
</div>
<a id="ac2cc4341ca300b002c5c3f0a3cf0a932" name="ac2cc4341ca300b002c5c3f0a3cf0a932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2cc4341ca300b002c5c3f0a3cf0a932">&#9670;&nbsp;</a></span>NCEPOL38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 38 <br  />
 </p>

</div>
</div>
<a id="a2b73ddc3586c59d471f2a55ea6b2363e" name="a2b73ddc3586c59d471f2a55ea6b2363e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b73ddc3586c59d471f2a55ea6b2363e">&#9670;&nbsp;</a></span>NCEPOL39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 39 <br  />
 </p>

</div>
</div>
<a id="a4652aff329a5a27a4c2a56d0ce5956e6" name="a4652aff329a5a27a4c2a56d0ce5956e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4652aff329a5a27a4c2a56d0ce5956e6">&#9670;&nbsp;</a></span>NCEPOL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 4 <br  />
 </p>

</div>
</div>
<a id="aab46a5ca6956ff938fff0df485b3241a" name="aab46a5ca6956ff938fff0df485b3241a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab46a5ca6956ff938fff0df485b3241a">&#9670;&nbsp;</a></span>NCEPOL40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 40 <br  />
 </p>

</div>
</div>
<a id="a6148730f2c9239b4b89b7e749911e8de" name="a6148730f2c9239b4b89b7e749911e8de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6148730f2c9239b4b89b7e749911e8de">&#9670;&nbsp;</a></span>NCEPOL41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 41 <br  />
 </p>

</div>
</div>
<a id="a24957c0ca24b6866d5ed42426fd4b1cf" name="a24957c0ca24b6866d5ed42426fd4b1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24957c0ca24b6866d5ed42426fd4b1cf">&#9670;&nbsp;</a></span>NCEPOL42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 42 <br  />
 </p>

</div>
</div>
<a id="aa12eb77508cbac5cb9972b1c1319c56a" name="aa12eb77508cbac5cb9972b1c1319c56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa12eb77508cbac5cb9972b1c1319c56a">&#9670;&nbsp;</a></span>NCEPOL43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 43 <br  />
 </p>

</div>
</div>
<a id="a649e46478dfa1725aa413bab9b703e8b" name="a649e46478dfa1725aa413bab9b703e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a649e46478dfa1725aa413bab9b703e8b">&#9670;&nbsp;</a></span>NCEPOL44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 44 <br  />
 </p>

</div>
</div>
<a id="a8447f9d02036042ee140f7368f9d2759" name="a8447f9d02036042ee140f7368f9d2759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8447f9d02036042ee140f7368f9d2759">&#9670;&nbsp;</a></span>NCEPOL45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 45 <br  />
 </p>

</div>
</div>
<a id="a79416be422fe661fc594a8c541d48192" name="a79416be422fe661fc594a8c541d48192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79416be422fe661fc594a8c541d48192">&#9670;&nbsp;</a></span>NCEPOL46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 46 <br  />
 </p>

</div>
</div>
<a id="a7ccd39ad26cc017ca4ad6ee76bc7f877" name="a7ccd39ad26cc017ca4ad6ee76bc7f877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ccd39ad26cc017ca4ad6ee76bc7f877">&#9670;&nbsp;</a></span>NCEPOL47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 47 <br  />
 </p>

</div>
</div>
<a id="a94bb004c3b281d514d7dfea55ed8813d" name="a94bb004c3b281d514d7dfea55ed8813d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94bb004c3b281d514d7dfea55ed8813d">&#9670;&nbsp;</a></span>NCEPOL48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 48 <br  />
 </p>

</div>
</div>
<a id="a99d5879a59ef12962fd653ff5a7a322f" name="a99d5879a59ef12962fd653ff5a7a322f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d5879a59ef12962fd653ff5a7a322f">&#9670;&nbsp;</a></span>NCEPOL49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 49 <br  />
 </p>

</div>
</div>
<a id="ac44c0275fff430f4627d5f2c4a05833b" name="ac44c0275fff430f4627d5f2c4a05833b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac44c0275fff430f4627d5f2c4a05833b">&#9670;&nbsp;</a></span>NCEPOL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 5 <br  />
 </p>

</div>
</div>
<a id="acdc5ed3dacc9922cbaa693bf685b4e67" name="acdc5ed3dacc9922cbaa693bf685b4e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc5ed3dacc9922cbaa693bf685b4e67">&#9670;&nbsp;</a></span>NCEPOL50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 50 <br  />
 </p>

</div>
</div>
<a id="a811935322c74677feedf45faf9aea2e5" name="a811935322c74677feedf45faf9aea2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811935322c74677feedf45faf9aea2e5">&#9670;&nbsp;</a></span>NCEPOL51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 51 <br  />
 </p>

</div>
</div>
<a id="af9ccdcfc1b588e9a14bb212fa08bd59f" name="af9ccdcfc1b588e9a14bb212fa08bd59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ccdcfc1b588e9a14bb212fa08bd59f">&#9670;&nbsp;</a></span>NCEPOL52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 52 <br  />
 </p>

</div>
</div>
<a id="afc8a8678d6a88a274b78bc755cca575c" name="afc8a8678d6a88a274b78bc755cca575c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8a8678d6a88a274b78bc755cca575c">&#9670;&nbsp;</a></span>NCEPOL53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 53 <br  />
 </p>

</div>
</div>
<a id="ab8b5a30a864d7fcd775aa5ccbe32dc4c" name="ab8b5a30a864d7fcd775aa5ccbe32dc4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b5a30a864d7fcd775aa5ccbe32dc4c">&#9670;&nbsp;</a></span>NCEPOL54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 54 <br  />
 </p>

</div>
</div>
<a id="abc5e8e967bde72fdfc63532fcf8079c1" name="abc5e8e967bde72fdfc63532fcf8079c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc5e8e967bde72fdfc63532fcf8079c1">&#9670;&nbsp;</a></span>NCEPOL55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 55 <br  />
 </p>

</div>
</div>
<a id="a2259edbfcaaad52584d4ab3fa1326384" name="a2259edbfcaaad52584d4ab3fa1326384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2259edbfcaaad52584d4ab3fa1326384">&#9670;&nbsp;</a></span>NCEPOL56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 56 <br  />
 </p>

</div>
</div>
<a id="ae096da0b624c9aeb365862b151c88fb5" name="ae096da0b624c9aeb365862b151c88fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae096da0b624c9aeb365862b151c88fb5">&#9670;&nbsp;</a></span>NCEPOL57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 57 <br  />
 </p>

</div>
</div>
<a id="af066ac80a3c9ddaf954b207df156ebf1" name="af066ac80a3c9ddaf954b207df156ebf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af066ac80a3c9ddaf954b207df156ebf1">&#9670;&nbsp;</a></span>NCEPOL58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 58 <br  />
 </p>

</div>
</div>
<a id="a57ba57e1e905333ae119867da97e85de" name="a57ba57e1e905333ae119867da97e85de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57ba57e1e905333ae119867da97e85de">&#9670;&nbsp;</a></span>NCEPOL59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 59 <br  />
 </p>

</div>
</div>
<a id="ac1267ceeaae76248f31bc797f8df9c4b" name="ac1267ceeaae76248f31bc797f8df9c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1267ceeaae76248f31bc797f8df9c4b">&#9670;&nbsp;</a></span>NCEPOL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 6 <br  />
 </p>

</div>
</div>
<a id="aff918eb2c1923a8ae5eae8610ef7ce4f" name="aff918eb2c1923a8ae5eae8610ef7ce4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff918eb2c1923a8ae5eae8610ef7ce4f">&#9670;&nbsp;</a></span>NCEPOL60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 60 <br  />
 </p>

</div>
</div>
<a id="a1adcfdeb8c275dbc18fe6c91c6e4d091" name="a1adcfdeb8c275dbc18fe6c91c6e4d091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adcfdeb8c275dbc18fe6c91c6e4d091">&#9670;&nbsp;</a></span>NCEPOL61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 61 <br  />
 </p>

</div>
</div>
<a id="ab0bb5c8978da6430dbac5fa2dc9f1fa4" name="ab0bb5c8978da6430dbac5fa2dc9f1fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0bb5c8978da6430dbac5fa2dc9f1fa4">&#9670;&nbsp;</a></span>NCEPOL62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 62 <br  />
 </p>

</div>
</div>
<a id="a584231cb2738aac7a56c1a2fd9b94489" name="a584231cb2738aac7a56c1a2fd9b94489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a584231cb2738aac7a56c1a2fd9b94489">&#9670;&nbsp;</a></span>NCEPOL63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 63 <br  />
 </p>

</div>
</div>
<a id="ae7743b2cd715a6bd4114704a0c602246" name="ae7743b2cd715a6bd4114704a0c602246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7743b2cd715a6bd4114704a0c602246">&#9670;&nbsp;</a></span>NCEPOL64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 64 <br  />
 </p>

</div>
</div>
<a id="a2369bc2cb4eec4cc55113b087c34ccd3" name="a2369bc2cb4eec4cc55113b087c34ccd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2369bc2cb4eec4cc55113b087c34ccd3">&#9670;&nbsp;</a></span>NCEPOL65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 65 <br  />
 </p>

</div>
</div>
<a id="a9487cbc91550f1a1f0eb86517f2d77ec" name="a9487cbc91550f1a1f0eb86517f2d77ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9487cbc91550f1a1f0eb86517f2d77ec">&#9670;&nbsp;</a></span>NCEPOL66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 66 <br  />
 </p>

</div>
</div>
<a id="ad98a35f6bcce0e73b9c00b891f88fe04" name="ad98a35f6bcce0e73b9c00b891f88fe04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98a35f6bcce0e73b9c00b891f88fe04">&#9670;&nbsp;</a></span>NCEPOL67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 67 <br  />
 </p>

</div>
</div>
<a id="a15de982cb1826112bbfae549195cd424" name="a15de982cb1826112bbfae549195cd424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15de982cb1826112bbfae549195cd424">&#9670;&nbsp;</a></span>NCEPOL68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 68 <br  />
 </p>

</div>
</div>
<a id="ae5990615aa246a32ce38fdc37f90b527" name="ae5990615aa246a32ce38fdc37f90b527"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5990615aa246a32ce38fdc37f90b527">&#9670;&nbsp;</a></span>NCEPOL69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 69 <br  />
 </p>

</div>
</div>
<a id="a58369d60f7eec004dc4d6d6d51f04cb1" name="a58369d60f7eec004dc4d6d6d51f04cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58369d60f7eec004dc4d6d6d51f04cb1">&#9670;&nbsp;</a></span>NCEPOL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 7 <br  />
 </p>

</div>
</div>
<a id="ac8f958e302c574b6bdc273f18f8dafaa" name="ac8f958e302c574b6bdc273f18f8dafaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f958e302c574b6bdc273f18f8dafaa">&#9670;&nbsp;</a></span>NCEPOL70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 70 <br  />
 </p>

</div>
</div>
<a id="aafc08ce6119edbbfa202ea4a8eef5f96" name="aafc08ce6119edbbfa202ea4a8eef5f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafc08ce6119edbbfa202ea4a8eef5f96">&#9670;&nbsp;</a></span>NCEPOL71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 71 <br  />
 </p>

</div>
</div>
<a id="a48e08144231cfa3f5652ad247163fb78" name="a48e08144231cfa3f5652ad247163fb78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e08144231cfa3f5652ad247163fb78">&#9670;&nbsp;</a></span>NCEPOL72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 72 <br  />
 </p>

</div>
</div>
<a id="ae21bcf8c620b883e95ffc762684debce" name="ae21bcf8c620b883e95ffc762684debce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21bcf8c620b883e95ffc762684debce">&#9670;&nbsp;</a></span>NCEPOL73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 73 <br  />
 </p>

</div>
</div>
<a id="a9793d27e1ea2ef30518f25aa34873def" name="a9793d27e1ea2ef30518f25aa34873def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9793d27e1ea2ef30518f25aa34873def">&#9670;&nbsp;</a></span>NCEPOL74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 74 <br  />
 </p>

</div>
</div>
<a id="a654102b5b4eaedabc1f8d1365db6b3c3" name="a654102b5b4eaedabc1f8d1365db6b3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654102b5b4eaedabc1f8d1365db6b3c3">&#9670;&nbsp;</a></span>NCEPOL75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 75 <br  />
 </p>

</div>
</div>
<a id="a09be158b45fcc0206de8544314c6223a" name="a09be158b45fcc0206de8544314c6223a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09be158b45fcc0206de8544314c6223a">&#9670;&nbsp;</a></span>NCEPOL76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 76 <br  />
 </p>

</div>
</div>
<a id="ae5f6a2b3884b5ac888ae48e4fde9ccfc" name="ae5f6a2b3884b5ac888ae48e4fde9ccfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f6a2b3884b5ac888ae48e4fde9ccfc">&#9670;&nbsp;</a></span>NCEPOL77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 77 <br  />
 </p>

</div>
</div>
<a id="a375ca02147112efc830beb2c23fbf682" name="a375ca02147112efc830beb2c23fbf682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375ca02147112efc830beb2c23fbf682">&#9670;&nbsp;</a></span>NCEPOL78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 78 <br  />
 </p>

</div>
</div>
<a id="a5bec1f2c5c5e902ba29dd57c3017fa40" name="a5bec1f2c5c5e902ba29dd57c3017fa40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bec1f2c5c5e902ba29dd57c3017fa40">&#9670;&nbsp;</a></span>NCEPOL79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 79 <br  />
 </p>

</div>
</div>
<a id="a4ca6099d75348866a47ec817eedc918c" name="a4ca6099d75348866a47ec817eedc918c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca6099d75348866a47ec817eedc918c">&#9670;&nbsp;</a></span>NCEPOL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 8 <br  />
 </p>

</div>
</div>
<a id="a314f8097003353529731c66fe7a427d1" name="a314f8097003353529731c66fe7a427d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314f8097003353529731c66fe7a427d1">&#9670;&nbsp;</a></span>NCEPOL80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 80 <br  />
 </p>

</div>
</div>
<a id="ac129cea0e17341f2b65935672f7edcef" name="ac129cea0e17341f2b65935672f7edcef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac129cea0e17341f2b65935672f7edcef">&#9670;&nbsp;</a></span>NCEPOL81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 81 <br  />
 </p>

</div>
</div>
<a id="a2287b27fdf4289bdfef4ecba21402317" name="a2287b27fdf4289bdfef4ecba21402317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2287b27fdf4289bdfef4ecba21402317">&#9670;&nbsp;</a></span>NCEPOL82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 82 <br  />
 </p>

</div>
</div>
<a id="a5464d34aa99c7f84fc0683e1710cc821" name="a5464d34aa99c7f84fc0683e1710cc821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5464d34aa99c7f84fc0683e1710cc821">&#9670;&nbsp;</a></span>NCEPOL83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 83 <br  />
 </p>

</div>
</div>
<a id="a15ca5cc4eaadce116c783a798f5a54b9" name="a15ca5cc4eaadce116c783a798f5a54b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ca5cc4eaadce116c783a798f5a54b9">&#9670;&nbsp;</a></span>NCEPOL84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 84 <br  />
 </p>

</div>
</div>
<a id="a285eea97bf28cf0ea047e1d9c7d44981" name="a285eea97bf28cf0ea047e1d9c7d44981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285eea97bf28cf0ea047e1d9c7d44981">&#9670;&nbsp;</a></span>NCEPOL85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 85 <br  />
 </p>

</div>
</div>
<a id="add3a9a357766488c77c991949f987458" name="add3a9a357766488c77c991949f987458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3a9a357766488c77c991949f987458">&#9670;&nbsp;</a></span>NCEPOL86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 86 <br  />
 </p>

</div>
</div>
<a id="a0fa849388d9a4de259528edae0a4e0eb" name="a0fa849388d9a4de259528edae0a4e0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa849388d9a4de259528edae0a4e0eb">&#9670;&nbsp;</a></span>NCEPOL87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 87 <br  />
 </p>

</div>
</div>
<a id="a29dfcb4b0b627e2258b4a1ca28a172d5" name="a29dfcb4b0b627e2258b4a1ca28a172d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29dfcb4b0b627e2258b4a1ca28a172d5">&#9670;&nbsp;</a></span>NCEPOL88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 88 <br  />
 </p>

</div>
</div>
<a id="a361a86d3d651e14958eb24b1db40d4f7" name="a361a86d3d651e14958eb24b1db40d4f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a361a86d3d651e14958eb24b1db40d4f7">&#9670;&nbsp;</a></span>NCEPOL89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 89 <br  />
 </p>

</div>
</div>
<a id="a53f2e3dea088ca71bd6a6e5cf258785f" name="a53f2e3dea088ca71bd6a6e5cf258785f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f2e3dea088ca71bd6a6e5cf258785f">&#9670;&nbsp;</a></span>NCEPOL9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 9 <br  />
 </p>

</div>
</div>
<a id="aaa359ba12a654af19849b2dc6296f737" name="aaa359ba12a654af19849b2dc6296f737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa359ba12a654af19849b2dc6296f737">&#9670;&nbsp;</a></span>NCEPOL90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 90 <br  />
 </p>

</div>
</div>
<a id="a16b8558a7ae54e5905b32aaa044ddae2" name="a16b8558a7ae54e5905b32aaa044ddae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16b8558a7ae54e5905b32aaa044ddae2">&#9670;&nbsp;</a></span>NCEPOL91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 91 <br  />
 </p>

</div>
</div>
<a id="a162c1e4add3cb703729bc292f49aacc1" name="a162c1e4add3cb703729bc292f49aacc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162c1e4add3cb703729bc292f49aacc1">&#9670;&nbsp;</a></span>NCEPOL92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 92 <br  />
 </p>

</div>
</div>
<a id="af32d864f65d81fc928b33b7afbdc2587" name="af32d864f65d81fc928b33b7afbdc2587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af32d864f65d81fc928b33b7afbdc2587">&#9670;&nbsp;</a></span>NCEPOL93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 93 <br  />
 </p>

</div>
</div>
<a id="a54bc613fcabffb277e30d89f757dac7b" name="a54bc613fcabffb277e30d89f757dac7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bc613fcabffb277e30d89f757dac7b">&#9670;&nbsp;</a></span>NCEPOL94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 94 <br  />
 </p>

</div>
</div>
<a id="a90feb4b92c3db355d3fb3835d5df74d2" name="a90feb4b92c3db355d3fb3835d5df74d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90feb4b92c3db355d3fb3835d5df74d2">&#9670;&nbsp;</a></span>NCEPOL95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 95 <br  />
 </p>

</div>
</div>
<a id="a7f7eb1b1a76fe6c8ea1aa13f9b51882b" name="a7f7eb1b1a76fe6c8ea1aa13f9b51882b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f7eb1b1a76fe6c8ea1aa13f9b51882b">&#9670;&nbsp;</a></span>NCEPOL96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 96 <br  />
 </p>

</div>
</div>
<a id="a3ef5654193656cc76cd93932b32ea1b7" name="a3ef5654193656cc76cd93932b32ea1b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef5654193656cc76cd93932b32ea1b7">&#9670;&nbsp;</a></span>NCEPOL97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 97 <br  />
 </p>

</div>
</div>
<a id="ae41ed2b131c87a7de53e2b2010dfdc36" name="ae41ed2b131c87a7de53e2b2010dfdc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41ed2b131c87a7de53e2b2010dfdc36">&#9670;&nbsp;</a></span>NCEPOL98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 98 <br  />
 </p>

</div>
</div>
<a id="ae8485de802979e25bc6d268be07e50d9" name="ae8485de802979e25bc6d268be07e50d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8485de802979e25bc6d268be07e50d9">&#9670;&nbsp;</a></span>NCEPOL99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCEPOL99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Polarity select for NCE for GPIO 99 <br  />
 </p>

</div>
</div>
<a id="a8c9da83daa41f61e77db21dd25ba16ff" name="a8c9da83daa41f61e77db21dd25ba16ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9da83daa41f61e77db21dd25ba16ff">&#9670;&nbsp;</a></span>NCESRC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 0, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a8ee620146c5fff150da123d5cd082b6c" name="a8ee620146c5fff150da123d5cd082b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee620146c5fff150da123d5cd082b6c">&#9670;&nbsp;</a></span>NCESRC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 1, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ac47db07cd285d347ace9aad1ce4652a4" name="ac47db07cd285d347ace9aad1ce4652a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47db07cd285d347ace9aad1ce4652a4">&#9670;&nbsp;</a></span>NCESRC10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 10, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a9af4f2fb19e5d97f92460d920aab2ef6" name="a9af4f2fb19e5d97f92460d920aab2ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9af4f2fb19e5d97f92460d920aab2ef6">&#9670;&nbsp;</a></span>NCESRC100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 100, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a48f2095cd07fa9c65968a5451d8c8e2b" name="a48f2095cd07fa9c65968a5451d8c8e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48f2095cd07fa9c65968a5451d8c8e2b">&#9670;&nbsp;</a></span>NCESRC101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 101, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a8a4e4a4946dee39107146312f0a395d3" name="a8a4e4a4946dee39107146312f0a395d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4e4a4946dee39107146312f0a395d3">&#9670;&nbsp;</a></span>NCESRC102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 102, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a2222386dc49ed3a35318fc1ead5a1342" name="a2222386dc49ed3a35318fc1ead5a1342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2222386dc49ed3a35318fc1ead5a1342">&#9670;&nbsp;</a></span>NCESRC103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 103, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a21f55571d04df6c826439ded7d536693" name="a21f55571d04df6c826439ded7d536693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f55571d04df6c826439ded7d536693">&#9670;&nbsp;</a></span>NCESRC104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 104, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aceb2c96e237d027b07182586ab2c4cdd" name="aceb2c96e237d027b07182586ab2c4cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceb2c96e237d027b07182586ab2c4cdd">&#9670;&nbsp;</a></span>NCESRC11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 11, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a1f9b2f472a68e1a078c4ca8f35a3b92b" name="a1f9b2f472a68e1a078c4ca8f35a3b92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9b2f472a68e1a078c4ca8f35a3b92b">&#9670;&nbsp;</a></span>NCESRC12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 12, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="acffca8402c7cc1935340ab884e243e79" name="acffca8402c7cc1935340ab884e243e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acffca8402c7cc1935340ab884e243e79">&#9670;&nbsp;</a></span>NCESRC13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 13, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a44c591b7a969a4721537ebfd24d3e31d" name="a44c591b7a969a4721537ebfd24d3e31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c591b7a969a4721537ebfd24d3e31d">&#9670;&nbsp;</a></span>NCESRC14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 14, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ac3d9a76c7cb800c21cce6bee3c7232b7" name="ac3d9a76c7cb800c21cce6bee3c7232b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3d9a76c7cb800c21cce6bee3c7232b7">&#9670;&nbsp;</a></span>NCESRC15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 15, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a347197d8b4c5e9ed9a3581b912830013" name="a347197d8b4c5e9ed9a3581b912830013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a347197d8b4c5e9ed9a3581b912830013">&#9670;&nbsp;</a></span>NCESRC16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 16, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a2f5e470aa71d72ab1c0572215522289c" name="a2f5e470aa71d72ab1c0572215522289c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5e470aa71d72ab1c0572215522289c">&#9670;&nbsp;</a></span>NCESRC17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 17, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a610cd557f8d5cdf6de96b38396580121" name="a610cd557f8d5cdf6de96b38396580121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a610cd557f8d5cdf6de96b38396580121">&#9670;&nbsp;</a></span>NCESRC18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 18, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ae4027f30dc04c8f6e63bb33b93b62024" name="ae4027f30dc04c8f6e63bb33b93b62024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4027f30dc04c8f6e63bb33b93b62024">&#9670;&nbsp;</a></span>NCESRC19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 19, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a3ecf341ae7f4a10c81d6ac1fe6708be6" name="a3ecf341ae7f4a10c81d6ac1fe6708be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ecf341ae7f4a10c81d6ac1fe6708be6">&#9670;&nbsp;</a></span>NCESRC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 2, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a0c7d07181cc69c89dec0881c1ab59c27" name="a0c7d07181cc69c89dec0881c1ab59c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7d07181cc69c89dec0881c1ab59c27">&#9670;&nbsp;</a></span>NCESRC20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 20, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a22bdac6e3ccd7694e6bb6104c21a6767" name="a22bdac6e3ccd7694e6bb6104c21a6767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bdac6e3ccd7694e6bb6104c21a6767">&#9670;&nbsp;</a></span>NCESRC21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 21, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a7497557ff7729d7e4be9c5bce3d6c125" name="a7497557ff7729d7e4be9c5bce3d6c125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7497557ff7729d7e4be9c5bce3d6c125">&#9670;&nbsp;</a></span>NCESRC22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 22, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ac08b353751aec00e7bf78668a06df418" name="ac08b353751aec00e7bf78668a06df418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08b353751aec00e7bf78668a06df418">&#9670;&nbsp;</a></span>NCESRC23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 23, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aa13ae7fb27a98ad6685fe91b268aab45" name="aa13ae7fb27a98ad6685fe91b268aab45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa13ae7fb27a98ad6685fe91b268aab45">&#9670;&nbsp;</a></span>NCESRC24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 24, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ac67dac0a227026c65eeb5823f4ae520a" name="ac67dac0a227026c65eeb5823f4ae520a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67dac0a227026c65eeb5823f4ae520a">&#9670;&nbsp;</a></span>NCESRC25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 25, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aaf196501379ef6573f47c5d27ef614be" name="aaf196501379ef6573f47c5d27ef614be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf196501379ef6573f47c5d27ef614be">&#9670;&nbsp;</a></span>NCESRC26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 26, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ad9e9edc5b965c0297b27cc81d6d5e401" name="ad9e9edc5b965c0297b27cc81d6d5e401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9e9edc5b965c0297b27cc81d6d5e401">&#9670;&nbsp;</a></span>NCESRC27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 27, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="adce22ce5b911931b011ec3f644f8096f" name="adce22ce5b911931b011ec3f644f8096f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce22ce5b911931b011ec3f644f8096f">&#9670;&nbsp;</a></span>NCESRC28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 28, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a58fc8f63d633f49611f18da04d55f67b" name="a58fc8f63d633f49611f18da04d55f67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58fc8f63d633f49611f18da04d55f67b">&#9670;&nbsp;</a></span>NCESRC29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 29, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a484178d0bc77d4f953f1b37c30239473" name="a484178d0bc77d4f953f1b37c30239473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a484178d0bc77d4f953f1b37c30239473">&#9670;&nbsp;</a></span>NCESRC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 3, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a43a40cbb9fc7a1d1c08ec41c4b8cc901" name="a43a40cbb9fc7a1d1c08ec41c4b8cc901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43a40cbb9fc7a1d1c08ec41c4b8cc901">&#9670;&nbsp;</a></span>NCESRC30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 30, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ade95214a41ea55d754af6b08c413a107" name="ade95214a41ea55d754af6b08c413a107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade95214a41ea55d754af6b08c413a107">&#9670;&nbsp;</a></span>NCESRC31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 31, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a4305ed751f984404f3ef8f51174a0938" name="a4305ed751f984404f3ef8f51174a0938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4305ed751f984404f3ef8f51174a0938">&#9670;&nbsp;</a></span>NCESRC32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 32, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aca2eb615848a9ea0055f73a7bcf3f077" name="aca2eb615848a9ea0055f73a7bcf3f077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2eb615848a9ea0055f73a7bcf3f077">&#9670;&nbsp;</a></span>NCESRC33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 33, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ab559c2987025c695795a9db8f6cd8851" name="ab559c2987025c695795a9db8f6cd8851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab559c2987025c695795a9db8f6cd8851">&#9670;&nbsp;</a></span>NCESRC34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 34, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aa1f89221708422427c79501f8030755d" name="aa1f89221708422427c79501f8030755d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f89221708422427c79501f8030755d">&#9670;&nbsp;</a></span>NCESRC35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 35, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="adc2169e817ee40d6e0226bf192be07e3" name="adc2169e817ee40d6e0226bf192be07e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc2169e817ee40d6e0226bf192be07e3">&#9670;&nbsp;</a></span>NCESRC36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 36, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ae897708721845cc8cddebb351df23ece" name="ae897708721845cc8cddebb351df23ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae897708721845cc8cddebb351df23ece">&#9670;&nbsp;</a></span>NCESRC37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 37, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a57fd5d8f9a18613078a5cad5e86bb83b" name="a57fd5d8f9a18613078a5cad5e86bb83b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fd5d8f9a18613078a5cad5e86bb83b">&#9670;&nbsp;</a></span>NCESRC38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 38, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a8d80121e136028834cd0501842b49b77" name="a8d80121e136028834cd0501842b49b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d80121e136028834cd0501842b49b77">&#9670;&nbsp;</a></span>NCESRC39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 39, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a7e9d61f243e575bfae3e13d03493c826" name="a7e9d61f243e575bfae3e13d03493c826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9d61f243e575bfae3e13d03493c826">&#9670;&nbsp;</a></span>NCESRC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 4, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a41a284c34b869b2c1ceec3c6d16ed3e1" name="a41a284c34b869b2c1ceec3c6d16ed3e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a284c34b869b2c1ceec3c6d16ed3e1">&#9670;&nbsp;</a></span>NCESRC40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 40, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a715b9589ec6d4919f80f9f38a0062cf6" name="a715b9589ec6d4919f80f9f38a0062cf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715b9589ec6d4919f80f9f38a0062cf6">&#9670;&nbsp;</a></span>NCESRC41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 41, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ac4fb3699692ee554237c616125e43166" name="ac4fb3699692ee554237c616125e43166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4fb3699692ee554237c616125e43166">&#9670;&nbsp;</a></span>NCESRC42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 42, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a47168562563dbf49cca2244a61dde47d" name="a47168562563dbf49cca2244a61dde47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47168562563dbf49cca2244a61dde47d">&#9670;&nbsp;</a></span>NCESRC43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 43, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a022ca6cb1a2413a3f19d508de714c0a8" name="a022ca6cb1a2413a3f19d508de714c0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a022ca6cb1a2413a3f19d508de714c0a8">&#9670;&nbsp;</a></span>NCESRC44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 44, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ad4776844469becd4159d8b74cf7cfe66" name="ad4776844469becd4159d8b74cf7cfe66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4776844469becd4159d8b74cf7cfe66">&#9670;&nbsp;</a></span>NCESRC45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 45, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ac6c6597c7bb55c636e96004f5e609afc" name="ac6c6597c7bb55c636e96004f5e609afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6c6597c7bb55c636e96004f5e609afc">&#9670;&nbsp;</a></span>NCESRC46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 46, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ab4c7adf909c8190863f4b4b287b7d6b3" name="ab4c7adf909c8190863f4b4b287b7d6b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c7adf909c8190863f4b4b287b7d6b3">&#9670;&nbsp;</a></span>NCESRC47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 47, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a5316b306230a22fd84d2e6786cf29d82" name="a5316b306230a22fd84d2e6786cf29d82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5316b306230a22fd84d2e6786cf29d82">&#9670;&nbsp;</a></span>NCESRC48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 48, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a3eb678c68d6b45ce60cdf9eab812036c" name="a3eb678c68d6b45ce60cdf9eab812036c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb678c68d6b45ce60cdf9eab812036c">&#9670;&nbsp;</a></span>NCESRC49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 49, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a08430252fb68fbe2af11c9e8f7fbe276" name="a08430252fb68fbe2af11c9e8f7fbe276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08430252fb68fbe2af11c9e8f7fbe276">&#9670;&nbsp;</a></span>NCESRC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 5, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a13014f788260162af3a3a264dee81b50" name="a13014f788260162af3a3a264dee81b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13014f788260162af3a3a264dee81b50">&#9670;&nbsp;</a></span>NCESRC50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 50, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a3a9b4fbffadbe57aa869ca92e6ce41cc" name="a3a9b4fbffadbe57aa869ca92e6ce41cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9b4fbffadbe57aa869ca92e6ce41cc">&#9670;&nbsp;</a></span>NCESRC51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 51, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a884b380c3cb5cffde0d6546f46f48e47" name="a884b380c3cb5cffde0d6546f46f48e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884b380c3cb5cffde0d6546f46f48e47">&#9670;&nbsp;</a></span>NCESRC52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 52, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a5fe926901d07186513ba98bc6780b436" name="a5fe926901d07186513ba98bc6780b436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fe926901d07186513ba98bc6780b436">&#9670;&nbsp;</a></span>NCESRC53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 53, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a2f249897333e2ac02a4cfe8ad81ffa00" name="a2f249897333e2ac02a4cfe8ad81ffa00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f249897333e2ac02a4cfe8ad81ffa00">&#9670;&nbsp;</a></span>NCESRC54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 54, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ab154131dbeccdc6d670501450e101454" name="ab154131dbeccdc6d670501450e101454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab154131dbeccdc6d670501450e101454">&#9670;&nbsp;</a></span>NCESRC55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 55, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a1ea07a8e4fab16478756abba1cd7dfe8" name="a1ea07a8e4fab16478756abba1cd7dfe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea07a8e4fab16478756abba1cd7dfe8">&#9670;&nbsp;</a></span>NCESRC56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 56, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="afd3f7fa7078b1f6087a5da4748e3276b" name="afd3f7fa7078b1f6087a5da4748e3276b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd3f7fa7078b1f6087a5da4748e3276b">&#9670;&nbsp;</a></span>NCESRC57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 57, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a39396d47fa4c4f592652f591677a8eb2" name="a39396d47fa4c4f592652f591677a8eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39396d47fa4c4f592652f591677a8eb2">&#9670;&nbsp;</a></span>NCESRC58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 58, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a9d47591feb90d93e22aaca201d704308" name="a9d47591feb90d93e22aaca201d704308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d47591feb90d93e22aaca201d704308">&#9670;&nbsp;</a></span>NCESRC59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 59, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ab0336a5786a3c3dac27d61e6c6154ca4" name="ab0336a5786a3c3dac27d61e6c6154ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0336a5786a3c3dac27d61e6c6154ca4">&#9670;&nbsp;</a></span>NCESRC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 6, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ab428cbbef77565a32381518243b9d8c8" name="ab428cbbef77565a32381518243b9d8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab428cbbef77565a32381518243b9d8c8">&#9670;&nbsp;</a></span>NCESRC60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 60, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aa2cc8289b8fc404d817a69555f20675b" name="aa2cc8289b8fc404d817a69555f20675b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cc8289b8fc404d817a69555f20675b">&#9670;&nbsp;</a></span>NCESRC61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 61, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aa8999e90d6b11970ca353843e4f89c92" name="aa8999e90d6b11970ca353843e4f89c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8999e90d6b11970ca353843e4f89c92">&#9670;&nbsp;</a></span>NCESRC62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 62, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a02071892ca8ccb4d87ed2e2bd520f85e" name="a02071892ca8ccb4d87ed2e2bd520f85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02071892ca8ccb4d87ed2e2bd520f85e">&#9670;&nbsp;</a></span>NCESRC63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 63, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ae91c3a21c498ca7e561814d483b7aa95" name="ae91c3a21c498ca7e561814d483b7aa95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae91c3a21c498ca7e561814d483b7aa95">&#9670;&nbsp;</a></span>NCESRC64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 64, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a1306ce1b81544eb536447b5886f27195" name="a1306ce1b81544eb536447b5886f27195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1306ce1b81544eb536447b5886f27195">&#9670;&nbsp;</a></span>NCESRC65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 65, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aa788bb340f80cb630fc361c032750dfd" name="aa788bb340f80cb630fc361c032750dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa788bb340f80cb630fc361c032750dfd">&#9670;&nbsp;</a></span>NCESRC66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 66, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ac829fe6d558bc7f2e3a82392ef8a85dc" name="ac829fe6d558bc7f2e3a82392ef8a85dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac829fe6d558bc7f2e3a82392ef8a85dc">&#9670;&nbsp;</a></span>NCESRC67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 67, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="afad74cb0e437ac7f82342038f6fb2c32" name="afad74cb0e437ac7f82342038f6fb2c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad74cb0e437ac7f82342038f6fb2c32">&#9670;&nbsp;</a></span>NCESRC68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 68, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a68dedcf16e478abe9b17ed29f90d08af" name="a68dedcf16e478abe9b17ed29f90d08af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68dedcf16e478abe9b17ed29f90d08af">&#9670;&nbsp;</a></span>NCESRC69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 69, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a2b19ecbef55d085b931a46da708a2544" name="a2b19ecbef55d085b931a46da708a2544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b19ecbef55d085b931a46da708a2544">&#9670;&nbsp;</a></span>NCESRC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 7, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="acb30212c2f0a11c6c4599659248f9901" name="acb30212c2f0a11c6c4599659248f9901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb30212c2f0a11c6c4599659248f9901">&#9670;&nbsp;</a></span>NCESRC70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 70, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ace4820f27431a0f077f5ded9c52caade" name="ace4820f27431a0f077f5ded9c52caade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace4820f27431a0f077f5ded9c52caade">&#9670;&nbsp;</a></span>NCESRC71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 71, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="acd1616e74bbbef604ffe091bdb10cfdd" name="acd1616e74bbbef604ffe091bdb10cfdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd1616e74bbbef604ffe091bdb10cfdd">&#9670;&nbsp;</a></span>NCESRC72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 72, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a8aa16575aaeae77c372a44b4c3ba013d" name="a8aa16575aaeae77c372a44b4c3ba013d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aa16575aaeae77c372a44b4c3ba013d">&#9670;&nbsp;</a></span>NCESRC73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 73, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ad1944d8c294c17f55b035180febfb7e9" name="ad1944d8c294c17f55b035180febfb7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1944d8c294c17f55b035180febfb7e9">&#9670;&nbsp;</a></span>NCESRC74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 74, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a161aabafcfb39e1735db429b29c1d547" name="a161aabafcfb39e1735db429b29c1d547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a161aabafcfb39e1735db429b29c1d547">&#9670;&nbsp;</a></span>NCESRC75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 75, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aa436668160fd5e5280d55ac14102fc86" name="aa436668160fd5e5280d55ac14102fc86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa436668160fd5e5280d55ac14102fc86">&#9670;&nbsp;</a></span>NCESRC76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 76, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="af37380f10d4202da861ebcc15737b0a5" name="af37380f10d4202da861ebcc15737b0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37380f10d4202da861ebcc15737b0a5">&#9670;&nbsp;</a></span>NCESRC77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 77, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aa6c98400930943c9e98fdf5692da023b" name="aa6c98400930943c9e98fdf5692da023b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6c98400930943c9e98fdf5692da023b">&#9670;&nbsp;</a></span>NCESRC78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 78, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="afc880ba0a49501c8da272f1ce3540d9c" name="afc880ba0a49501c8da272f1ce3540d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc880ba0a49501c8da272f1ce3540d9c">&#9670;&nbsp;</a></span>NCESRC79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 79, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a50b291e97c8fe33a39cd37b58c8bfa88" name="a50b291e97c8fe33a39cd37b58c8bfa88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b291e97c8fe33a39cd37b58c8bfa88">&#9670;&nbsp;</a></span>NCESRC8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 8, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ae495ecf155fbda4c5c296646e2b199c5" name="ae495ecf155fbda4c5c296646e2b199c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae495ecf155fbda4c5c296646e2b199c5">&#9670;&nbsp;</a></span>NCESRC80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 80, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a848400b8421cd6e9003b77acf8ef1f14" name="a848400b8421cd6e9003b77acf8ef1f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848400b8421cd6e9003b77acf8ef1f14">&#9670;&nbsp;</a></span>NCESRC81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 81, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aed16c714844349414c6d1a0e87c3f570" name="aed16c714844349414c6d1a0e87c3f570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed16c714844349414c6d1a0e87c3f570">&#9670;&nbsp;</a></span>NCESRC82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 82, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a90889064c000a9551f84535eeb34620a" name="a90889064c000a9551f84535eeb34620a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90889064c000a9551f84535eeb34620a">&#9670;&nbsp;</a></span>NCESRC83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 83, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a677daff13201cb23c00dfb82645ac39c" name="a677daff13201cb23c00dfb82645ac39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a677daff13201cb23c00dfb82645ac39c">&#9670;&nbsp;</a></span>NCESRC84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 84, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a40fbc2784b916f83c420b54ee061004c" name="a40fbc2784b916f83c420b54ee061004c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40fbc2784b916f83c420b54ee061004c">&#9670;&nbsp;</a></span>NCESRC85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 85, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a61097cfc5013f9bfde2875bf42630cd1" name="a61097cfc5013f9bfde2875bf42630cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61097cfc5013f9bfde2875bf42630cd1">&#9670;&nbsp;</a></span>NCESRC86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 86, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a6791325066440dd6957c9c04f29a9567" name="a6791325066440dd6957c9c04f29a9567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6791325066440dd6957c9c04f29a9567">&#9670;&nbsp;</a></span>NCESRC87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 87, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a5b6124809e74756e61fbe4b8c9497a48" name="a5b6124809e74756e61fbe4b8c9497a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6124809e74756e61fbe4b8c9497a48">&#9670;&nbsp;</a></span>NCESRC88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 88, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="aab861b9eafe613b9655426938bdf604b" name="aab861b9eafe613b9655426938bdf604b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab861b9eafe613b9655426938bdf604b">&#9670;&nbsp;</a></span>NCESRC89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 89, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a78b5b02703a0f49e92c3e60c74aa5c2c" name="a78b5b02703a0f49e92c3e60c74aa5c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78b5b02703a0f49e92c3e60c74aa5c2c">&#9670;&nbsp;</a></span>NCESRC9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 9, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a73d84115eeafa8933ab77b8e8f0c7f6e" name="a73d84115eeafa8933ab77b8e8f0c7f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73d84115eeafa8933ab77b8e8f0c7f6e">&#9670;&nbsp;</a></span>NCESRC90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 90, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a2bebb7d4d9a47f8d0142bd97499f8245" name="a2bebb7d4d9a47f8d0142bd97499f8245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bebb7d4d9a47f8d0142bd97499f8245">&#9670;&nbsp;</a></span>NCESRC91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 91, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a6d67e61d5f60bc68f489ac5934861357" name="a6d67e61d5f60bc68f489ac5934861357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d67e61d5f60bc68f489ac5934861357">&#9670;&nbsp;</a></span>NCESRC92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 92, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a2c7f0fa4a0301d7bd61737ffc8c29887" name="a2c7f0fa4a0301d7bd61737ffc8c29887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7f0fa4a0301d7bd61737ffc8c29887">&#9670;&nbsp;</a></span>NCESRC93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 93, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a24ea8da62a9afbc8196868d0557648a0" name="a24ea8da62a9afbc8196868d0557648a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ea8da62a9afbc8196868d0557648a0">&#9670;&nbsp;</a></span>NCESRC94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 94, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a1f390b43e9e63bfa1d9c7e7016d85220" name="a1f390b43e9e63bfa1d9c7e7016d85220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f390b43e9e63bfa1d9c7e7016d85220">&#9670;&nbsp;</a></span>NCESRC95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 95, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a8052312837b9ee1c420588712800048e" name="a8052312837b9ee1c420588712800048e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8052312837b9ee1c420588712800048e">&#9670;&nbsp;</a></span>NCESRC96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 96, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a20181016ca20cd85a78e5606d4106c6b" name="a20181016ca20cd85a78e5606d4106c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20181016ca20cd85a78e5606d4106c6b">&#9670;&nbsp;</a></span>NCESRC97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 97, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="af5d2c147c78f53c653d32847d512a00b" name="af5d2c147c78f53c653d32847d512a00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5d2c147c78f53c653d32847d512a00b">&#9670;&nbsp;</a></span>NCESRC98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 98, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="a752ae1d0d4d7be720d857835484e79d2" name="a752ae1d0d4d7be720d857835484e79d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a752ae1d0d4d7be720d857835484e79d2">&#9670;&nbsp;</a></span>NCESRC99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NCESRC99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..16] IOMSTR/MSPI N Chip Select 99, DISP control signals DE, CSX, and CS. Polarity is determined by CE_POLARITY field <br  />
 </p>

</div>
</div>
<a id="ae5cc00705602510403f8f3c945bbf575" name="ae5cc00705602510403f8f3c945bbf575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5cc00705602510403f8f3c945bbf575">&#9670;&nbsp;</a></span>OBSDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OBSDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000298) GPIO Observation mode sample <br  />
</p>
<p >[15..0] Sample of the data output on the GPIO observation port. May have async sampling issues, as the data is not synronized to the read operation. Intended for debug purposes only. <br  />
 </p>

</div>
</div>
<a id="aee2e1572c4b5b0a68380b172d9a08667" name="aee2e1572c4b5b0a68380b172d9a08667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2e1572c4b5b0a68380b172d9a08667">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  OBSDATA_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab73996e5bc3789d9fa8ffaf0d2979d48" name="ab73996e5bc3789d9fa8ffaf0d2979d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab73996e5bc3789d9fa8ffaf0d2979d48">&#9670;&nbsp;</a></span>OEDATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEDATA0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] The signal is negative active, and a value of 0 indicates the output_en_ is active and the MCU will be driving the pad. <br  />
 </p>

</div>
</div>
<a id="af7b3683ca8f93d6757d20cf1439d543c" name="af7b3683ca8f93d6757d20cf1439d543c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b3683ca8f93d6757d20cf1439d543c">&#9670;&nbsp;</a></span>OEDATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEDATA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] The signal is negative active, and a value of 0 indicates the output_en_ is active and the MCU will be driving the pad. <br  />
 </p>

</div>
</div>
<a id="aa25a16ebe59dd049c516452628430180" name="aa25a16ebe59dd049c516452628430180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25a16ebe59dd049c516452628430180">&#9670;&nbsp;</a></span>OEDATA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEDATA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] The signal is negative active, and a value of 0 indicates the output_en_ is active and the MCU will be driving the pad. <br  />
 </p>

</div>
</div>
<a id="a066d0f56b17bffdfee464efc6e3adb69" name="a066d0f56b17bffdfee464efc6e3adb69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066d0f56b17bffdfee464efc6e3adb69">&#9670;&nbsp;</a></span>OEDATA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEDATA3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..0] The signal is negative active, and a value of 0 indicates the output_en_ is active and the MCU will be driving the pad. <br  />
 </p>

</div>
</div>
<a id="a224ad9700cb70a9091f96c28c824c5e7" name="a224ad9700cb70a9091f96c28c824c5e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a224ad9700cb70a9091f96c28c824c5e7">&#9670;&nbsp;</a></span>OEOBS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEOBS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002AC) Read only. Reflects the value of the output enable signals for pads 31-0 sent to the pad. <br  />
 </p>

</div>
</div>
<a id="a97aa373dc85d7cc600b1a8efe8f91d9b" name="a97aa373dc85d7cc600b1a8efe8f91d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97aa373dc85d7cc600b1a8efe8f91d9b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  OEOBS0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1f8aa28015e63bd9d374ae62aa02cf8" name="aa1f8aa28015e63bd9d374ae62aa02cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f8aa28015e63bd9d374ae62aa02cf8">&#9670;&nbsp;</a></span>OEOBS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEOBS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002B0) Read only. Reflects the value of the output enable signals for pads 63-32 sent to the pad. <br  />
 </p>

</div>
</div>
<a id="a00ac085ead9af2e05c2d1338e0eec3ac" name="a00ac085ead9af2e05c2d1338e0eec3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00ac085ead9af2e05c2d1338e0eec3ac">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  OEOBS1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae27acb9c8a3ac63e3da26433cdfd0f5c" name="ae27acb9c8a3ac63e3da26433cdfd0f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae27acb9c8a3ac63e3da26433cdfd0f5c">&#9670;&nbsp;</a></span>OEOBS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEOBS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002B4) Read only. Reflects the value of the output enable signals for pads 95-64 sent to the pad. <br  />
 </p>

</div>
</div>
<a id="a38c2e2b057d2025171d2fce0388b45c1" name="a38c2e2b057d2025171d2fce0388b45c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c2e2b057d2025171d2fce0388b45c1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  OEOBS2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03761718dcd6d65f601a2a44aa17da36" name="a03761718dcd6d65f601a2a44aa17da36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03761718dcd6d65f601a2a44aa17da36">&#9670;&nbsp;</a></span>OEOBS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEOBS3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000002B8) Read only. Reflects the value of the output enable signals for pads 127-96 sent to the pad. <br  />
 </p>

</div>
</div>
<a id="a824cec6d2814b8f3c8c5fd5227960d04" name="a824cec6d2814b8f3c8c5fd5227960d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824cec6d2814b8f3c8c5fd5227960d04">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  OEOBS3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26596800f05df584421bb2d6b253033e" name="a26596800f05df584421bb2d6b253033e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26596800f05df584421bb2d6b253033e">&#9670;&nbsp;</a></span>OUTCFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 0 <br  />
 </p>

</div>
</div>
<a id="a8eb5d220f0e46409a567c89ea27227d7" name="a8eb5d220f0e46409a567c89ea27227d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb5d220f0e46409a567c89ea27227d7">&#9670;&nbsp;</a></span>OUTCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 1 <br  />
 </p>

</div>
</div>
<a id="ac57d5f0c9bd3b5f2fc7b1b95d9d8f43b" name="ac57d5f0c9bd3b5f2fc7b1b95d9d8f43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac57d5f0c9bd3b5f2fc7b1b95d9d8f43b">&#9670;&nbsp;</a></span>OUTCFG10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 10 <br  />
 </p>

</div>
</div>
<a id="ae3ed18314ffc4efe8a906c5b47c1e075" name="ae3ed18314ffc4efe8a906c5b47c1e075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ed18314ffc4efe8a906c5b47c1e075">&#9670;&nbsp;</a></span>OUTCFG100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 100 <br  />
 </p>

</div>
</div>
<a id="a0234305663628502caebe89096bf803e" name="a0234305663628502caebe89096bf803e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0234305663628502caebe89096bf803e">&#9670;&nbsp;</a></span>OUTCFG101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 101 <br  />
 </p>

</div>
</div>
<a id="a7c8ca8532c28120295b1fd50bc912bd6" name="a7c8ca8532c28120295b1fd50bc912bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c8ca8532c28120295b1fd50bc912bd6">&#9670;&nbsp;</a></span>OUTCFG102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 102 <br  />
 </p>

</div>
</div>
<a id="a8ec8b61615f48730d97f847ff94cf02b" name="a8ec8b61615f48730d97f847ff94cf02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec8b61615f48730d97f847ff94cf02b">&#9670;&nbsp;</a></span>OUTCFG103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 103 <br  />
 </p>

</div>
</div>
<a id="a57f97272f56dd68e281c9859c722655e" name="a57f97272f56dd68e281c9859c722655e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f97272f56dd68e281c9859c722655e">&#9670;&nbsp;</a></span>OUTCFG104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 104 <br  />
 </p>

</div>
</div>
<a id="ae922023e30df4cdccdde1ba48ff9e8ef" name="ae922023e30df4cdccdde1ba48ff9e8ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae922023e30df4cdccdde1ba48ff9e8ef">&#9670;&nbsp;</a></span>OUTCFG105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 105 <br  />
 </p>

</div>
</div>
<a id="ac38b7ebcba79d237096170ccd384f274" name="ac38b7ebcba79d237096170ccd384f274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac38b7ebcba79d237096170ccd384f274">&#9670;&nbsp;</a></span>OUTCFG106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 106 <br  />
 </p>

</div>
</div>
<a id="ace420b2067d71c6dde1b77f95911ee33" name="ace420b2067d71c6dde1b77f95911ee33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace420b2067d71c6dde1b77f95911ee33">&#9670;&nbsp;</a></span>OUTCFG107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 107 <br  />
 </p>

</div>
</div>
<a id="a91fd715b7348c6a06b31f1a28c05afa0" name="a91fd715b7348c6a06b31f1a28c05afa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91fd715b7348c6a06b31f1a28c05afa0">&#9670;&nbsp;</a></span>OUTCFG108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 108 <br  />
 </p>

</div>
</div>
<a id="a334f463cadfe542853b3eadb93ceb70a" name="a334f463cadfe542853b3eadb93ceb70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334f463cadfe542853b3eadb93ceb70a">&#9670;&nbsp;</a></span>OUTCFG109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 109 <br  />
 </p>

</div>
</div>
<a id="a86e54b1c93e9445e60e12d0d0d587956" name="a86e54b1c93e9445e60e12d0d0d587956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86e54b1c93e9445e60e12d0d0d587956">&#9670;&nbsp;</a></span>OUTCFG11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 11 <br  />
 </p>

</div>
</div>
<a id="af0e803b83b03d7deab160c54fecb5c0d" name="af0e803b83b03d7deab160c54fecb5c0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e803b83b03d7deab160c54fecb5c0d">&#9670;&nbsp;</a></span>OUTCFG110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 110 <br  />
 </p>

</div>
</div>
<a id="a00523f9cbbfe7f8530b310651b7cc73c" name="a00523f9cbbfe7f8530b310651b7cc73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00523f9cbbfe7f8530b310651b7cc73c">&#9670;&nbsp;</a></span>OUTCFG111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 111 <br  />
 </p>

</div>
</div>
<a id="a7cdb7b993dd04ce72185a4ee0954a12d" name="a7cdb7b993dd04ce72185a4ee0954a12d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cdb7b993dd04ce72185a4ee0954a12d">&#9670;&nbsp;</a></span>OUTCFG112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 112 <br  />
 </p>

</div>
</div>
<a id="a61e4fcdd790736e9a2cc52bd02d95eb9" name="a61e4fcdd790736e9a2cc52bd02d95eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e4fcdd790736e9a2cc52bd02d95eb9">&#9670;&nbsp;</a></span>OUTCFG113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 113 <br  />
 </p>

</div>
</div>
<a id="a183466662017870717daa5615386893f" name="a183466662017870717daa5615386893f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183466662017870717daa5615386893f">&#9670;&nbsp;</a></span>OUTCFG114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 114 <br  />
 </p>

</div>
</div>
<a id="a17387587f3c849239cbed3dfbdea47db" name="a17387587f3c849239cbed3dfbdea47db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17387587f3c849239cbed3dfbdea47db">&#9670;&nbsp;</a></span>OUTCFG115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 115 <br  />
 </p>

</div>
</div>
<a id="a86b5fcb3b4eac54039980d439e800e1a" name="a86b5fcb3b4eac54039980d439e800e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b5fcb3b4eac54039980d439e800e1a">&#9670;&nbsp;</a></span>OUTCFG116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 116 <br  />
 </p>

</div>
</div>
<a id="a846b2b046bc5c06fc8feff49f59ae576" name="a846b2b046bc5c06fc8feff49f59ae576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a846b2b046bc5c06fc8feff49f59ae576">&#9670;&nbsp;</a></span>OUTCFG117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 117 <br  />
 </p>

</div>
</div>
<a id="a20f3040b9c51ca279fb7b3fbbf94f951" name="a20f3040b9c51ca279fb7b3fbbf94f951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20f3040b9c51ca279fb7b3fbbf94f951">&#9670;&nbsp;</a></span>OUTCFG118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 118 <br  />
 </p>

</div>
</div>
<a id="ab2276f39a5630cd6045af52563e72421" name="ab2276f39a5630cd6045af52563e72421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2276f39a5630cd6045af52563e72421">&#9670;&nbsp;</a></span>OUTCFG119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 119 <br  />
 </p>

</div>
</div>
<a id="a7bd3ab8f3a545912957aab7a51f63ae3" name="a7bd3ab8f3a545912957aab7a51f63ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd3ab8f3a545912957aab7a51f63ae3">&#9670;&nbsp;</a></span>OUTCFG12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 12 <br  />
 </p>

</div>
</div>
<a id="ac904f9e3f47dadd4c254910213388bf4" name="ac904f9e3f47dadd4c254910213388bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac904f9e3f47dadd4c254910213388bf4">&#9670;&nbsp;</a></span>OUTCFG120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 120 <br  />
 </p>

</div>
</div>
<a id="a5f65675e3cd0ede464d864dfedc88a49" name="a5f65675e3cd0ede464d864dfedc88a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f65675e3cd0ede464d864dfedc88a49">&#9670;&nbsp;</a></span>OUTCFG121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 121 <br  />
 </p>

</div>
</div>
<a id="ad3a1f29516da308d79c296f25234d391" name="ad3a1f29516da308d79c296f25234d391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3a1f29516da308d79c296f25234d391">&#9670;&nbsp;</a></span>OUTCFG122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 122 <br  />
 </p>

</div>
</div>
<a id="a72e824bb0e285b7c42211d5a7a77c98e" name="a72e824bb0e285b7c42211d5a7a77c98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e824bb0e285b7c42211d5a7a77c98e">&#9670;&nbsp;</a></span>OUTCFG123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 123 <br  />
 </p>

</div>
</div>
<a id="a1cd24603b6704355e303745840bbd5ad" name="a1cd24603b6704355e303745840bbd5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd24603b6704355e303745840bbd5ad">&#9670;&nbsp;</a></span>OUTCFG124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 124 <br  />
 </p>

</div>
</div>
<a id="a5925170430f9e312f14e89ea137d413f" name="a5925170430f9e312f14e89ea137d413f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5925170430f9e312f14e89ea137d413f">&#9670;&nbsp;</a></span>OUTCFG125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 125 <br  />
 </p>

</div>
</div>
<a id="aedd264781f3e55fc4678dc0331b3e427" name="aedd264781f3e55fc4678dc0331b3e427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd264781f3e55fc4678dc0331b3e427">&#9670;&nbsp;</a></span>OUTCFG126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 126 <br  />
 </p>

</div>
</div>
<a id="a679b40618b647d163f33a1adf93de33f" name="a679b40618b647d163f33a1adf93de33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a679b40618b647d163f33a1adf93de33f">&#9670;&nbsp;</a></span>OUTCFG127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 127 <br  />
 </p>

</div>
</div>
<a id="ade24c4955f41824715518648c3e1795d" name="ade24c4955f41824715518648c3e1795d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade24c4955f41824715518648c3e1795d">&#9670;&nbsp;</a></span>OUTCFG13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 13 <br  />
 </p>

</div>
</div>
<a id="a9b85a4d59b720c967e2306af822ccc8b" name="a9b85a4d59b720c967e2306af822ccc8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b85a4d59b720c967e2306af822ccc8b">&#9670;&nbsp;</a></span>OUTCFG14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 14 <br  />
 </p>

</div>
</div>
<a id="ae458277ed881b38174d2dff26f3afbeb" name="ae458277ed881b38174d2dff26f3afbeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae458277ed881b38174d2dff26f3afbeb">&#9670;&nbsp;</a></span>OUTCFG15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 15 <br  />
 </p>

</div>
</div>
<a id="a10c8f05278eed385c64c4e1b41a7e98c" name="a10c8f05278eed385c64c4e1b41a7e98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10c8f05278eed385c64c4e1b41a7e98c">&#9670;&nbsp;</a></span>OUTCFG16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 16 <br  />
 </p>

</div>
</div>
<a id="a16ec1f954f6bf31da4ba9b2228d2b1ef" name="a16ec1f954f6bf31da4ba9b2228d2b1ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ec1f954f6bf31da4ba9b2228d2b1ef">&#9670;&nbsp;</a></span>OUTCFG17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 17 <br  />
 </p>

</div>
</div>
<a id="af6655ba172c69c2fbc19a395211cacc8" name="af6655ba172c69c2fbc19a395211cacc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6655ba172c69c2fbc19a395211cacc8">&#9670;&nbsp;</a></span>OUTCFG18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 18 <br  />
 </p>

</div>
</div>
<a id="aac1d020c73bfa7ceae3e8696abb7d323" name="aac1d020c73bfa7ceae3e8696abb7d323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac1d020c73bfa7ceae3e8696abb7d323">&#9670;&nbsp;</a></span>OUTCFG19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 19 <br  />
 </p>

</div>
</div>
<a id="a365891e7e4070018289e42b492d34f37" name="a365891e7e4070018289e42b492d34f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365891e7e4070018289e42b492d34f37">&#9670;&nbsp;</a></span>OUTCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 2 <br  />
 </p>

</div>
</div>
<a id="aa9a2799204f754b2f860c81ee22a153a" name="aa9a2799204f754b2f860c81ee22a153a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a2799204f754b2f860c81ee22a153a">&#9670;&nbsp;</a></span>OUTCFG20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 20 <br  />
 </p>

</div>
</div>
<a id="a47b2ecb6763fc8077402b1c49799d455" name="a47b2ecb6763fc8077402b1c49799d455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47b2ecb6763fc8077402b1c49799d455">&#9670;&nbsp;</a></span>OUTCFG21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 21 <br  />
 </p>

</div>
</div>
<a id="a79a368eb95d8fe79a12ddbcfefb27745" name="a79a368eb95d8fe79a12ddbcfefb27745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a368eb95d8fe79a12ddbcfefb27745">&#9670;&nbsp;</a></span>OUTCFG22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 22 <br  />
 </p>

</div>
</div>
<a id="afac459530a89b6134e192816cc4dede4" name="afac459530a89b6134e192816cc4dede4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac459530a89b6134e192816cc4dede4">&#9670;&nbsp;</a></span>OUTCFG23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 23 <br  />
 </p>

</div>
</div>
<a id="a4a86b36d18ff3a8c184e06f9d42163e4" name="a4a86b36d18ff3a8c184e06f9d42163e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a86b36d18ff3a8c184e06f9d42163e4">&#9670;&nbsp;</a></span>OUTCFG24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 24 <br  />
 </p>

</div>
</div>
<a id="a7fe196d28f160771e459798a70e82703" name="a7fe196d28f160771e459798a70e82703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fe196d28f160771e459798a70e82703">&#9670;&nbsp;</a></span>OUTCFG25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 25 <br  />
 </p>

</div>
</div>
<a id="addc9242d43429e147b7c6b6531d1aee2" name="addc9242d43429e147b7c6b6531d1aee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc9242d43429e147b7c6b6531d1aee2">&#9670;&nbsp;</a></span>OUTCFG26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 26 <br  />
 </p>

</div>
</div>
<a id="a9f944daed58bad3f2fc2c844f00de911" name="a9f944daed58bad3f2fc2c844f00de911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f944daed58bad3f2fc2c844f00de911">&#9670;&nbsp;</a></span>OUTCFG27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 27 <br  />
 </p>

</div>
</div>
<a id="a6c34c381f90b343b9f63b8be53095959" name="a6c34c381f90b343b9f63b8be53095959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c34c381f90b343b9f63b8be53095959">&#9670;&nbsp;</a></span>OUTCFG28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 28 <br  />
 </p>

</div>
</div>
<a id="a118c196979ced4c45b803fab38d6f98a" name="a118c196979ced4c45b803fab38d6f98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118c196979ced4c45b803fab38d6f98a">&#9670;&nbsp;</a></span>OUTCFG29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 29 <br  />
 </p>

</div>
</div>
<a id="a736939d01c1fcc94bed99cfdb5072ff5" name="a736939d01c1fcc94bed99cfdb5072ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a736939d01c1fcc94bed99cfdb5072ff5">&#9670;&nbsp;</a></span>OUTCFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 3 <br  />
 </p>

</div>
</div>
<a id="ac64fa0a398772e13ad46f45e2af35b95" name="ac64fa0a398772e13ad46f45e2af35b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac64fa0a398772e13ad46f45e2af35b95">&#9670;&nbsp;</a></span>OUTCFG30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 30 <br  />
 </p>

</div>
</div>
<a id="a570e23c7175cf725c55222c447bc1e32" name="a570e23c7175cf725c55222c447bc1e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570e23c7175cf725c55222c447bc1e32">&#9670;&nbsp;</a></span>OUTCFG31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 31 <br  />
 </p>

</div>
</div>
<a id="a90cb85311e6e6ca1d9a02af348b12975" name="a90cb85311e6e6ca1d9a02af348b12975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90cb85311e6e6ca1d9a02af348b12975">&#9670;&nbsp;</a></span>OUTCFG32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 32 <br  />
 </p>

</div>
</div>
<a id="a75e59358a5cc5a12893f03dd7cb62764" name="a75e59358a5cc5a12893f03dd7cb62764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e59358a5cc5a12893f03dd7cb62764">&#9670;&nbsp;</a></span>OUTCFG33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 33 <br  />
 </p>

</div>
</div>
<a id="a698ec81acee915c294ea84c8d621629b" name="a698ec81acee915c294ea84c8d621629b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698ec81acee915c294ea84c8d621629b">&#9670;&nbsp;</a></span>OUTCFG34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 34 <br  />
 </p>

</div>
</div>
<a id="ae2fb2b06b7d8f519c10206c0d6f1adf2" name="ae2fb2b06b7d8f519c10206c0d6f1adf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fb2b06b7d8f519c10206c0d6f1adf2">&#9670;&nbsp;</a></span>OUTCFG35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 35 <br  />
 </p>

</div>
</div>
<a id="a87983badaebd8a4fda789bcbe8a709a9" name="a87983badaebd8a4fda789bcbe8a709a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87983badaebd8a4fda789bcbe8a709a9">&#9670;&nbsp;</a></span>OUTCFG36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 36 <br  />
 </p>

</div>
</div>
<a id="acfb8331f38d23f89b9f63670edd6105d" name="acfb8331f38d23f89b9f63670edd6105d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb8331f38d23f89b9f63670edd6105d">&#9670;&nbsp;</a></span>OUTCFG37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 37 <br  />
 </p>

</div>
</div>
<a id="ab4029fea411178dbea84b76e5cecf984" name="ab4029fea411178dbea84b76e5cecf984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4029fea411178dbea84b76e5cecf984">&#9670;&nbsp;</a></span>OUTCFG38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 38 <br  />
 </p>

</div>
</div>
<a id="acf5805d2d998b9a028d80227e888bd55" name="acf5805d2d998b9a028d80227e888bd55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf5805d2d998b9a028d80227e888bd55">&#9670;&nbsp;</a></span>OUTCFG39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 39 <br  />
 </p>

</div>
</div>
<a id="af49a3bb5583d1f542fdffd4454fc6bef" name="af49a3bb5583d1f542fdffd4454fc6bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af49a3bb5583d1f542fdffd4454fc6bef">&#9670;&nbsp;</a></span>OUTCFG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 4 <br  />
 </p>

</div>
</div>
<a id="a9aea1b1e2419dfbd45667be657e69a31" name="a9aea1b1e2419dfbd45667be657e69a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aea1b1e2419dfbd45667be657e69a31">&#9670;&nbsp;</a></span>OUTCFG40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 40 <br  />
 </p>

</div>
</div>
<a id="aefcd51ec245f632bcbd36bb50eba10da" name="aefcd51ec245f632bcbd36bb50eba10da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefcd51ec245f632bcbd36bb50eba10da">&#9670;&nbsp;</a></span>OUTCFG41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 41 <br  />
 </p>

</div>
</div>
<a id="aae51018c2571e6fb1eaaae7e4f8a5ba3" name="aae51018c2571e6fb1eaaae7e4f8a5ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae51018c2571e6fb1eaaae7e4f8a5ba3">&#9670;&nbsp;</a></span>OUTCFG42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 42 <br  />
 </p>

</div>
</div>
<a id="a305a36e8c98539c92e42f2f96dd312e1" name="a305a36e8c98539c92e42f2f96dd312e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a305a36e8c98539c92e42f2f96dd312e1">&#9670;&nbsp;</a></span>OUTCFG43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 43 <br  />
 </p>

</div>
</div>
<a id="aeb608707f4ffe38810067246788f67c5" name="aeb608707f4ffe38810067246788f67c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb608707f4ffe38810067246788f67c5">&#9670;&nbsp;</a></span>OUTCFG44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 44 <br  />
 </p>

</div>
</div>
<a id="aa5dc30c2bfda81d0120dbaa3a55e84d9" name="aa5dc30c2bfda81d0120dbaa3a55e84d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5dc30c2bfda81d0120dbaa3a55e84d9">&#9670;&nbsp;</a></span>OUTCFG45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 45 <br  />
 </p>

</div>
</div>
<a id="a0602ba1d43feeba691e90403d7629e3d" name="a0602ba1d43feeba691e90403d7629e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0602ba1d43feeba691e90403d7629e3d">&#9670;&nbsp;</a></span>OUTCFG46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 46 <br  />
 </p>

</div>
</div>
<a id="a160836aaf58d12e90407c2c88262c6eb" name="a160836aaf58d12e90407c2c88262c6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a160836aaf58d12e90407c2c88262c6eb">&#9670;&nbsp;</a></span>OUTCFG47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 47 <br  />
 </p>

</div>
</div>
<a id="abcc6c7dc79a89a0c26406dcbe5f72257" name="abcc6c7dc79a89a0c26406dcbe5f72257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc6c7dc79a89a0c26406dcbe5f72257">&#9670;&nbsp;</a></span>OUTCFG48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 48 <br  />
 </p>

</div>
</div>
<a id="ab3f3947b51b40ae44cb57589ccaeadd4" name="ab3f3947b51b40ae44cb57589ccaeadd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f3947b51b40ae44cb57589ccaeadd4">&#9670;&nbsp;</a></span>OUTCFG49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 49 <br  />
 </p>

</div>
</div>
<a id="a88c2d6697ff3e7efae26b5ddaebd933a" name="a88c2d6697ff3e7efae26b5ddaebd933a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c2d6697ff3e7efae26b5ddaebd933a">&#9670;&nbsp;</a></span>OUTCFG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 5 <br  />
 </p>

</div>
</div>
<a id="ace73f4aaeb96b99960766fb6ebc96b24" name="ace73f4aaeb96b99960766fb6ebc96b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace73f4aaeb96b99960766fb6ebc96b24">&#9670;&nbsp;</a></span>OUTCFG50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 50 <br  />
 </p>

</div>
</div>
<a id="aae9d272f74a6839ea7310ba2e2fdc2ca" name="aae9d272f74a6839ea7310ba2e2fdc2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae9d272f74a6839ea7310ba2e2fdc2ca">&#9670;&nbsp;</a></span>OUTCFG51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 51 <br  />
 </p>

</div>
</div>
<a id="a09b13eb5e83853764f9612df1ab95f19" name="a09b13eb5e83853764f9612df1ab95f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b13eb5e83853764f9612df1ab95f19">&#9670;&nbsp;</a></span>OUTCFG52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 52 <br  />
 </p>

</div>
</div>
<a id="a95d69443e859a0c4db5f2cf198f64a6a" name="a95d69443e859a0c4db5f2cf198f64a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95d69443e859a0c4db5f2cf198f64a6a">&#9670;&nbsp;</a></span>OUTCFG53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 53 <br  />
 </p>

</div>
</div>
<a id="a29e4ab56eea9bd29dfea35dab511f63f" name="a29e4ab56eea9bd29dfea35dab511f63f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e4ab56eea9bd29dfea35dab511f63f">&#9670;&nbsp;</a></span>OUTCFG54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 54 <br  />
 </p>

</div>
</div>
<a id="acc9c5b11a3299dea2ead2d4a24a9798f" name="acc9c5b11a3299dea2ead2d4a24a9798f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9c5b11a3299dea2ead2d4a24a9798f">&#9670;&nbsp;</a></span>OUTCFG55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 55 <br  />
 </p>

</div>
</div>
<a id="a9cc6f7fb1b2dd6751d85c590cf9a31f1" name="a9cc6f7fb1b2dd6751d85c590cf9a31f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc6f7fb1b2dd6751d85c590cf9a31f1">&#9670;&nbsp;</a></span>OUTCFG56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 56 <br  />
 </p>

</div>
</div>
<a id="aed26235e209c81d171fa867eede26f46" name="aed26235e209c81d171fa867eede26f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed26235e209c81d171fa867eede26f46">&#9670;&nbsp;</a></span>OUTCFG57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 57 <br  />
 </p>

</div>
</div>
<a id="a105f9a65acc0c4d2388e312235d3c481" name="a105f9a65acc0c4d2388e312235d3c481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a105f9a65acc0c4d2388e312235d3c481">&#9670;&nbsp;</a></span>OUTCFG58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 58 <br  />
 </p>

</div>
</div>
<a id="a426bde4545f61a44f7ee231df9a1c01b" name="a426bde4545f61a44f7ee231df9a1c01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426bde4545f61a44f7ee231df9a1c01b">&#9670;&nbsp;</a></span>OUTCFG59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 59 <br  />
 </p>

</div>
</div>
<a id="ab7d9eb37617cdad75608320587640d86" name="ab7d9eb37617cdad75608320587640d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d9eb37617cdad75608320587640d86">&#9670;&nbsp;</a></span>OUTCFG6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 6 <br  />
 </p>

</div>
</div>
<a id="aa4922b8f3269e7853bda5b14c66bbc0f" name="aa4922b8f3269e7853bda5b14c66bbc0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4922b8f3269e7853bda5b14c66bbc0f">&#9670;&nbsp;</a></span>OUTCFG60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 60 <br  />
 </p>

</div>
</div>
<a id="a564b47b2c98f09bfb294c63962520813" name="a564b47b2c98f09bfb294c63962520813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564b47b2c98f09bfb294c63962520813">&#9670;&nbsp;</a></span>OUTCFG61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 61 <br  />
 </p>

</div>
</div>
<a id="a2591d7f822f177c4d799a070a3234f39" name="a2591d7f822f177c4d799a070a3234f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2591d7f822f177c4d799a070a3234f39">&#9670;&nbsp;</a></span>OUTCFG62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 62 <br  />
 </p>

</div>
</div>
<a id="ad031ffd72d6add058f0f14597a959738" name="ad031ffd72d6add058f0f14597a959738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad031ffd72d6add058f0f14597a959738">&#9670;&nbsp;</a></span>OUTCFG63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 63 <br  />
 </p>

</div>
</div>
<a id="a740038f425e370bfc25814a5b39048e8" name="a740038f425e370bfc25814a5b39048e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740038f425e370bfc25814a5b39048e8">&#9670;&nbsp;</a></span>OUTCFG64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 64 <br  />
 </p>

</div>
</div>
<a id="adff935af72c159899fea49c2a18c58f6" name="adff935af72c159899fea49c2a18c58f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff935af72c159899fea49c2a18c58f6">&#9670;&nbsp;</a></span>OUTCFG65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 65 <br  />
 </p>

</div>
</div>
<a id="ad7b82029394e8aa95e76c5b3be08bfb8" name="ad7b82029394e8aa95e76c5b3be08bfb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7b82029394e8aa95e76c5b3be08bfb8">&#9670;&nbsp;</a></span>OUTCFG66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 66 <br  />
 </p>

</div>
</div>
<a id="a696aff611ef20be1e4899e14a07d4838" name="a696aff611ef20be1e4899e14a07d4838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696aff611ef20be1e4899e14a07d4838">&#9670;&nbsp;</a></span>OUTCFG67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 67 <br  />
 </p>

</div>
</div>
<a id="a7436220ffc7d5036d3514899266b5a25" name="a7436220ffc7d5036d3514899266b5a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7436220ffc7d5036d3514899266b5a25">&#9670;&nbsp;</a></span>OUTCFG68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 68 <br  />
 </p>

</div>
</div>
<a id="a3d6a8030e656ea576a5a763fa970c3ad" name="a3d6a8030e656ea576a5a763fa970c3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d6a8030e656ea576a5a763fa970c3ad">&#9670;&nbsp;</a></span>OUTCFG69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 69 <br  />
 </p>

</div>
</div>
<a id="acf68df260e802893a00b7d4a0cd37b20" name="acf68df260e802893a00b7d4a0cd37b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf68df260e802893a00b7d4a0cd37b20">&#9670;&nbsp;</a></span>OUTCFG7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 7 <br  />
 </p>

</div>
</div>
<a id="ae4da6da6054291da12c1415794217aae" name="ae4da6da6054291da12c1415794217aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4da6da6054291da12c1415794217aae">&#9670;&nbsp;</a></span>OUTCFG70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 70 <br  />
 </p>

</div>
</div>
<a id="ad897981f75e8617d8a886b42027552d5" name="ad897981f75e8617d8a886b42027552d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad897981f75e8617d8a886b42027552d5">&#9670;&nbsp;</a></span>OUTCFG71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 71 <br  />
 </p>

</div>
</div>
<a id="aeae74eb9730582a3f7fb08fbb9193823" name="aeae74eb9730582a3f7fb08fbb9193823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae74eb9730582a3f7fb08fbb9193823">&#9670;&nbsp;</a></span>OUTCFG72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 72 <br  />
 </p>

</div>
</div>
<a id="af410d6f14292a69e8335d23830eedf60" name="af410d6f14292a69e8335d23830eedf60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af410d6f14292a69e8335d23830eedf60">&#9670;&nbsp;</a></span>OUTCFG73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 73 <br  />
 </p>

</div>
</div>
<a id="a5f9476d331cd9d2f41630c18ca9512ca" name="a5f9476d331cd9d2f41630c18ca9512ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9476d331cd9d2f41630c18ca9512ca">&#9670;&nbsp;</a></span>OUTCFG74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 74 <br  />
 </p>

</div>
</div>
<a id="a7be25e113c24eaf45c6a1078610d3697" name="a7be25e113c24eaf45c6a1078610d3697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be25e113c24eaf45c6a1078610d3697">&#9670;&nbsp;</a></span>OUTCFG75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 75 <br  />
 </p>

</div>
</div>
<a id="a66f99795f39e0276fab229e5ae3fc36e" name="a66f99795f39e0276fab229e5ae3fc36e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f99795f39e0276fab229e5ae3fc36e">&#9670;&nbsp;</a></span>OUTCFG76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 76 <br  />
 </p>

</div>
</div>
<a id="a03dc471f3d960aa98d64781d37e756d2" name="a03dc471f3d960aa98d64781d37e756d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03dc471f3d960aa98d64781d37e756d2">&#9670;&nbsp;</a></span>OUTCFG77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 77 <br  />
 </p>

</div>
</div>
<a id="a90941e3764de468f0d7827039e1e9ba0" name="a90941e3764de468f0d7827039e1e9ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90941e3764de468f0d7827039e1e9ba0">&#9670;&nbsp;</a></span>OUTCFG78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 78 <br  />
 </p>

</div>
</div>
<a id="a1809996dc574f72c1f60431ad4c237dd" name="a1809996dc574f72c1f60431ad4c237dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1809996dc574f72c1f60431ad4c237dd">&#9670;&nbsp;</a></span>OUTCFG79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 79 <br  />
 </p>

</div>
</div>
<a id="ab0195b23dc853da9e84c384cc257c1ad" name="ab0195b23dc853da9e84c384cc257c1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0195b23dc853da9e84c384cc257c1ad">&#9670;&nbsp;</a></span>OUTCFG8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 8 <br  />
 </p>

</div>
</div>
<a id="a7b4d8fd72eaa9517deef4b11bdc5697e" name="a7b4d8fd72eaa9517deef4b11bdc5697e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b4d8fd72eaa9517deef4b11bdc5697e">&#9670;&nbsp;</a></span>OUTCFG80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 80 <br  />
 </p>

</div>
</div>
<a id="a20fd4bf6ae5cb14d97dcc5f1928280cf" name="a20fd4bf6ae5cb14d97dcc5f1928280cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20fd4bf6ae5cb14d97dcc5f1928280cf">&#9670;&nbsp;</a></span>OUTCFG81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 81 <br  />
 </p>

</div>
</div>
<a id="a401d419dea522f4f54bf826bd2d7bcfa" name="a401d419dea522f4f54bf826bd2d7bcfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a401d419dea522f4f54bf826bd2d7bcfa">&#9670;&nbsp;</a></span>OUTCFG82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 82 <br  />
 </p>

</div>
</div>
<a id="ad97553b466bf19b59f7022d4fde3b8c2" name="ad97553b466bf19b59f7022d4fde3b8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97553b466bf19b59f7022d4fde3b8c2">&#9670;&nbsp;</a></span>OUTCFG83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 83 <br  />
 </p>

</div>
</div>
<a id="ac8f38bb15f43981d48b444ef8f27084a" name="ac8f38bb15f43981d48b444ef8f27084a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f38bb15f43981d48b444ef8f27084a">&#9670;&nbsp;</a></span>OUTCFG84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 84 <br  />
 </p>

</div>
</div>
<a id="a71167b6f17bef089f14523ec3a03e177" name="a71167b6f17bef089f14523ec3a03e177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71167b6f17bef089f14523ec3a03e177">&#9670;&nbsp;</a></span>OUTCFG85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 85 <br  />
 </p>

</div>
</div>
<a id="a8531aad2b56b9e178fb3deb9b29b95c3" name="a8531aad2b56b9e178fb3deb9b29b95c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8531aad2b56b9e178fb3deb9b29b95c3">&#9670;&nbsp;</a></span>OUTCFG86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 86 <br  />
 </p>

</div>
</div>
<a id="a18477f79067aedba27001f076242b5c9" name="a18477f79067aedba27001f076242b5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18477f79067aedba27001f076242b5c9">&#9670;&nbsp;</a></span>OUTCFG87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 87 <br  />
 </p>

</div>
</div>
<a id="a2e34aecb7e83d41c94ed7f1ebbe72d44" name="a2e34aecb7e83d41c94ed7f1ebbe72d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e34aecb7e83d41c94ed7f1ebbe72d44">&#9670;&nbsp;</a></span>OUTCFG88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 88 <br  />
 </p>

</div>
</div>
<a id="a72e087a116792af009a7db345c5b4c1c" name="a72e087a116792af009a7db345c5b4c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e087a116792af009a7db345c5b4c1c">&#9670;&nbsp;</a></span>OUTCFG89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 89 <br  />
 </p>

</div>
</div>
<a id="a0bc3dfdb3ffbbc5d54dd0bb586db7de6" name="a0bc3dfdb3ffbbc5d54dd0bb586db7de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc3dfdb3ffbbc5d54dd0bb586db7de6">&#9670;&nbsp;</a></span>OUTCFG9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 9 <br  />
 </p>

</div>
</div>
<a id="a47214618132790c733b4719ab22d6f8a" name="a47214618132790c733b4719ab22d6f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47214618132790c733b4719ab22d6f8a">&#9670;&nbsp;</a></span>OUTCFG90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 90 <br  />
 </p>

</div>
</div>
<a id="a12d4a9dbfbe22194ee2bb871b9274fb2" name="a12d4a9dbfbe22194ee2bb871b9274fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d4a9dbfbe22194ee2bb871b9274fb2">&#9670;&nbsp;</a></span>OUTCFG91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 91 <br  />
 </p>

</div>
</div>
<a id="a68df19760a29d16b3656a4e0dcf2e2a9" name="a68df19760a29d16b3656a4e0dcf2e2a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68df19760a29d16b3656a4e0dcf2e2a9">&#9670;&nbsp;</a></span>OUTCFG92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 92 <br  />
 </p>

</div>
</div>
<a id="a58e9392d384c4c23e3c9b2d162eddab8" name="a58e9392d384c4c23e3c9b2d162eddab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e9392d384c4c23e3c9b2d162eddab8">&#9670;&nbsp;</a></span>OUTCFG93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 93 <br  />
 </p>

</div>
</div>
<a id="a1b625fc1e2b6fdfbb7aedb8b8e69d407" name="a1b625fc1e2b6fdfbb7aedb8b8e69d407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b625fc1e2b6fdfbb7aedb8b8e69d407">&#9670;&nbsp;</a></span>OUTCFG94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 94 <br  />
 </p>

</div>
</div>
<a id="a0d750b68152853c5e5b3558dfcdc6168" name="a0d750b68152853c5e5b3558dfcdc6168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d750b68152853c5e5b3558dfcdc6168">&#9670;&nbsp;</a></span>OUTCFG95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 95 <br  />
 </p>

</div>
</div>
<a id="a2b29498815036675da74b274d96954d3" name="a2b29498815036675da74b274d96954d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b29498815036675da74b274d96954d3">&#9670;&nbsp;</a></span>OUTCFG96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 96 <br  />
 </p>

</div>
</div>
<a id="a80cb5fc07807e8d934fe779ea7aae356" name="a80cb5fc07807e8d934fe779ea7aae356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80cb5fc07807e8d934fe779ea7aae356">&#9670;&nbsp;</a></span>OUTCFG97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 97 <br  />
 </p>

</div>
</div>
<a id="a1c41cc9aa9152576e45cfad702a379f3" name="a1c41cc9aa9152576e45cfad702a379f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c41cc9aa9152576e45cfad702a379f3">&#9670;&nbsp;</a></span>OUTCFG98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 98 <br  />
 </p>

</div>
</div>
<a id="a36637e5fc521a1bebde8fa5b2c0ed025" name="a36637e5fc521a1bebde8fa5b2c0ed025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36637e5fc521a1bebde8fa5b2c0ed025">&#9670;&nbsp;</a></span>OUTCFG99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUTCFG99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Pin IO mode selection for GPIO pin 99 <br  />
 </p>

</div>
</div>
<a id="a8f5403fcf336fcf9129ab045dff9627d" name="a8f5403fcf336fcf9129ab045dff9627d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5403fcf336fcf9129ab045dff9627d">&#9670;&nbsp;</a></span>PADKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PADKEY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000200) Lock state of the PINCFG and GPIO configuration registers. Write a value of 0x73 to unlock write access to the PAD and GPIO. <br  />
</p>
<p >[31..0] Key register value. <br  />
 </p>

</div>
</div>
<a id="a3dd1d5c34752d7e820b2838292831d9c" name="a3dd1d5c34752d7e820b2838292831d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dd1d5c34752d7e820b2838292831d9c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PADKEY_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ba41a3fce0cc121c2e57cf99dafc3e6" name="a1ba41a3fce0cc121c2e57cf99dafc3e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ba41a3fce0cc121c2e57cf99dafc3e6">&#9670;&nbsp;</a></span>PINCFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) Controls the operation of GPIO pin 0. <br  />
 </p>

</div>
</div>
<a id="af4fc9dd63cea8fd8e607cb93758aa101" name="af4fc9dd63cea8fd8e607cb93758aa101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fc9dd63cea8fd8e607cb93758aa101">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39ee1e32eb0a89560e8fb3532de310e2" name="a39ee1e32eb0a89560e8fb3532de310e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39ee1e32eb0a89560e8fb3532de310e2">&#9670;&nbsp;</a></span>PINCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) Controls the operation of GPIO pin 1. <br  />
 </p>

</div>
</div>
<a id="ac660e9037d09cf6690481a7b223182f3" name="ac660e9037d09cf6690481a7b223182f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac660e9037d09cf6690481a7b223182f3">&#9670;&nbsp;</a></span>PINCFG10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000028) Controls the operation of GPIO pin 10. <br  />
 </p>

</div>
</div>
<a id="acc6ec4361e7620a72b9a85374133ec7e" name="acc6ec4361e7620a72b9a85374133ec7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc6ec4361e7620a72b9a85374133ec7e">&#9670;&nbsp;</a></span>PINCFG100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000190) Controls the operation of GPIO pin 100. <br  />
 </p>

</div>
</div>
<a id="a85e86bb1e9360607b17776355f3cffd9" name="a85e86bb1e9360607b17776355f3cffd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85e86bb1e9360607b17776355f3cffd9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG100_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22cd14659b6065deeb934c57cd7d9b9b" name="a22cd14659b6065deeb934c57cd7d9b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22cd14659b6065deeb934c57cd7d9b9b">&#9670;&nbsp;</a></span>PINCFG101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000194) Controls the operation of GPIO pin 101. <br  />
 </p>

</div>
</div>
<a id="a3d9c4a5ffc0e5cdef95fb2face4a5f7c" name="a3d9c4a5ffc0e5cdef95fb2face4a5f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9c4a5ffc0e5cdef95fb2face4a5f7c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG101_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f37314c01c40ab3626192da084f7f96" name="a9f37314c01c40ab3626192da084f7f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f37314c01c40ab3626192da084f7f96">&#9670;&nbsp;</a></span>PINCFG102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000198) Controls the operation of GPIO pin 102. <br  />
 </p>

</div>
</div>
<a id="abc72286014cb5b332a529b6c68c3f02d" name="abc72286014cb5b332a529b6c68c3f02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc72286014cb5b332a529b6c68c3f02d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG102_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad02c213e3a2f05b0448bfac2aed6b25b" name="ad02c213e3a2f05b0448bfac2aed6b25b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad02c213e3a2f05b0448bfac2aed6b25b">&#9670;&nbsp;</a></span>PINCFG103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000019C) Controls the operation of GPIO pin 103. <br  />
 </p>

</div>
</div>
<a id="aa6e622955e376ac9f19e381d206b382f" name="aa6e622955e376ac9f19e381d206b382f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e622955e376ac9f19e381d206b382f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG103_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c1c9b66a20ee90e37eaf9644fcae418" name="a5c1c9b66a20ee90e37eaf9644fcae418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1c9b66a20ee90e37eaf9644fcae418">&#9670;&nbsp;</a></span>PINCFG104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001A0) Controls the operation of GPIO pin 104. <br  />
 </p>

</div>
</div>
<a id="a81478c7ccfcc16bb64d90f9385cfd151" name="a81478c7ccfcc16bb64d90f9385cfd151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81478c7ccfcc16bb64d90f9385cfd151">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG104_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62759e5dcc52ae3a335c592f4a889579" name="a62759e5dcc52ae3a335c592f4a889579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62759e5dcc52ae3a335c592f4a889579">&#9670;&nbsp;</a></span>PINCFG105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001A4) Controls the operation of virtual GPIO pin 105. <br  />
 </p>

</div>
</div>
<a id="af7d083f816fb633c842d730973d97962" name="af7d083f816fb633c842d730973d97962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7d083f816fb633c842d730973d97962">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG105_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae76db7fad24c4f5bf59e66b47741a8d" name="aae76db7fad24c4f5bf59e66b47741a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae76db7fad24c4f5bf59e66b47741a8d">&#9670;&nbsp;</a></span>PINCFG106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001A8) Controls the operation of virtual GPIO pin 106. <br  />
 </p>

</div>
</div>
<a id="aac8464137097483e2112cbf5d11699bc" name="aac8464137097483e2112cbf5d11699bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8464137097483e2112cbf5d11699bc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG106_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f9f1881731502221b09aa9483ea9214" name="a2f9f1881731502221b09aa9483ea9214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9f1881731502221b09aa9483ea9214">&#9670;&nbsp;</a></span>PINCFG107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001AC) Controls the operation of virtual GPIO pin 107. <br  />
 </p>

</div>
</div>
<a id="ab028954b6e911dc9e231282817a78c1b" name="ab028954b6e911dc9e231282817a78c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab028954b6e911dc9e231282817a78c1b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG107_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b0d488b777e9593c4a3fe9da62c6ab6" name="a5b0d488b777e9593c4a3fe9da62c6ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0d488b777e9593c4a3fe9da62c6ab6">&#9670;&nbsp;</a></span>PINCFG108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001B0) Controls the operation of virtual GPIO pin 108. <br  />
 </p>

</div>
</div>
<a id="a7dd97fc2779ec8503ea899a4fc856e87" name="a7dd97fc2779ec8503ea899a4fc856e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd97fc2779ec8503ea899a4fc856e87">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG108_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58f3d107f500a2d219e23feb8e59b2d9" name="a58f3d107f500a2d219e23feb8e59b2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f3d107f500a2d219e23feb8e59b2d9">&#9670;&nbsp;</a></span>PINCFG109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001B4) Controls the operation of virtual GPIO pin 109. <br  />
 </p>

</div>
</div>
<a id="abbc34a710d1cce6c7973db64a08e62eb" name="abbc34a710d1cce6c7973db64a08e62eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbc34a710d1cce6c7973db64a08e62eb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG109_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c218b3b01d26bdf663b2c09dbc8b3aa" name="a7c218b3b01d26bdf663b2c09dbc8b3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c218b3b01d26bdf663b2c09dbc8b3aa">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG10_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65cf93f29acc7a922e70e71901f1e8c5" name="a65cf93f29acc7a922e70e71901f1e8c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65cf93f29acc7a922e70e71901f1e8c5">&#9670;&nbsp;</a></span>PINCFG11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000002C) Controls the operation of GPIO pin 11. <br  />
 </p>

</div>
</div>
<a id="ab33a9a7ccb4636f06f54c81abcb00ca2" name="ab33a9a7ccb4636f06f54c81abcb00ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab33a9a7ccb4636f06f54c81abcb00ca2">&#9670;&nbsp;</a></span>PINCFG110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001B8) Controls the operation of virtual GPIO pin 110. <br  />
 </p>

</div>
</div>
<a id="ad81adcc3b08b7855ef7073e6291c58ab" name="ad81adcc3b08b7855ef7073e6291c58ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad81adcc3b08b7855ef7073e6291c58ab">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG110_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2abbd6c7003361a8a458f70db80e7a40" name="a2abbd6c7003361a8a458f70db80e7a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2abbd6c7003361a8a458f70db80e7a40">&#9670;&nbsp;</a></span>PINCFG111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001BC) Controls the operation of virtual GPIO pin 111. <br  />
 </p>

</div>
</div>
<a id="ad0571830df0f377d6c8bc5f9a4d5c01a" name="ad0571830df0f377d6c8bc5f9a4d5c01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0571830df0f377d6c8bc5f9a4d5c01a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG111_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d951cdc92cdd27a6cec6846006d8f3c" name="a9d951cdc92cdd27a6cec6846006d8f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d951cdc92cdd27a6cec6846006d8f3c">&#9670;&nbsp;</a></span>PINCFG112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001C0) Controls the operation of virtual GPIO pin 112. <br  />
 </p>

</div>
</div>
<a id="a8e5678ee1a57db2ab43005ae9685039b" name="a8e5678ee1a57db2ab43005ae9685039b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5678ee1a57db2ab43005ae9685039b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG112_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75267f8f752bce70cf34cedd8ac58a34" name="a75267f8f752bce70cf34cedd8ac58a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75267f8f752bce70cf34cedd8ac58a34">&#9670;&nbsp;</a></span>PINCFG113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001C4) Controls the operation of virtual GPIO pin 113. <br  />
 </p>

</div>
</div>
<a id="ac2922947977286c983ce52881b5c4be4" name="ac2922947977286c983ce52881b5c4be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2922947977286c983ce52881b5c4be4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG113_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3e0ed12e4555a4c0148eec1492f1ce5" name="ad3e0ed12e4555a4c0148eec1492f1ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3e0ed12e4555a4c0148eec1492f1ce5">&#9670;&nbsp;</a></span>PINCFG114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001C8) Controls the operation of virtual GPIO pin 114. <br  />
 </p>

</div>
</div>
<a id="a72d0a37d826c400af4724f1140b14637" name="a72d0a37d826c400af4724f1140b14637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d0a37d826c400af4724f1140b14637">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG114_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16e3a5d7b69ccb85b4c29ee5e0017fa2" name="a16e3a5d7b69ccb85b4c29ee5e0017fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16e3a5d7b69ccb85b4c29ee5e0017fa2">&#9670;&nbsp;</a></span>PINCFG115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001CC) Controls the operation of virtual GPIO pin 115. <br  />
 </p>

</div>
</div>
<a id="a31552843da189ee6c99c5ff4aa65a990" name="a31552843da189ee6c99c5ff4aa65a990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31552843da189ee6c99c5ff4aa65a990">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG115_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43fe71570fe9e834db5865096d50f374" name="a43fe71570fe9e834db5865096d50f374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43fe71570fe9e834db5865096d50f374">&#9670;&nbsp;</a></span>PINCFG116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001D0) Controls the operation of virtual GPIO pin 116. <br  />
 </p>

</div>
</div>
<a id="a4117172aa7ef973f0b19b4f08d238fea" name="a4117172aa7ef973f0b19b4f08d238fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4117172aa7ef973f0b19b4f08d238fea">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG116_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae612f1b1231dac51d4a396f496a0aaa1" name="ae612f1b1231dac51d4a396f496a0aaa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae612f1b1231dac51d4a396f496a0aaa1">&#9670;&nbsp;</a></span>PINCFG117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001D4) Controls the operation of virtual GPIO pin 117. <br  />
 </p>

</div>
</div>
<a id="adfb7db04c0cbace41f389c49716bc9d0" name="adfb7db04c0cbace41f389c49716bc9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfb7db04c0cbace41f389c49716bc9d0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG117_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84a11bf77f96f39cbdf23164b4e6f29d" name="a84a11bf77f96f39cbdf23164b4e6f29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a11bf77f96f39cbdf23164b4e6f29d">&#9670;&nbsp;</a></span>PINCFG118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001D8) Controls the operation of virtual GPIO pin 118. <br  />
 </p>

</div>
</div>
<a id="a0c6f44e59ee51c9b6d0a81ffb6addfd9" name="a0c6f44e59ee51c9b6d0a81ffb6addfd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c6f44e59ee51c9b6d0a81ffb6addfd9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG118_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9999926e5b55915a120b9ab3c32515f7" name="a9999926e5b55915a120b9ab3c32515f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9999926e5b55915a120b9ab3c32515f7">&#9670;&nbsp;</a></span>PINCFG119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001DC) Controls the operation of virtual GPIO pin 119. <br  />
 </p>

</div>
</div>
<a id="a2458ac06b6d7150a6a1e997ddf570fe6" name="a2458ac06b6d7150a6a1e997ddf570fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2458ac06b6d7150a6a1e997ddf570fe6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG119_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1c5bd1c7aa2dd91c76a842ce07a84f7" name="ac1c5bd1c7aa2dd91c76a842ce07a84f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c5bd1c7aa2dd91c76a842ce07a84f7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG11_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9843c9b4ec212cb882c01026e5723b9" name="ad9843c9b4ec212cb882c01026e5723b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9843c9b4ec212cb882c01026e5723b9">&#9670;&nbsp;</a></span>PINCFG12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000030) Controls the operation of GPIO pin 12. <br  />
 </p>

</div>
</div>
<a id="aed02f443d1e1bfd2091a657b6413ff21" name="aed02f443d1e1bfd2091a657b6413ff21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed02f443d1e1bfd2091a657b6413ff21">&#9670;&nbsp;</a></span>PINCFG120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001E0) Controls the operation of virtual GPIO pin 120. <br  />
 </p>

</div>
</div>
<a id="aeec253585a6a742190ca503c4d8496e8" name="aeec253585a6a742190ca503c4d8496e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec253585a6a742190ca503c4d8496e8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG120_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6194828b2aeea93455a7941e9b2f03d7" name="a6194828b2aeea93455a7941e9b2f03d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6194828b2aeea93455a7941e9b2f03d7">&#9670;&nbsp;</a></span>PINCFG121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001E4) Controls the operation of virtual GPIO pin 121. <br  />
 </p>

</div>
</div>
<a id="a1367937c936a139ef2a735862fb3cc39" name="a1367937c936a139ef2a735862fb3cc39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1367937c936a139ef2a735862fb3cc39">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG121_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad51f3eecc21c577e6093b6df8b468a6f" name="ad51f3eecc21c577e6093b6df8b468a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad51f3eecc21c577e6093b6df8b468a6f">&#9670;&nbsp;</a></span>PINCFG122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001E8) Controls the operation of virtual GPIO pin 122. <br  />
 </p>

</div>
</div>
<a id="a2e14cb6b0bbb8c3e5dae29148ee23f0a" name="a2e14cb6b0bbb8c3e5dae29148ee23f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e14cb6b0bbb8c3e5dae29148ee23f0a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG122_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a111581bc76087e1879ed2d2f7350da2d" name="a111581bc76087e1879ed2d2f7350da2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111581bc76087e1879ed2d2f7350da2d">&#9670;&nbsp;</a></span>PINCFG123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001EC) Controls the operation of virtual GPIO pin 123. <br  />
 </p>

</div>
</div>
<a id="a28e7424b51f7950578aef400e01c893d" name="a28e7424b51f7950578aef400e01c893d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e7424b51f7950578aef400e01c893d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG123_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09c8c498d9dff2e6a377f5872db11513" name="a09c8c498d9dff2e6a377f5872db11513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c8c498d9dff2e6a377f5872db11513">&#9670;&nbsp;</a></span>PINCFG124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001F0) Controls the operation of virtual GPIO pin 124. <br  />
 </p>

</div>
</div>
<a id="ae89c40209aa3b447da3fb14bef46ce60" name="ae89c40209aa3b447da3fb14bef46ce60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae89c40209aa3b447da3fb14bef46ce60">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG124_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ec83fc53476dc8302c5f00abf5f1a6a" name="a5ec83fc53476dc8302c5f00abf5f1a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec83fc53476dc8302c5f00abf5f1a6a">&#9670;&nbsp;</a></span>PINCFG125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001F4) Controls the operation of virtual GPIO pin 125. <br  />
 </p>

</div>
</div>
<a id="a6c09486c7cd5b241527fe586d847fae7" name="a6c09486c7cd5b241527fe586d847fae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c09486c7cd5b241527fe586d847fae7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG125_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02ba181a7454b0e0bdc3a8bbdaf993e6" name="a02ba181a7454b0e0bdc3a8bbdaf993e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ba181a7454b0e0bdc3a8bbdaf993e6">&#9670;&nbsp;</a></span>PINCFG126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001F8) Controls the operation of virtual GPIO pin 126. <br  />
 </p>

</div>
</div>
<a id="a25c2bb94db946f40b5000ca3c546ec21" name="a25c2bb94db946f40b5000ca3c546ec21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25c2bb94db946f40b5000ca3c546ec21">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG126_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af73bcd8b6d4515b8da599c186662b0d4" name="af73bcd8b6d4515b8da599c186662b0d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73bcd8b6d4515b8da599c186662b0d4">&#9670;&nbsp;</a></span>PINCFG127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000001FC) Controls the operation of virtual GPIO pin 127. <br  />
 </p>

</div>
</div>
<a id="ae129851c2972bbbff21fd0bfe514a5f2" name="ae129851c2972bbbff21fd0bfe514a5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae129851c2972bbbff21fd0bfe514a5f2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG127_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ed52aaf108fba16fd5a7327981d2fb9" name="a3ed52aaf108fba16fd5a7327981d2fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ed52aaf108fba16fd5a7327981d2fb9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG12_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e33f67ce733f26061e6e182188988d7" name="a2e33f67ce733f26061e6e182188988d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e33f67ce733f26061e6e182188988d7">&#9670;&nbsp;</a></span>PINCFG13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000034) Controls the operation of GPIO pin 13. <br  />
 </p>

</div>
</div>
<a id="a56e6249b74b3eb9782d7004f6a41fa00" name="a56e6249b74b3eb9782d7004f6a41fa00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56e6249b74b3eb9782d7004f6a41fa00">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG13_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fc96f2be35af9119e59be66f614478e" name="a4fc96f2be35af9119e59be66f614478e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc96f2be35af9119e59be66f614478e">&#9670;&nbsp;</a></span>PINCFG14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000038) Controls the operation of GPIO pin 14. <br  />
 </p>

</div>
</div>
<a id="a9ff38b08fe30d318e1cc285ff99a4bc1" name="a9ff38b08fe30d318e1cc285ff99a4bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff38b08fe30d318e1cc285ff99a4bc1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG14_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ab3d1bf4e4984ff26b46113a131633e" name="a4ab3d1bf4e4984ff26b46113a131633e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ab3d1bf4e4984ff26b46113a131633e">&#9670;&nbsp;</a></span>PINCFG15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000003C) Controls the operation of GPIO pin 15. <br  />
 </p>

</div>
</div>
<a id="a49b311e7d444cca4b2a267a58f8d9a88" name="a49b311e7d444cca4b2a267a58f8d9a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b311e7d444cca4b2a267a58f8d9a88">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG15_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fb9a9fdbb02c941721667ec0700b99c" name="a2fb9a9fdbb02c941721667ec0700b99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fb9a9fdbb02c941721667ec0700b99c">&#9670;&nbsp;</a></span>PINCFG16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000040) Controls the operation of GPIO pin 16. <br  />
 </p>

</div>
</div>
<a id="a0bcd5d384cfbb957dcb6a167144084de" name="a0bcd5d384cfbb957dcb6a167144084de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bcd5d384cfbb957dcb6a167144084de">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG16_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4062d0a19a41506b9095e6fb0ad0b3c" name="ae4062d0a19a41506b9095e6fb0ad0b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4062d0a19a41506b9095e6fb0ad0b3c">&#9670;&nbsp;</a></span>PINCFG17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000044) Controls the operation of GPIO pin 17. <br  />
 </p>

</div>
</div>
<a id="ae835cf5edc9535b3af9fe9b87297b794" name="ae835cf5edc9535b3af9fe9b87297b794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae835cf5edc9535b3af9fe9b87297b794">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG17_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a632f33ac0c8d65913f309f9339ba7fc3" name="a632f33ac0c8d65913f309f9339ba7fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a632f33ac0c8d65913f309f9339ba7fc3">&#9670;&nbsp;</a></span>PINCFG18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000048) Controls the operation of GPIO pin 18. <br  />
 </p>

</div>
</div>
<a id="a6e2e7d94edfa6b9d57f98d79d526329d" name="a6e2e7d94edfa6b9d57f98d79d526329d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2e7d94edfa6b9d57f98d79d526329d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG18_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6f98ac69dfcbbd9d9ca009bc5fba924" name="af6f98ac69dfcbbd9d9ca009bc5fba924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6f98ac69dfcbbd9d9ca009bc5fba924">&#9670;&nbsp;</a></span>PINCFG19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000004C) Controls the operation of GPIO pin 19. <br  />
 </p>

</div>
</div>
<a id="a8d22588f16b95c5b8fa4943a4ff374ee" name="a8d22588f16b95c5b8fa4943a4ff374ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d22588f16b95c5b8fa4943a4ff374ee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG19_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a433f84384cffe8c8e3dbc21ec51d5150" name="a433f84384cffe8c8e3dbc21ec51d5150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a433f84384cffe8c8e3dbc21ec51d5150">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b9fbd2ca9c4a8f95696905a83e30c14" name="a9b9fbd2ca9c4a8f95696905a83e30c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b9fbd2ca9c4a8f95696905a83e30c14">&#9670;&nbsp;</a></span>PINCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) Controls the operation of GPIO pin 2. <br  />
 </p>

</div>
</div>
<a id="a3916fdea5caf507ca8dbf2b4acc9bd4e" name="a3916fdea5caf507ca8dbf2b4acc9bd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3916fdea5caf507ca8dbf2b4acc9bd4e">&#9670;&nbsp;</a></span>PINCFG20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000050) Controls the operation of GPIO pin 20. <br  />
 </p>

</div>
</div>
<a id="adfb9eb90920b26d6a6f472763d62e7a6" name="adfb9eb90920b26d6a6f472763d62e7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfb9eb90920b26d6a6f472763d62e7a6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG20_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae79c8d87fb689289c35e4406701c1d84" name="ae79c8d87fb689289c35e4406701c1d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae79c8d87fb689289c35e4406701c1d84">&#9670;&nbsp;</a></span>PINCFG21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000054) Controls the operation of GPIO pin 21. <br  />
 </p>

</div>
</div>
<a id="a70a08e7e2327e137f12fa15f76516109" name="a70a08e7e2327e137f12fa15f76516109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a08e7e2327e137f12fa15f76516109">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG21_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b5e85ea576700a0332669a2956d47dd" name="a8b5e85ea576700a0332669a2956d47dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b5e85ea576700a0332669a2956d47dd">&#9670;&nbsp;</a></span>PINCFG22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000058) Controls the operation of GPIO pin 22. <br  />
 </p>

</div>
</div>
<a id="a5e6e13a06939db56c7f55d6bf0bd8939" name="a5e6e13a06939db56c7f55d6bf0bd8939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e6e13a06939db56c7f55d6bf0bd8939">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG22_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2330ae92ecf568270fbd49e67ccb8e7c" name="a2330ae92ecf568270fbd49e67ccb8e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2330ae92ecf568270fbd49e67ccb8e7c">&#9670;&nbsp;</a></span>PINCFG23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000005C) Controls the operation of GPIO pin 23. <br  />
 </p>

</div>
</div>
<a id="ab3189cc505252a4141e45db19349f1e6" name="ab3189cc505252a4141e45db19349f1e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3189cc505252a4141e45db19349f1e6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG23_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0b614e17823a7ad1e22f2b22fb3a46f" name="ad0b614e17823a7ad1e22f2b22fb3a46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0b614e17823a7ad1e22f2b22fb3a46f">&#9670;&nbsp;</a></span>PINCFG24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000060) Controls the operation of GPIO pin 24. <br  />
 </p>

</div>
</div>
<a id="a7cddd36a2015621b214f64163b73fabd" name="a7cddd36a2015621b214f64163b73fabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cddd36a2015621b214f64163b73fabd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG24_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8a9f582fbcfa7f3b642ff215e5c0e84" name="aa8a9f582fbcfa7f3b642ff215e5c0e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8a9f582fbcfa7f3b642ff215e5c0e84">&#9670;&nbsp;</a></span>PINCFG25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000064) Controls the operation of GPIO pin 25. <br  />
 </p>

</div>
</div>
<a id="afebee92863dcae59626266867716d95a" name="afebee92863dcae59626266867716d95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afebee92863dcae59626266867716d95a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG25_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9575cc4635e36447ebd34f39a2477da6" name="a9575cc4635e36447ebd34f39a2477da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9575cc4635e36447ebd34f39a2477da6">&#9670;&nbsp;</a></span>PINCFG26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000068) Controls the operation of GPIO pin 26. <br  />
 </p>

</div>
</div>
<a id="ab5aaa83cee84a2a5fd18f82ea73deaa9" name="ab5aaa83cee84a2a5fd18f82ea73deaa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5aaa83cee84a2a5fd18f82ea73deaa9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG26_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24fdbff9d80b83009dbdad535759c788" name="a24fdbff9d80b83009dbdad535759c788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fdbff9d80b83009dbdad535759c788">&#9670;&nbsp;</a></span>PINCFG27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000006C) Controls the operation of GPIO pin 27. <br  />
 </p>

</div>
</div>
<a id="a0777650f1a7e35d525345630e555ff9f" name="a0777650f1a7e35d525345630e555ff9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0777650f1a7e35d525345630e555ff9f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG27_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37e2540b9f620a3b20dcd772f72c7f13" name="a37e2540b9f620a3b20dcd772f72c7f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37e2540b9f620a3b20dcd772f72c7f13">&#9670;&nbsp;</a></span>PINCFG28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000070) Controls the operation of GPIO pin 28. <br  />
 </p>

</div>
</div>
<a id="a375a1e45e453f1a5f27ecb95bdbc77c0" name="a375a1e45e453f1a5f27ecb95bdbc77c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375a1e45e453f1a5f27ecb95bdbc77c0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG28_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f93f227f35cdb0301a2ca17c677c5d2" name="a9f93f227f35cdb0301a2ca17c677c5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f93f227f35cdb0301a2ca17c677c5d2">&#9670;&nbsp;</a></span>PINCFG29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000074) Controls the operation of GPIO pin 29. <br  />
 </p>

</div>
</div>
<a id="a9a7297e1b389c68ad5a5d0eff2a4c25e" name="a9a7297e1b389c68ad5a5d0eff2a4c25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a7297e1b389c68ad5a5d0eff2a4c25e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG29_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af706d7dfa27cadad3a6a1ae3bc231217" name="af706d7dfa27cadad3a6a1ae3bc231217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af706d7dfa27cadad3a6a1ae3bc231217">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95e509565eb74c98c17785c55a5e9923" name="a95e509565eb74c98c17785c55a5e9923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e509565eb74c98c17785c55a5e9923">&#9670;&nbsp;</a></span>PINCFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) Controls the operation of GPIO pin 3. <br  />
 </p>

</div>
</div>
<a id="abb5592aad618fb578493ac9af5f3adfc" name="abb5592aad618fb578493ac9af5f3adfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5592aad618fb578493ac9af5f3adfc">&#9670;&nbsp;</a></span>PINCFG30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000078) Controls the operation of GPIO pin 30. <br  />
 </p>

</div>
</div>
<a id="a157f3426fc90a454fc1e627cfe9499fa" name="a157f3426fc90a454fc1e627cfe9499fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a157f3426fc90a454fc1e627cfe9499fa">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG30_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae49baa98edd6b5b6f2d3df0afe8a4660" name="ae49baa98edd6b5b6f2d3df0afe8a4660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae49baa98edd6b5b6f2d3df0afe8a4660">&#9670;&nbsp;</a></span>PINCFG31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000007C) Controls the operation of GPIO pin 31. <br  />
 </p>

</div>
</div>
<a id="a0dd5defbfe943f4ef3c082f36b703af3" name="a0dd5defbfe943f4ef3c082f36b703af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd5defbfe943f4ef3c082f36b703af3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG31_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd88e328a1146b8c3b3229f44a65cffe" name="acd88e328a1146b8c3b3229f44a65cffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd88e328a1146b8c3b3229f44a65cffe">&#9670;&nbsp;</a></span>PINCFG32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000080) Controls the operation of GPIO pin 32. <br  />
 </p>

</div>
</div>
<a id="ac5d8226d0a4d108d3d38b0122508c262" name="ac5d8226d0a4d108d3d38b0122508c262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d8226d0a4d108d3d38b0122508c262">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG32_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c0f8dcbae035f7b8328b3e086b8d27a" name="a7c0f8dcbae035f7b8328b3e086b8d27a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c0f8dcbae035f7b8328b3e086b8d27a">&#9670;&nbsp;</a></span>PINCFG33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000084) Controls the operation of GPIO pin 33. <br  />
 </p>

</div>
</div>
<a id="a0cb40d16c548655dae7449a70ab4e059" name="a0cb40d16c548655dae7449a70ab4e059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb40d16c548655dae7449a70ab4e059">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG33_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fd4905a68c7a13c3835da0503a3dd59" name="a2fd4905a68c7a13c3835da0503a3dd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd4905a68c7a13c3835da0503a3dd59">&#9670;&nbsp;</a></span>PINCFG34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000088) Controls the operation of GPIO pin 34. <br  />
 </p>

</div>
</div>
<a id="ac61c64d76ee140f2d5d80cbdc6f420f7" name="ac61c64d76ee140f2d5d80cbdc6f420f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac61c64d76ee140f2d5d80cbdc6f420f7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG34_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8954d9e0a4bbb4c47829523b8fd9fac1" name="a8954d9e0a4bbb4c47829523b8fd9fac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8954d9e0a4bbb4c47829523b8fd9fac1">&#9670;&nbsp;</a></span>PINCFG35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000008C) Controls the operation of GPIO pin 35. <br  />
 </p>

</div>
</div>
<a id="af37f98a10e2d7b23c1cd4541cba0c7e0" name="af37f98a10e2d7b23c1cd4541cba0c7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37f98a10e2d7b23c1cd4541cba0c7e0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG35_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cef88d1b53eaeffc9432ae3541038f0" name="a4cef88d1b53eaeffc9432ae3541038f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cef88d1b53eaeffc9432ae3541038f0">&#9670;&nbsp;</a></span>PINCFG36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000090) Controls the operation of GPIO pin 36. <br  />
 </p>

</div>
</div>
<a id="a5f32ca40ea9b27fb8d0f6cccf16b60d8" name="a5f32ca40ea9b27fb8d0f6cccf16b60d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f32ca40ea9b27fb8d0f6cccf16b60d8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG36_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab778414bab0d7bf411a95454e5778227" name="ab778414bab0d7bf411a95454e5778227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab778414bab0d7bf411a95454e5778227">&#9670;&nbsp;</a></span>PINCFG37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000094) Controls the operation of GPIO pin 37. <br  />
 </p>

</div>
</div>
<a id="ae9ab343a8bc12fa88cc90562907c854a" name="ae9ab343a8bc12fa88cc90562907c854a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9ab343a8bc12fa88cc90562907c854a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG37_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade6881b863907905ba1104088d3f541a" name="ade6881b863907905ba1104088d3f541a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade6881b863907905ba1104088d3f541a">&#9670;&nbsp;</a></span>PINCFG38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000098) Controls the operation of GPIO pin 38. <br  />
 </p>

</div>
</div>
<a id="ac94ad453db4d10dc0007cb5dda64ef84" name="ac94ad453db4d10dc0007cb5dda64ef84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94ad453db4d10dc0007cb5dda64ef84">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG38_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79e6a7cc54557e76d7ee58720cf452ea" name="a79e6a7cc54557e76d7ee58720cf452ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e6a7cc54557e76d7ee58720cf452ea">&#9670;&nbsp;</a></span>PINCFG39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000009C) Controls the operation of GPIO pin 39. <br  />
 </p>

</div>
</div>
<a id="a8d708e1400c686e386282219a37e219c" name="a8d708e1400c686e386282219a37e219c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d708e1400c686e386282219a37e219c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG39_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a531130a92084b0b46f3b24c785affb36" name="a531130a92084b0b46f3b24c785affb36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531130a92084b0b46f3b24c785affb36">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa85ab2ab99fca3a4c5f43a2c2e467183" name="aa85ab2ab99fca3a4c5f43a2c2e467183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85ab2ab99fca3a4c5f43a2c2e467183">&#9670;&nbsp;</a></span>PINCFG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) Controls the operation of GPIO pin 4. <br  />
 </p>

</div>
</div>
<a id="a311b2bc1cbd86bac38099ce29b6c6461" name="a311b2bc1cbd86bac38099ce29b6c6461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311b2bc1cbd86bac38099ce29b6c6461">&#9670;&nbsp;</a></span>PINCFG40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000A0) Controls the operation of GPIO pin 40. <br  />
 </p>

</div>
</div>
<a id="a6c2be463d06daa0f65594c2aaa45b740" name="a6c2be463d06daa0f65594c2aaa45b740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2be463d06daa0f65594c2aaa45b740">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG40_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd4489a4553a6c3ca371db23c8222b0b" name="abd4489a4553a6c3ca371db23c8222b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd4489a4553a6c3ca371db23c8222b0b">&#9670;&nbsp;</a></span>PINCFG41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000A4) Controls the operation of GPIO pin 41. <br  />
 </p>

</div>
</div>
<a id="ae8366fbbb557832d9ce9932d72cd97ab" name="ae8366fbbb557832d9ce9932d72cd97ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8366fbbb557832d9ce9932d72cd97ab">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG41_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93ac83d922fb2c034e9efb2821fa5e62" name="a93ac83d922fb2c034e9efb2821fa5e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ac83d922fb2c034e9efb2821fa5e62">&#9670;&nbsp;</a></span>PINCFG42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000A8) Controls the operation of GPIO pin 42. <br  />
 </p>

</div>
</div>
<a id="a807d643014f3ba944831b53be4bca6f8" name="a807d643014f3ba944831b53be4bca6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807d643014f3ba944831b53be4bca6f8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG42_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79bf63be1ba5fb1cf235bba6904113be" name="a79bf63be1ba5fb1cf235bba6904113be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79bf63be1ba5fb1cf235bba6904113be">&#9670;&nbsp;</a></span>PINCFG43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000AC) Controls the operation of GPIO pin 43. <br  />
 </p>

</div>
</div>
<a id="a991d634bc4efd6e9cbcaf44363cff899" name="a991d634bc4efd6e9cbcaf44363cff899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a991d634bc4efd6e9cbcaf44363cff899">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG43_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10a93b7c7e8c9d8ab641b90e0dd758e6" name="a10a93b7c7e8c9d8ab641b90e0dd758e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a93b7c7e8c9d8ab641b90e0dd758e6">&#9670;&nbsp;</a></span>PINCFG44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000B0) Controls the operation of GPIO pin 44. <br  />
 </p>

</div>
</div>
<a id="a8b3d9d5ab14838d8f0c0c8d26ef22a6f" name="a8b3d9d5ab14838d8f0c0c8d26ef22a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3d9d5ab14838d8f0c0c8d26ef22a6f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG44_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa71f8f8988b900895003b1d430cf521a" name="aa71f8f8988b900895003b1d430cf521a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71f8f8988b900895003b1d430cf521a">&#9670;&nbsp;</a></span>PINCFG45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000B4) Controls the operation of GPIO pin 45. <br  />
 </p>

</div>
</div>
<a id="ae1c834c454dbe5df5f70d7b074c81d06" name="ae1c834c454dbe5df5f70d7b074c81d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c834c454dbe5df5f70d7b074c81d06">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG45_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0579e7843e3e39bf730589944f70abb9" name="a0579e7843e3e39bf730589944f70abb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0579e7843e3e39bf730589944f70abb9">&#9670;&nbsp;</a></span>PINCFG46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000B8) Controls the operation of GPIO pin 46. <br  />
 </p>

</div>
</div>
<a id="a11bb6342ecc1c618419bad2ec1c4c27d" name="a11bb6342ecc1c618419bad2ec1c4c27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11bb6342ecc1c618419bad2ec1c4c27d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG46_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7bb4aa52248764a19a0a8d7adc2ca6a" name="ac7bb4aa52248764a19a0a8d7adc2ca6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7bb4aa52248764a19a0a8d7adc2ca6a">&#9670;&nbsp;</a></span>PINCFG47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000BC) Controls the operation of GPIO pin 47. <br  />
 </p>

</div>
</div>
<a id="a5eda7b255f7e7a56ac88a4d9d7ca1c83" name="a5eda7b255f7e7a56ac88a4d9d7ca1c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eda7b255f7e7a56ac88a4d9d7ca1c83">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG47_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad45f01d9692c7904c8772d772403f367" name="ad45f01d9692c7904c8772d772403f367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45f01d9692c7904c8772d772403f367">&#9670;&nbsp;</a></span>PINCFG48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000C0) Controls the operation of GPIO pin 48. <br  />
 </p>

</div>
</div>
<a id="a3362886e20c386a4f19ab7b8bf9cab80" name="a3362886e20c386a4f19ab7b8bf9cab80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3362886e20c386a4f19ab7b8bf9cab80">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG48_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0a9319a6717db150011c9d8385669cc" name="aa0a9319a6717db150011c9d8385669cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a9319a6717db150011c9d8385669cc">&#9670;&nbsp;</a></span>PINCFG49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000C4) Controls the operation of GPIO pin 49. <br  />
 </p>

</div>
</div>
<a id="a6092a88b6d50cc9af86f01738b6265e9" name="a6092a88b6d50cc9af86f01738b6265e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6092a88b6d50cc9af86f01738b6265e9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG49_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade1c93dc8e6057c3c34409107a50106b" name="ade1c93dc8e6057c3c34409107a50106b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade1c93dc8e6057c3c34409107a50106b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG4_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a71342d5523bd9ab3bfc7bc2efa5922" name="a4a71342d5523bd9ab3bfc7bc2efa5922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a71342d5523bd9ab3bfc7bc2efa5922">&#9670;&nbsp;</a></span>PINCFG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) Controls the operation of GPIO pin 5. <br  />
 </p>

</div>
</div>
<a id="a50b1d42d895c50fc4ef8b11e8db84ba2" name="a50b1d42d895c50fc4ef8b11e8db84ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b1d42d895c50fc4ef8b11e8db84ba2">&#9670;&nbsp;</a></span>PINCFG50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000C8) Controls the operation of GPIO pin 50. <br  />
 </p>

</div>
</div>
<a id="af57f372382d884ab043faf2085bb99b9" name="af57f372382d884ab043faf2085bb99b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af57f372382d884ab043faf2085bb99b9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG50_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6fa9f6d3df171f94eb132fa2be6e5b9" name="ac6fa9f6d3df171f94eb132fa2be6e5b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fa9f6d3df171f94eb132fa2be6e5b9">&#9670;&nbsp;</a></span>PINCFG51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000CC) Controls the operation of GPIO pin 51. <br  />
 </p>

</div>
</div>
<a id="a20a76530888475879792d98506ce2cf0" name="a20a76530888475879792d98506ce2cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a76530888475879792d98506ce2cf0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG51_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2657b86491650e220e9bf13c9b7e1b9" name="ad2657b86491650e220e9bf13c9b7e1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2657b86491650e220e9bf13c9b7e1b9">&#9670;&nbsp;</a></span>PINCFG52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000D0) Controls the operation of GPIO pin 52. <br  />
 </p>

</div>
</div>
<a id="a3ab786604b2feef23f8c516b038e770e" name="a3ab786604b2feef23f8c516b038e770e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ab786604b2feef23f8c516b038e770e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG52_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0ca87bceb326e28d4f67ec122521b00" name="ab0ca87bceb326e28d4f67ec122521b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ca87bceb326e28d4f67ec122521b00">&#9670;&nbsp;</a></span>PINCFG53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000D4) Controls the operation of GPIO pin 53. <br  />
 </p>

</div>
</div>
<a id="a514a8f11ea3a2c6fc4f99985656fed7b" name="a514a8f11ea3a2c6fc4f99985656fed7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514a8f11ea3a2c6fc4f99985656fed7b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG53_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42555c8eef28c96f5f1450fc3d8cc05b" name="a42555c8eef28c96f5f1450fc3d8cc05b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42555c8eef28c96f5f1450fc3d8cc05b">&#9670;&nbsp;</a></span>PINCFG54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000D8) Controls the operation of GPIO pin 54. <br  />
 </p>

</div>
</div>
<a id="a8f981061702d4abb2424c68ffc11b965" name="a8f981061702d4abb2424c68ffc11b965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f981061702d4abb2424c68ffc11b965">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG54_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac81fad1244670c353d36406202e8d435" name="ac81fad1244670c353d36406202e8d435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81fad1244670c353d36406202e8d435">&#9670;&nbsp;</a></span>PINCFG55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000DC) Controls the operation of GPIO pin 55. <br  />
 </p>

</div>
</div>
<a id="acbce15b4fa70678ef56283672d9b5a1a" name="acbce15b4fa70678ef56283672d9b5a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbce15b4fa70678ef56283672d9b5a1a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG55_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af093034a4ff809d25b307b1d6ffaacae" name="af093034a4ff809d25b307b1d6ffaacae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af093034a4ff809d25b307b1d6ffaacae">&#9670;&nbsp;</a></span>PINCFG56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000E0) Controls the operation of GPIO pin 56. <br  />
 </p>

</div>
</div>
<a id="ae9fb88d88df3f44feab47fb5cee7dc0d" name="ae9fb88d88df3f44feab47fb5cee7dc0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9fb88d88df3f44feab47fb5cee7dc0d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG56_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62524ad0d25f664f5cf0fa953439cbad" name="a62524ad0d25f664f5cf0fa953439cbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62524ad0d25f664f5cf0fa953439cbad">&#9670;&nbsp;</a></span>PINCFG57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000E4) Controls the operation of GPIO pin 57. <br  />
 </p>

</div>
</div>
<a id="a68758d82e04d332bf739fbcda38f1cc3" name="a68758d82e04d332bf739fbcda38f1cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68758d82e04d332bf739fbcda38f1cc3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG57_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a313ff03c6d159716f3f62a0265b318fe" name="a313ff03c6d159716f3f62a0265b318fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313ff03c6d159716f3f62a0265b318fe">&#9670;&nbsp;</a></span>PINCFG58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000E8) Controls the operation of GPIO pin 58. <br  />
 </p>

</div>
</div>
<a id="a2caaa3cd36d3b2a3928b44bdf257e8d2" name="a2caaa3cd36d3b2a3928b44bdf257e8d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2caaa3cd36d3b2a3928b44bdf257e8d2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG58_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbfc441b3b444e1eea0978fda65fbb6a" name="afbfc441b3b444e1eea0978fda65fbb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbfc441b3b444e1eea0978fda65fbb6a">&#9670;&nbsp;</a></span>PINCFG59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000EC) Controls the operation of GPIO pin 59. <br  />
 </p>

</div>
</div>
<a id="a3cfb34296bd2f0256601cd082f1a4590" name="a3cfb34296bd2f0256601cd082f1a4590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cfb34296bd2f0256601cd082f1a4590">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG59_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1252a5114062fa81193f18b9c65eecf2" name="a1252a5114062fa81193f18b9c65eecf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1252a5114062fa81193f18b9c65eecf2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG5_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77215c7dd86537aef548165f7d7de114" name="a77215c7dd86537aef548165f7d7de114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77215c7dd86537aef548165f7d7de114">&#9670;&nbsp;</a></span>PINCFG6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000018) Controls the operation of GPIO pin 6. <br  />
 </p>

</div>
</div>
<a id="a99b190cef60ab51cf443539190372bba" name="a99b190cef60ab51cf443539190372bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99b190cef60ab51cf443539190372bba">&#9670;&nbsp;</a></span>PINCFG60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000F0) Controls the operation of GPIO pin 60. <br  />
 </p>

</div>
</div>
<a id="a7b2aa0f7ae28a3fb36f8720ac1549d3b" name="a7b2aa0f7ae28a3fb36f8720ac1549d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2aa0f7ae28a3fb36f8720ac1549d3b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG60_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a757ac1761d32243b9123739e1bbd16ba" name="a757ac1761d32243b9123739e1bbd16ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757ac1761d32243b9123739e1bbd16ba">&#9670;&nbsp;</a></span>PINCFG61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000F4) Controls the operation of GPIO pin 61. <br  />
 </p>

</div>
</div>
<a id="a3d9f4323009e19c015ce277d441f5cec" name="a3d9f4323009e19c015ce277d441f5cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9f4323009e19c015ce277d441f5cec">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG61_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9c6775e978a5784a6bcaf20a99b82b6" name="aa9c6775e978a5784a6bcaf20a99b82b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c6775e978a5784a6bcaf20a99b82b6">&#9670;&nbsp;</a></span>PINCFG62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000F8) Controls the operation of GPIO pin 62. <br  />
 </p>

</div>
</div>
<a id="a254f3541a90540e21d22fc9cee4411f1" name="a254f3541a90540e21d22fc9cee4411f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a254f3541a90540e21d22fc9cee4411f1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG62_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76a639a6bde67a68c306be6d4a8810bb" name="a76a639a6bde67a68c306be6d4a8810bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a639a6bde67a68c306be6d4a8810bb">&#9670;&nbsp;</a></span>PINCFG63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000FC) Controls the operation of GPIO pin 63. <br  />
 </p>

</div>
</div>
<a id="a461d8d973beac32c02de00b20885676f" name="a461d8d973beac32c02de00b20885676f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461d8d973beac32c02de00b20885676f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG63_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ac88ca92325bc9eb65604cdf68a2476" name="a1ac88ca92325bc9eb65604cdf68a2476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ac88ca92325bc9eb65604cdf68a2476">&#9670;&nbsp;</a></span>PINCFG64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000100) Controls the operation of GPIO pin 64. <br  />
 </p>

</div>
</div>
<a id="a229e1d29bad798f20314bb1d77fdc836" name="a229e1d29bad798f20314bb1d77fdc836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a229e1d29bad798f20314bb1d77fdc836">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG64_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a579accfdbbf60f98313aa07625a976e1" name="a579accfdbbf60f98313aa07625a976e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a579accfdbbf60f98313aa07625a976e1">&#9670;&nbsp;</a></span>PINCFG65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000104) Controls the operation of GPIO pin 65. <br  />
 </p>

</div>
</div>
<a id="a99fe34a47de19a2f14082702025bd355" name="a99fe34a47de19a2f14082702025bd355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99fe34a47de19a2f14082702025bd355">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG65_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0a6b3993388fbef626a604f18a993bd" name="af0a6b3993388fbef626a604f18a993bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0a6b3993388fbef626a604f18a993bd">&#9670;&nbsp;</a></span>PINCFG66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000108) Controls the operation of GPIO pin 66. <br  />
 </p>

</div>
</div>
<a id="aba9efa8b50113b26b2d733e5fadc3b1a" name="aba9efa8b50113b26b2d733e5fadc3b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9efa8b50113b26b2d733e5fadc3b1a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG66_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad719e60956e276c8530691b40be5170f" name="ad719e60956e276c8530691b40be5170f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad719e60956e276c8530691b40be5170f">&#9670;&nbsp;</a></span>PINCFG67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000010C) Controls the operation of GPIO pin 67. <br  />
 </p>

</div>
</div>
<a id="ae03e37e12778d2c47d4b62c82e4bffd4" name="ae03e37e12778d2c47d4b62c82e4bffd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae03e37e12778d2c47d4b62c82e4bffd4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG67_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac44a5855ff1b034554be64fc1f053c63" name="ac44a5855ff1b034554be64fc1f053c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac44a5855ff1b034554be64fc1f053c63">&#9670;&nbsp;</a></span>PINCFG68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000110) Controls the operation of GPIO pin 68. <br  />
 </p>

</div>
</div>
<a id="a4651b5acfe0e2e74301d4ee5a0e43561" name="a4651b5acfe0e2e74301d4ee5a0e43561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4651b5acfe0e2e74301d4ee5a0e43561">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG68_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f6413cf5d6c256efa9fed49e4fbf74e" name="a5f6413cf5d6c256efa9fed49e4fbf74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f6413cf5d6c256efa9fed49e4fbf74e">&#9670;&nbsp;</a></span>PINCFG69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000114) Controls the operation of GPIO pin 69. <br  />
 </p>

</div>
</div>
<a id="aef35487c38a95f34b7e3eb310aa8370a" name="aef35487c38a95f34b7e3eb310aa8370a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef35487c38a95f34b7e3eb310aa8370a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG69_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66daf334367f4150027d12db1ff03a83" name="a66daf334367f4150027d12db1ff03a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66daf334367f4150027d12db1ff03a83">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG6_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f5267dfbf0a05b71bfa398ccdd3b4b6" name="a2f5267dfbf0a05b71bfa398ccdd3b4b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5267dfbf0a05b71bfa398ccdd3b4b6">&#9670;&nbsp;</a></span>PINCFG7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000001C) Controls the operation of GPIO pin 7. <br  />
 </p>

</div>
</div>
<a id="a3fc06ba98b6e722cb7b67cab5befe57f" name="a3fc06ba98b6e722cb7b67cab5befe57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc06ba98b6e722cb7b67cab5befe57f">&#9670;&nbsp;</a></span>PINCFG70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000118) Controls the operation of GPIO pin 70. <br  />
 </p>

</div>
</div>
<a id="aefa51ee30b8cb88277eef70f6d017ba7" name="aefa51ee30b8cb88277eef70f6d017ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa51ee30b8cb88277eef70f6d017ba7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG70_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4761b4fc87a97a3c27f878b5a99b127" name="ab4761b4fc87a97a3c27f878b5a99b127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4761b4fc87a97a3c27f878b5a99b127">&#9670;&nbsp;</a></span>PINCFG71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000011C) Controls the operation of GPIO pin 71. <br  />
 </p>

</div>
</div>
<a id="a82b66ca12d445d1fdb26c9d057a61a01" name="a82b66ca12d445d1fdb26c9d057a61a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82b66ca12d445d1fdb26c9d057a61a01">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG71_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9499e9eaf9f6514f4720bd6fc555d4e4" name="a9499e9eaf9f6514f4720bd6fc555d4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9499e9eaf9f6514f4720bd6fc555d4e4">&#9670;&nbsp;</a></span>PINCFG72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000120) Controls the operation of GPIO pin 72. <br  />
 </p>

</div>
</div>
<a id="aeb2b1c102f95f6ff0cc410e23cd9b484" name="aeb2b1c102f95f6ff0cc410e23cd9b484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2b1c102f95f6ff0cc410e23cd9b484">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG72_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f65137c56ee73085a125612b7a406bb" name="a4f65137c56ee73085a125612b7a406bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f65137c56ee73085a125612b7a406bb">&#9670;&nbsp;</a></span>PINCFG73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000124) Controls the operation of GPIO pin 73. <br  />
 </p>

</div>
</div>
<a id="a3f3630567b2527e62497c06f9bb37401" name="a3f3630567b2527e62497c06f9bb37401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f3630567b2527e62497c06f9bb37401">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG73_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b566918edd3c92369a99f92e5e62105" name="a1b566918edd3c92369a99f92e5e62105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b566918edd3c92369a99f92e5e62105">&#9670;&nbsp;</a></span>PINCFG74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000128) Controls the operation of GPIO pin 74. <br  />
 </p>

</div>
</div>
<a id="ab900666344d7445101d73e738af18604" name="ab900666344d7445101d73e738af18604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab900666344d7445101d73e738af18604">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG74_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7847054359447224045afe750c0fc417" name="a7847054359447224045afe750c0fc417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7847054359447224045afe750c0fc417">&#9670;&nbsp;</a></span>PINCFG75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000012C) Controls the operation of GPIO pin 75. <br  />
 </p>

</div>
</div>
<a id="a86c464ed8f18087aed134f688898be70" name="a86c464ed8f18087aed134f688898be70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c464ed8f18087aed134f688898be70">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG75_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1aedf66f95958f5e6abb9074ab7c83ad" name="a1aedf66f95958f5e6abb9074ab7c83ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aedf66f95958f5e6abb9074ab7c83ad">&#9670;&nbsp;</a></span>PINCFG76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000130) Controls the operation of GPIO pin 76. <br  />
 </p>

</div>
</div>
<a id="ab049f3e01dd00240e24fd72e66b5da07" name="ab049f3e01dd00240e24fd72e66b5da07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab049f3e01dd00240e24fd72e66b5da07">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG76_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a863e9b3df860aa2c2e77d8f4b265e7a9" name="a863e9b3df860aa2c2e77d8f4b265e7a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863e9b3df860aa2c2e77d8f4b265e7a9">&#9670;&nbsp;</a></span>PINCFG77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000134) Controls the operation of GPIO pin 77. <br  />
 </p>

</div>
</div>
<a id="a08018ee88d18bcff20e96d00e0281381" name="a08018ee88d18bcff20e96d00e0281381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08018ee88d18bcff20e96d00e0281381">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG77_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47d339fbc902b199149eb826b6b09093" name="a47d339fbc902b199149eb826b6b09093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d339fbc902b199149eb826b6b09093">&#9670;&nbsp;</a></span>PINCFG78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000138) Controls the operation of GPIO pin 78. <br  />
 </p>

</div>
</div>
<a id="a1166912d46a1c47116b3babe61589638" name="a1166912d46a1c47116b3babe61589638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1166912d46a1c47116b3babe61589638">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG78_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35768ab5b525f93391fc67c222be3fb6" name="a35768ab5b525f93391fc67c222be3fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35768ab5b525f93391fc67c222be3fb6">&#9670;&nbsp;</a></span>PINCFG79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000013C) Controls the operation of GPIO pin 79. <br  />
 </p>

</div>
</div>
<a id="acbef0227dc77555fb363eada5b23579c" name="acbef0227dc77555fb363eada5b23579c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbef0227dc77555fb363eada5b23579c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG79_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38d1661e35711c7de88e3bcc2aa8aed1" name="a38d1661e35711c7de88e3bcc2aa8aed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38d1661e35711c7de88e3bcc2aa8aed1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG7_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0af10a8a80c6271b1202567d1f859dc" name="ac0af10a8a80c6271b1202567d1f859dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0af10a8a80c6271b1202567d1f859dc">&#9670;&nbsp;</a></span>PINCFG8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) Controls the operation of GPIO pin 8. <br  />
 </p>

</div>
</div>
<a id="ac2a5f1fbd6fa688fb8ce51dcaf7b20a6" name="ac2a5f1fbd6fa688fb8ce51dcaf7b20a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a5f1fbd6fa688fb8ce51dcaf7b20a6">&#9670;&nbsp;</a></span>PINCFG80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000140) Controls the operation of GPIO pin 80. <br  />
 </p>

</div>
</div>
<a id="ae051815a5427452b4239ac3b2bc06c37" name="ae051815a5427452b4239ac3b2bc06c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae051815a5427452b4239ac3b2bc06c37">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG80_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada536ddf7995f9f4a0de7df8378911da" name="ada536ddf7995f9f4a0de7df8378911da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada536ddf7995f9f4a0de7df8378911da">&#9670;&nbsp;</a></span>PINCFG81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000144) Controls the operation of GPIO pin 81. <br  />
 </p>

</div>
</div>
<a id="a88315b473b4e53cf60246fe7a3fc2541" name="a88315b473b4e53cf60246fe7a3fc2541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88315b473b4e53cf60246fe7a3fc2541">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG81_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43e0415238e4cc7245806c0d23a35a33" name="a43e0415238e4cc7245806c0d23a35a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43e0415238e4cc7245806c0d23a35a33">&#9670;&nbsp;</a></span>PINCFG82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000148) Controls the operation of GPIO pin 82. <br  />
 </p>

</div>
</div>
<a id="a3f5eb2ada3a6dfa50d81813c71a68a01" name="a3f5eb2ada3a6dfa50d81813c71a68a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f5eb2ada3a6dfa50d81813c71a68a01">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG82_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af793a13349afe5e340164473838cac6e" name="af793a13349afe5e340164473838cac6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af793a13349afe5e340164473838cac6e">&#9670;&nbsp;</a></span>PINCFG83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000014C) Controls the operation of GPIO pin 83. <br  />
 </p>

</div>
</div>
<a id="a9c95eed001f96d027a18722e7213d37a" name="a9c95eed001f96d027a18722e7213d37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c95eed001f96d027a18722e7213d37a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG83_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5615069b32329e3c40f816cd9faa29a5" name="a5615069b32329e3c40f816cd9faa29a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5615069b32329e3c40f816cd9faa29a5">&#9670;&nbsp;</a></span>PINCFG84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000150) Controls the operation of GPIO pin 84. <br  />
 </p>

</div>
</div>
<a id="aef34ac5057c43b9d32f4ddb6d2b7a47f" name="aef34ac5057c43b9d32f4ddb6d2b7a47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef34ac5057c43b9d32f4ddb6d2b7a47f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG84_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76be58e4e586a76ac916855a773046aa" name="a76be58e4e586a76ac916855a773046aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76be58e4e586a76ac916855a773046aa">&#9670;&nbsp;</a></span>PINCFG85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000154) Controls the operation of GPIO pin 85. <br  />
 </p>

</div>
</div>
<a id="a6d42ceca7a1f02c88d40bcc53cb327cd" name="a6d42ceca7a1f02c88d40bcc53cb327cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d42ceca7a1f02c88d40bcc53cb327cd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG85_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85f086b1c9bbccd05ee5dbd0d7074ac8" name="a85f086b1c9bbccd05ee5dbd0d7074ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f086b1c9bbccd05ee5dbd0d7074ac8">&#9670;&nbsp;</a></span>PINCFG86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000158) Controls the operation of GPIO pin 86. <br  />
 </p>

</div>
</div>
<a id="a3db11f70535cf44ccd5957f0f82557c8" name="a3db11f70535cf44ccd5957f0f82557c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3db11f70535cf44ccd5957f0f82557c8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG86_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67554cd0dff2e762b189ad2a7a37033e" name="a67554cd0dff2e762b189ad2a7a37033e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67554cd0dff2e762b189ad2a7a37033e">&#9670;&nbsp;</a></span>PINCFG87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000015C) Controls the operation of GPIO pin 87. <br  />
 </p>

</div>
</div>
<a id="ad6c2f94f79f5194f141bc889834ec894" name="ad6c2f94f79f5194f141bc889834ec894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c2f94f79f5194f141bc889834ec894">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG87_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbc58036c654a3881d16d78911b09ea4" name="acbc58036c654a3881d16d78911b09ea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbc58036c654a3881d16d78911b09ea4">&#9670;&nbsp;</a></span>PINCFG88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000160) Controls the operation of GPIO pin 88. <br  />
 </p>

</div>
</div>
<a id="ad9c19c62ad941aff33f6a951e1aada0e" name="ad9c19c62ad941aff33f6a951e1aada0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c19c62ad941aff33f6a951e1aada0e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG88_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f3b11d4ef131322cd2e29d71faaeb1f" name="a0f3b11d4ef131322cd2e29d71faaeb1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f3b11d4ef131322cd2e29d71faaeb1f">&#9670;&nbsp;</a></span>PINCFG89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000164) Controls the operation of GPIO pin 89. <br  />
 </p>

</div>
</div>
<a id="aca7dd3daae4e6fdecdc2a6c6ebf2e098" name="aca7dd3daae4e6fdecdc2a6c6ebf2e098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca7dd3daae4e6fdecdc2a6c6ebf2e098">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG89_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7180d67faa80c92d334e05410b66063" name="ac7180d67faa80c92d334e05410b66063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7180d67faa80c92d334e05410b66063">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG8_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23249e2c16b08e684d83dac57075fdc3" name="a23249e2c16b08e684d83dac57075fdc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23249e2c16b08e684d83dac57075fdc3">&#9670;&nbsp;</a></span>PINCFG9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000024) Controls the operation of GPIO pin 9. <br  />
 </p>

</div>
</div>
<a id="a23c7f5346014827c71e0febd69bfa3a7" name="a23c7f5346014827c71e0febd69bfa3a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c7f5346014827c71e0febd69bfa3a7">&#9670;&nbsp;</a></span>PINCFG90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000168) Controls the operation of GPIO pin 90. <br  />
 </p>

</div>
</div>
<a id="abf59bb8072221ec375423786db7f0336" name="abf59bb8072221ec375423786db7f0336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf59bb8072221ec375423786db7f0336">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG90_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7798bd6a9832b11c8a9168931d0b2b39" name="a7798bd6a9832b11c8a9168931d0b2b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7798bd6a9832b11c8a9168931d0b2b39">&#9670;&nbsp;</a></span>PINCFG91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000016C) Controls the operation of GPIO pin 91. <br  />
 </p>

</div>
</div>
<a id="a8e97b6a09fe2d5922f9a6bace24d0e27" name="a8e97b6a09fe2d5922f9a6bace24d0e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e97b6a09fe2d5922f9a6bace24d0e27">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG91_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6bf2068f412ed03da540306016c9e92" name="aa6bf2068f412ed03da540306016c9e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6bf2068f412ed03da540306016c9e92">&#9670;&nbsp;</a></span>PINCFG92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000170) Controls the operation of GPIO pin 92. <br  />
 </p>

</div>
</div>
<a id="a6ae6cdef1c818e1eefe3559dd43d65b2" name="a6ae6cdef1c818e1eefe3559dd43d65b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae6cdef1c818e1eefe3559dd43d65b2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG92_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac763b641c28fbbccecae577f6684fa64" name="ac763b641c28fbbccecae577f6684fa64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac763b641c28fbbccecae577f6684fa64">&#9670;&nbsp;</a></span>PINCFG93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000174) Controls the operation of GPIO pin 93. <br  />
 </p>

</div>
</div>
<a id="a9804ae22356a7282ab49df240c5674fd" name="a9804ae22356a7282ab49df240c5674fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9804ae22356a7282ab49df240c5674fd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG93_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade71862df760bce652d714749b781d01" name="ade71862df760bce652d714749b781d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade71862df760bce652d714749b781d01">&#9670;&nbsp;</a></span>PINCFG94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000178) Controls the operation of GPIO pin 94. <br  />
 </p>

</div>
</div>
<a id="a6aa77072f16b668cb0ec2b78a04db9c4" name="a6aa77072f16b668cb0ec2b78a04db9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aa77072f16b668cb0ec2b78a04db9c4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG94_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae86fbc6b5429a371130a42fbab03048f" name="ae86fbc6b5429a371130a42fbab03048f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae86fbc6b5429a371130a42fbab03048f">&#9670;&nbsp;</a></span>PINCFG95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000017C) Controls the operation of GPIO pin 95. <br  />
 </p>

</div>
</div>
<a id="abffe8a4127a6b84905be3cd3194c9ea1" name="abffe8a4127a6b84905be3cd3194c9ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffe8a4127a6b84905be3cd3194c9ea1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG95_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2de3b00e9b0b6269bb253eebf772651d" name="a2de3b00e9b0b6269bb253eebf772651d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de3b00e9b0b6269bb253eebf772651d">&#9670;&nbsp;</a></span>PINCFG96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000180) Controls the operation of GPIO pin 96. <br  />
 </p>

</div>
</div>
<a id="a869b705c61ab0c47feac0b8ba40c3483" name="a869b705c61ab0c47feac0b8ba40c3483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a869b705c61ab0c47feac0b8ba40c3483">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG96_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a158e57d83f042cc53c0498da93131009" name="a158e57d83f042cc53c0498da93131009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a158e57d83f042cc53c0498da93131009">&#9670;&nbsp;</a></span>PINCFG97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000184) Controls the operation of GPIO pin 97. <br  />
 </p>

</div>
</div>
<a id="a90f5f77b70ccf606d4273a45161a7d24" name="a90f5f77b70ccf606d4273a45161a7d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f5f77b70ccf606d4273a45161a7d24">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG97_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeeae1ac0a47ea0e64bd2674ae828b220" name="aeeae1ac0a47ea0e64bd2674ae828b220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeae1ac0a47ea0e64bd2674ae828b220">&#9670;&nbsp;</a></span>PINCFG98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000188) Controls the operation of GPIO pin 98. <br  />
 </p>

</div>
</div>
<a id="a0a225e8dd9fa8d3fe069080f77281e8e" name="a0a225e8dd9fa8d3fe069080f77281e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a225e8dd9fa8d3fe069080f77281e8e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG98_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecb21175c76734738ad75e20081b55a0" name="aecb21175c76734738ad75e20081b55a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb21175c76734738ad75e20081b55a0">&#9670;&nbsp;</a></span>PINCFG99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PINCFG99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000018C) Controls the operation of GPIO pin 99. <br  />
 </p>

</div>
</div>
<a id="a3a21f826a091ee9d1281885f4cd1e3ef" name="a3a21f826a091ee9d1281885f4cd1e3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a21f826a091ee9d1281885f4cd1e3ef">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG99_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af76a81b944a07a2db7687c6ed3f54d74" name="af76a81b944a07a2db7687c6ed3f54d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76a81b944a07a2db7687c6ed3f54d74">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PINCFG9_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad470ba345db84700108d27aec2730e77" name="ad470ba345db84700108d27aec2730e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad470ba345db84700108d27aec2730e77">&#9670;&nbsp;</a></span>PULLCFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 0 <br  />
 </p>

</div>
</div>
<a id="a33b5dbe0c2afde3ab0e6ea5c57cff472" name="a33b5dbe0c2afde3ab0e6ea5c57cff472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b5dbe0c2afde3ab0e6ea5c57cff472">&#9670;&nbsp;</a></span>PULLCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 1 <br  />
 </p>

</div>
</div>
<a id="a47bf7055ce00ef2a51522db99aeaabbc" name="a47bf7055ce00ef2a51522db99aeaabbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47bf7055ce00ef2a51522db99aeaabbc">&#9670;&nbsp;</a></span>PULLCFG10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 10 <br  />
 </p>

</div>
</div>
<a id="a28581199755feb997972d15baea17d63" name="a28581199755feb997972d15baea17d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28581199755feb997972d15baea17d63">&#9670;&nbsp;</a></span>PULLCFG100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 100 <br  />
 </p>

</div>
</div>
<a id="a13494f6b444da552dcf757554d5c2ac6" name="a13494f6b444da552dcf757554d5c2ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13494f6b444da552dcf757554d5c2ac6">&#9670;&nbsp;</a></span>PULLCFG101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 101 <br  />
 </p>

</div>
</div>
<a id="ad04c22b5cb347704dfce9bace608653a" name="ad04c22b5cb347704dfce9bace608653a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04c22b5cb347704dfce9bace608653a">&#9670;&nbsp;</a></span>PULLCFG102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 102 <br  />
 </p>

</div>
</div>
<a id="aac5f6838b93e78a5125ccb7c162206cb" name="aac5f6838b93e78a5125ccb7c162206cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5f6838b93e78a5125ccb7c162206cb">&#9670;&nbsp;</a></span>PULLCFG103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 103 <br  />
 </p>

</div>
</div>
<a id="adc53d4293396372ab968fa18dc71fde2" name="adc53d4293396372ab968fa18dc71fde2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc53d4293396372ab968fa18dc71fde2">&#9670;&nbsp;</a></span>PULLCFG104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 104 <br  />
 </p>

</div>
</div>
<a id="a3f88cd415cd5374c57853ac4c7e4d5c2" name="a3f88cd415cd5374c57853ac4c7e4d5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f88cd415cd5374c57853ac4c7e4d5c2">&#9670;&nbsp;</a></span>PULLCFG11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 11 <br  />
 </p>

</div>
</div>
<a id="a35b3efa25f25c9014bf3a7adfee5c1bd" name="a35b3efa25f25c9014bf3a7adfee5c1bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35b3efa25f25c9014bf3a7adfee5c1bd">&#9670;&nbsp;</a></span>PULLCFG12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 12 <br  />
 </p>

</div>
</div>
<a id="a978b0ec68a174dfb625729bcae5048ba" name="a978b0ec68a174dfb625729bcae5048ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978b0ec68a174dfb625729bcae5048ba">&#9670;&nbsp;</a></span>PULLCFG13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 13 <br  />
 </p>

</div>
</div>
<a id="ac68352d4616ba10676b479c9cdb61e3b" name="ac68352d4616ba10676b479c9cdb61e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac68352d4616ba10676b479c9cdb61e3b">&#9670;&nbsp;</a></span>PULLCFG14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 14 <br  />
 </p>

</div>
</div>
<a id="ae79c6ef78cba68cd56af44febac72871" name="ae79c6ef78cba68cd56af44febac72871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae79c6ef78cba68cd56af44febac72871">&#9670;&nbsp;</a></span>PULLCFG15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 15 <br  />
 </p>

</div>
</div>
<a id="a7159531c853073a5d3ded82f6a7f2ec9" name="a7159531c853073a5d3ded82f6a7f2ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7159531c853073a5d3ded82f6a7f2ec9">&#9670;&nbsp;</a></span>PULLCFG16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 16 <br  />
 </p>

</div>
</div>
<a id="a72ece8578e2d0edfff3c45998554ada2" name="a72ece8578e2d0edfff3c45998554ada2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ece8578e2d0edfff3c45998554ada2">&#9670;&nbsp;</a></span>PULLCFG17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 17 <br  />
 </p>

</div>
</div>
<a id="aa9f37241851b443944004ef98857500e" name="aa9f37241851b443944004ef98857500e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9f37241851b443944004ef98857500e">&#9670;&nbsp;</a></span>PULLCFG18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 18 <br  />
 </p>

</div>
</div>
<a id="a273dd69bdcecd1f3278174e182a2a983" name="a273dd69bdcecd1f3278174e182a2a983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273dd69bdcecd1f3278174e182a2a983">&#9670;&nbsp;</a></span>PULLCFG19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 19 <br  />
 </p>

</div>
</div>
<a id="aa3c4cdf3e7f9fde6ea2e6c223d8a24cd" name="aa3c4cdf3e7f9fde6ea2e6c223d8a24cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c4cdf3e7f9fde6ea2e6c223d8a24cd">&#9670;&nbsp;</a></span>PULLCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 2 <br  />
 </p>

</div>
</div>
<a id="a633347f87198918ab8086e1f54a420e2" name="a633347f87198918ab8086e1f54a420e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633347f87198918ab8086e1f54a420e2">&#9670;&nbsp;</a></span>PULLCFG20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 20 <br  />
 </p>

</div>
</div>
<a id="a0889a8cb3af9f62f79822324a3e1a9c7" name="a0889a8cb3af9f62f79822324a3e1a9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0889a8cb3af9f62f79822324a3e1a9c7">&#9670;&nbsp;</a></span>PULLCFG21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 21 <br  />
 </p>

</div>
</div>
<a id="a8c0f3a9f23722e339bf21ae4d34ff748" name="a8c0f3a9f23722e339bf21ae4d34ff748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0f3a9f23722e339bf21ae4d34ff748">&#9670;&nbsp;</a></span>PULLCFG22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 22 <br  />
 </p>

</div>
</div>
<a id="ac65b44166dc9797d37138e2ac02fbbeb" name="ac65b44166dc9797d37138e2ac02fbbeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65b44166dc9797d37138e2ac02fbbeb">&#9670;&nbsp;</a></span>PULLCFG23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 23 <br  />
 </p>

</div>
</div>
<a id="ad06049936fa9b4c80bdb968eeaecc4b8" name="ad06049936fa9b4c80bdb968eeaecc4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06049936fa9b4c80bdb968eeaecc4b8">&#9670;&nbsp;</a></span>PULLCFG24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 24 <br  />
 </p>

</div>
</div>
<a id="a1aa4e25da17cce892949991ab8728b30" name="a1aa4e25da17cce892949991ab8728b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aa4e25da17cce892949991ab8728b30">&#9670;&nbsp;</a></span>PULLCFG25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 25 <br  />
 </p>

</div>
</div>
<a id="afdb9c0db8939d2322d2a46267f859a3a" name="afdb9c0db8939d2322d2a46267f859a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb9c0db8939d2322d2a46267f859a3a">&#9670;&nbsp;</a></span>PULLCFG26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 26 <br  />
 </p>

</div>
</div>
<a id="acc1d23017d0820eabd2528cc6ab5738d" name="acc1d23017d0820eabd2528cc6ab5738d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc1d23017d0820eabd2528cc6ab5738d">&#9670;&nbsp;</a></span>PULLCFG27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 27 <br  />
 </p>

</div>
</div>
<a id="a8bf706362eb7fa141e782dec833fe7b7" name="a8bf706362eb7fa141e782dec833fe7b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf706362eb7fa141e782dec833fe7b7">&#9670;&nbsp;</a></span>PULLCFG28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 28 <br  />
 </p>

</div>
</div>
<a id="a1790b58df3b449ffa8d1ccc5e027ff7c" name="a1790b58df3b449ffa8d1ccc5e027ff7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1790b58df3b449ffa8d1ccc5e027ff7c">&#9670;&nbsp;</a></span>PULLCFG29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 29 <br  />
 </p>

</div>
</div>
<a id="a6f464aa384b566250a9fba46870243a8" name="a6f464aa384b566250a9fba46870243a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f464aa384b566250a9fba46870243a8">&#9670;&nbsp;</a></span>PULLCFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 3 <br  />
 </p>

</div>
</div>
<a id="ab088ce7104c940a58c2a6e63f05377bb" name="ab088ce7104c940a58c2a6e63f05377bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab088ce7104c940a58c2a6e63f05377bb">&#9670;&nbsp;</a></span>PULLCFG30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 30 <br  />
 </p>

</div>
</div>
<a id="adc398df57618d1ab89e2dbd3f9f73499" name="adc398df57618d1ab89e2dbd3f9f73499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc398df57618d1ab89e2dbd3f9f73499">&#9670;&nbsp;</a></span>PULLCFG31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 31 <br  />
 </p>

</div>
</div>
<a id="a5aea6984e29c07b35be864a466b03bb6" name="a5aea6984e29c07b35be864a466b03bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aea6984e29c07b35be864a466b03bb6">&#9670;&nbsp;</a></span>PULLCFG32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 32 <br  />
 </p>

</div>
</div>
<a id="a7691b2132c4073370474976d1016c452" name="a7691b2132c4073370474976d1016c452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7691b2132c4073370474976d1016c452">&#9670;&nbsp;</a></span>PULLCFG33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 33 <br  />
 </p>

</div>
</div>
<a id="a5209c78bb8de243689d7205d12b56656" name="a5209c78bb8de243689d7205d12b56656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5209c78bb8de243689d7205d12b56656">&#9670;&nbsp;</a></span>PULLCFG34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 34 <br  />
 </p>

</div>
</div>
<a id="a9c1aacafe4927e4431bcc4882bcc689c" name="a9c1aacafe4927e4431bcc4882bcc689c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c1aacafe4927e4431bcc4882bcc689c">&#9670;&nbsp;</a></span>PULLCFG35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 35 <br  />
 </p>

</div>
</div>
<a id="ad87e24393b2517788064b383de3c1791" name="ad87e24393b2517788064b383de3c1791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad87e24393b2517788064b383de3c1791">&#9670;&nbsp;</a></span>PULLCFG36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 36 <br  />
 </p>

</div>
</div>
<a id="a012a8c4858f9bad0f2ff13a26a29f62d" name="a012a8c4858f9bad0f2ff13a26a29f62d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012a8c4858f9bad0f2ff13a26a29f62d">&#9670;&nbsp;</a></span>PULLCFG37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 37 <br  />
 </p>

</div>
</div>
<a id="a564b15f286829a812960fe0cca97c340" name="a564b15f286829a812960fe0cca97c340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564b15f286829a812960fe0cca97c340">&#9670;&nbsp;</a></span>PULLCFG38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 38 <br  />
 </p>

</div>
</div>
<a id="ab65db386154eb4183cee344492adc3c3" name="ab65db386154eb4183cee344492adc3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65db386154eb4183cee344492adc3c3">&#9670;&nbsp;</a></span>PULLCFG39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 39 <br  />
 </p>

</div>
</div>
<a id="a9ac16d9fec497f84566a7fcbe3f3ba1c" name="a9ac16d9fec497f84566a7fcbe3f3ba1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac16d9fec497f84566a7fcbe3f3ba1c">&#9670;&nbsp;</a></span>PULLCFG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 4 <br  />
 </p>

</div>
</div>
<a id="af5a232cd7f0238b7d1d402de04389787" name="af5a232cd7f0238b7d1d402de04389787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5a232cd7f0238b7d1d402de04389787">&#9670;&nbsp;</a></span>PULLCFG40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 40 <br  />
 </p>

</div>
</div>
<a id="a051078c49817e10698b62a03ec337cbf" name="a051078c49817e10698b62a03ec337cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a051078c49817e10698b62a03ec337cbf">&#9670;&nbsp;</a></span>PULLCFG41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 41 <br  />
 </p>

</div>
</div>
<a id="a9813443186041e35e050843651824ea8" name="a9813443186041e35e050843651824ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9813443186041e35e050843651824ea8">&#9670;&nbsp;</a></span>PULLCFG42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 42 <br  />
 </p>

</div>
</div>
<a id="aa03774262f7ef6233adabfdae474fbe7" name="aa03774262f7ef6233adabfdae474fbe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa03774262f7ef6233adabfdae474fbe7">&#9670;&nbsp;</a></span>PULLCFG43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 43 <br  />
 </p>

</div>
</div>
<a id="a034a2ac394ea27e91bb13a6d0d3d89f8" name="a034a2ac394ea27e91bb13a6d0d3d89f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a034a2ac394ea27e91bb13a6d0d3d89f8">&#9670;&nbsp;</a></span>PULLCFG44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 44 <br  />
 </p>

</div>
</div>
<a id="ac2a3756a0aef3be0534967954b1900c7" name="ac2a3756a0aef3be0534967954b1900c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a3756a0aef3be0534967954b1900c7">&#9670;&nbsp;</a></span>PULLCFG45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 45 <br  />
 </p>

</div>
</div>
<a id="aed48854e33a0eeedb719880d841802c7" name="aed48854e33a0eeedb719880d841802c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed48854e33a0eeedb719880d841802c7">&#9670;&nbsp;</a></span>PULLCFG46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 46 <br  />
 </p>

</div>
</div>
<a id="a884cee65718953710950661e50d88428" name="a884cee65718953710950661e50d88428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884cee65718953710950661e50d88428">&#9670;&nbsp;</a></span>PULLCFG47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 47 <br  />
 </p>

</div>
</div>
<a id="a395f9eb48885a7b78b0644737c5e436f" name="a395f9eb48885a7b78b0644737c5e436f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a395f9eb48885a7b78b0644737c5e436f">&#9670;&nbsp;</a></span>PULLCFG48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 48 <br  />
 </p>

</div>
</div>
<a id="a0cecc58450329c3b41821a1521fece13" name="a0cecc58450329c3b41821a1521fece13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cecc58450329c3b41821a1521fece13">&#9670;&nbsp;</a></span>PULLCFG49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 49 <br  />
 </p>

</div>
</div>
<a id="a0b4546ceda0ba20c07491f3bc29b463c" name="a0b4546ceda0ba20c07491f3bc29b463c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4546ceda0ba20c07491f3bc29b463c">&#9670;&nbsp;</a></span>PULLCFG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 5 <br  />
 </p>

</div>
</div>
<a id="a6213e011effeea4d3dbb43107ae690d8" name="a6213e011effeea4d3dbb43107ae690d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6213e011effeea4d3dbb43107ae690d8">&#9670;&nbsp;</a></span>PULLCFG50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 50 <br  />
 </p>

</div>
</div>
<a id="aab4bf7607fa3ea19940ea7bccb70c579" name="aab4bf7607fa3ea19940ea7bccb70c579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab4bf7607fa3ea19940ea7bccb70c579">&#9670;&nbsp;</a></span>PULLCFG51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 51 <br  />
 </p>

</div>
</div>
<a id="a4539df97b7188c0849b6c6e7549bc84b" name="a4539df97b7188c0849b6c6e7549bc84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4539df97b7188c0849b6c6e7549bc84b">&#9670;&nbsp;</a></span>PULLCFG52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 52 <br  />
 </p>

</div>
</div>
<a id="a233d5573362e960c6edc333d9aedcb2c" name="a233d5573362e960c6edc333d9aedcb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a233d5573362e960c6edc333d9aedcb2c">&#9670;&nbsp;</a></span>PULLCFG53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 53 <br  />
 </p>

</div>
</div>
<a id="a343d114305506e9ec89f7f8c8914cc83" name="a343d114305506e9ec89f7f8c8914cc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a343d114305506e9ec89f7f8c8914cc83">&#9670;&nbsp;</a></span>PULLCFG54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 54 <br  />
 </p>

</div>
</div>
<a id="ac2b8b072a023da844fc7c3c422ceaf57" name="ac2b8b072a023da844fc7c3c422ceaf57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b8b072a023da844fc7c3c422ceaf57">&#9670;&nbsp;</a></span>PULLCFG55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 55 <br  />
 </p>

</div>
</div>
<a id="a84623b63be8ebe3818c6f35603b5587b" name="a84623b63be8ebe3818c6f35603b5587b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84623b63be8ebe3818c6f35603b5587b">&#9670;&nbsp;</a></span>PULLCFG56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 56 <br  />
 </p>

</div>
</div>
<a id="a76755d4222e1048e0da014bcbdc23b62" name="a76755d4222e1048e0da014bcbdc23b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76755d4222e1048e0da014bcbdc23b62">&#9670;&nbsp;</a></span>PULLCFG57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 57 <br  />
 </p>

</div>
</div>
<a id="a3c30bb333949862e7a0cd7af32344e72" name="a3c30bb333949862e7a0cd7af32344e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c30bb333949862e7a0cd7af32344e72">&#9670;&nbsp;</a></span>PULLCFG58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 58 <br  />
 </p>

</div>
</div>
<a id="a2cf30b8143d4c7956588d16079f4440a" name="a2cf30b8143d4c7956588d16079f4440a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf30b8143d4c7956588d16079f4440a">&#9670;&nbsp;</a></span>PULLCFG59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 59 <br  />
 </p>

</div>
</div>
<a id="a41531596c9a94b211806b30fdb0242ca" name="a41531596c9a94b211806b30fdb0242ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41531596c9a94b211806b30fdb0242ca">&#9670;&nbsp;</a></span>PULLCFG6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 6 <br  />
 </p>

</div>
</div>
<a id="a9cb583313765a6d2b582c99de90c2a40" name="a9cb583313765a6d2b582c99de90c2a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb583313765a6d2b582c99de90c2a40">&#9670;&nbsp;</a></span>PULLCFG60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 60 <br  />
 </p>

</div>
</div>
<a id="a047ea66fe0b673a2245d5d8a4c7d19c8" name="a047ea66fe0b673a2245d5d8a4c7d19c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a047ea66fe0b673a2245d5d8a4c7d19c8">&#9670;&nbsp;</a></span>PULLCFG61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 61 <br  />
 </p>

</div>
</div>
<a id="acffde66c3479a2100c5a6644946791ca" name="acffde66c3479a2100c5a6644946791ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acffde66c3479a2100c5a6644946791ca">&#9670;&nbsp;</a></span>PULLCFG62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 62 <br  />
 </p>

</div>
</div>
<a id="a77aeaf1349265a0619720b9786c57c53" name="a77aeaf1349265a0619720b9786c57c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77aeaf1349265a0619720b9786c57c53">&#9670;&nbsp;</a></span>PULLCFG63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 63 <br  />
 </p>

</div>
</div>
<a id="a860bf6bbf68c52e543a32199b301b787" name="a860bf6bbf68c52e543a32199b301b787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a860bf6bbf68c52e543a32199b301b787">&#9670;&nbsp;</a></span>PULLCFG64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 64 <br  />
 </p>

</div>
</div>
<a id="af6fb73066025ffbd00378e664a4ed378" name="af6fb73066025ffbd00378e664a4ed378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6fb73066025ffbd00378e664a4ed378">&#9670;&nbsp;</a></span>PULLCFG65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 65 <br  />
 </p>

</div>
</div>
<a id="af275633e066d6b327ed11df412e9a1e7" name="af275633e066d6b327ed11df412e9a1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af275633e066d6b327ed11df412e9a1e7">&#9670;&nbsp;</a></span>PULLCFG66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 66 <br  />
 </p>

</div>
</div>
<a id="a1757c2d2c96ebf63440dbec221051465" name="a1757c2d2c96ebf63440dbec221051465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1757c2d2c96ebf63440dbec221051465">&#9670;&nbsp;</a></span>PULLCFG67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 67 <br  />
 </p>

</div>
</div>
<a id="a8169795b0cd62e6a3a842e09bb474c65" name="a8169795b0cd62e6a3a842e09bb474c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8169795b0cd62e6a3a842e09bb474c65">&#9670;&nbsp;</a></span>PULLCFG68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 68 <br  />
 </p>

</div>
</div>
<a id="a5d3453f579f8510a9c0f10d3d3dccbd0" name="a5d3453f579f8510a9c0f10d3d3dccbd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3453f579f8510a9c0f10d3d3dccbd0">&#9670;&nbsp;</a></span>PULLCFG69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 69 <br  />
 </p>

</div>
</div>
<a id="a01b6dbd8270bad3f05c212e8e8b8594c" name="a01b6dbd8270bad3f05c212e8e8b8594c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b6dbd8270bad3f05c212e8e8b8594c">&#9670;&nbsp;</a></span>PULLCFG7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 7 <br  />
 </p>

</div>
</div>
<a id="a1a4357ee9d273d6ed38acd6b57beda30" name="a1a4357ee9d273d6ed38acd6b57beda30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a4357ee9d273d6ed38acd6b57beda30">&#9670;&nbsp;</a></span>PULLCFG70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 70 <br  />
 </p>

</div>
</div>
<a id="a3b52233b468b6f72a93a088e889eb079" name="a3b52233b468b6f72a93a088e889eb079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b52233b468b6f72a93a088e889eb079">&#9670;&nbsp;</a></span>PULLCFG71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 71 <br  />
 </p>

</div>
</div>
<a id="a5917bed98efdeff44e34eb86b909a90c" name="a5917bed98efdeff44e34eb86b909a90c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5917bed98efdeff44e34eb86b909a90c">&#9670;&nbsp;</a></span>PULLCFG72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 72 <br  />
 </p>

</div>
</div>
<a id="aae8e8f0874c4a7188808f247ce825808" name="aae8e8f0874c4a7188808f247ce825808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8e8f0874c4a7188808f247ce825808">&#9670;&nbsp;</a></span>PULLCFG73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 73 <br  />
 </p>

</div>
</div>
<a id="aea69d877c2cf5600c8a7c0525a035c11" name="aea69d877c2cf5600c8a7c0525a035c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea69d877c2cf5600c8a7c0525a035c11">&#9670;&nbsp;</a></span>PULLCFG74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 74 <br  />
 </p>

</div>
</div>
<a id="a447aff2739ee7ca13ef5ea55d08a6e40" name="a447aff2739ee7ca13ef5ea55d08a6e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447aff2739ee7ca13ef5ea55d08a6e40">&#9670;&nbsp;</a></span>PULLCFG75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 75 <br  />
 </p>

</div>
</div>
<a id="a09f012bf9e14029a5200d15c6afc4b26" name="a09f012bf9e14029a5200d15c6afc4b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f012bf9e14029a5200d15c6afc4b26">&#9670;&nbsp;</a></span>PULLCFG76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 76 <br  />
 </p>

</div>
</div>
<a id="a301e09ef676379c55c00b1f45d670ccb" name="a301e09ef676379c55c00b1f45d670ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301e09ef676379c55c00b1f45d670ccb">&#9670;&nbsp;</a></span>PULLCFG77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 77 <br  />
 </p>

</div>
</div>
<a id="a5f9b74febb7bc921fe14768f04d6d700" name="a5f9b74febb7bc921fe14768f04d6d700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9b74febb7bc921fe14768f04d6d700">&#9670;&nbsp;</a></span>PULLCFG78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 78 <br  />
 </p>

</div>
</div>
<a id="a4f1653682dc3e8df35a25151b7d32daa" name="a4f1653682dc3e8df35a25151b7d32daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f1653682dc3e8df35a25151b7d32daa">&#9670;&nbsp;</a></span>PULLCFG79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 79 <br  />
 </p>

</div>
</div>
<a id="ab8fc1dc7a43bac47925967acefa72f88" name="ab8fc1dc7a43bac47925967acefa72f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fc1dc7a43bac47925967acefa72f88">&#9670;&nbsp;</a></span>PULLCFG8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 8 <br  />
 </p>

</div>
</div>
<a id="a9640f16f498581201df9ed2a70d23e65" name="a9640f16f498581201df9ed2a70d23e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9640f16f498581201df9ed2a70d23e65">&#9670;&nbsp;</a></span>PULLCFG80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 80 <br  />
 </p>

</div>
</div>
<a id="af5b1f09aa6775331722d622caaa5d24c" name="af5b1f09aa6775331722d622caaa5d24c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b1f09aa6775331722d622caaa5d24c">&#9670;&nbsp;</a></span>PULLCFG81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 81 <br  />
 </p>

</div>
</div>
<a id="af5756dda137a161793e528270af2b123" name="af5756dda137a161793e528270af2b123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5756dda137a161793e528270af2b123">&#9670;&nbsp;</a></span>PULLCFG82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 82 <br  />
 </p>

</div>
</div>
<a id="a864c8d4408e5ebe476470dd9de1f7b1b" name="a864c8d4408e5ebe476470dd9de1f7b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864c8d4408e5ebe476470dd9de1f7b1b">&#9670;&nbsp;</a></span>PULLCFG83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 83 <br  />
 </p>

</div>
</div>
<a id="a4e5d0615ac5b3e6bf85a358dd4e3a110" name="a4e5d0615ac5b3e6bf85a358dd4e3a110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5d0615ac5b3e6bf85a358dd4e3a110">&#9670;&nbsp;</a></span>PULLCFG84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 84 <br  />
 </p>

</div>
</div>
<a id="a64f1bef0381a78324bc0853f4ef14343" name="a64f1bef0381a78324bc0853f4ef14343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64f1bef0381a78324bc0853f4ef14343">&#9670;&nbsp;</a></span>PULLCFG85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 85 <br  />
 </p>

</div>
</div>
<a id="a0b54672e1081f53b0e1c11b1507e1734" name="a0b54672e1081f53b0e1c11b1507e1734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b54672e1081f53b0e1c11b1507e1734">&#9670;&nbsp;</a></span>PULLCFG86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 86 <br  />
 </p>

</div>
</div>
<a id="a6f7e5b9f461e1125839946e8c8ef8322" name="a6f7e5b9f461e1125839946e8c8ef8322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f7e5b9f461e1125839946e8c8ef8322">&#9670;&nbsp;</a></span>PULLCFG87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 87 <br  />
 </p>

</div>
</div>
<a id="a946ea772b5b7dd8aee7e179990aaabd8" name="a946ea772b5b7dd8aee7e179990aaabd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a946ea772b5b7dd8aee7e179990aaabd8">&#9670;&nbsp;</a></span>PULLCFG88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 88 <br  />
 </p>

</div>
</div>
<a id="ac200b4efdc62d6c13b1676c7f0df419e" name="ac200b4efdc62d6c13b1676c7f0df419e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac200b4efdc62d6c13b1676c7f0df419e">&#9670;&nbsp;</a></span>PULLCFG89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 89 <br  />
 </p>

</div>
</div>
<a id="af0defd3aca8aa283be428453f594c73a" name="af0defd3aca8aa283be428453f594c73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0defd3aca8aa283be428453f594c73a">&#9670;&nbsp;</a></span>PULLCFG9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 9 <br  />
 </p>

</div>
</div>
<a id="a77d00b5f88fe371221dfd5daa208f9b8" name="a77d00b5f88fe371221dfd5daa208f9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d00b5f88fe371221dfd5daa208f9b8">&#9670;&nbsp;</a></span>PULLCFG90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 90 <br  />
 </p>

</div>
</div>
<a id="a7b96b994800de3cfc4698945d7985838" name="a7b96b994800de3cfc4698945d7985838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b96b994800de3cfc4698945d7985838">&#9670;&nbsp;</a></span>PULLCFG91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 91 <br  />
 </p>

</div>
</div>
<a id="a65427712e716ecf022f7ee7028974ae6" name="a65427712e716ecf022f7ee7028974ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65427712e716ecf022f7ee7028974ae6">&#9670;&nbsp;</a></span>PULLCFG92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 92 <br  />
 </p>

</div>
</div>
<a id="a941654db20b02c3d1450a86bed7d87c6" name="a941654db20b02c3d1450a86bed7d87c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941654db20b02c3d1450a86bed7d87c6">&#9670;&nbsp;</a></span>PULLCFG93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 93 <br  />
 </p>

</div>
</div>
<a id="ad437993289cef4a6818e7acf3f07a42f" name="ad437993289cef4a6818e7acf3f07a42f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad437993289cef4a6818e7acf3f07a42f">&#9670;&nbsp;</a></span>PULLCFG94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 94 <br  />
 </p>

</div>
</div>
<a id="a8dbab2cffea51b42ed08c00fd8bd5d0a" name="a8dbab2cffea51b42ed08c00fd8bd5d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dbab2cffea51b42ed08c00fd8bd5d0a">&#9670;&nbsp;</a></span>PULLCFG95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 95 <br  />
 </p>

</div>
</div>
<a id="ab97f154c93103870030bbff600301d24" name="ab97f154c93103870030bbff600301d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab97f154c93103870030bbff600301d24">&#9670;&nbsp;</a></span>PULLCFG96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 96 <br  />
 </p>

</div>
</div>
<a id="abe326b898272a536983fc2ca4ef01407" name="abe326b898272a536983fc2ca4ef01407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe326b898272a536983fc2ca4ef01407">&#9670;&nbsp;</a></span>PULLCFG97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 97 <br  />
 </p>

</div>
</div>
<a id="adcd2fbb900658ee5e1d74eb88a268e85" name="adcd2fbb900658ee5e1d74eb88a268e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd2fbb900658ee5e1d74eb88a268e85">&#9670;&nbsp;</a></span>PULLCFG98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 98 <br  />
 </p>

</div>
</div>
<a id="a7770c356af13bec0ca7a2786b1d70c6b" name="a7770c356af13bec0ca7a2786b1d70c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7770c356af13bec0ca7a2786b1d70c6b">&#9670;&nbsp;</a></span>PULLCFG99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PULLCFG99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..13] Pullup/Pulldown configuration for GPIO 99 <br  />
 </p>

</div>
</div>
<a id="adeeb2ce91749846820524fe303c8fb06" name="adeeb2ce91749846820524fe303c8fb06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeeb2ce91749846820524fe303c8fb06">&#9670;&nbsp;</a></span>RD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000204) GPIO Input 0 (31-0) <br  />
</p>
<p >[31..0] GPIO31-0 Reads pin state - read only. Returns the pad pin state for pins 0-31 if the PINCFG's input enable (INPEN) is active and RDZERO is inactive. <br  />
 </p>

</div>
</div>
<a id="a096f09ecfcce86d3410b54cd7396238e" name="a096f09ecfcce86d3410b54cd7396238e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096f09ecfcce86d3410b54cd7396238e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RD0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdc8e26760a37681a6dc78b0ee703f07" name="acdc8e26760a37681a6dc78b0ee703f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc8e26760a37681a6dc78b0ee703f07">&#9670;&nbsp;</a></span>RD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000208) GPIO Input 1 (63-32) <br  />
</p>
<p >[31..0] GPIO63-32 Reads pin state - read only. Returns the pad pin state for pins 0-31 if the PINCFG's input enable (INPEN) is active and RDZERO is inactive. <br  />
 </p>

</div>
</div>
<a id="a1300944ff80a2f74d3b51eba346772ac" name="a1300944ff80a2f74d3b51eba346772ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1300944ff80a2f74d3b51eba346772ac">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RD1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaab2830b0ad43727ff7cca9502521d9c" name="aaab2830b0ad43727ff7cca9502521d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab2830b0ad43727ff7cca9502521d9c">&#9670;&nbsp;</a></span>RD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000020C) GPIO Input 2 (95-64) <br  />
</p>
<p >[31..0] GPIO95-64 Reads pin state - read only. Returns the pad pin state for pins 0-31 if the PINCFG's input enable (INPEN) is active and RDZERO is inactive. <br  />
 </p>

</div>
</div>
<a id="a00e8338170631a4c30dc915232458247" name="a00e8338170631a4c30dc915232458247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e8338170631a4c30dc915232458247">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RD2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a014d669cc04a69f251b241c3ab6f836e" name="a014d669cc04a69f251b241c3ab6f836e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014d669cc04a69f251b241c3ab6f836e">&#9670;&nbsp;</a></span>RD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RD3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000210) GPIO Input 3 (127-96) <br  />
</p>
<p >[31..0] GPIO127-96 Reads pin state - read only. Returns the pad pin state for pins 0-31 if the PINCFG's input enable (INPEN) is active and RDZERO is inactive. <br  />
 </p>

</div>
</div>
<a id="a203ceddb467804eb4224579198bb96f8" name="a203ceddb467804eb4224579198bb96f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203ceddb467804eb4224579198bb96f8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RD3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14396f1c5a947bf017cbda3ea7db556e" name="a14396f1c5a947bf017cbda3ea7db556e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14396f1c5a947bf017cbda3ea7db556e">&#9670;&nbsp;</a></span>RDZERO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 0 <br  />
 </p>

</div>
</div>
<a id="a2e888a694bb9a1e1efb651cd265b1086" name="a2e888a694bb9a1e1efb651cd265b1086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e888a694bb9a1e1efb651cd265b1086">&#9670;&nbsp;</a></span>RDZERO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 1 <br  />
 </p>

</div>
</div>
<a id="afc3a2be3d5127a1105dc0dd75c6625ce" name="afc3a2be3d5127a1105dc0dd75c6625ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc3a2be3d5127a1105dc0dd75c6625ce">&#9670;&nbsp;</a></span>RDZERO10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 10 <br  />
 </p>

</div>
</div>
<a id="ad05b8821a746ce73874a2e334f213e46" name="ad05b8821a746ce73874a2e334f213e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05b8821a746ce73874a2e334f213e46">&#9670;&nbsp;</a></span>RDZERO100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 100 <br  />
 </p>

</div>
</div>
<a id="a0f71a6781b1ec37f6c00a877510883bd" name="a0f71a6781b1ec37f6c00a877510883bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f71a6781b1ec37f6c00a877510883bd">&#9670;&nbsp;</a></span>RDZERO101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 101 <br  />
 </p>

</div>
</div>
<a id="a19eb07d4e0c8ee4b91cb235bd1d4e74d" name="a19eb07d4e0c8ee4b91cb235bd1d4e74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19eb07d4e0c8ee4b91cb235bd1d4e74d">&#9670;&nbsp;</a></span>RDZERO102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 102 <br  />
 </p>

</div>
</div>
<a id="a0a78dc3072751452dc1b32d57c31495f" name="a0a78dc3072751452dc1b32d57c31495f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a78dc3072751452dc1b32d57c31495f">&#9670;&nbsp;</a></span>RDZERO103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 103 <br  />
 </p>

</div>
</div>
<a id="a62cfb208d056541798981877251de55a" name="a62cfb208d056541798981877251de55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62cfb208d056541798981877251de55a">&#9670;&nbsp;</a></span>RDZERO104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 104 <br  />
 </p>

</div>
</div>
<a id="a152f45520427016fcaa2d95b63af1dcb" name="a152f45520427016fcaa2d95b63af1dcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a152f45520427016fcaa2d95b63af1dcb">&#9670;&nbsp;</a></span>RDZERO105</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO105</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 105 <br  />
 </p>

</div>
</div>
<a id="a6c46a86efafc12ebe9293eaa5bb2761b" name="a6c46a86efafc12ebe9293eaa5bb2761b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c46a86efafc12ebe9293eaa5bb2761b">&#9670;&nbsp;</a></span>RDZERO106</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO106</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 106 <br  />
 </p>

</div>
</div>
<a id="a917f7ae8c1c9adde7823de3522fa0339" name="a917f7ae8c1c9adde7823de3522fa0339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917f7ae8c1c9adde7823de3522fa0339">&#9670;&nbsp;</a></span>RDZERO107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO107</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 107 <br  />
 </p>

</div>
</div>
<a id="a0dccb8be0f56412d8d32d556d427ebe9" name="a0dccb8be0f56412d8d32d556d427ebe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dccb8be0f56412d8d32d556d427ebe9">&#9670;&nbsp;</a></span>RDZERO108</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 108 <br  />
 </p>

</div>
</div>
<a id="a7b3778e7c18193ee66f33f2935bc986c" name="a7b3778e7c18193ee66f33f2935bc986c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b3778e7c18193ee66f33f2935bc986c">&#9670;&nbsp;</a></span>RDZERO109</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO109</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 109 <br  />
 </p>

</div>
</div>
<a id="ad2b5f0ee6a5678a3978bb5ed852fdae3" name="ad2b5f0ee6a5678a3978bb5ed852fdae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b5f0ee6a5678a3978bb5ed852fdae3">&#9670;&nbsp;</a></span>RDZERO11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 11 <br  />
 </p>

</div>
</div>
<a id="afba3df3dcb00bcc887fe98991e02423c" name="afba3df3dcb00bcc887fe98991e02423c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afba3df3dcb00bcc887fe98991e02423c">&#9670;&nbsp;</a></span>RDZERO110</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 110 <br  />
 </p>

</div>
</div>
<a id="af3ef13c9885c6c627cefcac38e6a58fd" name="af3ef13c9885c6c627cefcac38e6a58fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ef13c9885c6c627cefcac38e6a58fd">&#9670;&nbsp;</a></span>RDZERO111</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO111</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 111 <br  />
 </p>

</div>
</div>
<a id="ada2d9f134bab787518432b08313f31f4" name="ada2d9f134bab787518432b08313f31f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada2d9f134bab787518432b08313f31f4">&#9670;&nbsp;</a></span>RDZERO112</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO112</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 112 <br  />
 </p>

</div>
</div>
<a id="ac8443d702a1ff076063e04f6175fbeef" name="ac8443d702a1ff076063e04f6175fbeef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8443d702a1ff076063e04f6175fbeef">&#9670;&nbsp;</a></span>RDZERO113</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO113</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 113 <br  />
 </p>

</div>
</div>
<a id="a81c2ce026f83d86564fc55cb9d793d83" name="a81c2ce026f83d86564fc55cb9d793d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c2ce026f83d86564fc55cb9d793d83">&#9670;&nbsp;</a></span>RDZERO114</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO114</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 114 <br  />
 </p>

</div>
</div>
<a id="ac09982b731306d3c3ef05702d89eff10" name="ac09982b731306d3c3ef05702d89eff10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac09982b731306d3c3ef05702d89eff10">&#9670;&nbsp;</a></span>RDZERO115</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO115</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 115 <br  />
 </p>

</div>
</div>
<a id="a5e1a1b3bd12abba7382377a8b3026320" name="a5e1a1b3bd12abba7382377a8b3026320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1a1b3bd12abba7382377a8b3026320">&#9670;&nbsp;</a></span>RDZERO116</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO116</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 116 <br  />
 </p>

</div>
</div>
<a id="aaed5fcbbc559b7d997b459d6d546cfe1" name="aaed5fcbbc559b7d997b459d6d546cfe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed5fcbbc559b7d997b459d6d546cfe1">&#9670;&nbsp;</a></span>RDZERO117</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO117</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 117 <br  />
 </p>

</div>
</div>
<a id="aff48ece7b605f2f65ca7ebe490636e04" name="aff48ece7b605f2f65ca7ebe490636e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff48ece7b605f2f65ca7ebe490636e04">&#9670;&nbsp;</a></span>RDZERO118</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO118</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 118 <br  />
 </p>

</div>
</div>
<a id="a5f329b68a4fb087f6468230ed94f8383" name="a5f329b68a4fb087f6468230ed94f8383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f329b68a4fb087f6468230ed94f8383">&#9670;&nbsp;</a></span>RDZERO119</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO119</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 119 <br  />
 </p>

</div>
</div>
<a id="ab7f7e76d18b28828a3048eba5ae690f7" name="ab7f7e76d18b28828a3048eba5ae690f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f7e76d18b28828a3048eba5ae690f7">&#9670;&nbsp;</a></span>RDZERO12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 12 <br  />
 </p>

</div>
</div>
<a id="a4c7069e0a7f1cd0c58257dc8d7dfa3f5" name="a4c7069e0a7f1cd0c58257dc8d7dfa3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7069e0a7f1cd0c58257dc8d7dfa3f5">&#9670;&nbsp;</a></span>RDZERO120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO120</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 120 <br  />
 </p>

</div>
</div>
<a id="a6f1501c33888d0688e5cb2d16e6ab55b" name="a6f1501c33888d0688e5cb2d16e6ab55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1501c33888d0688e5cb2d16e6ab55b">&#9670;&nbsp;</a></span>RDZERO121</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 121 <br  />
 </p>

</div>
</div>
<a id="ab9af7378fdce61ab59ab708548f164da" name="ab9af7378fdce61ab59ab708548f164da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9af7378fdce61ab59ab708548f164da">&#9670;&nbsp;</a></span>RDZERO122</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO122</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 122 <br  />
 </p>

</div>
</div>
<a id="a81c55ea54c64a0820ab8a5ffb83c4757" name="a81c55ea54c64a0820ab8a5ffb83c4757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c55ea54c64a0820ab8a5ffb83c4757">&#9670;&nbsp;</a></span>RDZERO123</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO123</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 123 <br  />
 </p>

</div>
</div>
<a id="af7585665948a6b12015d2b0fed498865" name="af7585665948a6b12015d2b0fed498865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7585665948a6b12015d2b0fed498865">&#9670;&nbsp;</a></span>RDZERO124</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO124</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 124 <br  />
 </p>

</div>
</div>
<a id="a886f6e04dd886abc10eb7f27557731d9" name="a886f6e04dd886abc10eb7f27557731d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886f6e04dd886abc10eb7f27557731d9">&#9670;&nbsp;</a></span>RDZERO125</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO125</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 125 <br  />
 </p>

</div>
</div>
<a id="ac4d2741b8810731bab59b987c6f0a602" name="ac4d2741b8810731bab59b987c6f0a602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d2741b8810731bab59b987c6f0a602">&#9670;&nbsp;</a></span>RDZERO126</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO126</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 126 <br  />
 </p>

</div>
</div>
<a id="a61c0af3997552743f92deca96acd2c23" name="a61c0af3997552743f92deca96acd2c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c0af3997552743f92deca96acd2c23">&#9670;&nbsp;</a></span>RDZERO127</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 127 <br  />
 </p>

</div>
</div>
<a id="ad61c7bc3662bdf51247f8e12addf0750" name="ad61c7bc3662bdf51247f8e12addf0750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61c7bc3662bdf51247f8e12addf0750">&#9670;&nbsp;</a></span>RDZERO13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 13 <br  />
 </p>

</div>
</div>
<a id="a104aa909c83b66c0b25513f0e753c579" name="a104aa909c83b66c0b25513f0e753c579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104aa909c83b66c0b25513f0e753c579">&#9670;&nbsp;</a></span>RDZERO14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 14 <br  />
 </p>

</div>
</div>
<a id="a7a24f8a4bbb563db4419e9cbe52879fb" name="a7a24f8a4bbb563db4419e9cbe52879fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a24f8a4bbb563db4419e9cbe52879fb">&#9670;&nbsp;</a></span>RDZERO15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 15 <br  />
 </p>

</div>
</div>
<a id="a539f95d0b64613d6cd86ade1f35272bd" name="a539f95d0b64613d6cd86ade1f35272bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539f95d0b64613d6cd86ade1f35272bd">&#9670;&nbsp;</a></span>RDZERO16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 16 <br  />
 </p>

</div>
</div>
<a id="abf991070dccac0e72418ce2368eea09a" name="abf991070dccac0e72418ce2368eea09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf991070dccac0e72418ce2368eea09a">&#9670;&nbsp;</a></span>RDZERO17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 17 <br  />
 </p>

</div>
</div>
<a id="aa4433ea3caaa4d79953f985936fcda79" name="aa4433ea3caaa4d79953f985936fcda79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4433ea3caaa4d79953f985936fcda79">&#9670;&nbsp;</a></span>RDZERO18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 18 <br  />
 </p>

</div>
</div>
<a id="a59a3a69a2c212e156b3eb09ca59f4a0f" name="a59a3a69a2c212e156b3eb09ca59f4a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59a3a69a2c212e156b3eb09ca59f4a0f">&#9670;&nbsp;</a></span>RDZERO19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 19 <br  />
 </p>

</div>
</div>
<a id="a0541eeabd88fe07e2dbb4481a9ac04ab" name="a0541eeabd88fe07e2dbb4481a9ac04ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0541eeabd88fe07e2dbb4481a9ac04ab">&#9670;&nbsp;</a></span>RDZERO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 2 <br  />
 </p>

</div>
</div>
<a id="a027c45714383061e72cbbea0d0b2d7bc" name="a027c45714383061e72cbbea0d0b2d7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a027c45714383061e72cbbea0d0b2d7bc">&#9670;&nbsp;</a></span>RDZERO20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 20 <br  />
 </p>

</div>
</div>
<a id="a36e32cddc066431abc8ef7da8b8d902d" name="a36e32cddc066431abc8ef7da8b8d902d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36e32cddc066431abc8ef7da8b8d902d">&#9670;&nbsp;</a></span>RDZERO21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 21 <br  />
 </p>

</div>
</div>
<a id="a57fdb166f6179081b747ea349783163a" name="a57fdb166f6179081b747ea349783163a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fdb166f6179081b747ea349783163a">&#9670;&nbsp;</a></span>RDZERO22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 22 <br  />
 </p>

</div>
</div>
<a id="ade5fa3b8c7e09df365f372a9883ea5b9" name="ade5fa3b8c7e09df365f372a9883ea5b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade5fa3b8c7e09df365f372a9883ea5b9">&#9670;&nbsp;</a></span>RDZERO23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 23 <br  />
 </p>

</div>
</div>
<a id="a2ade3cabcdd1a7776d5a1b308ace1199" name="a2ade3cabcdd1a7776d5a1b308ace1199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ade3cabcdd1a7776d5a1b308ace1199">&#9670;&nbsp;</a></span>RDZERO24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 24 <br  />
 </p>

</div>
</div>
<a id="a0e8179a626590ba77bf92e069be57b50" name="a0e8179a626590ba77bf92e069be57b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8179a626590ba77bf92e069be57b50">&#9670;&nbsp;</a></span>RDZERO25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 25 <br  />
 </p>

</div>
</div>
<a id="ab181af1bb5690ae0ee5066b8ad5d71b0" name="ab181af1bb5690ae0ee5066b8ad5d71b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab181af1bb5690ae0ee5066b8ad5d71b0">&#9670;&nbsp;</a></span>RDZERO26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 26 <br  />
 </p>

</div>
</div>
<a id="a139dbb5e904d96b4d7f6489847c4128f" name="a139dbb5e904d96b4d7f6489847c4128f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139dbb5e904d96b4d7f6489847c4128f">&#9670;&nbsp;</a></span>RDZERO27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 27 <br  />
 </p>

</div>
</div>
<a id="a13aa9ea4605fbe24d800184afd008c9f" name="a13aa9ea4605fbe24d800184afd008c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13aa9ea4605fbe24d800184afd008c9f">&#9670;&nbsp;</a></span>RDZERO28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 28 <br  />
 </p>

</div>
</div>
<a id="a740679b3f255b134a6ab58b658b8e120" name="a740679b3f255b134a6ab58b658b8e120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740679b3f255b134a6ab58b658b8e120">&#9670;&nbsp;</a></span>RDZERO29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 29 <br  />
 </p>

</div>
</div>
<a id="adb6c70b15f79f1854a290ac56a5119ba" name="adb6c70b15f79f1854a290ac56a5119ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6c70b15f79f1854a290ac56a5119ba">&#9670;&nbsp;</a></span>RDZERO3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 3 <br  />
 </p>

</div>
</div>
<a id="a032b02dbb54c25efed3c90a42d2cdd61" name="a032b02dbb54c25efed3c90a42d2cdd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a032b02dbb54c25efed3c90a42d2cdd61">&#9670;&nbsp;</a></span>RDZERO30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 30 <br  />
 </p>

</div>
</div>
<a id="a51ca6f537d7f8783438dac535f31d280" name="a51ca6f537d7f8783438dac535f31d280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ca6f537d7f8783438dac535f31d280">&#9670;&nbsp;</a></span>RDZERO31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 31 <br  />
 </p>

</div>
</div>
<a id="a3dd4647044f27bc32f5ccf0f0ab7ce70" name="a3dd4647044f27bc32f5ccf0f0ab7ce70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dd4647044f27bc32f5ccf0f0ab7ce70">&#9670;&nbsp;</a></span>RDZERO32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 32 <br  />
 </p>

</div>
</div>
<a id="a0f87acaa4f831bc4ed75859efb3c1700" name="a0f87acaa4f831bc4ed75859efb3c1700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f87acaa4f831bc4ed75859efb3c1700">&#9670;&nbsp;</a></span>RDZERO33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 33 <br  />
 </p>

</div>
</div>
<a id="a4e3a9250b2e08c4e64a8813f29e194f2" name="a4e3a9250b2e08c4e64a8813f29e194f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e3a9250b2e08c4e64a8813f29e194f2">&#9670;&nbsp;</a></span>RDZERO34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 34 <br  />
 </p>

</div>
</div>
<a id="a6033af6f61b9002d162ed5369878e604" name="a6033af6f61b9002d162ed5369878e604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6033af6f61b9002d162ed5369878e604">&#9670;&nbsp;</a></span>RDZERO35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 35 <br  />
 </p>

</div>
</div>
<a id="a084e2a79db5101e4319051b852a55cbd" name="a084e2a79db5101e4319051b852a55cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084e2a79db5101e4319051b852a55cbd">&#9670;&nbsp;</a></span>RDZERO36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 36 <br  />
 </p>

</div>
</div>
<a id="ac8cb69bc23ed84237a818f3a9ba0b8cd" name="ac8cb69bc23ed84237a818f3a9ba0b8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8cb69bc23ed84237a818f3a9ba0b8cd">&#9670;&nbsp;</a></span>RDZERO37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 37 <br  />
 </p>

</div>
</div>
<a id="ad51bbb4608a2d20dc148bb5232b2a3b8" name="ad51bbb4608a2d20dc148bb5232b2a3b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad51bbb4608a2d20dc148bb5232b2a3b8">&#9670;&nbsp;</a></span>RDZERO38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 38 <br  />
 </p>

</div>
</div>
<a id="ab770369582fbc356d91acc79154e79ac" name="ab770369582fbc356d91acc79154e79ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab770369582fbc356d91acc79154e79ac">&#9670;&nbsp;</a></span>RDZERO39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 39 <br  />
 </p>

</div>
</div>
<a id="a90fb918757a4d06301d3394b81d160e3" name="a90fb918757a4d06301d3394b81d160e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90fb918757a4d06301d3394b81d160e3">&#9670;&nbsp;</a></span>RDZERO4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 4 <br  />
 </p>

</div>
</div>
<a id="a3263a800c0b15651c4fde90e13090c8f" name="a3263a800c0b15651c4fde90e13090c8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3263a800c0b15651c4fde90e13090c8f">&#9670;&nbsp;</a></span>RDZERO40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 40 <br  />
 </p>

</div>
</div>
<a id="adeb1ff8a376f0965a67376d884af620d" name="adeb1ff8a376f0965a67376d884af620d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeb1ff8a376f0965a67376d884af620d">&#9670;&nbsp;</a></span>RDZERO41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 41 <br  />
 </p>

</div>
</div>
<a id="a90e873dc1eed54f3ac9b94001fbd6db6" name="a90e873dc1eed54f3ac9b94001fbd6db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e873dc1eed54f3ac9b94001fbd6db6">&#9670;&nbsp;</a></span>RDZERO42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 42 <br  />
 </p>

</div>
</div>
<a id="abc385b33b0adaf6106972ee21a129ba3" name="abc385b33b0adaf6106972ee21a129ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc385b33b0adaf6106972ee21a129ba3">&#9670;&nbsp;</a></span>RDZERO43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 43 <br  />
 </p>

</div>
</div>
<a id="aedd9f02c38de25b84a0b5c1e0b9f6065" name="aedd9f02c38de25b84a0b5c1e0b9f6065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd9f02c38de25b84a0b5c1e0b9f6065">&#9670;&nbsp;</a></span>RDZERO44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 44 <br  />
 </p>

</div>
</div>
<a id="a3f06b0f3027764b8a7206e97cf9cfcb9" name="a3f06b0f3027764b8a7206e97cf9cfcb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f06b0f3027764b8a7206e97cf9cfcb9">&#9670;&nbsp;</a></span>RDZERO45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 45 <br  />
 </p>

</div>
</div>
<a id="a242a403f12448f5882a534172c5c188b" name="a242a403f12448f5882a534172c5c188b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a242a403f12448f5882a534172c5c188b">&#9670;&nbsp;</a></span>RDZERO46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 46 <br  />
 </p>

</div>
</div>
<a id="af404256895146ad79c3e13aa6b61c8e4" name="af404256895146ad79c3e13aa6b61c8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af404256895146ad79c3e13aa6b61c8e4">&#9670;&nbsp;</a></span>RDZERO47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 47 <br  />
 </p>

</div>
</div>
<a id="a6c4bb9b777c48881863bde3be008fd5d" name="a6c4bb9b777c48881863bde3be008fd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c4bb9b777c48881863bde3be008fd5d">&#9670;&nbsp;</a></span>RDZERO48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 48 <br  />
 </p>

</div>
</div>
<a id="a74a95b76fb6d5e8c97298950fc0708d3" name="a74a95b76fb6d5e8c97298950fc0708d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a95b76fb6d5e8c97298950fc0708d3">&#9670;&nbsp;</a></span>RDZERO49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 49 <br  />
 </p>

</div>
</div>
<a id="a22ae9b17d681dd8a0a48cfa5372ec640" name="a22ae9b17d681dd8a0a48cfa5372ec640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ae9b17d681dd8a0a48cfa5372ec640">&#9670;&nbsp;</a></span>RDZERO5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 5 <br  />
 </p>

</div>
</div>
<a id="a66d41fae94a59784e50038856f18b448" name="a66d41fae94a59784e50038856f18b448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66d41fae94a59784e50038856f18b448">&#9670;&nbsp;</a></span>RDZERO50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 50 <br  />
 </p>

</div>
</div>
<a id="a20ae90e17f2f856dd3a651c77a5c7673" name="a20ae90e17f2f856dd3a651c77a5c7673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ae90e17f2f856dd3a651c77a5c7673">&#9670;&nbsp;</a></span>RDZERO51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 51 <br  />
 </p>

</div>
</div>
<a id="a5fd40c8affd3322c982dc92be3122054" name="a5fd40c8affd3322c982dc92be3122054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd40c8affd3322c982dc92be3122054">&#9670;&nbsp;</a></span>RDZERO52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 52 <br  />
 </p>

</div>
</div>
<a id="a9f490a44e14e0df44ae1556f75ff1216" name="a9f490a44e14e0df44ae1556f75ff1216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f490a44e14e0df44ae1556f75ff1216">&#9670;&nbsp;</a></span>RDZERO53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 53 <br  />
 </p>

</div>
</div>
<a id="a76ff1dadd748ea53392f4fc9a0fcc535" name="a76ff1dadd748ea53392f4fc9a0fcc535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ff1dadd748ea53392f4fc9a0fcc535">&#9670;&nbsp;</a></span>RDZERO54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 54 <br  />
 </p>

</div>
</div>
<a id="af0a2c833167a531e402a660674e88c56" name="af0a2c833167a531e402a660674e88c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0a2c833167a531e402a660674e88c56">&#9670;&nbsp;</a></span>RDZERO55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 55 <br  />
 </p>

</div>
</div>
<a id="a18fabfc4625c2dbfc17494ba86388a16" name="a18fabfc4625c2dbfc17494ba86388a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18fabfc4625c2dbfc17494ba86388a16">&#9670;&nbsp;</a></span>RDZERO56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 56 <br  />
 </p>

</div>
</div>
<a id="a791aef9a2ba7cbf7f702115917d003f8" name="a791aef9a2ba7cbf7f702115917d003f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a791aef9a2ba7cbf7f702115917d003f8">&#9670;&nbsp;</a></span>RDZERO57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 57 <br  />
 </p>

</div>
</div>
<a id="af5058bb4182daa2c81ff86201be66ebd" name="af5058bb4182daa2c81ff86201be66ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5058bb4182daa2c81ff86201be66ebd">&#9670;&nbsp;</a></span>RDZERO58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 58 <br  />
 </p>

</div>
</div>
<a id="ab0c6c3c10343c986d83aeaf832678d8c" name="ab0c6c3c10343c986d83aeaf832678d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c6c3c10343c986d83aeaf832678d8c">&#9670;&nbsp;</a></span>RDZERO59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 59 <br  />
 </p>

</div>
</div>
<a id="a11fd8344e1220010786e586bcfa9b02f" name="a11fd8344e1220010786e586bcfa9b02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11fd8344e1220010786e586bcfa9b02f">&#9670;&nbsp;</a></span>RDZERO6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 6 <br  />
 </p>

</div>
</div>
<a id="a3bf71e7a39e2a93105a6e08ce5c791d6" name="a3bf71e7a39e2a93105a6e08ce5c791d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bf71e7a39e2a93105a6e08ce5c791d6">&#9670;&nbsp;</a></span>RDZERO60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 60 <br  />
 </p>

</div>
</div>
<a id="a7dbb8bf65a038c175f4b516b8452f75c" name="a7dbb8bf65a038c175f4b516b8452f75c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dbb8bf65a038c175f4b516b8452f75c">&#9670;&nbsp;</a></span>RDZERO61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 61 <br  />
 </p>

</div>
</div>
<a id="aa6f7cf2fa822ef12296418b3fc1c4f05" name="aa6f7cf2fa822ef12296418b3fc1c4f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f7cf2fa822ef12296418b3fc1c4f05">&#9670;&nbsp;</a></span>RDZERO62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 62 <br  />
 </p>

</div>
</div>
<a id="a4ae1b7eb16628b5c0211670d8c2210fd" name="a4ae1b7eb16628b5c0211670d8c2210fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae1b7eb16628b5c0211670d8c2210fd">&#9670;&nbsp;</a></span>RDZERO63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 63 <br  />
 </p>

</div>
</div>
<a id="aabd151cd3e89e2fe8fa27a2dbcc2f23d" name="aabd151cd3e89e2fe8fa27a2dbcc2f23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabd151cd3e89e2fe8fa27a2dbcc2f23d">&#9670;&nbsp;</a></span>RDZERO64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 64 <br  />
 </p>

</div>
</div>
<a id="ae6742c36184372daef02623cbabe2228" name="ae6742c36184372daef02623cbabe2228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6742c36184372daef02623cbabe2228">&#9670;&nbsp;</a></span>RDZERO65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 65 <br  />
 </p>

</div>
</div>
<a id="a3730a9d469bd5909ef19b2809c5fb3e4" name="a3730a9d469bd5909ef19b2809c5fb3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3730a9d469bd5909ef19b2809c5fb3e4">&#9670;&nbsp;</a></span>RDZERO66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 66 <br  />
 </p>

</div>
</div>
<a id="af15fca3ac9bb32b0d6c838d164ba05f2" name="af15fca3ac9bb32b0d6c838d164ba05f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15fca3ac9bb32b0d6c838d164ba05f2">&#9670;&nbsp;</a></span>RDZERO67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 67 <br  />
 </p>

</div>
</div>
<a id="a8848c4bfcae7319d7e0a4b25e6166975" name="a8848c4bfcae7319d7e0a4b25e6166975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8848c4bfcae7319d7e0a4b25e6166975">&#9670;&nbsp;</a></span>RDZERO68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 68 <br  />
 </p>

</div>
</div>
<a id="a976cd9dca4014173f5c45c965b7c6cb8" name="a976cd9dca4014173f5c45c965b7c6cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976cd9dca4014173f5c45c965b7c6cb8">&#9670;&nbsp;</a></span>RDZERO69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 69 <br  />
 </p>

</div>
</div>
<a id="aa57d2bf70631568e2c2e8bb3c04a5e1d" name="aa57d2bf70631568e2c2e8bb3c04a5e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57d2bf70631568e2c2e8bb3c04a5e1d">&#9670;&nbsp;</a></span>RDZERO7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 7 <br  />
 </p>

</div>
</div>
<a id="a12c1a2a3ff8a72e7d0a5229a3b22ca6f" name="a12c1a2a3ff8a72e7d0a5229a3b22ca6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12c1a2a3ff8a72e7d0a5229a3b22ca6f">&#9670;&nbsp;</a></span>RDZERO70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 70 <br  />
 </p>

</div>
</div>
<a id="a3fe5b8868aab01c1cb6bab67060d3404" name="a3fe5b8868aab01c1cb6bab67060d3404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe5b8868aab01c1cb6bab67060d3404">&#9670;&nbsp;</a></span>RDZERO71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 71 <br  />
 </p>

</div>
</div>
<a id="a9917bd3a4b5e409c64a87a6d10071728" name="a9917bd3a4b5e409c64a87a6d10071728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9917bd3a4b5e409c64a87a6d10071728">&#9670;&nbsp;</a></span>RDZERO72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 72 <br  />
 </p>

</div>
</div>
<a id="a9ade8ff2bb441c4a27f331d20702411c" name="a9ade8ff2bb441c4a27f331d20702411c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ade8ff2bb441c4a27f331d20702411c">&#9670;&nbsp;</a></span>RDZERO73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 73 <br  />
 </p>

</div>
</div>
<a id="a5273dd454afb311473ff5453ee834f7f" name="a5273dd454afb311473ff5453ee834f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5273dd454afb311473ff5453ee834f7f">&#9670;&nbsp;</a></span>RDZERO74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 74 <br  />
 </p>

</div>
</div>
<a id="a60dc35086f8b1326a14570d3116c9474" name="a60dc35086f8b1326a14570d3116c9474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60dc35086f8b1326a14570d3116c9474">&#9670;&nbsp;</a></span>RDZERO75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 75 <br  />
 </p>

</div>
</div>
<a id="a9cf745a1fe66d00e5d34763d6253c6d1" name="a9cf745a1fe66d00e5d34763d6253c6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf745a1fe66d00e5d34763d6253c6d1">&#9670;&nbsp;</a></span>RDZERO76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 76 <br  />
 </p>

</div>
</div>
<a id="a28cc41c67fb718a82f60a6112e32d96f" name="a28cc41c67fb718a82f60a6112e32d96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28cc41c67fb718a82f60a6112e32d96f">&#9670;&nbsp;</a></span>RDZERO77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 77 <br  />
 </p>

</div>
</div>
<a id="a3bbf8a50b9c043733035c6d6d8ab8b8b" name="a3bbf8a50b9c043733035c6d6d8ab8b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bbf8a50b9c043733035c6d6d8ab8b8b">&#9670;&nbsp;</a></span>RDZERO78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 78 <br  />
 </p>

</div>
</div>
<a id="ac0d75cd2f6e83a380ac3e425089ef939" name="ac0d75cd2f6e83a380ac3e425089ef939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d75cd2f6e83a380ac3e425089ef939">&#9670;&nbsp;</a></span>RDZERO79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 79 <br  />
 </p>

</div>
</div>
<a id="aeed73a390c0fbfcdd20e89408233cd70" name="aeed73a390c0fbfcdd20e89408233cd70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed73a390c0fbfcdd20e89408233cd70">&#9670;&nbsp;</a></span>RDZERO8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 8 <br  />
 </p>

</div>
</div>
<a id="a60a33ebfe074cf6d4e587af7f351be51" name="a60a33ebfe074cf6d4e587af7f351be51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a33ebfe074cf6d4e587af7f351be51">&#9670;&nbsp;</a></span>RDZERO80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 80 <br  />
 </p>

</div>
</div>
<a id="a8da45d1d2e4a2727df78f2085909b7d7" name="a8da45d1d2e4a2727df78f2085909b7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8da45d1d2e4a2727df78f2085909b7d7">&#9670;&nbsp;</a></span>RDZERO81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 81 <br  />
 </p>

</div>
</div>
<a id="a361f5600396bc11a806a677adb0102f5" name="a361f5600396bc11a806a677adb0102f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a361f5600396bc11a806a677adb0102f5">&#9670;&nbsp;</a></span>RDZERO82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 82 <br  />
 </p>

</div>
</div>
<a id="a8daa2759103de55a6b141fae3a352f12" name="a8daa2759103de55a6b141fae3a352f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8daa2759103de55a6b141fae3a352f12">&#9670;&nbsp;</a></span>RDZERO83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 83 <br  />
 </p>

</div>
</div>
<a id="a4cd1a01ef149f2052a4d817372191ca3" name="a4cd1a01ef149f2052a4d817372191ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd1a01ef149f2052a4d817372191ca3">&#9670;&nbsp;</a></span>RDZERO84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 84 <br  />
 </p>

</div>
</div>
<a id="acd6016c1e0a7fe6b18f838bbcdbbd742" name="acd6016c1e0a7fe6b18f838bbcdbbd742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6016c1e0a7fe6b18f838bbcdbbd742">&#9670;&nbsp;</a></span>RDZERO85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 85 <br  />
 </p>

</div>
</div>
<a id="a49a903740f31fb632689b9403d922b36" name="a49a903740f31fb632689b9403d922b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a903740f31fb632689b9403d922b36">&#9670;&nbsp;</a></span>RDZERO86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 86 <br  />
 </p>

</div>
</div>
<a id="a63eee8fe8ad40a43b43394ecfa8b2eef" name="a63eee8fe8ad40a43b43394ecfa8b2eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63eee8fe8ad40a43b43394ecfa8b2eef">&#9670;&nbsp;</a></span>RDZERO87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 87 <br  />
 </p>

</div>
</div>
<a id="ac340c70bf601ebd61ecc46372a252b23" name="ac340c70bf601ebd61ecc46372a252b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac340c70bf601ebd61ecc46372a252b23">&#9670;&nbsp;</a></span>RDZERO88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 88 <br  />
 </p>

</div>
</div>
<a id="afb230fe3542eec32f24b505d0b68ac39" name="afb230fe3542eec32f24b505d0b68ac39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb230fe3542eec32f24b505d0b68ac39">&#9670;&nbsp;</a></span>RDZERO89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 89 <br  />
 </p>

</div>
</div>
<a id="a17ccf15f61e72f3b5656c20bcc5055f3" name="a17ccf15f61e72f3b5656c20bcc5055f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ccf15f61e72f3b5656c20bcc5055f3">&#9670;&nbsp;</a></span>RDZERO9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 9 <br  />
 </p>

</div>
</div>
<a id="adbfee98222b5af90cedb5515a904d876" name="adbfee98222b5af90cedb5515a904d876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbfee98222b5af90cedb5515a904d876">&#9670;&nbsp;</a></span>RDZERO90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 90 <br  />
 </p>

</div>
</div>
<a id="a8237fcd98e42f207463cf0c41b37dcff" name="a8237fcd98e42f207463cf0c41b37dcff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8237fcd98e42f207463cf0c41b37dcff">&#9670;&nbsp;</a></span>RDZERO91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 91 <br  />
 </p>

</div>
</div>
<a id="a8b4d871f14b7efad047326e5637160f9" name="a8b4d871f14b7efad047326e5637160f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b4d871f14b7efad047326e5637160f9">&#9670;&nbsp;</a></span>RDZERO92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 92 <br  />
 </p>

</div>
</div>
<a id="a83b4d44ac7e59da965d7a6a7a06531bb" name="a83b4d44ac7e59da965d7a6a7a06531bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b4d44ac7e59da965d7a6a7a06531bb">&#9670;&nbsp;</a></span>RDZERO93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 93 <br  />
 </p>

</div>
</div>
<a id="a3c5d1112cd1f4fcd6f64adf277972ec9" name="a3c5d1112cd1f4fcd6f64adf277972ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c5d1112cd1f4fcd6f64adf277972ec9">&#9670;&nbsp;</a></span>RDZERO94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 94 <br  />
 </p>

</div>
</div>
<a id="a88516631f83a9619d0ddd4bc0851a2e5" name="a88516631f83a9619d0ddd4bc0851a2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88516631f83a9619d0ddd4bc0851a2e5">&#9670;&nbsp;</a></span>RDZERO95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 95 <br  />
 </p>

</div>
</div>
<a id="a65fb5c4b70fec31e213fbbcc829ba0e3" name="a65fb5c4b70fec31e213fbbcc829ba0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65fb5c4b70fec31e213fbbcc829ba0e3">&#9670;&nbsp;</a></span>RDZERO96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 96 <br  />
 </p>

</div>
</div>
<a id="abd4e3dff3070d7f88da9dbd08066e87a" name="abd4e3dff3070d7f88da9dbd08066e87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd4e3dff3070d7f88da9dbd08066e87a">&#9670;&nbsp;</a></span>RDZERO97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 97 <br  />
 </p>

</div>
</div>
<a id="a602935c8668f7433e8a847a36327fc39" name="a602935c8668f7433e8a847a36327fc39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602935c8668f7433e8a847a36327fc39">&#9670;&nbsp;</a></span>RDZERO98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 98 <br  />
 </p>

</div>
</div>
<a id="a64f6f77d60046cd7a0ec3054e8978e7c" name="a64f6f77d60046cd7a0ec3054e8978e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64f6f77d60046cd7a0ec3054e8978e7c">&#9670;&nbsp;</a></span>RDZERO99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RDZERO99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Return 0 for read data on GPIO 99 <br  />
 </p>

</div>
</div>
<a id="aa3e4fbe32cad58fba99ae8cc009fbb09" name="aa3e4fbe32cad58fba99ae8cc009fbb09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e4fbe32cad58fba99ae8cc009fbb09">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a370a1a77481235568eece42bfe22274d" name="a370a1a77481235568eece42bfe22274d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a370a1a77481235568eece42bfe22274d">&#9670;&nbsp;</a></span>SDIFCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIFCD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..0] SDIF CD pad select. <br  />
 </p>

</div>
</div>
<a id="a70ed865e2bdc06a3c9e70adc3d9b6655" name="a70ed865e2bdc06a3c9e70adc3d9b6655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ed865e2bdc06a3c9e70adc3d9b6655">&#9670;&nbsp;</a></span>SDIFCDWP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIFCDWP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000294) SDIF CD and WP Select. <br  />
 </p>

</div>
</div>
<a id="aa08c00bce1ecedbb7ccf096f74109e23" name="aa08c00bce1ecedbb7ccf096f74109e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa08c00bce1ecedbb7ccf096f74109e23">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SDIFCDWP_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac279a75ba37a3107fdbaa5f00161f7a6" name="ac279a75ba37a3107fdbaa5f00161f7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac279a75ba37a3107fdbaa5f00161f7a6">&#9670;&nbsp;</a></span>SDIFWP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SDIFWP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..8] SDIF WP pad select. <br  />
 </p>

</div>
</div>
<a id="a960fbd49d363b75c1cdd24aad8ae302d" name="a960fbd49d363b75c1cdd24aad8ae302d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960fbd49d363b75c1cdd24aad8ae302d">&#9670;&nbsp;</a></span>SR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a9bddb42ebabe38fc4df58dbf248a3cd0" name="a9bddb42ebabe38fc4df58dbf248a3cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bddb42ebabe38fc4df58dbf248a3cd0">&#9670;&nbsp;</a></span>SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="af7c3fd1f9fae967c068d3253a94b89ef" name="af7c3fd1f9fae967c068d3253a94b89ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c3fd1f9fae967c068d3253a94b89ef">&#9670;&nbsp;</a></span>SR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a25777f3bb51ecd496e932c8cba858c1f" name="a25777f3bb51ecd496e932c8cba858c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25777f3bb51ecd496e932c8cba858c1f">&#9670;&nbsp;</a></span>SR100</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a3d1483c88bab81cd8a8f3365e00e7279" name="a3d1483c88bab81cd8a8f3365e00e7279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1483c88bab81cd8a8f3365e00e7279">&#9670;&nbsp;</a></span>SR101</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR101</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ab0fcf8b1359d0ff477365cc753239d7a" name="ab0fcf8b1359d0ff477365cc753239d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0fcf8b1359d0ff477365cc753239d7a">&#9670;&nbsp;</a></span>SR102</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR102</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a182dabc7694988c038cce7261924fc4f" name="a182dabc7694988c038cce7261924fc4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a182dabc7694988c038cce7261924fc4f">&#9670;&nbsp;</a></span>SR103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR103</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a06b2a76e7392556481171656851fec81" name="a06b2a76e7392556481171656851fec81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b2a76e7392556481171656851fec81">&#9670;&nbsp;</a></span>SR104</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR104</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a9b9b9e992022ae0eca6c7b939f7053fe" name="a9b9b9e992022ae0eca6c7b939f7053fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b9b9e992022ae0eca6c7b939f7053fe">&#9670;&nbsp;</a></span>SR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a3a29df87f769386e6913b9260b2118ec" name="a3a29df87f769386e6913b9260b2118ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a29df87f769386e6913b9260b2118ec">&#9670;&nbsp;</a></span>SR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ad95b04358a9c999e0eda0f60c1b624e6" name="ad95b04358a9c999e0eda0f60c1b624e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad95b04358a9c999e0eda0f60c1b624e6">&#9670;&nbsp;</a></span>SR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="abde5b29dd4cdfd9419e61dfb16bfc716" name="abde5b29dd4cdfd9419e61dfb16bfc716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abde5b29dd4cdfd9419e61dfb16bfc716">&#9670;&nbsp;</a></span>SR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ab1238f58bb398f7bc193399002b57240" name="ab1238f58bb398f7bc193399002b57240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1238f58bb398f7bc193399002b57240">&#9670;&nbsp;</a></span>SR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a9672fb3f6b250526d65bec7589f07bd8" name="a9672fb3f6b250526d65bec7589f07bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9672fb3f6b250526d65bec7589f07bd8">&#9670;&nbsp;</a></span>SR16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a59d0aad16059a652bef89e956f76b9fe" name="a59d0aad16059a652bef89e956f76b9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d0aad16059a652bef89e956f76b9fe">&#9670;&nbsp;</a></span>SR17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a6fea930161687b9980f459f4c4e78954" name="a6fea930161687b9980f459f4c4e78954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fea930161687b9980f459f4c4e78954">&#9670;&nbsp;</a></span>SR18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a423286d557570424781028c30c5fe08e" name="a423286d557570424781028c30c5fe08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a423286d557570424781028c30c5fe08e">&#9670;&nbsp;</a></span>SR19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a2db50df40743b67d4f9576a3c0cccd62" name="a2db50df40743b67d4f9576a3c0cccd62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2db50df40743b67d4f9576a3c0cccd62">&#9670;&nbsp;</a></span>SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a178955a8603d83a51bed19444476382a" name="a178955a8603d83a51bed19444476382a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178955a8603d83a51bed19444476382a">&#9670;&nbsp;</a></span>SR20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a0fe5114a29547a677b9600a268c3584e" name="a0fe5114a29547a677b9600a268c3584e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe5114a29547a677b9600a268c3584e">&#9670;&nbsp;</a></span>SR21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="af245cec4a9b93bee1ffc4e38f17eeff2" name="af245cec4a9b93bee1ffc4e38f17eeff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af245cec4a9b93bee1ffc4e38f17eeff2">&#9670;&nbsp;</a></span>SR22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a18698e59ad318ed04de18e6fcc4730b8" name="a18698e59ad318ed04de18e6fcc4730b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18698e59ad318ed04de18e6fcc4730b8">&#9670;&nbsp;</a></span>SR23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a236fcdc85026ec727236db20388eb760" name="a236fcdc85026ec727236db20388eb760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a236fcdc85026ec727236db20388eb760">&#9670;&nbsp;</a></span>SR24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a11611ec6ca3eb40d2962e080f997bb5d" name="a11611ec6ca3eb40d2962e080f997bb5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11611ec6ca3eb40d2962e080f997bb5d">&#9670;&nbsp;</a></span>SR25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="aafa0d9d750f8a0e3798f0bd1e0e18450" name="aafa0d9d750f8a0e3798f0bd1e0e18450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa0d9d750f8a0e3798f0bd1e0e18450">&#9670;&nbsp;</a></span>SR26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a251c9f413c4db169c9683cb69f96a579" name="a251c9f413c4db169c9683cb69f96a579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a251c9f413c4db169c9683cb69f96a579">&#9670;&nbsp;</a></span>SR27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR27</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a85c877ce9ec1cae2d0145fab58204ce0" name="a85c877ce9ec1cae2d0145fab58204ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c877ce9ec1cae2d0145fab58204ce0">&#9670;&nbsp;</a></span>SR28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a244d21a7c78a2426773739876033d044" name="a244d21a7c78a2426773739876033d044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a244d21a7c78a2426773739876033d044">&#9670;&nbsp;</a></span>SR29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a4c22d78318106829caca6c8b7d605a8f" name="a4c22d78318106829caca6c8b7d605a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c22d78318106829caca6c8b7d605a8f">&#9670;&nbsp;</a></span>SR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a0f3c2a124d5f7d655e72d211c8994af5" name="a0f3c2a124d5f7d655e72d211c8994af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f3c2a124d5f7d655e72d211c8994af5">&#9670;&nbsp;</a></span>SR30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a0a010de75423bb437cff89a86fe39426" name="a0a010de75423bb437cff89a86fe39426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a010de75423bb437cff89a86fe39426">&#9670;&nbsp;</a></span>SR31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a3381c35090e3e6d750e23fb524a4e238" name="a3381c35090e3e6d750e23fb524a4e238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3381c35090e3e6d750e23fb524a4e238">&#9670;&nbsp;</a></span>SR32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a8cfde1ac53c66dbc8a18f26cdcba59b5" name="a8cfde1ac53c66dbc8a18f26cdcba59b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cfde1ac53c66dbc8a18f26cdcba59b5">&#9670;&nbsp;</a></span>SR33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR33</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="aa1f2ef400a97a4af4f4988658a557fa4" name="aa1f2ef400a97a4af4f4988658a557fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f2ef400a97a4af4f4988658a557fa4">&#9670;&nbsp;</a></span>SR34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR34</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ad8069bcacbae96878cd6f7f036dd6a5d" name="ad8069bcacbae96878cd6f7f036dd6a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8069bcacbae96878cd6f7f036dd6a5d">&#9670;&nbsp;</a></span>SR35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR35</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a00947f6843216d03e78b61509206e155" name="a00947f6843216d03e78b61509206e155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00947f6843216d03e78b61509206e155">&#9670;&nbsp;</a></span>SR36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR36</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ac2678415eff8baf933cada794c44bce9" name="ac2678415eff8baf933cada794c44bce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2678415eff8baf933cada794c44bce9">&#9670;&nbsp;</a></span>SR37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR37</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a5b4d44c6d3dc0a63d8c0f588d18cdeae" name="a5b4d44c6d3dc0a63d8c0f588d18cdeae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b4d44c6d3dc0a63d8c0f588d18cdeae">&#9670;&nbsp;</a></span>SR38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR38</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a0d7175e0549f22c429b04cf17a4dd73c" name="a0d7175e0549f22c429b04cf17a4dd73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d7175e0549f22c429b04cf17a4dd73c">&#9670;&nbsp;</a></span>SR39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR39</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ac7703f8a3d0a1c75b4958fa4550e15c1" name="ac7703f8a3d0a1c75b4958fa4550e15c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7703f8a3d0a1c75b4958fa4550e15c1">&#9670;&nbsp;</a></span>SR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="abdb700219155aa58bd9c354d04d86b92" name="abdb700219155aa58bd9c354d04d86b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb700219155aa58bd9c354d04d86b92">&#9670;&nbsp;</a></span>SR40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a3cdb7312657e0bc43f1f91b5948be01e" name="a3cdb7312657e0bc43f1f91b5948be01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cdb7312657e0bc43f1f91b5948be01e">&#9670;&nbsp;</a></span>SR41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR41</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="abec73386a3e5fc4b29c2ed9f4fc8bd84" name="abec73386a3e5fc4b29c2ed9f4fc8bd84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec73386a3e5fc4b29c2ed9f4fc8bd84">&#9670;&nbsp;</a></span>SR42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR42</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a1eb3971a8523d1e2133f3b9f673bda5b" name="a1eb3971a8523d1e2133f3b9f673bda5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb3971a8523d1e2133f3b9f673bda5b">&#9670;&nbsp;</a></span>SR43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR43</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="afe4307a1bdf8c036ca508d475d482368" name="afe4307a1bdf8c036ca508d475d482368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe4307a1bdf8c036ca508d475d482368">&#9670;&nbsp;</a></span>SR44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR44</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="acf87f4ed2acb2cd23bfa93fbb328ffba" name="acf87f4ed2acb2cd23bfa93fbb328ffba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf87f4ed2acb2cd23bfa93fbb328ffba">&#9670;&nbsp;</a></span>SR45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR45</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a06717a02d8b6957840649bb10d3d679f" name="a06717a02d8b6957840649bb10d3d679f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06717a02d8b6957840649bb10d3d679f">&#9670;&nbsp;</a></span>SR46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR46</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a0e2567898f2fbf678fd7d1cc00998cee" name="a0e2567898f2fbf678fd7d1cc00998cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2567898f2fbf678fd7d1cc00998cee">&#9670;&nbsp;</a></span>SR47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ad8486a408e62feb6dc9a97772824e508" name="ad8486a408e62feb6dc9a97772824e508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8486a408e62feb6dc9a97772824e508">&#9670;&nbsp;</a></span>SR48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a327d3d7c1aa3e11cb2189a47204b59d1" name="a327d3d7c1aa3e11cb2189a47204b59d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a327d3d7c1aa3e11cb2189a47204b59d1">&#9670;&nbsp;</a></span>SR49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR49</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="acd214d4e3e7b878e39a221cb48ba7b0c" name="acd214d4e3e7b878e39a221cb48ba7b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd214d4e3e7b878e39a221cb48ba7b0c">&#9670;&nbsp;</a></span>SR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a0f81e5e491c98566da29b81c5094aab3" name="a0f81e5e491c98566da29b81c5094aab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f81e5e491c98566da29b81c5094aab3">&#9670;&nbsp;</a></span>SR50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR50</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a2677fe5222637e260022b594ecd4ce11" name="a2677fe5222637e260022b594ecd4ce11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2677fe5222637e260022b594ecd4ce11">&#9670;&nbsp;</a></span>SR51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR51</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a71f2ec2c40edaab95b57605860589f1e" name="a71f2ec2c40edaab95b57605860589f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f2ec2c40edaab95b57605860589f1e">&#9670;&nbsp;</a></span>SR52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR52</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a7669098941e876850cef5d3a5c50952c" name="a7669098941e876850cef5d3a5c50952c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7669098941e876850cef5d3a5c50952c">&#9670;&nbsp;</a></span>SR53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR53</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a2d9a9fefeaff685d3241f35c4fb85e44" name="a2d9a9fefeaff685d3241f35c4fb85e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9a9fefeaff685d3241f35c4fb85e44">&#9670;&nbsp;</a></span>SR54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a195ed4d82f6c0f67c144d13ff8823251" name="a195ed4d82f6c0f67c144d13ff8823251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195ed4d82f6c0f67c144d13ff8823251">&#9670;&nbsp;</a></span>SR55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR55</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a1f02f5c8ebc5c9274bac5dd63b0b0ad8" name="a1f02f5c8ebc5c9274bac5dd63b0b0ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f02f5c8ebc5c9274bac5dd63b0b0ad8">&#9670;&nbsp;</a></span>SR56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR56</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a9949a9e18c6d633f1d38f5bff0e5aaab" name="a9949a9e18c6d633f1d38f5bff0e5aaab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9949a9e18c6d633f1d38f5bff0e5aaab">&#9670;&nbsp;</a></span>SR57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR57</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a4cbeaf71820f76e440ca73ba1c7948a7" name="a4cbeaf71820f76e440ca73ba1c7948a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cbeaf71820f76e440ca73ba1c7948a7">&#9670;&nbsp;</a></span>SR58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a97b5d313c0c1e393fecccd60ff8e49c8" name="a97b5d313c0c1e393fecccd60ff8e49c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b5d313c0c1e393fecccd60ff8e49c8">&#9670;&nbsp;</a></span>SR59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR59</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a397df822b1139f6620d4c1fc8bec777b" name="a397df822b1139f6620d4c1fc8bec777b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a397df822b1139f6620d4c1fc8bec777b">&#9670;&nbsp;</a></span>SR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a228b1c38f7cd1230bf925f845795efdb" name="a228b1c38f7cd1230bf925f845795efdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228b1c38f7cd1230bf925f845795efdb">&#9670;&nbsp;</a></span>SR60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR60</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="abb6d21812d35930709e27b4dd79ec935" name="abb6d21812d35930709e27b4dd79ec935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6d21812d35930709e27b4dd79ec935">&#9670;&nbsp;</a></span>SR61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR61</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a80583a9cf380dbb558594b7be283641c" name="a80583a9cf380dbb558594b7be283641c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80583a9cf380dbb558594b7be283641c">&#9670;&nbsp;</a></span>SR62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR62</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ac42cf78bff3a1bee7dc26dc2c56b9b07" name="ac42cf78bff3a1bee7dc26dc2c56b9b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac42cf78bff3a1bee7dc26dc2c56b9b07">&#9670;&nbsp;</a></span>SR63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR63</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="aa5b35fd0302a7382e861cbb1df00e1ad" name="aa5b35fd0302a7382e861cbb1df00e1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b35fd0302a7382e861cbb1df00e1ad">&#9670;&nbsp;</a></span>SR64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a198c11a57bed3f5045521946b42744f9" name="a198c11a57bed3f5045521946b42744f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a198c11a57bed3f5045521946b42744f9">&#9670;&nbsp;</a></span>SR65</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR65</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a9f209025b94367babd930fe08a0eff11" name="a9f209025b94367babd930fe08a0eff11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f209025b94367babd930fe08a0eff11">&#9670;&nbsp;</a></span>SR66</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR66</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a867b74cbba0957c13831cfd43cb227a0" name="a867b74cbba0957c13831cfd43cb227a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a867b74cbba0957c13831cfd43cb227a0">&#9670;&nbsp;</a></span>SR67</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR67</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a1c1080c69aa9869ff44a5a8c3fd92ebf" name="a1c1080c69aa9869ff44a5a8c3fd92ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1080c69aa9869ff44a5a8c3fd92ebf">&#9670;&nbsp;</a></span>SR68</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a8f7af5d213f4e8256527c7b53e59aa70" name="a8f7af5d213f4e8256527c7b53e59aa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f7af5d213f4e8256527c7b53e59aa70">&#9670;&nbsp;</a></span>SR69</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR69</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a1398f2599e6d088cd537dc9390aba54e" name="a1398f2599e6d088cd537dc9390aba54e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1398f2599e6d088cd537dc9390aba54e">&#9670;&nbsp;</a></span>SR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="adc4890e1051d78c2e427083382db2988" name="adc4890e1051d78c2e427083382db2988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4890e1051d78c2e427083382db2988">&#9670;&nbsp;</a></span>SR70</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR70</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ab627b95a41733f6368253a15cf9ee697" name="ab627b95a41733f6368253a15cf9ee697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab627b95a41733f6368253a15cf9ee697">&#9670;&nbsp;</a></span>SR71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR71</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="aaab955c87d419ac8fb334a2faaea4e5f" name="aaab955c87d419ac8fb334a2faaea4e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab955c87d419ac8fb334a2faaea4e5f">&#9670;&nbsp;</a></span>SR72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR72</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="afe7d017c023f6c3aa72cc90b814659fb" name="afe7d017c023f6c3aa72cc90b814659fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7d017c023f6c3aa72cc90b814659fb">&#9670;&nbsp;</a></span>SR73</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR73</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a66a5a3fe7d553125d83e389709e0bc4c" name="a66a5a3fe7d553125d83e389709e0bc4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a5a3fe7d553125d83e389709e0bc4c">&#9670;&nbsp;</a></span>SR74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="afa48de7b1f0ec1a30f76d8df458ca5c2" name="afa48de7b1f0ec1a30f76d8df458ca5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa48de7b1f0ec1a30f76d8df458ca5c2">&#9670;&nbsp;</a></span>SR75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a197e17a239369605db5766799628c47d" name="a197e17a239369605db5766799628c47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197e17a239369605db5766799628c47d">&#9670;&nbsp;</a></span>SR76</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR76</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a399cc4f879a9e85f2f866a7cf6aa52c6" name="a399cc4f879a9e85f2f866a7cf6aa52c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a399cc4f879a9e85f2f866a7cf6aa52c6">&#9670;&nbsp;</a></span>SR77</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR77</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a7d7336ed05acbc1d865d16d276e3c851" name="a7d7336ed05acbc1d865d16d276e3c851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d7336ed05acbc1d865d16d276e3c851">&#9670;&nbsp;</a></span>SR78</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR78</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ad140cf01ef18e85590d3beeb31bfaa65" name="ad140cf01ef18e85590d3beeb31bfaa65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad140cf01ef18e85590d3beeb31bfaa65">&#9670;&nbsp;</a></span>SR79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR79</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ab97442f509e2101986a47672f28f9ac9" name="ab97442f509e2101986a47672f28f9ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab97442f509e2101986a47672f28f9ac9">&#9670;&nbsp;</a></span>SR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a713434477a04686ca2c5e7b620401b5c" name="a713434477a04686ca2c5e7b620401b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713434477a04686ca2c5e7b620401b5c">&#9670;&nbsp;</a></span>SR80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="aa0f6e33bf28dde0ba3cb084ce657e80e" name="aa0f6e33bf28dde0ba3cb084ce657e80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0f6e33bf28dde0ba3cb084ce657e80e">&#9670;&nbsp;</a></span>SR81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR81</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a17fa2472eb260a4664d6b281f838f6a3" name="a17fa2472eb260a4664d6b281f838f6a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17fa2472eb260a4664d6b281f838f6a3">&#9670;&nbsp;</a></span>SR82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR82</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a84ca12358048dae9d8c87cc4b081e37c" name="a84ca12358048dae9d8c87cc4b081e37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ca12358048dae9d8c87cc4b081e37c">&#9670;&nbsp;</a></span>SR83</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR83</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a5031ac4a7b4c90b3796da1501cf8167c" name="a5031ac4a7b4c90b3796da1501cf8167c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5031ac4a7b4c90b3796da1501cf8167c">&#9670;&nbsp;</a></span>SR84</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR84</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a6715644c42352c19eb24d0dfc73198b3" name="a6715644c42352c19eb24d0dfc73198b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6715644c42352c19eb24d0dfc73198b3">&#9670;&nbsp;</a></span>SR85</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR85</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a46ccaad37f52f4dd4bbb8fa9b8dba843" name="a46ccaad37f52f4dd4bbb8fa9b8dba843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46ccaad37f52f4dd4bbb8fa9b8dba843">&#9670;&nbsp;</a></span>SR86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR86</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="aba8dc103a1d532864af6d31a474ae682" name="aba8dc103a1d532864af6d31a474ae682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8dc103a1d532864af6d31a474ae682">&#9670;&nbsp;</a></span>SR87</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR87</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ad5946e302be37914f556b5fb5a50c2aa" name="ad5946e302be37914f556b5fb5a50c2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5946e302be37914f556b5fb5a50c2aa">&#9670;&nbsp;</a></span>SR88</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR88</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a6523c3abf1ecc9267a537aa47817d53c" name="a6523c3abf1ecc9267a537aa47817d53c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6523c3abf1ecc9267a537aa47817d53c">&#9670;&nbsp;</a></span>SR89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR89</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a498a2fbcebcd681fc2fac96bbec03eb8" name="a498a2fbcebcd681fc2fac96bbec03eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a498a2fbcebcd681fc2fac96bbec03eb8">&#9670;&nbsp;</a></span>SR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ab53a4c09b00b7c5f14736cbf10bb11f9" name="ab53a4c09b00b7c5f14736cbf10bb11f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53a4c09b00b7c5f14736cbf10bb11f9">&#9670;&nbsp;</a></span>SR90</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR90</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a0c0dc3268ee2115e9bce1ef5adbb055f" name="a0c0dc3268ee2115e9bce1ef5adbb055f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c0dc3268ee2115e9bce1ef5adbb055f">&#9670;&nbsp;</a></span>SR91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR91</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="abded5ce2ba58b75b4ea05f70aea9429b" name="abded5ce2ba58b75b4ea05f70aea9429b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abded5ce2ba58b75b4ea05f70aea9429b">&#9670;&nbsp;</a></span>SR92</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR92</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ab4c4a453315da481f0bf99811c85a59a" name="ab4c4a453315da481f0bf99811c85a59a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c4a453315da481f0bf99811c85a59a">&#9670;&nbsp;</a></span>SR93</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR93</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ad2664edee05795ade4e5fdd00954c167" name="ad2664edee05795ade4e5fdd00954c167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2664edee05795ade4e5fdd00954c167">&#9670;&nbsp;</a></span>SR94</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR94</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a0cac0da627a13f7f337ed91caf9cf08f" name="a0cac0da627a13f7f337ed91caf9cf08f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cac0da627a13f7f337ed91caf9cf08f">&#9670;&nbsp;</a></span>SR95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR95</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a4865386c9afffa934532347113651697" name="a4865386c9afffa934532347113651697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4865386c9afffa934532347113651697">&#9670;&nbsp;</a></span>SR96</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR96</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="ab21be137c2f3c37a02f751b97997e17b" name="ab21be137c2f3c37a02f751b97997e17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab21be137c2f3c37a02f751b97997e17b">&#9670;&nbsp;</a></span>SR97</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR97</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="aee4eca732c0207010135aee870fc6404" name="aee4eca732c0207010135aee870fc6404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4eca732c0207010135aee870fc6404">&#9670;&nbsp;</a></span>SR98</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR98</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="aa8d6402df750f077876c85dd8e30a651" name="aa8d6402df750f077876c85dd8e30a651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d6402df750f077876c85dd8e30a651">&#9670;&nbsp;</a></span>SR99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SR99</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Configure the slew rate <br  />
 </p>

</div>
</div>
<a id="a472d524f8842622a6e23fd85eff803b0" name="a472d524f8842622a6e23fd85eff803b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a472d524f8842622a6e23fd85eff803b0">&#9670;&nbsp;</a></span>VDDPWRSWEN30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VDDPWRSWEN30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] VDD power switch enable. Enable VDD power switch when driving pad signal to 1 for GPIO 30 <br  />
 </p>

</div>
</div>
<a id="a301dc4f463c8746997d87f2de8c1ccc5" name="a301dc4f463c8746997d87f2de8c1ccc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301dc4f463c8746997d87f2de8c1ccc5">&#9670;&nbsp;</a></span>VSSPWRSWEN29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VSSPWRSWEN29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] VSS power switch enable. Enable VSS power switch when driving pad signal to 0 for GPIO 29 <br  />
 </p>

</div>
</div>
<a id="a42e415a0fe3e363c028a3bf4ed384995" name="a42e415a0fe3e363c028a3bf4ed384995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e415a0fe3e363c028a3bf4ed384995">&#9670;&nbsp;</a></span>WT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000214) GPIO Output 0 (31-0) <br  />
</p>
<p >[31..0] GPIO31-0 Reads or writes pin state. Writes of 1 bits set output pad signal if the GPIO is enabled for output. Reads return status, including sets/clears through the WTS and WTC registers. <br  />
 </p>

</div>
</div>
<a id="aff1984cbc4ec1ce15392b9ec94722e06" name="aff1984cbc4ec1ce15392b9ec94722e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff1984cbc4ec1ce15392b9ec94722e06">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WT0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae830aa035c182448876b1a6e9b3b7986" name="ae830aa035c182448876b1a6e9b3b7986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae830aa035c182448876b1a6e9b3b7986">&#9670;&nbsp;</a></span>WT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000218) GPIO Output 1 (63-32) <br  />
</p>
<p >[31..0] GPIO63-32 Reads or writes pin state. Writes of 1 bits set output pad signal if the GPIO is enabled for output. Reads return status, including sets/clears through the WTS and WTC registers. <br  />
 </p>

</div>
</div>
<a id="a120bdfbc3c76670d311d20c590d099d6" name="a120bdfbc3c76670d311d20c590d099d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a120bdfbc3c76670d311d20c590d099d6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WT1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae28f0d0c4b6b2b051ffd09f4258aad6e" name="ae28f0d0c4b6b2b051ffd09f4258aad6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae28f0d0c4b6b2b051ffd09f4258aad6e">&#9670;&nbsp;</a></span>WT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000021C) GPIO Output 2 (95-64) <br  />
</p>
<p >[31..0] GPIO95-64 Reads or writes pin state. Writes of 1 bits set output pad signal if the GPIO is enabled for output. Reads return status, including sets/clears through the WTS and WTC registers. <br  />
 </p>

</div>
</div>
<a id="ab0ceb3e09bb00ea9dd871aa1ad96b6a3" name="ab0ceb3e09bb00ea9dd871aa1ad96b6a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ceb3e09bb00ea9dd871aa1ad96b6a3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WT2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a6c916281d664a0fc46559b24579548" name="a8a6c916281d664a0fc46559b24579548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6c916281d664a0fc46559b24579548">&#9670;&nbsp;</a></span>WT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000220) GPIO Output 3 (127-96) <br  />
</p>
<p >[31..0] GPIO127-96 Reads or writes pin state. Writes of 1 bits set output pad signal if the GPIO is enabled for output. Reads return status, including sets/clears through the WTS and WTC registers. <br  />
 </p>

</div>
</div>
<a id="a8668edbb0e43ca7a9ded2b146e6f5067" name="a8668edbb0e43ca7a9ded2b146e6f5067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8668edbb0e43ca7a9ded2b146e6f5067">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WT3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a577bc862da0ee06e2a557406e8d6c3d1" name="a577bc862da0ee06e2a557406e8d6c3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a577bc862da0ee06e2a557406e8d6c3d1">&#9670;&nbsp;</a></span>WTC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000234) GPIO Output Clear 0 (31-0) <br  />
</p>
<p >[31..0] GPIO31-0 Clears pin state. Writing a 1 to any bit clears the corresponding bit in the WT register if the GPIO is enabled for output. Writing a value of 0 has no effect on the corresponding bit in the WT register. Status reads should be made via the WT register. <br  />
 </p>

</div>
</div>
<a id="aabb177dbf97d46908f3df49abbf9733a" name="aabb177dbf97d46908f3df49abbf9733a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb177dbf97d46908f3df49abbf9733a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WTC0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79f0e8488684043c54a8149ed69c92e3" name="a79f0e8488684043c54a8149ed69c92e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f0e8488684043c54a8149ed69c92e3">&#9670;&nbsp;</a></span>WTC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000238) GPIO Output Clear 1 (63-32) <br  />
</p>
<p >[31..0] GPIO63-32 Clears pin state. Writing a 1 to any bit clears the corresponding bit in the WT register if the GPIO is enabled for output. Writing a value of 0 has no effect on the corresponding bit in the WT register. Status reads should be made via the WT register. <br  />
 </p>

</div>
</div>
<a id="ad05e313a036eb774485ac1a6053f9f25" name="ad05e313a036eb774485ac1a6053f9f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05e313a036eb774485ac1a6053f9f25">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WTC1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a330611da0d33152ebe86d3dd8698c7af" name="a330611da0d33152ebe86d3dd8698c7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330611da0d33152ebe86d3dd8698c7af">&#9670;&nbsp;</a></span>WTC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000023C) GPIO Output Clear 2 (95-64) <br  />
</p>
<p >[31..0] GPIO95-64 Clears pin state. Writing a 1 to any bit clears the corresponding bit in the WT register if the GPIO is enabled for output. Writing a value of 0 has no effect on the corresponding bit in the WT register. Status reads should be made via the WT register. <br  />
 </p>

</div>
</div>
<a id="a65be8ca126d20669936c9ac4491e0c92" name="a65be8ca126d20669936c9ac4491e0c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65be8ca126d20669936c9ac4491e0c92">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WTC2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a38efb40ba7f9b62b115ba4ed091c40" name="a3a38efb40ba7f9b62b115ba4ed091c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a38efb40ba7f9b62b115ba4ed091c40">&#9670;&nbsp;</a></span>WTC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000240) GPIO Output Clear 3 (127-96) <br  />
</p>
<p >[31..0] GPIO127-96 Clears pin state. Writing a 1 to any bit clears the corresponding bit in the WT register if the GPIO is enabled for output. Writing a value of 0 has no effect on the corresponding bit in the WT register. Status reads should be made via the WT register. <br  />
 </p>

</div>
</div>
<a id="a1b98a3630bafb1c80b5fbbce688dc0a4" name="a1b98a3630bafb1c80b5fbbce688dc0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b98a3630bafb1c80b5fbbce688dc0a4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WTC3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd7e4f2913fc8632d5a782f153d3a681" name="afd7e4f2913fc8632d5a782f153d3a681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd7e4f2913fc8632d5a782f153d3a681">&#9670;&nbsp;</a></span>WTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000224) GPIO Output Set 0 (31-0) <br  />
</p>
<p >[31..0] GPIO31-0 Sets pin state. Writing a 1 to any bit sets the corresponding bit in the WT register if the GPIO is enabled for output. Writing a value of 0 has no effect on the corresponding bit in the WT register. Status reads should be made via the WT Register. <br  />
 </p>

</div>
</div>
<a id="a4c2f441df198509a0c55ff063c0d0133" name="a4c2f441df198509a0c55ff063c0d0133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2f441df198509a0c55ff063c0d0133">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WTS0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1ff4dfd167e16a79291a24c4204734a" name="ac1ff4dfd167e16a79291a24c4204734a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ff4dfd167e16a79291a24c4204734a">&#9670;&nbsp;</a></span>WTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000228) GPIO Output Set 1 (63-32) <br  />
</p>
<p >[31..0] GPIO63-32 Sets pin state. Writing a 1 to any bit sets the corresponding bit in the WT register if the GPIO is enabled for output. Writing a value of 0 has no effect on the corresponding bit in the WT register. Status reads should be made via the WT Register. <br  />
 </p>

</div>
</div>
<a id="a84c81783a772a23465fc3788482ee6b0" name="a84c81783a772a23465fc3788482ee6b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84c81783a772a23465fc3788482ee6b0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WTS1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50aee998fb56d8dcda3e01151b11c5bc" name="a50aee998fb56d8dcda3e01151b11c5bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50aee998fb56d8dcda3e01151b11c5bc">&#9670;&nbsp;</a></span>WTS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000022C) GPIO Output Set 2 (95-64) <br  />
</p>
<p >[31..0] GPIO95-64 Sets pin state. Writing a 1 to any bit sets the corresponding bit in the WT register if the GPIO is enabled for output. Writing a value of 0 has no effect on the corresponding bit in the WT register. Status reads should be made via the WT Register. <br  />
 </p>

</div>
</div>
<a id="abccfa19f8ac2e959c8a1560aa6513f60" name="abccfa19f8ac2e959c8a1560aa6513f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abccfa19f8ac2e959c8a1560aa6513f60">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WTS2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab358a7bd3ef606ee61719e8bec4ad4ee" name="ab358a7bd3ef606ee61719e8bec4ad4ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab358a7bd3ef606ee61719e8bec4ad4ee">&#9670;&nbsp;</a></span>WTS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTS3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000230) GPIO Output Set 3 (127-96) <br  />
</p>
<p >[31..0] GPIO127-96 Sets pin state. Writing a 1 to any bit sets the corresponding bit in the WT register if the GPIO is enabled for output. Writing a value of 0 has no effect on the corresponding bit in the WT register. Status reads should be made via the WT Register. <br  />
 </p>

</div>
</div>
<a id="a30b835d8fb570eebf1ef108af09a0558" name="a30b835d8fb570eebf1ef108af09a0558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b835d8fb570eebf1ef108af09a0558">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WTS3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_g_p_i_o___type.html">GPIO_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
