// Seed: 4205504916
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_8(
      .id_0(1)
  );
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_4;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_2
  );
  assign id_4 = id_2;
  wire id_5;
  wor  id_6 = 1;
  assign id_2 = 1;
  wire id_7;
endmodule
