ARM GAS  C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.MX_TIM1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM1_Init:
  26              	.LFB65:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
  31:Core/Src/tim.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 87B0     		sub	sp, sp, #28
  35              		.cfi_def_cfa_offset 32
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  36              		.loc 1 37 3 view .LVU1
  37              		.loc 1 37 26 is_stmt 0 view .LVU2
  38 0004 0023     		movs	r3, #0
  39 0006 0293     		str	r3, [sp, #8]
  40 0008 0393     		str	r3, [sp, #12]
  41 000a 0493     		str	r3, [sp, #16]
  42 000c 0593     		str	r3, [sp, #20]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43              		.loc 1 38 3 is_stmt 1 view .LVU3
  44              		.loc 1 38 27 is_stmt 0 view .LVU4
  45 000e 0093     		str	r3, [sp]
  46 0010 0193     		str	r3, [sp, #4]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  43:Core/Src/tim.c ****   htim1.Instance = TIM1;
  47              		.loc 1 43 3 is_stmt 1 view .LVU5
  48              		.loc 1 43 18 is_stmt 0 view .LVU6
  49 0012 1548     		ldr	r0, .L9
  50 0014 154A     		ldr	r2, .L9+4
  51 0016 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim1.Init.Prescaler = 71;
  52              		.loc 1 44 3 is_stmt 1 view .LVU7
  53              		.loc 1 44 24 is_stmt 0 view .LVU8
  54 0018 4722     		movs	r2, #71
  55 001a 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  56              		.loc 1 45 3 is_stmt 1 view .LVU9
  57              		.loc 1 45 26 is_stmt 0 view .LVU10
  58 001c 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  59              		.loc 1 46 3 is_stmt 1 view .LVU11
  60              		.loc 1 46 21 is_stmt 0 view .LVU12
  61 001e 4FF6FF72 		movw	r2, #65535
  62 0022 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  63              		.loc 1 47 3 is_stmt 1 view .LVU13
  64              		.loc 1 47 28 is_stmt 0 view .LVU14
  65 0024 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  66              		.loc 1 48 3 is_stmt 1 view .LVU15
  67              		.loc 1 48 32 is_stmt 0 view .LVU16
ARM GAS  C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s 			page 3


  68 0026 4361     		str	r3, [r0, #20]
  49:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  69              		.loc 1 49 3 is_stmt 1 view .LVU17
  70              		.loc 1 49 32 is_stmt 0 view .LVU18
  71 0028 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  72              		.loc 1 50 3 is_stmt 1 view .LVU19
  73              		.loc 1 50 7 is_stmt 0 view .LVU20
  74 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  75              	.LVL0:
  76              		.loc 1 50 6 discriminator 1 view .LVU21
  77 002e 90B9     		cbnz	r0, .L6
  78              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  79              		.loc 1 54 3 is_stmt 1 view .LVU22
  80              		.loc 1 54 34 is_stmt 0 view .LVU23
  81 0030 4FF48053 		mov	r3, #4096
  82 0034 0293     		str	r3, [sp, #8]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  83              		.loc 1 55 3 is_stmt 1 view .LVU24
  84              		.loc 1 55 7 is_stmt 0 view .LVU25
  85 0036 02A9     		add	r1, sp, #8
  86 0038 0B48     		ldr	r0, .L9
  87 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  88              	.LVL1:
  89              		.loc 1 55 6 discriminator 1 view .LVU26
  90 003e 68B9     		cbnz	r0, .L7
  91              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  92              		.loc 1 59 3 is_stmt 1 view .LVU27
  93              		.loc 1 59 37 is_stmt 0 view .LVU28
  94 0040 0023     		movs	r3, #0
  95 0042 0093     		str	r3, [sp]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  96              		.loc 1 60 3 is_stmt 1 view .LVU29
  97              		.loc 1 60 33 is_stmt 0 view .LVU30
  98 0044 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  99              		.loc 1 61 3 is_stmt 1 view .LVU31
 100              		.loc 1 61 7 is_stmt 0 view .LVU32
 101 0046 6946     		mov	r1, sp
 102 0048 0748     		ldr	r0, .L9
 103 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 104              	.LVL2:
 105              		.loc 1 61 6 discriminator 1 view .LVU33
 106 004e 40B9     		cbnz	r0, .L8
 107              	.L1:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
ARM GAS  C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s 			page 4


  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c **** }
 108              		.loc 1 69 1 view .LVU34
 109 0050 07B0     		add	sp, sp, #28
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0052 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 116              		.loc 1 52 5 is_stmt 1 view .LVU35
 117 0056 FFF7FEFF 		bl	Error_Handler
 118              	.LVL3:
 119 005a E9E7     		b	.L2
 120              	.L7:
  57:Core/Src/tim.c ****   }
 121              		.loc 1 57 5 view .LVU36
 122 005c FFF7FEFF 		bl	Error_Handler
 123              	.LVL4:
 124 0060 EEE7     		b	.L3
 125              	.L8:
  63:Core/Src/tim.c ****   }
 126              		.loc 1 63 5 view .LVU37
 127 0062 FFF7FEFF 		bl	Error_Handler
 128              	.LVL5:
 129              		.loc 1 69 1 is_stmt 0 view .LVU38
 130 0066 F3E7     		b	.L1
 131              	.L10:
 132              		.align	2
 133              	.L9:
 134 0068 00000000 		.word	htim1
 135 006c 002C0140 		.word	1073818624
 136              		.cfi_endproc
 137              	.LFE65:
 139              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 140              		.align	1
 141              		.global	HAL_TIM_Base_MspInit
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 146              	HAL_TIM_Base_MspInit:
 147              	.LVL6:
 148              	.LFB66:
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  72:Core/Src/tim.c **** {
 149              		.loc 1 72 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 8
 152              		@ frame_needed = 0, uses_anonymous_args = 0
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 153              		.loc 1 74 3 view .LVU40
 154              		.loc 1 74 20 is_stmt 0 view .LVU41
ARM GAS  C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s 			page 5


 155 0000 0268     		ldr	r2, [r0]
 156              		.loc 1 74 5 view .LVU42
 157 0002 0E4B     		ldr	r3, .L18
 158 0004 9A42     		cmp	r2, r3
 159 0006 00D0     		beq	.L17
 160 0008 7047     		bx	lr
 161              	.L17:
  72:Core/Src/tim.c **** 
 162              		.loc 1 72 1 view .LVU43
 163 000a 00B5     		push	{lr}
 164              		.cfi_def_cfa_offset 4
 165              		.cfi_offset 14, -4
 166 000c 83B0     		sub	sp, sp, #12
 167              		.cfi_def_cfa_offset 16
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
  79:Core/Src/tim.c ****     /* TIM1 clock enable */
  80:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 168              		.loc 1 80 5 is_stmt 1 view .LVU44
 169              	.LBB2:
 170              		.loc 1 80 5 view .LVU45
 171              		.loc 1 80 5 view .LVU46
 172 000e 03F56443 		add	r3, r3, #58368
 173 0012 9A69     		ldr	r2, [r3, #24]
 174 0014 42F40062 		orr	r2, r2, #2048
 175 0018 9A61     		str	r2, [r3, #24]
 176              		.loc 1 80 5 view .LVU47
 177 001a 9B69     		ldr	r3, [r3, #24]
 178 001c 03F40063 		and	r3, r3, #2048
 179 0020 0193     		str	r3, [sp, #4]
 180              		.loc 1 80 5 view .LVU48
 181 0022 019B     		ldr	r3, [sp, #4]
 182              	.LBE2:
 183              		.loc 1 80 5 view .LVU49
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****     /* TIM1 interrupt Init */
  83:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 184              		.loc 1 83 5 view .LVU50
 185 0024 0022     		movs	r2, #0
 186 0026 1146     		mov	r1, r2
 187 0028 1920     		movs	r0, #25
 188              	.LVL7:
 189              		.loc 1 83 5 is_stmt 0 view .LVU51
 190 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 191              	.LVL8:
  84:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 192              		.loc 1 84 5 is_stmt 1 view .LVU52
 193 002e 1920     		movs	r0, #25
 194 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 195              	.LVL9:
  85:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
  88:Core/Src/tim.c ****   }
  89:Core/Src/tim.c **** }
ARM GAS  C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s 			page 6


 196              		.loc 1 89 1 is_stmt 0 view .LVU53
 197 0034 03B0     		add	sp, sp, #12
 198              		.cfi_def_cfa_offset 4
 199              		@ sp needed
 200 0036 5DF804FB 		ldr	pc, [sp], #4
 201              	.L19:
 202 003a 00BF     		.align	2
 203              	.L18:
 204 003c 002C0140 		.word	1073818624
 205              		.cfi_endproc
 206              	.LFE66:
 208              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 209              		.align	1
 210              		.global	HAL_TIM_Base_MspDeInit
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	HAL_TIM_Base_MspDeInit:
 216              	.LVL10:
 217              	.LFB67:
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  92:Core/Src/tim.c **** {
 218              		.loc 1 92 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		.loc 1 92 1 is_stmt 0 view .LVU55
 223 0000 08B5     		push	{r3, lr}
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 3, -8
 226              		.cfi_offset 14, -4
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 227              		.loc 1 94 3 is_stmt 1 view .LVU56
 228              		.loc 1 94 20 is_stmt 0 view .LVU57
 229 0002 0268     		ldr	r2, [r0]
 230              		.loc 1 94 5 view .LVU58
 231 0004 064B     		ldr	r3, .L24
 232 0006 9A42     		cmp	r2, r3
 233 0008 00D0     		beq	.L23
 234              	.LVL11:
 235              	.L20:
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
  99:Core/Src/tim.c ****     /* Peripheral clock disable */
 100:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 103:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c **** }
ARM GAS  C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s 			page 7


 236              		.loc 1 108 1 view .LVU59
 237 000a 08BD     		pop	{r3, pc}
 238              	.LVL12:
 239              	.L23:
 100:Core/Src/tim.c **** 
 240              		.loc 1 100 5 is_stmt 1 view .LVU60
 241 000c 054A     		ldr	r2, .L24+4
 242 000e 9369     		ldr	r3, [r2, #24]
 243 0010 23F40063 		bic	r3, r3, #2048
 244 0014 9361     		str	r3, [r2, #24]
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 245              		.loc 1 103 5 view .LVU61
 246 0016 1920     		movs	r0, #25
 247              	.LVL13:
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 248              		.loc 1 103 5 is_stmt 0 view .LVU62
 249 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 250              	.LVL14:
 251              		.loc 1 108 1 view .LVU63
 252 001c F5E7     		b	.L20
 253              	.L25:
 254 001e 00BF     		.align	2
 255              	.L24:
 256 0020 002C0140 		.word	1073818624
 257 0024 00100240 		.word	1073876992
 258              		.cfi_endproc
 259              	.LFE67:
 261              		.global	htim1
 262              		.section	.bss.htim1,"aw",%nobits
 263              		.align	2
 266              	htim1:
 267 0000 00000000 		.space	72
 267      00000000 
 267      00000000 
 267      00000000 
 267      00000000 
 268              		.text
 269              	.Letext0:
 270              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f107xc.h"
 271              		.file 3 "C:/Users/vas01/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 272              		.file 4 "C:/Users/vas01/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 273              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 274              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 275              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 276              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 277              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 278              		.file 10 "Core/Inc/tim.h"
 279              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s:19     .text.MX_TIM1_Init:00000000 $t
C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s:25     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s:134    .text.MX_TIM1_Init:00000068 $d
C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s:266    .bss.htim1:00000000 htim1
C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s:140    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s:146    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s:204    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s:209    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s:215    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s:256    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\vas01\AppData\Local\Temp\ccci3MIe.s:263    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
