#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov  5 22:53:30 2025
# Process ID: 8189
# Current directory: /home/cosmin/VerilogProjects/computer-architecture/chapters/verilog/behavioral/drills/tasks/led7/build_project/build.runs/synth_1
# Command line: vivado -log led7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led7.tcl
# Log file: /home/cosmin/VerilogProjects/computer-architecture/chapters/verilog/behavioral/drills/tasks/led7/build_project/build.runs/synth_1/led7.vds
# Journal file: /home/cosmin/VerilogProjects/computer-architecture/chapters/verilog/behavioral/drills/tasks/led7/build_project/build.runs/synth_1/vivado.jou
# Running On: localhost.localdomain, OS: Linux, CPU Frequency: 400.000 MHz, CPU Physical cores: 4, Host memory: 16268 MB
#-----------------------------------------------------------
source led7.tcl -notrace
Command: synth_design -top led7 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8210
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.293 ; gain = 0.000 ; free physical = 4618 ; free virtual = 17210
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'led7' [/home/cosmin/VerilogProjects/computer-architecture/chapters/verilog/behavioral/drills/tasks/led7/build_project/build.srcs/sources_1/imports/led7/led7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'led7' (0#1) [/home/cosmin/VerilogProjects/computer-architecture/chapters/verilog/behavioral/drills/tasks/led7/build_project/build.srcs/sources_1/imports/led7/led7.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.293 ; gain = 0.000 ; free physical = 5506 ; free virtual = 18092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.293 ; gain = 0.000 ; free physical = 5498 ; free virtual = 18084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.293 ; gain = 0.000 ; free physical = 5498 ; free virtual = 18084
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.293 ; gain = 0.000 ; free physical = 5498 ; free virtual = 18084
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cosmin/VerilogProjects/computer-architecture/chapters/verilog/behavioral/drills/tasks/led7/build_project/build.srcs/constrs_1/imports/led7/led7.xdc]
Finished Parsing XDC File [/home/cosmin/VerilogProjects/computer-architecture/chapters/verilog/behavioral/drills/tasks/led7/build_project/build.srcs/constrs_1/imports/led7/led7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cosmin/VerilogProjects/computer-architecture/chapters/verilog/behavioral/drills/tasks/led7/build_project/build.srcs/constrs_1/imports/led7/led7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.324 ; gain = 0.000 ; free physical = 5437 ; free virtual = 18031
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.324 ; gain = 0.000 ; free physical = 5437 ; free virtual = 18031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5427 ; free virtual = 18003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5427 ; free virtual = 18003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5427 ; free virtual = 18003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5416 ; free virtual = 18001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5392 ; free virtual = 17987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5357 ; free virtual = 17950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5357 ; free virtual = 17950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5347 ; free virtual = 17940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5353 ; free virtual = 17940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5353 ; free virtual = 17940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5353 ; free virtual = 17940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5353 ; free virtual = 17940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5353 ; free virtual = 17940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5353 ; free virtual = 17940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     7|
|2     |IBUF |    12|
|3     |OBUF |    15|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5353 ; free virtual = 17940
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2888.324 ; gain = 0.000 ; free physical = 5357 ; free virtual = 17945
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5357 ; free virtual = 17945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.324 ; gain = 0.000 ; free physical = 5360 ; free virtual = 17947
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.324 ; gain = 0.000 ; free physical = 5401 ; free virtual = 17988
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ed4505a
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2888.324 ; gain = 64.031 ; free physical = 5439 ; free virtual = 18027
INFO: [Common 17-1381] The checkpoint '/home/cosmin/VerilogProjects/computer-architecture/chapters/verilog/behavioral/drills/tasks/led7/build_project/build.runs/synth_1/led7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led7_utilization_synth.rpt -pb led7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  5 22:53:51 2025...
