DECL|ARCH|member|uint32_t ARCH:8; /**< bit: 20..27 Architecture Identifier */
DECL|CHIPID_6417|macro|CHIPID_6417
DECL|CHIPID_CIDR_ARCH_Msk|macro|CHIPID_CIDR_ARCH_Msk
DECL|CHIPID_CIDR_ARCH_Pos|macro|CHIPID_CIDR_ARCH_Pos
DECL|CHIPID_CIDR_ARCH_SAME70_Val|macro|CHIPID_CIDR_ARCH_SAME70_Val
DECL|CHIPID_CIDR_ARCH_SAME70|macro|CHIPID_CIDR_ARCH_SAME70
DECL|CHIPID_CIDR_ARCH_SAMS70_Val|macro|CHIPID_CIDR_ARCH_SAMS70_Val
DECL|CHIPID_CIDR_ARCH_SAMS70|macro|CHIPID_CIDR_ARCH_SAMS70
DECL|CHIPID_CIDR_ARCH_SAMV70_Val|macro|CHIPID_CIDR_ARCH_SAMV70_Val
DECL|CHIPID_CIDR_ARCH_SAMV70|macro|CHIPID_CIDR_ARCH_SAMV70
DECL|CHIPID_CIDR_ARCH_SAMV71_Val|macro|CHIPID_CIDR_ARCH_SAMV71_Val
DECL|CHIPID_CIDR_ARCH_SAMV71|macro|CHIPID_CIDR_ARCH_SAMV71
DECL|CHIPID_CIDR_ARCH|macro|CHIPID_CIDR_ARCH
DECL|CHIPID_CIDR_EPROC_ARM7TDMI_Val|macro|CHIPID_CIDR_EPROC_ARM7TDMI_Val
DECL|CHIPID_CIDR_EPROC_ARM7TDMI|macro|CHIPID_CIDR_EPROC_ARM7TDMI
DECL|CHIPID_CIDR_EPROC_ARM920T_Val|macro|CHIPID_CIDR_EPROC_ARM920T_Val
DECL|CHIPID_CIDR_EPROC_ARM920T|macro|CHIPID_CIDR_EPROC_ARM920T
DECL|CHIPID_CIDR_EPROC_ARM926EJS_Val|macro|CHIPID_CIDR_EPROC_ARM926EJS_Val
DECL|CHIPID_CIDR_EPROC_ARM926EJS|macro|CHIPID_CIDR_EPROC_ARM926EJS
DECL|CHIPID_CIDR_EPROC_ARM946ES_Val|macro|CHIPID_CIDR_EPROC_ARM946ES_Val
DECL|CHIPID_CIDR_EPROC_ARM946ES|macro|CHIPID_CIDR_EPROC_ARM946ES
DECL|CHIPID_CIDR_EPROC_CA5_Val|macro|CHIPID_CIDR_EPROC_CA5_Val
DECL|CHIPID_CIDR_EPROC_CA5|macro|CHIPID_CIDR_EPROC_CA5
DECL|CHIPID_CIDR_EPROC_CM3_Val|macro|CHIPID_CIDR_EPROC_CM3_Val
DECL|CHIPID_CIDR_EPROC_CM3|macro|CHIPID_CIDR_EPROC_CM3
DECL|CHIPID_CIDR_EPROC_CM4_Val|macro|CHIPID_CIDR_EPROC_CM4_Val
DECL|CHIPID_CIDR_EPROC_CM4|macro|CHIPID_CIDR_EPROC_CM4
DECL|CHIPID_CIDR_EPROC_Msk|macro|CHIPID_CIDR_EPROC_Msk
DECL|CHIPID_CIDR_EPROC_Pos|macro|CHIPID_CIDR_EPROC_Pos
DECL|CHIPID_CIDR_EPROC_SAMx7_Val|macro|CHIPID_CIDR_EPROC_SAMx7_Val
DECL|CHIPID_CIDR_EPROC_SAMx7|macro|CHIPID_CIDR_EPROC_SAMx7
DECL|CHIPID_CIDR_EPROC|macro|CHIPID_CIDR_EPROC
DECL|CHIPID_CIDR_EXT_Msk|macro|CHIPID_CIDR_EXT_Msk
DECL|CHIPID_CIDR_EXT_Pos|macro|CHIPID_CIDR_EXT_Pos
DECL|CHIPID_CIDR_EXT|macro|CHIPID_CIDR_EXT
DECL|CHIPID_CIDR_MASK|macro|CHIPID_CIDR_MASK
DECL|CHIPID_CIDR_Msk|macro|CHIPID_CIDR_Msk
DECL|CHIPID_CIDR_NVPSIZ2_1024K_Val|macro|CHIPID_CIDR_NVPSIZ2_1024K_Val
DECL|CHIPID_CIDR_NVPSIZ2_1024K|macro|CHIPID_CIDR_NVPSIZ2_1024K
DECL|CHIPID_CIDR_NVPSIZ2_128K_Val|macro|CHIPID_CIDR_NVPSIZ2_128K_Val
DECL|CHIPID_CIDR_NVPSIZ2_128K|macro|CHIPID_CIDR_NVPSIZ2_128K
DECL|CHIPID_CIDR_NVPSIZ2_16K_Val|macro|CHIPID_CIDR_NVPSIZ2_16K_Val
DECL|CHIPID_CIDR_NVPSIZ2_16K|macro|CHIPID_CIDR_NVPSIZ2_16K
DECL|CHIPID_CIDR_NVPSIZ2_2048K_Val|macro|CHIPID_CIDR_NVPSIZ2_2048K_Val
DECL|CHIPID_CIDR_NVPSIZ2_2048K|macro|CHIPID_CIDR_NVPSIZ2_2048K
DECL|CHIPID_CIDR_NVPSIZ2_256K_Val|macro|CHIPID_CIDR_NVPSIZ2_256K_Val
DECL|CHIPID_CIDR_NVPSIZ2_256K|macro|CHIPID_CIDR_NVPSIZ2_256K
DECL|CHIPID_CIDR_NVPSIZ2_32K_Val|macro|CHIPID_CIDR_NVPSIZ2_32K_Val
DECL|CHIPID_CIDR_NVPSIZ2_32K|macro|CHIPID_CIDR_NVPSIZ2_32K
DECL|CHIPID_CIDR_NVPSIZ2_512K_Val|macro|CHIPID_CIDR_NVPSIZ2_512K_Val
DECL|CHIPID_CIDR_NVPSIZ2_512K|macro|CHIPID_CIDR_NVPSIZ2_512K
DECL|CHIPID_CIDR_NVPSIZ2_64K_Val|macro|CHIPID_CIDR_NVPSIZ2_64K_Val
DECL|CHIPID_CIDR_NVPSIZ2_64K|macro|CHIPID_CIDR_NVPSIZ2_64K
DECL|CHIPID_CIDR_NVPSIZ2_8K_Val|macro|CHIPID_CIDR_NVPSIZ2_8K_Val
DECL|CHIPID_CIDR_NVPSIZ2_8K|macro|CHIPID_CIDR_NVPSIZ2_8K
DECL|CHIPID_CIDR_NVPSIZ2_Msk|macro|CHIPID_CIDR_NVPSIZ2_Msk
DECL|CHIPID_CIDR_NVPSIZ2_NONE_Val|macro|CHIPID_CIDR_NVPSIZ2_NONE_Val
DECL|CHIPID_CIDR_NVPSIZ2_NONE|macro|CHIPID_CIDR_NVPSIZ2_NONE
DECL|CHIPID_CIDR_NVPSIZ2_Pos|macro|CHIPID_CIDR_NVPSIZ2_Pos
DECL|CHIPID_CIDR_NVPSIZ2|macro|CHIPID_CIDR_NVPSIZ2
DECL|CHIPID_CIDR_NVPSIZ_1024K_Val|macro|CHIPID_CIDR_NVPSIZ_1024K_Val
DECL|CHIPID_CIDR_NVPSIZ_1024K|macro|CHIPID_CIDR_NVPSIZ_1024K
DECL|CHIPID_CIDR_NVPSIZ_128K_Val|macro|CHIPID_CIDR_NVPSIZ_128K_Val
DECL|CHIPID_CIDR_NVPSIZ_128K|macro|CHIPID_CIDR_NVPSIZ_128K
DECL|CHIPID_CIDR_NVPSIZ_160K_Val|macro|CHIPID_CIDR_NVPSIZ_160K_Val
DECL|CHIPID_CIDR_NVPSIZ_160K|macro|CHIPID_CIDR_NVPSIZ_160K
DECL|CHIPID_CIDR_NVPSIZ_16K_Val|macro|CHIPID_CIDR_NVPSIZ_16K_Val
DECL|CHIPID_CIDR_NVPSIZ_16K|macro|CHIPID_CIDR_NVPSIZ_16K
DECL|CHIPID_CIDR_NVPSIZ_2048K_Val|macro|CHIPID_CIDR_NVPSIZ_2048K_Val
DECL|CHIPID_CIDR_NVPSIZ_2048K|macro|CHIPID_CIDR_NVPSIZ_2048K
DECL|CHIPID_CIDR_NVPSIZ_256K_Val|macro|CHIPID_CIDR_NVPSIZ_256K_Val
DECL|CHIPID_CIDR_NVPSIZ_256K|macro|CHIPID_CIDR_NVPSIZ_256K
DECL|CHIPID_CIDR_NVPSIZ_32K_Val|macro|CHIPID_CIDR_NVPSIZ_32K_Val
DECL|CHIPID_CIDR_NVPSIZ_32K|macro|CHIPID_CIDR_NVPSIZ_32K
DECL|CHIPID_CIDR_NVPSIZ_512K_Val|macro|CHIPID_CIDR_NVPSIZ_512K_Val
DECL|CHIPID_CIDR_NVPSIZ_512K|macro|CHIPID_CIDR_NVPSIZ_512K
DECL|CHIPID_CIDR_NVPSIZ_64K_Val|macro|CHIPID_CIDR_NVPSIZ_64K_Val
DECL|CHIPID_CIDR_NVPSIZ_64K|macro|CHIPID_CIDR_NVPSIZ_64K
DECL|CHIPID_CIDR_NVPSIZ_8K_Val|macro|CHIPID_CIDR_NVPSIZ_8K_Val
DECL|CHIPID_CIDR_NVPSIZ_8K|macro|CHIPID_CIDR_NVPSIZ_8K
DECL|CHIPID_CIDR_NVPSIZ_Msk|macro|CHIPID_CIDR_NVPSIZ_Msk
DECL|CHIPID_CIDR_NVPSIZ_NONE_Val|macro|CHIPID_CIDR_NVPSIZ_NONE_Val
DECL|CHIPID_CIDR_NVPSIZ_NONE|macro|CHIPID_CIDR_NVPSIZ_NONE
DECL|CHIPID_CIDR_NVPSIZ_Pos|macro|CHIPID_CIDR_NVPSIZ_Pos
DECL|CHIPID_CIDR_NVPSIZ|macro|CHIPID_CIDR_NVPSIZ
DECL|CHIPID_CIDR_NVPTYP_FLASH_Val|macro|CHIPID_CIDR_NVPTYP_FLASH_Val
DECL|CHIPID_CIDR_NVPTYP_FLASH|macro|CHIPID_CIDR_NVPTYP_FLASH
DECL|CHIPID_CIDR_NVPTYP_Msk|macro|CHIPID_CIDR_NVPTYP_Msk
DECL|CHIPID_CIDR_NVPTYP_Pos|macro|CHIPID_CIDR_NVPTYP_Pos
DECL|CHIPID_CIDR_NVPTYP_ROMLESS_Val|macro|CHIPID_CIDR_NVPTYP_ROMLESS_Val
DECL|CHIPID_CIDR_NVPTYP_ROMLESS|macro|CHIPID_CIDR_NVPTYP_ROMLESS
DECL|CHIPID_CIDR_NVPTYP_ROM_FLASH_Val|macro|CHIPID_CIDR_NVPTYP_ROM_FLASH_Val
DECL|CHIPID_CIDR_NVPTYP_ROM_FLASH|macro|CHIPID_CIDR_NVPTYP_ROM_FLASH
DECL|CHIPID_CIDR_NVPTYP_ROM_Val|macro|CHIPID_CIDR_NVPTYP_ROM_Val
DECL|CHIPID_CIDR_NVPTYP_ROM|macro|CHIPID_CIDR_NVPTYP_ROM
DECL|CHIPID_CIDR_NVPTYP_SRAM_Val|macro|CHIPID_CIDR_NVPTYP_SRAM_Val
DECL|CHIPID_CIDR_NVPTYP_SRAM|macro|CHIPID_CIDR_NVPTYP_SRAM
DECL|CHIPID_CIDR_NVPTYP|macro|CHIPID_CIDR_NVPTYP
DECL|CHIPID_CIDR_OFFSET|macro|CHIPID_CIDR_OFFSET
DECL|CHIPID_CIDR_SRAMSIZ_128K_Val|macro|CHIPID_CIDR_SRAMSIZ_128K_Val
DECL|CHIPID_CIDR_SRAMSIZ_128K|macro|CHIPID_CIDR_SRAMSIZ_128K
DECL|CHIPID_CIDR_SRAMSIZ_160K_Val|macro|CHIPID_CIDR_SRAMSIZ_160K_Val
DECL|CHIPID_CIDR_SRAMSIZ_160K|macro|CHIPID_CIDR_SRAMSIZ_160K
DECL|CHIPID_CIDR_SRAMSIZ_16K_Val|macro|CHIPID_CIDR_SRAMSIZ_16K_Val
DECL|CHIPID_CIDR_SRAMSIZ_16K|macro|CHIPID_CIDR_SRAMSIZ_16K
DECL|CHIPID_CIDR_SRAMSIZ_192K_Val|macro|CHIPID_CIDR_SRAMSIZ_192K_Val
DECL|CHIPID_CIDR_SRAMSIZ_192K|macro|CHIPID_CIDR_SRAMSIZ_192K
DECL|CHIPID_CIDR_SRAMSIZ_24K_Val|macro|CHIPID_CIDR_SRAMSIZ_24K_Val
DECL|CHIPID_CIDR_SRAMSIZ_24K|macro|CHIPID_CIDR_SRAMSIZ_24K
DECL|CHIPID_CIDR_SRAMSIZ_256K_Val|macro|CHIPID_CIDR_SRAMSIZ_256K_Val
DECL|CHIPID_CIDR_SRAMSIZ_256K|macro|CHIPID_CIDR_SRAMSIZ_256K
DECL|CHIPID_CIDR_SRAMSIZ_32K_Val|macro|CHIPID_CIDR_SRAMSIZ_32K_Val
DECL|CHIPID_CIDR_SRAMSIZ_32K|macro|CHIPID_CIDR_SRAMSIZ_32K
DECL|CHIPID_CIDR_SRAMSIZ_384K_Val|macro|CHIPID_CIDR_SRAMSIZ_384K_Val
DECL|CHIPID_CIDR_SRAMSIZ_384K|macro|CHIPID_CIDR_SRAMSIZ_384K
DECL|CHIPID_CIDR_SRAMSIZ_48K_Val|macro|CHIPID_CIDR_SRAMSIZ_48K_Val
DECL|CHIPID_CIDR_SRAMSIZ_48K|macro|CHIPID_CIDR_SRAMSIZ_48K
DECL|CHIPID_CIDR_SRAMSIZ_4K_Val|macro|CHIPID_CIDR_SRAMSIZ_4K_Val
DECL|CHIPID_CIDR_SRAMSIZ_4K|macro|CHIPID_CIDR_SRAMSIZ_4K
DECL|CHIPID_CIDR_SRAMSIZ_512K_Val|macro|CHIPID_CIDR_SRAMSIZ_512K_Val
DECL|CHIPID_CIDR_SRAMSIZ_512K|macro|CHIPID_CIDR_SRAMSIZ_512K
DECL|CHIPID_CIDR_SRAMSIZ_64K_Val|macro|CHIPID_CIDR_SRAMSIZ_64K_Val
DECL|CHIPID_CIDR_SRAMSIZ_64K|macro|CHIPID_CIDR_SRAMSIZ_64K
DECL|CHIPID_CIDR_SRAMSIZ_6K_Val|macro|CHIPID_CIDR_SRAMSIZ_6K_Val
DECL|CHIPID_CIDR_SRAMSIZ_6K|macro|CHIPID_CIDR_SRAMSIZ_6K
DECL|CHIPID_CIDR_SRAMSIZ_80K_Val|macro|CHIPID_CIDR_SRAMSIZ_80K_Val
DECL|CHIPID_CIDR_SRAMSIZ_80K|macro|CHIPID_CIDR_SRAMSIZ_80K
DECL|CHIPID_CIDR_SRAMSIZ_8K_Val|macro|CHIPID_CIDR_SRAMSIZ_8K_Val
DECL|CHIPID_CIDR_SRAMSIZ_8K|macro|CHIPID_CIDR_SRAMSIZ_8K
DECL|CHIPID_CIDR_SRAMSIZ_96K_Val|macro|CHIPID_CIDR_SRAMSIZ_96K_Val
DECL|CHIPID_CIDR_SRAMSIZ_96K|macro|CHIPID_CIDR_SRAMSIZ_96K
DECL|CHIPID_CIDR_SRAMSIZ_Msk|macro|CHIPID_CIDR_SRAMSIZ_Msk
DECL|CHIPID_CIDR_SRAMSIZ_Pos|macro|CHIPID_CIDR_SRAMSIZ_Pos
DECL|CHIPID_CIDR_SRAMSIZ|macro|CHIPID_CIDR_SRAMSIZ
DECL|CHIPID_CIDR_Type|typedef|} CHIPID_CIDR_Type;
DECL|CHIPID_CIDR_VERSION_Msk|macro|CHIPID_CIDR_VERSION_Msk
DECL|CHIPID_CIDR_VERSION_Pos|macro|CHIPID_CIDR_VERSION_Pos
DECL|CHIPID_CIDR_VERSION|macro|CHIPID_CIDR_VERSION
DECL|CHIPID_CIDR|member|__I CHIPID_CIDR_Type CHIPID_CIDR; /**< Offset: 0x00 (R/ 32) Chip ID Register */
DECL|CHIPID_CIDR|member|__I uint32_t CHIPID_CIDR; /**< (CHIPID Offset: 0x00) Chip ID Register */
DECL|CHIPID_EXID_EXID_Msk|macro|CHIPID_EXID_EXID_Msk
DECL|CHIPID_EXID_EXID_Pos|macro|CHIPID_EXID_EXID_Pos
DECL|CHIPID_EXID_EXID|macro|CHIPID_EXID_EXID
DECL|CHIPID_EXID_MASK|macro|CHIPID_EXID_MASK
DECL|CHIPID_EXID_Msk|macro|CHIPID_EXID_Msk
DECL|CHIPID_EXID_OFFSET|macro|CHIPID_EXID_OFFSET
DECL|CHIPID_EXID_Type|typedef|} CHIPID_EXID_Type;
DECL|CHIPID_EXID|member|__I CHIPID_EXID_Type CHIPID_EXID; /**< Offset: 0x04 (R/ 32) Chip ID Extension Register */
DECL|CHIPID_EXID|member|__I uint32_t CHIPID_EXID; /**< (CHIPID Offset: 0x04) Chip ID Extension Register */
DECL|COMPONENT_TYPEDEF_STYLE|macro|COMPONENT_TYPEDEF_STYLE
DECL|Chipid|typedef|} Chipid;
DECL|Chipid|typedef|} Chipid;
DECL|EPROC|member|uint32_t EPROC:3; /**< bit: 5..7 Embedded Processor */
DECL|EXID|member|uint32_t EXID:32; /**< bit: 0..31 Chip ID Extension */
DECL|EXT|member|uint32_t EXT:1; /**< bit: 31 Extension Flag */
DECL|NVPSIZ2|member|uint32_t NVPSIZ2:4; /**< bit: 12..15 Second Nonvolatile Program Memory Size */
DECL|NVPSIZ|member|uint32_t NVPSIZ:4; /**< bit: 8..11 Nonvolatile Program Memory Size */
DECL|NVPTYP|member|uint32_t NVPTYP:3; /**< bit: 28..30 Nonvolatile Program Memory Type */
DECL|REV_CHIPID|macro|REV_CHIPID
DECL|SRAMSIZ|member|uint32_t SRAMSIZ:4; /**< bit: 16..19 Internal SRAM Size */
DECL|VERSION|member|uint32_t VERSION:5; /**< bit: 0..4 Version of the Device */
DECL|_SAME70_CHIPID_COMPONENT_H_|macro|_SAME70_CHIPID_COMPONENT_H_
DECL|_SAME70_CHIPID_COMPONENT_|macro|_SAME70_CHIPID_COMPONENT_
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
