

================================================================
== Vivado HLS Report for 'rms_norm_24_s'
================================================================
* Date:           Sun Dec  8 18:27:17 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.693 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      383|      383| 3.830 us | 3.830 us |  383|  383|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_sqrt_fixed_40_20_s_fu_129  |sqrt_fixed_40_20_s  |       20|       20| 0.200 us | 0.200 us |    1|    1| function |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RMS_NORM_LOOP_1  |       96|       96|         4|          -|          -|    24|    no    |
        |- RMS_NORM_LOOP_2  |      216|      216|         9|          -|          -|    24|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     15|       0|    433|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      9|    3618|   7587|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    411|    -|
|Register         |        -|      -|     680|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     24|    4298|   8431|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     10|       4|     15|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance           |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |dut_mul_76s_38s_7cud_U3        |dut_mul_76s_38s_7cud  |        0|      9|   441|   256|    0|
    |dut_udiv_41s_30nsbkb_U2        |dut_udiv_41s_30nsbkb  |        0|      0|   503|   305|    0|
    |grp_sqrt_fixed_40_20_s_fu_129  |sqrt_fixed_40_20_s    |        0|      0|  2674|  7026|    0|
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                          |                      |        0|      9|  3618|  7587|    0|
    +-------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1148_fu_159_p2       |     *    |      5|  0|  28|          39|          38|
    |mul_ln1192_fu_179_p2       |     *    |      5|  0|  27|          38|          38|
    |r_V_1_fu_293_p2            |     *    |      5|  0|  27|          38|          38|
    |i_1_fu_278_p2              |     +    |      0|  0|  15|           5|           1|
    |i_fu_144_p2                |     +    |      0|  0|  15|           5|           1|
    |ret_V_2_fu_193_p2          |     +    |      0|  0|  65|          58|          58|
    |ret_V_fu_249_p2            |     +    |      0|  0|  41|           4|          34|
    |sub_ln1148_fu_208_p2       |     -    |      0|  0|  84|           1|          77|
    |sub_ln703_fu_238_p2        |     -    |      0|  0|  41|           1|          34|
    |icmp_ln46_fu_138_p2        |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln51_fu_272_p2        |   icmp   |      0|  0|  11|           5|           5|
    |select_ln1148_1_fu_244_p3  |  select  |      0|  0|  34|           1|          34|
    |select_ln1148_fu_231_p3    |  select  |      0|  0|  34|           1|          34|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     15|  0| 433|         201|         397|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  369|         84|    1|         84|
    |i1_0_reg_118        |    9|          2|    5|         10|
    |i_0_reg_107         |    9|          2|    5|         10|
    |input_0_V_address0  |   15|          3|    5|         15|
    |p_Val2_s_reg_95     |    9|          2|   38|         76|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  411|         93|   54|        195|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |agg_result_V_i_reg_370    |  30|   0|   30|          0|
    |ap_CS_fsm                 |  83|   0|   83|          0|
    |i1_0_reg_118              |   5|   0|    5|          0|
    |i_0_reg_107               |   5|   0|    5|          0|
    |i_1_reg_388               |   5|   0|    5|          0|
    |i_reg_324                 |   5|   0|    5|          0|
    |input_0_V_addr_4_reg_398  |   5|   0|    5|          0|
    |mul_ln1148_reg_334        |  77|   0|   77|          0|
    |mul_ln1192_reg_345        |  58|   0|   58|          0|
    |p_Val2_s_reg_95           |  38|   0|   38|          0|
    |r_V_1_reg_408             |  76|   0|   76|          0|
    |r_V_reg_380               |  76|   0|   76|          0|
    |reg_134                   |  38|   0|   38|          0|
    |ret_V_reg_365             |  34|   0|   34|          0|
    |sub_ln703_reg_360         |  34|   0|   34|          0|
    |tmp_71_reg_339            |  34|   0|   34|          0|
    |tmp_reg_355               |   1|   0|    1|          0|
    |trunc_ln_reg_423          |  38|   0|   38|          0|
    |weight_V_load_reg_403     |  38|   0|   38|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 680|   0|  680|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | rms_norm<24> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | rms_norm<24> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | rms_norm<24> | return value |
|ap_done             | out |    1| ap_ctrl_hs | rms_norm<24> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | rms_norm<24> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | rms_norm<24> | return value |
|input_0_V_address0  | out |    5|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce0       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_we0       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_d0        | out |   38|  ap_memory |   input_0_V  |     array    |
|input_0_V_q0        |  in |   38|  ap_memory |   input_0_V  |     array    |
|weight_V_address0   | out |    5|  ap_memory |   weight_V   |     array    |
|weight_V_ce0        | out |    1|  ap_memory |   weight_V   |     array    |
|weight_V_q0         |  in |   38|  ap_memory |   weight_V   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

