###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:44:08 2025
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: RegFile/\memory_reg[1][4] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.433
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.367
- Arrival Time                 16.797
= Slack Time                    2.570
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.050 |       |   0.000 |    2.570 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | DFT_REF_MUX/U1                          | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK_M__L3_I1                        | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK_M__L4_I2                        | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK_M__L5_I9                        | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | RegFile/\memory_reg[1][4]               | CK ^ -> Q ^  | SDFFRQX2M  | 0.540 | 0.635 |   0.635 |    3.205 | 
     | U0_ALU/div_51/U32                       | A ^ -> Y v   | INVX2M     | 0.206 | 0.213 |   0.847 |    3.418 | 
     | U0_ALU/div_51/U67                       | B v -> Y v   | AND3X1M    | 0.099 | 0.280 |   1.127 |    3.698 | 
     | U0_ALU/div_51/U65                       | A v -> Y v   | AND2X1M    | 0.110 | 0.207 |   1.335 |    3.905 | 
     | U0_ALU/div_51/U62                       | B v -> Y v   | AND4X1M    | 0.147 | 0.301 |   1.636 |    4.206 | 
     | U0_ALU/div_51/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.121 | 0.245 |   1.880 |    4.451 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.480 |   2.360 |    4.930 | 
     | U0_ALU/div_51/U63                       | C ^ -> Y ^   | AND3X1M    | 0.221 | 0.289 |   2.649 |    5.219 | 
     | U0_ALU/div_51/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.278 |   2.926 |    5.497 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.473 |   3.399 |    5.970 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |   3.717 |    6.287 | 
     | U0_ALU/div_51/U64                       | A v -> Y v   | AND2X1M    | 0.195 | 0.275 |   3.992 |    6.562 | 
     | U0_ALU/div_51/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.257 |   4.249 |    6.819 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.477 |   4.726 |    7.296 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   5.068 |    7.638 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   5.381 |    7.951 | 
     | U0_ALU/div_51/U66                       | A v -> Y v   | AND2X1M    | 0.245 | 0.307 |   5.688 |    8.259 | 
     | U0_ALU/div_51/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.258 |   5.946 |    8.516 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.473 |   6.419 |    8.989 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.137 | 0.349 |   6.768 |    9.339 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   7.111 |    9.681 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   7.426 |    9.997 | 
     | U0_ALU/div_51/U68                       | C v -> Y v   | AND3X1M    | 0.318 | 0.439 |   7.865 |   10.436 | 
     | U0_ALU/div_51/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.279 |   8.144 |   10.715 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   8.621 |   11.191 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |   8.967 |   11.537 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   9.318 |   11.888 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |   9.659 |   12.230 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.113 | 0.312 |   9.972 |   12.542 | 
     | U0_ALU/div_51/U69                       | A v -> Y v   | AND2X1M    | 0.405 | 0.405 |  10.376 |   12.947 | 
     | U0_ALU/div_51/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.303 |  10.679 |   13.250 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.475 |  11.154 |   13.724 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.142 | 0.358 |  11.511 |   14.082 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.137 | 0.351 |  11.863 |   14.433 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.341 |  12.203 |   14.774 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  12.544 |   15.114 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |  12.857 |   15.428 | 
     | U0_ALU/div_51/U71                       | A v -> Y v   | AND2X1M    | 0.487 | 0.453 |  13.310 |   15.880 | 
     | U0_ALU/div_51/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.101 | 0.292 |  13.602 |   16.172 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.462 |  14.064 |   16.634 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.141 | 0.356 |  14.419 |   16.990 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.138 | 0.353 |  14.773 |   17.343 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.129 | 0.339 |  15.112 |   17.682 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |  15.455 |   18.025 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.135 | 0.347 |  15.802 |   18.372 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.144 | 0.360 |  16.162 |   18.733 | 
     | U0_ALU/U115                             | A0N v -> Y v | OAI2BB1X2M | 0.090 | 0.209 |  16.371 |   18.942 | 
     | U0_ALU/U94                              | B0 v -> Y ^  | AOI211X2M  | 0.369 | 0.246 |  16.617 |   19.187 | 
     | U0_ALU/U92                              | A2 ^ -> Y v  | AOI31X2M   | 0.192 | 0.180 |  16.797 |   19.367 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.192 | 0.000 |  16.797 |   19.367 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -2.570 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -2.570 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -2.570 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -2.570 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -2.570 | 
     | U0_ALU/\ALU_OUT_reg[0]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -2.570 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: RegFile/\memory_reg[1][4] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.434
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.366
- Arrival Time                 14.028
= Slack Time                    5.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.338 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | DFT_REF_MUX/U1                          | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK_M__L3_I1                        | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK_M__L4_I2                        | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK_M__L5_I9                        | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | RegFile/\memory_reg[1][4]               | CK ^ -> Q ^  | SDFFRQX2M  | 0.540 | 0.635 |   0.635 |    5.973 | 
     | U0_ALU/div_51/U32                       | A ^ -> Y v   | INVX2M     | 0.206 | 0.213 |   0.847 |    6.186 | 
     | U0_ALU/div_51/U67                       | B v -> Y v   | AND3X1M    | 0.099 | 0.280 |   1.127 |    6.466 | 
     | U0_ALU/div_51/U65                       | A v -> Y v   | AND2X1M    | 0.110 | 0.207 |   1.335 |    6.673 | 
     | U0_ALU/div_51/U62                       | B v -> Y v   | AND4X1M    | 0.147 | 0.301 |   1.636 |    6.974 | 
     | U0_ALU/div_51/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.121 | 0.245 |   1.880 |    7.219 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.480 |   2.360 |    7.698 | 
     | U0_ALU/div_51/U63                       | C ^ -> Y ^   | AND3X1M    | 0.221 | 0.289 |   2.649 |    7.987 | 
     | U0_ALU/div_51/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.278 |   2.926 |    8.265 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.473 |   3.399 |    8.738 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |   3.717 |    9.055 | 
     | U0_ALU/div_51/U64                       | A v -> Y v   | AND2X1M    | 0.195 | 0.275 |   3.992 |    9.331 | 
     | U0_ALU/div_51/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.257 |   4.249 |    9.588 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.477 |   4.726 |   10.064 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   5.068 |   10.406 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   5.381 |   10.719 | 
     | U0_ALU/div_51/U66                       | A v -> Y v   | AND2X1M    | 0.245 | 0.307 |   5.688 |   11.027 | 
     | U0_ALU/div_51/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.258 |   5.946 |   11.284 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.473 |   6.419 |   11.757 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.137 | 0.349 |   6.768 |   12.107 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   7.111 |   12.449 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   7.426 |   12.765 | 
     | U0_ALU/div_51/U68                       | C v -> Y v   | AND3X1M    | 0.318 | 0.439 |   7.865 |   13.204 | 
     | U0_ALU/div_51/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.279 |   8.144 |   13.483 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   8.621 |   13.959 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |   8.967 |   14.305 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   9.318 |   14.656 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |   9.659 |   14.998 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.113 | 0.312 |   9.972 |   15.310 | 
     | U0_ALU/div_51/U69                       | A v -> Y v   | AND2X1M    | 0.405 | 0.405 |  10.376 |   15.715 | 
     | U0_ALU/div_51/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.303 |  10.679 |   16.018 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.475 |  11.154 |   16.492 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.142 | 0.358 |  11.511 |   16.850 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.137 | 0.351 |  11.863 |   17.201 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.341 |  12.203 |   17.542 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  12.544 |   17.882 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |  12.857 |   18.196 | 
     | U0_ALU/div_51/U71                       | A v -> Y v   | AND2X1M    | 0.487 | 0.453 |  13.310 |   18.649 | 
     | U0_ALU/U118                             | A0N v -> Y v | OAI2BB1X2M | 0.089 | 0.307 |  13.618 |   18.956 | 
     | U0_ALU/U97                              | B0 v -> Y ^  | AOI211X2M  | 0.358 | 0.239 |  13.856 |   19.195 | 
     | U0_ALU/U96                              | A2 ^ -> Y v  | AOI31X2M   | 0.199 | 0.171 |  14.027 |   19.366 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.199 | 0.000 |  14.028 |   19.366 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -5.338 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -5.338 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -5.338 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -5.338 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -5.338 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -5.338 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin UART_TX_ClkDiv/New_clk_reg/CK 
Endpoint:   UART_TX_ClkDiv/New_clk_reg/D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.445
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.530
- Arrival Time                  4.100
= Slack Time                    5.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |             |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |             | 0.050 |       |   0.000 |    5.430 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L2_I0            | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L3_I0            | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L4_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L5_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L6_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L7_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L8_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L9_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L10_I0           | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    5.430 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.430 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | REF_CLK_M__L5_I14          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | RegFile/\memory_reg[3][1]  | CK ^ -> Q v | SDFFRQX2M   | 0.188 | 0.534 |   0.534 |    5.963 | 
     | UART_TX_ClkDiv/U6          | B v -> Y v  | OR2X2M      | 0.079 | 0.226 |   0.759 |    6.189 | 
     | UART_TX_ClkDiv/U18         | A v -> Y v  | OR2X1M      | 0.128 | 0.264 |   1.023 |    6.453 | 
     | UART_TX_ClkDiv/U20         | A0 v -> Y v | AO21XLM     | 0.160 | 0.345 |   1.369 |    6.799 | 
     | UART_TX_ClkDiv/U72         | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   1.578 |    7.008 | 
     | UART_TX_ClkDiv/U64         | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   1.978 |    7.408 | 
     | UART_TX_ClkDiv/U61         | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   2.264 |    7.694 | 
     | UART_TX_ClkDiv/U60         | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   2.387 |    7.817 | 
     | UART_TX_ClkDiv/U56         | A0 v -> Y ^ | OAI32X1M    | 0.769 | 0.463 |   2.850 |    8.280 | 
     | UART_TX_ClkDiv/U52         | AN ^ -> Y ^ | NAND4BX1M   | 0.209 | 0.257 |   3.107 |    8.536 | 
     | UART_TX_ClkDiv/U42         | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.138 |   3.244 |    8.674 | 
     | UART_TX_ClkDiv/U41         | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   3.340 |    8.770 | 
     | UART_TX_ClkDiv/U39         | B0 ^ -> Y v | OAI211X1M   | 0.673 | 0.428 |   3.769 |    9.198 | 
     | UART_TX_ClkDiv/U26         | S0 v -> Y v | MXI2X1M     | 0.219 | 0.332 |   4.100 |    9.530 | 
     | UART_TX_ClkDiv/New_clk_reg | D v         | SDFFSX1M    | 0.219 | 0.000 |   4.100 |    9.530 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.430 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.430 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.430 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.430 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.430 | 
     | UART_TX_ClkDiv/New_clk_reg | CK ^       | SDFFSX1M   | 0.050 | 0.000 |   0.000 |   -5.430 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegFile/\RdData_reg[4] /CK 
Endpoint:   RegFile/\RdData_reg[4] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.565
- Arrival Time                  4.127
= Slack Time                    5.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.439 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.439 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.439 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.898 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.098 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.533 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.875 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.024 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.463 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.665 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.893 | 0.551 |   2.777 |    8.215 | 
     | RegFile/U234                        | S0 ^ -> Y v | MX4X1M     | 0.227 | 0.572 |   3.348 |    8.787 | 
     | RegFile/U207                        | D v -> Y v  | MX4X1M     | 0.155 | 0.425 |   3.773 |    9.212 | 
     | RegFile/U206                        | A0 v -> Y v | AO22X1M    | 0.122 | 0.354 |   4.127 |    9.565 | 
     | RegFile/\RdData_reg[4]              | D v         | SDFFRQX2M  | 0.122 | 0.000 |   4.127 |    9.565 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.439 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.439 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegFile/\RdData_reg[6] /CK 
Endpoint:   RegFile/\RdData_reg[6] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.567
- Arrival Time                  4.102
= Slack Time                    5.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.465 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.465 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.465 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.924 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.659 |    6.124 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.559 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.436 |    6.901 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.050 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.489 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.691 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.894 | 0.551 |   2.777 |    8.242 | 
     | RegFile/U236                        | S0 ^ -> Y v | MX4X1M     | 0.198 | 0.545 |   3.322 |    8.787 | 
     | RegFile/U215                        | D v -> Y v  | MX4X1M     | 0.172 | 0.433 |   3.755 |    9.220 | 
     | RegFile/U214                        | A0 v -> Y v | AO22X1M    | 0.113 | 0.347 |   4.102 |    9.567 | 
     | RegFile/\RdData_reg[6]              | D v         | SDFFRQX2M  | 0.113 | 0.000 |   4.102 |    9.567 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.465 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.465 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegFile/\RdData_reg[5] /CK 
Endpoint:   RegFile/\RdData_reg[5] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.568
- Arrival Time                  4.101
= Slack Time                    5.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.467 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.467 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.467 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.927 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.127 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.561 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.904 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.053 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.491 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.693 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.894 | 0.551 |   2.777 |    8.244 | 
     | RegFile/U235                        | S0 ^ -> Y v | MX4X1M     | 0.226 | 0.569 |   3.346 |    8.814 | 
     | RegFile/U211                        | D v -> Y v  | MX4X1M     | 0.147 | 0.416 |   3.763 |    9.230 | 
     | RegFile/U210                        | A0 v -> Y v | AO22X1M    | 0.110 | 0.338 |   4.101 |    9.568 | 
     | RegFile/\RdData_reg[5]              | D v         | SDFFRQX2M  | 0.110 | 0.000 |   4.101 |    9.568 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.467 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.467 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegFile/\RdData_reg[1] /CK 
Endpoint:   RegFile/\RdData_reg[1] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.563
- Arrival Time                  4.089
= Slack Time                    5.474
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.474 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.474 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.474 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.934 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.134 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.569 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.911 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.060 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.498 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.700 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.893 | 0.551 |   2.777 |    8.251 | 
     | RegFile/U224                        | S0 ^ -> Y v | MX4X1M     | 0.192 | 0.541 |   3.318 |    8.792 | 
     | RegFile/U195                        | C v -> Y v  | MX4X1M     | 0.157 | 0.407 |   3.724 |    9.199 | 
     | RegFile/U194                        | A0 v -> Y v | AO22X1M    | 0.132 | 0.364 |   4.089 |    9.563 | 
     | RegFile/\RdData_reg[1]              | D v         | SDFFRQX2M  | 0.132 | 0.000 |   4.089 |    9.563 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.474 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.474 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegFile/\RdData_reg[2] /CK 
Endpoint:   RegFile/\RdData_reg[2] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.569
- Arrival Time                  4.085
= Slack Time                    5.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.483 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.483 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.483 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.943 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.143 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.577 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.920 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.069 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.507 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.709 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.893 | 0.551 |   2.777 |    8.260 | 
     | RegFile/U232                        | S0 ^ -> Y v | MX4X1M     | 0.205 | 0.552 |   3.329 |    8.812 | 
     | RegFile/U199                        | D v -> Y v  | MX4X1M     | 0.157 | 0.420 |   3.748 |    9.232 | 
     | RegFile/U198                        | A0 v -> Y v | AO22X1M    | 0.107 | 0.337 |   4.085 |    9.569 | 
     | RegFile/\RdData_reg[2]              | D v         | SDFFRQX2M  | 0.107 | 0.000 |   4.085 |    9.569 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.483 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.483 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegFile/\RdData_reg[0] /CK 
Endpoint:   RegFile/\RdData_reg[0] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.569
- Arrival Time                  4.084
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.485 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.485 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.485 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.944 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.144 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.579 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.921 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.070 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.509 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.711 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.894 | 0.551 |   2.777 |    8.262 | 
     | RegFile/U231                        | S0 ^ -> Y v | MX4X1M     | 0.199 | 0.542 |   3.319 |    8.804 | 
     | RegFile/U191                        | D v -> Y v  | MX4X1M     | 0.166 | 0.427 |   3.746 |    9.230 | 
     | RegFile/U190                        | A0 v -> Y v | AO22X1M    | 0.106 | 0.338 |   4.084 |    9.569 | 
     | RegFile/\RdData_reg[0]              | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.084 |    9.569 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegFile/\RdData_reg[3] /CK 
Endpoint:   RegFile/\RdData_reg[3] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.568
- Arrival Time                  4.078
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.490 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.490 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.490 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.950 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.150 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.585 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.927 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.076 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.514 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.716 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.893 | 0.551 |   2.777 |    8.267 | 
     | RegFile/U233                        | S0 ^ -> Y v | MX4X1M     | 0.193 | 0.541 |   3.318 |    8.808 | 
     | RegFile/U203                        | D v -> Y v  | MX4X1M     | 0.161 | 0.421 |   3.739 |    9.229 | 
     | RegFile/U202                        | A0 v -> Y v | AO22X1M    | 0.108 | 0.339 |   4.078 |    9.568 | 
     | RegFile/\RdData_reg[3]              | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.078 |    9.568 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegFile/\RdData_reg[7] /CK 
Endpoint:   RegFile/\RdData_reg[7] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.566
- Arrival Time                  4.030
= Slack Time                    5.536
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.536 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.536 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.536 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.536 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.536 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.996 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.196 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.631 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.973 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.122 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.560 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.762 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.894 | 0.551 |   2.777 |    8.313 | 
     | RegFile/U237                        | S0 ^ -> Y v | MX4X1M     | 0.161 | 0.506 |   3.283 |    8.819 | 
     | RegFile/U219                        | D v -> Y v  | MX4X1M     | 0.150 | 0.399 |   3.682 |    9.218 | 
     | RegFile/U218                        | A0 v -> Y v | AO22X1M    | 0.118 | 0.348 |   4.030 |    9.566 | 
     | RegFile/\RdData_reg[7]              | D v         | SDFFRQX2M  | 0.118 | 0.000 |   4.030 |    9.566 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.536 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.536 | 
     | RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.536 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[3] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[3] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.296
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.679
- Arrival Time                  4.004
= Slack Time                    5.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.050 |       |   0.000 |    5.675 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    5.675 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    5.675 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.675 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.675 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.188 | 0.534 |   0.534 |    6.209 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.226 |   0.759 |    6.434 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.128 | 0.264 |   1.023 |    6.698 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.160 | 0.345 |   1.369 |    7.044 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   1.578 |    7.253 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   1.978 |    7.653 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   2.264 |    7.939 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   2.387 |    8.062 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.769 | 0.463 |   2.850 |    8.525 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.209 | 0.257 |   3.107 |    8.782 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.138 |   3.244 |    8.920 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   3.340 |    9.015 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.673 | 0.428 |   3.769 |    9.444 | 
     | UART_TX_ClkDiv/U35           | B v -> Y ^  | NOR2BX1M    | 0.229 | 0.235 |   4.004 |    9.679 | 
     | UART_TX_ClkDiv/\Count_reg[3] | D ^         | SDFFRQX2M   | 0.229 | 0.000 |   4.004 |    9.679 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.675 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.675 | 
     | UART_TX_ClkDiv/\Count_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.675 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[0] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[0] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.296
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.679
- Arrival Time                  4.001
= Slack Time                    5.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.050 |       |   0.000 |    5.678 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    5.678 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    5.678 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.678 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.678 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.188 | 0.534 |   0.534 |    6.212 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.226 |   0.759 |    6.438 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.128 | 0.264 |   1.023 |    6.702 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.160 | 0.345 |   1.369 |    7.047 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   1.578 |    7.257 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   1.978 |    7.657 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   2.264 |    7.943 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   2.387 |    8.066 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.769 | 0.463 |   2.850 |    8.529 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.209 | 0.257 |   3.107 |    8.785 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.138 |   3.244 |    8.923 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   3.340 |    9.019 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.673 | 0.428 |   3.769 |    9.447 | 
     | UART_TX_ClkDiv/U38           | B v -> Y ^  | NOR2BX1M    | 0.226 | 0.232 |   4.001 |    9.679 | 
     | UART_TX_ClkDiv/\Count_reg[0] | D ^         | SDFFRQX2M   | 0.226 | 0.000 |   4.001 |    9.679 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.679 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.679 | 
     | UART_TX_ClkDiv/\Count_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.679 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[4] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[4] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.294
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.681
- Arrival Time                  3.995
= Slack Time                    5.686
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.050 |       |   0.000 |    5.686 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    5.686 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    5.686 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.686 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.686 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.188 | 0.534 |   0.534 |    6.219 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.226 |   0.759 |    6.445 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.128 | 0.264 |   1.023 |    6.709 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.160 | 0.345 |   1.369 |    7.055 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   1.578 |    7.264 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   1.978 |    7.664 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   2.264 |    7.950 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   2.387 |    8.073 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.769 | 0.463 |   2.850 |    8.536 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.209 | 0.257 |   3.107 |    8.792 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.138 |   3.244 |    8.930 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   3.340 |    9.026 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.673 | 0.428 |   3.769 |    9.455 | 
     | UART_TX_ClkDiv/U34           | B v -> Y ^  | NOR2BX1M    | 0.218 | 0.226 |   3.995 |    9.681 | 
     | UART_TX_ClkDiv/\Count_reg[4] | D ^         | SDFFRQX2M   | 0.218 | 0.000 |   3.995 |    9.681 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.686 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.686 | 
     | UART_TX_ClkDiv/\Count_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.686 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[2] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[2] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.291
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.684
- Arrival Time                  3.979
= Slack Time                    5.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.050 |       |   0.000 |    5.705 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    5.705 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    5.705 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.705 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.705 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.188 | 0.534 |   0.534 |    6.239 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.226 |   0.759 |    6.465 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.128 | 0.264 |   1.023 |    6.728 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.160 | 0.345 |   1.369 |    7.074 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   1.578 |    7.283 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   1.978 |    7.684 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   2.264 |    7.969 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   2.387 |    8.092 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.769 | 0.463 |   2.850 |    8.555 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.209 | 0.257 |   3.107 |    8.812 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.138 |   3.245 |    8.950 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   3.340 |    9.045 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.673 | 0.428 |   3.769 |    9.474 | 
     | UART_TX_ClkDiv/U36           | B v -> Y ^  | NOR2BX1M    | 0.199 | 0.210 |   3.979 |    9.684 | 
     | UART_TX_ClkDiv/\Count_reg[2] | D ^         | SDFFRQX2M   | 0.199 | 0.000 |   3.979 |    9.684 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.705 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.705 | 
     | UART_TX_ClkDiv/\Count_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.705 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[6] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[6] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.290
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.685
- Arrival Time                  3.976
= Slack Time                    5.709
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.050 |       |   0.000 |    5.708 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    5.708 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    5.708 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.708 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.708 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.188 | 0.534 |   0.534 |    6.242 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.226 |   0.759 |    6.468 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.128 | 0.264 |   1.023 |    6.732 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.160 | 0.345 |   1.369 |    7.077 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   1.578 |    7.287 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   1.978 |    7.687 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   2.264 |    7.973 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   2.387 |    8.096 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.769 | 0.463 |   2.850 |    8.559 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.209 | 0.257 |   3.107 |    8.815 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.138 |   3.244 |    8.953 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   3.340 |    9.049 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.673 | 0.428 |   3.769 |    9.477 | 
     | UART_TX_ClkDiv/U32           | B v -> Y ^  | NOR2BX1M    | 0.196 | 0.207 |   3.976 |    9.685 | 
     | UART_TX_ClkDiv/\Count_reg[6] | D ^         | SDFFRQX2M   | 0.196 | 0.000 |   3.976 |    9.685 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.709 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.709 | 
     | UART_TX_ClkDiv/\Count_reg[6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.709 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[5] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[5] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.290
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.685
- Arrival Time                  3.975
= Slack Time                    5.710
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.050 |       |   0.000 |    5.710 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    5.710 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.710 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.188 | 0.534 |   0.534 |    6.244 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.226 |   0.759 |    6.469 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.128 | 0.264 |   1.023 |    6.733 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.160 | 0.345 |   1.369 |    7.079 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   1.578 |    7.288 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   1.978 |    7.688 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   2.264 |    7.974 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   2.387 |    8.097 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.769 | 0.463 |   2.850 |    8.560 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.209 | 0.257 |   3.107 |    8.817 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.138 |   3.244 |    8.955 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   3.340 |    9.050 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.673 | 0.428 |   3.769 |    9.479 | 
     | UART_TX_ClkDiv/U33           | B v -> Y ^  | NOR2BX1M    | 0.194 | 0.206 |   3.975 |    9.685 | 
     | UART_TX_ClkDiv/\Count_reg[5] | D ^         | SDFFRQX2M   | 0.194 | 0.000 |   3.975 |    9.685 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.710 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.710 | 
     | UART_TX_ClkDiv/\Count_reg[5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.710 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin UART_TX_ClkDiv/\Count_reg[1] /CK 
Endpoint:   UART_TX_ClkDiv/\Count_reg[1] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.290
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.685
- Arrival Time                  3.974
= Slack Time                    5.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                              |             |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |             | 0.050 |       |   0.000 |    5.710 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    5.710 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.710 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | REF_CLK_M__L3_I1             | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | REF_CLK_M__L4_I3             | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | REF_CLK_M__L5_I14            | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.710 | 
     | RegFile/\memory_reg[3][1]    | CK ^ -> Q v | SDFFRQX2M   | 0.188 | 0.534 |   0.534 |    6.244 | 
     | UART_TX_ClkDiv/U6            | B v -> Y v  | OR2X2M      | 0.079 | 0.226 |   0.759 |    6.470 | 
     | UART_TX_ClkDiv/U18           | A v -> Y v  | OR2X1M      | 0.128 | 0.264 |   1.023 |    6.734 | 
     | UART_TX_ClkDiv/U20           | A0 v -> Y v | AO21XLM     | 0.160 | 0.345 |   1.369 |    7.079 | 
     | UART_TX_ClkDiv/U72           | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   1.578 |    7.289 | 
     | UART_TX_ClkDiv/U64           | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   1.978 |    7.689 | 
     | UART_TX_ClkDiv/U61           | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   2.264 |    7.975 | 
     | UART_TX_ClkDiv/U60           | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   2.387 |    8.098 | 
     | UART_TX_ClkDiv/U56           | A0 v -> Y ^ | OAI32X1M    | 0.769 | 0.463 |   2.850 |    8.561 | 
     | UART_TX_ClkDiv/U52           | AN ^ -> Y ^ | NAND4BX1M   | 0.209 | 0.257 |   3.107 |    8.817 | 
     | UART_TX_ClkDiv/U42           | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.138 |   3.244 |    8.955 | 
     | UART_TX_ClkDiv/U41           | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   3.340 |    9.051 | 
     | UART_TX_ClkDiv/U39           | B0 ^ -> Y v | OAI211X1M   | 0.673 | 0.428 |   3.769 |    9.479 | 
     | UART_TX_ClkDiv/U37           | B v -> Y ^  | NOR2BX1M    | 0.194 | 0.206 |   3.974 |    9.685 | 
     | UART_TX_ClkDiv/\Count_reg[1] | D ^         | SDFFRQX2M   | 0.194 | 0.000 |   3.974 |    9.685 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.711 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.711 | 
     | UART_TX_ClkDiv/\Count_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.711 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin UART_TX_ClkDiv/Flag_reg/CK 
Endpoint:   UART_TX_ClkDiv/Flag_reg/D    (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.283
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.692
- Arrival Time                  3.804
= Slack Time                    5.887
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.050 |       |   0.000 |    5.887 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    5.887 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    5.887 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.887 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | REF_CLK_M__L5_I14         | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.887 | 
     | RegFile/\memory_reg[3][1] | CK ^ -> Q v | SDFFRQX2M   | 0.188 | 0.534 |   0.534 |    6.421 | 
     | UART_TX_ClkDiv/U6         | B v -> Y v  | OR2X2M      | 0.079 | 0.226 |   0.759 |    6.646 | 
     | UART_TX_ClkDiv/U18        | A v -> Y v  | OR2X1M      | 0.128 | 0.264 |   1.023 |    6.910 | 
     | UART_TX_ClkDiv/U20        | A0 v -> Y v | AO21XLM     | 0.160 | 0.345 |   1.369 |    7.256 | 
     | UART_TX_ClkDiv/U72        | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   1.578 |    7.465 | 
     | UART_TX_ClkDiv/U64        | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   1.978 |    7.865 | 
     | UART_TX_ClkDiv/U61        | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   2.264 |    8.151 | 
     | UART_TX_ClkDiv/U60        | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   2.387 |    8.274 | 
     | UART_TX_ClkDiv/U56        | A0 v -> Y ^ | OAI32X1M    | 0.769 | 0.463 |   2.850 |    8.737 | 
     | UART_TX_ClkDiv/U52        | AN ^ -> Y ^ | NAND4BX1M   | 0.209 | 0.257 |   3.107 |    8.994 | 
     | UART_TX_ClkDiv/U42        | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.138 |   3.244 |    9.132 | 
     | UART_TX_ClkDiv/U41        | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   3.340 |    9.227 | 
     | UART_TX_ClkDiv/U31        | A ^ -> Y v  | CLKINVX1M   | 0.107 | 0.093 |   3.433 |    9.320 | 
     | UART_TX_ClkDiv/U30        | A v -> Y ^  | NOR2X1M     | 0.165 | 0.123 |   3.556 |    9.443 | 
     | UART_TX_ClkDiv/U29        | B ^ -> Y v  | MXI2X1M     | 0.157 | 0.111 |   3.668 |    9.555 | 
     | UART_TX_ClkDiv/U28        | B v -> Y ^  | NOR2X1M     | 0.155 | 0.136 |   3.804 |    9.691 | 
     | UART_TX_ClkDiv/Flag_reg   | D ^         | SDFFRQX2M   | 0.155 | 0.000 |   3.804 |    9.692 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.887 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_MUX/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L2_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L4_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L5_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L6_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L7_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L8_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L9_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L10_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L11_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L12_I0      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_CLK_M__L13_I0      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.887 | 
     | UART_TX_ClkDiv/Flag_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.887 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin UART_RX_ClkDiv/New_clk_reg/CK 
Endpoint:   UART_RX_ClkDiv/New_clk_reg/D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.547
- Arrival Time                  3.642
= Slack Time                    5.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |              |            |       |       |  Time   |   Time   | 
     |----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^   |            | 0.050 |       |   0.000 |    5.905 | 
     | scan_clk__L1_I0            | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | scan_clk__L2_I0            | A v -> Y ^   | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | scan_clk__L3_I0            | A ^ -> Y ^   | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.905 | 
     | scan_clk__L4_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | scan_clk__L5_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | scan_clk__L6_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | scan_clk__L7_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | scan_clk__L8_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | scan_clk__L9_I0            | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | scan_clk__L10_I0           | A ^ -> Y ^   | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.905 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.905 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.905 | 
     | RegFile/\memory_reg[2][4]  | CK ^ -> Q v  | SDFFRQX2M  | 0.425 | 0.688 |   0.688 |    6.593 | 
     | CLKDIV_MUX/U9              | A v -> Y ^   | INVX2M     | 0.178 | 0.193 |   0.881 |    6.786 | 
     | CLKDIV_MUX/U4              | C ^ -> Y v   | NAND4BX1M  | 0.409 | 0.278 |   1.159 |    7.063 | 
     | CLKDIV_MUX/U5              | A v -> Y ^   | NOR3X2M    | 0.574 | 0.425 |   1.584 |    7.488 | 
     | UART_RX_ClkDiv/U13         | B ^ -> Y ^   | OR2X2M     | 0.147 | 0.255 |   1.838 |    7.743 | 
     | UART_RX_ClkDiv/U12         | B0N ^ -> Y ^ | AOI21BX2M  | 0.169 | 0.210 |   2.048 |    7.953 | 
     | UART_RX_ClkDiv/U17         | A1 ^ -> Y v  | AOI22X1M   | 0.211 | 0.112 |   2.161 |    8.065 | 
     | UART_RX_ClkDiv/U9          | A2 v -> Y ^  | OAI32X1M   | 0.976 | 0.644 |   2.805 |    8.709 | 
     | UART_RX_ClkDiv/U18         | B0 ^ -> Y v  | AOI211X2M  | 0.253 | 0.174 |   2.978 |    8.883 | 
     | UART_RX_ClkDiv/U25         | A v -> Y ^   | NAND3X2M   | 0.172 | 0.163 |   3.142 |    9.046 | 
     | UART_RX_ClkDiv/U10         | B0 ^ -> Y v  | OAI2B11X2M | 0.368 | 0.268 |   3.410 |    9.314 | 
     | UART_RX_ClkDiv/U24         | B0 v -> Y ^  | OAI21X2M   | 0.197 | 0.137 |   3.546 |    9.451 | 
     | UART_RX_ClkDiv/U23         | B0 ^ -> Y v  | OAI21X2M   | 0.138 | 0.096 |   3.642 |    9.547 | 
     | UART_RX_ClkDiv/New_clk_reg | D v          | SDFFSX1M   | 0.138 | 0.000 |   3.642 |    9.547 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.905 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.905 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.905 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.905 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.905 | 
     | UART_CLK_M__L2_I1          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.905 | 
     | UART_RX_ClkDiv/New_clk_reg | CK ^       | SDFFSX1M   | 0.050 | 0.000 |   0.000 |   -5.905 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin UART_RX_ClkDiv/\Count_reg[2] /CK 
Endpoint:   UART_RX_ClkDiv/\Count_reg[2] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.323
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.652
- Arrival Time                  3.714
= Slack Time                    5.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.050 |       |   0.000 |    5.938 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | scan_clk__L3_I0              | A ^ -> Y ^   | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.938 | 
     | scan_clk__L4_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | scan_clk__L5_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | scan_clk__L6_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | scan_clk__L7_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | scan_clk__L8_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | scan_clk__L9_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | scan_clk__L10_I0             | A ^ -> Y ^   | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.938 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.938 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.938 | 
     | RegFile/\memory_reg[2][4]    | CK ^ -> Q v  | SDFFRQX2M  | 0.425 | 0.688 |   0.688 |    6.626 | 
     | CLKDIV_MUX/U9                | A v -> Y ^   | INVX2M     | 0.178 | 0.193 |   0.881 |    6.820 | 
     | CLKDIV_MUX/U4                | C ^ -> Y v   | NAND4BX1M  | 0.409 | 0.278 |   1.159 |    7.097 | 
     | CLKDIV_MUX/U5                | A v -> Y ^   | NOR3X2M    | 0.574 | 0.425 |   1.584 |    7.522 | 
     | UART_RX_ClkDiv/U13           | B ^ -> Y ^   | OR2X2M     | 0.147 | 0.255 |   1.838 |    7.777 | 
     | UART_RX_ClkDiv/U12           | B0N ^ -> Y ^ | AOI21BX2M  | 0.169 | 0.210 |   2.048 |    7.987 | 
     | UART_RX_ClkDiv/U17           | A1 ^ -> Y v  | AOI22X1M   | 0.211 | 0.112 |   2.161 |    8.099 | 
     | UART_RX_ClkDiv/U9            | A2 v -> Y ^  | OAI32X1M   | 0.976 | 0.644 |   2.805 |    8.743 | 
     | UART_RX_ClkDiv/U18           | B0 ^ -> Y v  | AOI211X2M  | 0.253 | 0.174 |   2.978 |    8.917 | 
     | UART_RX_ClkDiv/U25           | A v -> Y ^   | NAND3X2M   | 0.172 | 0.163 |   3.142 |    9.080 | 
     | UART_RX_ClkDiv/U10           | B0 ^ -> Y v  | OAI2B11X2M | 0.368 | 0.268 |   3.410 |    9.348 | 
     | UART_RX_ClkDiv/U21           | A0 v -> Y ^  | OAI32X1M   | 0.391 | 0.304 |   3.714 |    9.652 | 
     | UART_RX_ClkDiv/\Count_reg[2] | D ^          | SDFFRQX2M  | 0.391 | 0.000 |   3.714 |    9.652 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.938 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.938 | 
     | UART_RX_ClkDiv/\Count_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.938 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin UART_RX/U2/\N_reg[3] /CK 
Endpoint:   UART_RX/U2/\N_reg[3] /D      (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.545
- Arrival Time                  3.579
= Slack Time                    5.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.050 |       |   0.000 |    5.966 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    5.966 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    5.966 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.966 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.966 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.429 | 0.690 |   0.690 |    6.657 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   0.982 |    6.949 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.307 | 0.198 |   1.181 |    7.147 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   1.373 |    7.340 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   1.526 |    7.492 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.331 |   1.857 |    7.824 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.115 |   1.972 |    7.939 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   2.147 |    8.113 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.412 | 0.255 |   2.402 |    8.368 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.434 | 0.363 |   2.765 |    8.732 | 
     | UART_RX/U2/U19            | B v -> Y ^  | NAND2X2M    | 0.190 | 0.209 |   2.974 |    8.941 | 
     | UART_RX/U2/U38            | B0 ^ -> Y ^ | OA21X2M     | 0.143 | 0.208 |   3.182 |    9.149 | 
     | UART_RX/U2/U21            | B0 ^ -> Y v | OAI21X2M    | 0.176 | 0.120 |   3.302 |    9.269 | 
     | UART_RX/U2/U37            | B0 v -> Y ^ | AOI21X2M    | 0.214 | 0.178 |   3.480 |    9.447 | 
     | UART_RX/U2/U35            | A0 ^ -> Y v | OAI21X2M    | 0.087 | 0.098 |   3.579 |    9.545 | 
     | UART_RX/U2/\N_reg[3]      | D v         | SDFFRX1M    | 0.087 | 0.000 |   3.579 |    9.545 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.967 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -5.967 | 
     | UART_RX/U2/\N_reg[3] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |   -5.967 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UART_RX/U2/\N_reg[2] /CK 
Endpoint:   UART_RX/U2/\N_reg[2] /D      (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.399
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.576
- Arrival Time                  3.562
= Slack Time                    6.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.050 |       |   0.000 |    6.015 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    6.015 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    6.015 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    6.015 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.015 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.429 | 0.690 |   0.690 |    6.705 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   0.982 |    6.997 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.307 | 0.198 |   1.181 |    7.196 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   1.373 |    7.388 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   1.526 |    7.541 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.331 |   1.857 |    7.872 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.115 |   1.972 |    7.987 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   2.147 |    8.162 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.412 | 0.255 |   2.402 |    8.417 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.434 | 0.363 |   2.765 |    8.780 | 
     | UART_RX/U2/U19            | B v -> Y ^  | NAND2X2M    | 0.190 | 0.209 |   2.974 |    8.989 | 
     | UART_RX/U2/U38            | B0 ^ -> Y ^ | OA21X2M     | 0.143 | 0.208 |   3.183 |    9.197 | 
     | UART_RX/U2/U21            | B0 ^ -> Y v | OAI21X2M    | 0.176 | 0.120 |   3.302 |    9.317 | 
     | UART_RX/U2/U41            | B0 v -> Y ^ | AOI32X1M    | 0.260 | 0.195 |   3.497 |    9.512 | 
     | UART_RX/U2/U40            | A ^ -> Y v  | INVX2M      | 0.068 | 0.065 |   3.561 |    9.576 | 
     | UART_RX/U2/\N_reg[2]      | D v         | SDFFRQX2M   | 0.068 | 0.000 |   3.562 |    9.576 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.015 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.015 | 
     | UART_RX/U2/\N_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.015 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[2] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[2] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.565
- Arrival Time                  3.548
= Slack Time                    6.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.050 |       |   0.000 |    6.018 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.018 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.018 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.018 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.018 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.429 | 0.690 |   0.690 |    6.708 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   0.968 |    6.986 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.223 |    7.241 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   1.487 |    7.504 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   1.751 |    7.769 | 
     | UART_RX/U3/U50               | A0 v -> Y v | AO21XLM    | 0.120 | 0.307 |   2.058 |    8.076 | 
     | UART_RX/U3/U55               | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.128 |   2.186 |    8.204 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   2.378 |    8.396 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.695 | 0.419 |   2.797 |    8.815 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.264 | 0.266 |   3.063 |    9.081 | 
     | UART_RX/U3/U16               | B0 v -> Y ^ | AOI21X2M   | 0.262 | 0.215 |   3.278 |    9.296 | 
     | UART_RX/U3/U24               | B0 ^ -> Y ^ | OA21X2M    | 0.077 | 0.181 |   3.458 |    9.476 | 
     | UART_RX/U3/U23               | B0 ^ -> Y v | OAI32X1M   | 0.122 | 0.089 |   3.548 |    9.565 | 
     | UART_RX/U3/\Bit_Count_reg[2] | D v         | SDFFRQX2M  | 0.122 | 0.000 |   3.548 |    9.565 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.018 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.018 | 
     | UART_RX/U3/\Bit_Count_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.018 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin UART_RX_ClkDiv/\Count_reg[1] /CK 
Endpoint:   UART_RX_ClkDiv/\Count_reg[1] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.563
- Arrival Time                  3.502
= Slack Time                    6.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.050 |       |   0.000 |    6.061 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | scan_clk__L3_I0              | A ^ -> Y ^   | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.061 | 
     | scan_clk__L4_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | scan_clk__L5_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | scan_clk__L6_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | scan_clk__L7_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | scan_clk__L8_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | scan_clk__L9_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | scan_clk__L10_I0             | A ^ -> Y ^   | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.061 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.061 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.061 | 
     | RegFile/\memory_reg[2][4]    | CK ^ -> Q v  | SDFFRQX2M  | 0.425 | 0.688 |   0.688 |    6.749 | 
     | CLKDIV_MUX/U9                | A v -> Y ^   | INVX2M     | 0.178 | 0.193 |   0.881 |    6.942 | 
     | CLKDIV_MUX/U4                | C ^ -> Y v   | NAND4BX1M  | 0.409 | 0.278 |   1.159 |    7.220 | 
     | CLKDIV_MUX/U5                | A v -> Y ^   | NOR3X2M    | 0.574 | 0.425 |   1.583 |    7.644 | 
     | UART_RX_ClkDiv/U13           | B ^ -> Y ^   | OR2X2M     | 0.147 | 0.255 |   1.838 |    7.899 | 
     | UART_RX_ClkDiv/U14           | B ^ -> Y ^   | AND2X2M    | 0.123 | 0.179 |   2.017 |    8.078 | 
     | UART_RX_ClkDiv/U29           | AN ^ -> Y ^  | NOR2BX2M   | 0.234 | 0.215 |   2.232 |    8.293 | 
     | UART_RX_ClkDiv/U9            | A1 ^ -> Y v  | OAI32X1M   | 0.310 | 0.257 |   2.489 |    8.550 | 
     | UART_RX_ClkDiv/U18           | B0 v -> Y ^  | AOI211X2M  | 0.513 | 0.378 |   2.867 |    8.928 | 
     | UART_RX_ClkDiv/U10           | A1N ^ -> Y ^ | OAI2B11X2M | 0.653 | 0.527 |   3.395 |    9.456 | 
     | UART_RX_ClkDiv/U26           | B ^ -> Y v   | NOR2X2M    | 0.132 | 0.107 |   3.502 |    9.563 | 
     | UART_RX_ClkDiv/\Count_reg[1] | D v          | SDFFRQX2M  | 0.132 | 0.000 |   3.502 |    9.563 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.061 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.061 | 
     | UART_RX_ClkDiv/\Count_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.061 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin UART_RX_ClkDiv/\Count_reg[0] /CK 
Endpoint:   UART_RX_ClkDiv/\Count_reg[0] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.566
- Arrival Time                  3.487
= Slack Time                    6.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.050 |       |   0.000 |    6.079 | 
     | scan_clk__L1_I0              | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | scan_clk__L2_I0              | A v -> Y ^   | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | scan_clk__L3_I0              | A ^ -> Y ^   | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.079 | 
     | scan_clk__L4_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | scan_clk__L5_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | scan_clk__L6_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | scan_clk__L7_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | scan_clk__L8_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | scan_clk__L9_I0              | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | scan_clk__L10_I0             | A ^ -> Y ^   | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.079 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.079 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.079 | 
     | RegFile/\memory_reg[2][4]    | CK ^ -> Q v  | SDFFRQX2M  | 0.425 | 0.688 |   0.688 |    6.767 | 
     | CLKDIV_MUX/U9                | A v -> Y ^   | INVX2M     | 0.178 | 0.193 |   0.881 |    6.960 | 
     | CLKDIV_MUX/U4                | C ^ -> Y v   | NAND4BX1M  | 0.409 | 0.278 |   1.159 |    7.238 | 
     | CLKDIV_MUX/U5                | A v -> Y ^   | NOR3X2M    | 0.574 | 0.425 |   1.583 |    7.663 | 
     | UART_RX_ClkDiv/U13           | B ^ -> Y ^   | OR2X2M     | 0.147 | 0.255 |   1.838 |    7.917 | 
     | UART_RX_ClkDiv/U14           | B ^ -> Y ^   | AND2X2M    | 0.123 | 0.179 |   2.017 |    8.096 | 
     | UART_RX_ClkDiv/U29           | AN ^ -> Y ^  | NOR2BX2M   | 0.234 | 0.215 |   2.232 |    8.311 | 
     | UART_RX_ClkDiv/U9            | A1 ^ -> Y v  | OAI32X1M   | 0.310 | 0.257 |   2.489 |    8.568 | 
     | UART_RX_ClkDiv/U18           | B0 v -> Y ^  | AOI211X2M  | 0.513 | 0.378 |   2.867 |    8.946 | 
     | UART_RX_ClkDiv/U10           | A1N ^ -> Y ^ | OAI2B11X2M | 0.653 | 0.527 |   3.395 |    9.474 | 
     | UART_RX_ClkDiv/U28           | B ^ -> Y v   | NOR2X2M    | 0.119 | 0.092 |   3.487 |    9.566 | 
     | UART_RX_ClkDiv/\Count_reg[0] | D v          | SDFFRQX2M  | 0.119 | 0.000 |   3.487 |    9.566 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.079 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L10_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L11_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_CLK_M__L13_I0           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.079 | 
     | UART_RX_ClkDiv/\Count_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.079 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[1] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[1] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.304
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.671
- Arrival Time                  3.540
= Slack Time                    6.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.050 |       |   0.000 |    6.132 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.132 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.132 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.132 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.132 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.429 | 0.690 |   0.690 |    6.822 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   0.968 |    7.100 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.223 |    7.355 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   1.487 |    7.618 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   1.751 |    7.883 | 
     | UART_RX/U3/U50               | A0 v -> Y v | AO21XLM    | 0.120 | 0.307 |   2.058 |    8.190 | 
     | UART_RX/U3/U55               | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.128 |   2.186 |    8.318 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   2.378 |    8.510 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.695 | 0.419 |   2.797 |    8.929 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.264 | 0.266 |   3.063 |    9.195 | 
     | UART_RX/U3/U6                | A v -> Y ^  | INVX2M     | 0.139 | 0.145 |   3.208 |    9.340 | 
     | UART_RX/U3/U29               | B ^ -> Y v  | NAND3X2M   | 0.146 | 0.119 |   3.327 |    9.459 | 
     | UART_RX/U3/U30               | B1 v -> Y ^ | OAI22X1M   | 0.273 | 0.212 |   3.539 |    9.671 | 
     | UART_RX/U3/\Bit_Count_reg[1] | D ^         | SDFFRQX2M  | 0.273 | 0.000 |   3.540 |    9.671 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.132 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.132 | 
     | UART_RX/U3/\Bit_Count_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.132 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UART_RX/U4/par_err_reg/CK 
Endpoint:   UART_RX/U4/par_err_reg/D     (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.550
- Arrival Time                  3.332
= Slack Time                    6.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.050 |       |   0.000 |    6.219 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.219 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.219 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.219 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.219 | 
     | RegFile/\memory_reg[2][4] | CK ^ -> Q v | SDFFRQX2M  | 0.425 | 0.688 |   0.688 |    6.907 | 
     | UART_RX/U7/U25            | A v -> Y v  | AND2X1M    | 0.096 | 0.300 |   0.988 |    7.206 | 
     | UART_RX/U7/U23            | A v -> Y v  | AND2X1M    | 0.094 | 0.195 |   1.183 |    7.401 | 
     | UART_RX/U7/U22            | B v -> Y ^  | CLKXOR2X2M | 0.100 | 0.276 |   1.458 |    7.677 | 
     | UART_RX/U7/U80            | B ^ -> Y v  | CLKXOR2X2M | 0.100 | 0.307 |   1.765 |    7.984 | 
     | UART_RX/U7/U79            | C v -> Y ^  | NOR3X1M    | 0.333 | 0.265 |   2.030 |    8.249 | 
     | UART_RX/U7/U78            | D ^ -> Y v  | NAND4X1M   | 0.524 | 0.393 |   2.423 |    8.642 | 
     | UART_RX/U7/U74            | A v -> Y ^  | NOR3X1M    | 0.571 | 0.451 |   2.874 |    9.092 | 
     | UART_RX/U4/U5             | B ^ -> Y v  | NOR2X2M    | 0.155 | 0.115 |   2.989 |    9.207 | 
     | UART_RX/U4/U8             | A0 v -> Y ^ | OAI21X2M   | 0.240 | 0.196 |   3.185 |    9.404 | 
     | UART_RX/U4/U6             | B0 ^ -> Y v | OAI31X1M   | 0.195 | 0.147 |   3.331 |    9.550 | 
     | UART_RX/U4/par_err_reg    | D v         | SDFFRQX2M  | 0.195 | 0.000 |   3.332 |    9.550 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.219 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | scan_clk__L3_I1        | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | scan_clk__L4_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | scan_clk__L5_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | scan_clk__L6_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | scan_clk__L7_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | scan_clk__L8_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | scan_clk__L9_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | scan_clk__L10_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | scan_clk__L11_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | scan_clk__L12_I1       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | RX_CLK_MUX/U1          | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | RX_CLK_M__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | RX_CLK_M__L2_I0        | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | RX_CLK_M__L3_I0        | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.219 | 
     | UART_RX/U4/par_err_reg | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.219 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[3] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[3] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.561
- Arrival Time                  3.336
= Slack Time                    6.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.050 |       |   0.000 |    6.225 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.225 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.225 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.225 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.225 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.429 | 0.690 |   0.690 |    6.915 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   0.968 |    7.193 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.223 |    7.448 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   1.487 |    7.711 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   1.751 |    7.976 | 
     | UART_RX/U3/U50               | A0 v -> Y v | AO21XLM    | 0.120 | 0.307 |   2.058 |    8.283 | 
     | UART_RX/U3/U55               | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.128 |   2.186 |    8.411 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   2.378 |    8.603 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.695 | 0.419 |   2.797 |    9.022 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.264 | 0.266 |   3.063 |    9.288 | 
     | UART_RX/U3/U6                | A v -> Y ^  | INVX2M     | 0.139 | 0.145 |   3.208 |    9.433 | 
     | UART_RX/U3/U25               | A1 ^ -> Y v | OAI22X1M   | 0.143 | 0.128 |   3.336 |    9.561 | 
     | UART_RX/U3/\Bit_Count_reg[3] | D v         | SDFFRQX2M  | 0.143 | 0.000 |   3.336 |    9.561 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.225 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.225 | 
     | UART_RX/U3/\Bit_Count_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.225 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin UART_RX/U3/\Bit_Count_reg[0] /CK 
Endpoint:   UART_RX/U3/\Bit_Count_reg[0] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q    (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.554
- Arrival Time                  3.325
= Slack Time                    6.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.050 |       |   0.000 |    6.229 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | scan_clk__L3_I0              | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.229 | 
     | scan_clk__L4_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.229 | 
     | DFT_REF_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.229 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | REF_CLK_M__L2_I0             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | REF_CLK_M__L5_I3             | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.229 | 
     | RegFile/\memory_reg[2][3]    | CK ^ -> Q v | SDFFRQX2M  | 0.429 | 0.690 |   0.690 |    6.919 | 
     | UART_RX/U3/U31               | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   0.968 |    7.197 | 
     | UART_RX/U3/U43               | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.223 |    7.452 | 
     | UART_RX/U3/U45               | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   1.487 |    7.715 | 
     | UART_RX/U3/U47               | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   1.751 |    7.980 | 
     | UART_RX/U3/U50               | A0 v -> Y v | AO21XLM    | 0.120 | 0.307 |   2.058 |    8.287 | 
     | UART_RX/U3/U55               | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.128 |   2.186 |    8.415 | 
     | UART_RX/U3/U58               | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   2.378 |    8.607 | 
     | UART_RX/U3/U62               | A v -> Y ^  | NOR4X1M    | 0.695 | 0.419 |   2.797 |    9.026 | 
     | UART_RX/U3/U15               | B ^ -> Y v  | NOR2X2M    | 0.264 | 0.266 |   3.063 |    9.292 | 
     | UART_RX/U3/U6                | A v -> Y ^  | INVX2M     | 0.139 | 0.145 |   3.208 |    9.437 | 
     | UART_RX/U3/U22               | B1 ^ -> Y v | OAI32X1M   | 0.177 | 0.117 |   3.325 |    9.554 | 
     | UART_RX/U3/\Bit_Count_reg[0] | D v         | SDFFRQX2M  | 0.177 | 0.000 |   3.325 |    9.554 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.229 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | scan_clk__L3_I1              | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | scan_clk__L4_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | scan_clk__L10_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | scan_clk__L12_I1             | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | RX_CLK_MUX/U1                | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | RX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | RX_CLK_M__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | RX_CLK_M__L3_I1              | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.229 | 
     | UART_RX/U3/\Bit_Count_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.229 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin UART_RX/U1/\Samples_reg[2] /CK 
Endpoint:   UART_RX/U1/\Samples_reg[2] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q  (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.557
- Arrival Time                  3.327
= Slack Time                    6.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |             |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |             | 0.050 |       |   0.000 |    6.230 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | scan_clk__L2_I0            | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | scan_clk__L3_I0            | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    6.230 | 
     | scan_clk__L4_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | scan_clk__L5_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | scan_clk__L6_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | scan_clk__L7_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | scan_clk__L8_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | scan_clk__L9_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | scan_clk__L10_I0           | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    6.230 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    6.230 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | REF_CLK_M__L3_I0           | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | REF_CLK_M__L4_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | REF_CLK_M__L5_I3           | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.230 | 
     | RegFile/\memory_reg[2][4]  | CK ^ -> Q v | SDFFRQX2M   | 0.425 | 0.688 |   0.688 |    6.918 | 
     | UART_RX/U1/U13             | A v -> Y ^  | NOR2X1M     | 0.339 | 0.310 |   0.998 |    7.228 | 
     | UART_RX/U1/U15             | A ^ -> Y v  | CLKNAND2X2M | 0.209 | 0.204 |   1.202 |    7.432 | 
     | UART_RX/U1/U18             | B v -> Y ^  | NOR2X1M     | 0.197 | 0.159 |   1.361 |    7.591 | 
     | UART_RX/U1/U19             | B ^ -> Y v  | CLKXOR2X2M  | 0.128 | 0.357 |   1.718 |    7.948 | 
     | UART_RX/U1/U44             | A v -> Y v  | CLKXOR2X2M  | 0.087 | 0.178 |   1.895 |    8.125 | 
     | UART_RX/U1/U42             | A v -> Y ^  | NOR3X1M     | 0.308 | 0.196 |   2.091 |    8.321 | 
     | UART_RX/U1/U41             | D ^ -> Y v  | NAND4X1M    | 0.433 | 0.337 |   2.428 |    8.658 | 
     | UART_RX/U1/U32             | AN v -> Y v | NOR4BX1M    | 0.133 | 0.291 |   2.719 |    8.949 | 
     | UART_RX/U1/U31             | D v -> Y ^  | NAND4X1M    | 0.207 | 0.164 |   2.884 |    9.114 | 
     | UART_RX/U1/U27             | C ^ -> Y v  | NAND4BX1M   | 0.197 | 0.178 |   3.062 |    9.292 | 
     | UART_RX/U1/U21             | A v -> Y ^  | NOR2X1M     | 0.202 | 0.172 |   3.234 |    9.464 | 
     | UART_RX/U1/U20             | S0 ^ -> Y v | MXI2X1M     | 0.161 | 0.093 |   3.327 |    9.557 | 
     | UART_RX/U1/\Samples_reg[2] | D v         | SDFFRQX2M   | 0.161 | 0.000 |   3.327 |    9.557 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.230 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | scan_clk__L3_I1            | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | scan_clk__L4_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | scan_clk__L10_I1           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | scan_clk__L11_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | scan_clk__L12_I1           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | RX_CLK_MUX/U1              | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | RX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | RX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | RX_CLK_M__L3_I0            | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.230 | 
     | UART_RX/U1/\Samples_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.230 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin UART_RX/U2/\P_out_reg[4] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[4] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.447
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.528
- Arrival Time                  3.278
= Slack Time                    6.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.050 |       |   0.000 |    6.250 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    6.250 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    6.250 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    6.250 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.250 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.429 | 0.690 |   0.690 |    6.940 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   0.982 |    7.232 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.307 | 0.198 |   1.181 |    7.431 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   1.373 |    7.624 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   1.526 |    7.776 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.331 |   1.857 |    8.107 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.115 |   1.972 |    8.223 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   2.147 |    8.397 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.412 | 0.255 |   2.402 |    8.652 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.434 | 0.363 |   2.765 |    9.015 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.385 | 0.342 |   3.107 |    9.357 | 
     | UART_RX/U2/U26            | A0 ^ -> Y v | OAI22X1M    | 0.171 | 0.171 |   3.278 |    9.528 | 
     | UART_RX/U2/\P_out_reg[4]  | D v         | SDFFRX1M    | 0.171 | 0.000 |   3.278 |    9.528 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.250 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.250 | 
     | UART_RX/U2/\P_out_reg[4] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |   -6.250 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin UART_RX/U2/\P_out_reg[5] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[5] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.446
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.529
- Arrival Time                  3.274
= Slack Time                    6.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.050 |       |   0.000 |    6.254 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    6.254 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    6.254 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    6.254 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.254 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.429 | 0.690 |   0.690 |    6.945 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   0.982 |    7.237 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.307 | 0.198 |   1.181 |    7.435 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   1.373 |    7.628 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   1.526 |    7.780 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.331 |   1.857 |    8.112 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.115 |   1.972 |    8.227 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   2.147 |    8.401 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.412 | 0.255 |   2.402 |    8.656 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.434 | 0.363 |   2.765 |    9.020 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.385 | 0.342 |   3.107 |    9.361 | 
     | UART_RX/U2/U27            | A0 ^ -> Y v | OAI22X1M    | 0.167 | 0.167 |   3.274 |    9.529 | 
     | UART_RX/U2/\P_out_reg[5]  | D v         | SDFFRX1M    | 0.167 | 0.000 |   3.274 |    9.529 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.254 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.254 | 
     | UART_RX/U2/\P_out_reg[5] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |   -6.254 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin UART_RX/U2/\P_out_reg[3] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[3] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.446
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.529
- Arrival Time                  3.273
= Slack Time                    6.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.050 |       |   0.000 |    6.256 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    6.256 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    6.256 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    6.256 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.256 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.429 | 0.690 |   0.690 |    6.947 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   0.982 |    7.239 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.307 | 0.198 |   1.181 |    7.437 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   1.373 |    7.630 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   1.526 |    7.782 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.331 |   1.857 |    8.114 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.115 |   1.972 |    8.229 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   2.147 |    8.403 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.412 | 0.255 |   2.402 |    8.658 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.434 | 0.363 |   2.765 |    9.022 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.385 | 0.342 |   3.107 |    9.364 | 
     | UART_RX/U2/U25            | A0 ^ -> Y v | OAI22X1M    | 0.166 | 0.165 |   3.273 |    9.529 | 
     | UART_RX/U2/\P_out_reg[3]  | D v         | SDFFRX1M    | 0.166 | 0.000 |   3.273 |    9.529 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.257 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.257 | 
     | UART_RX/U2/\P_out_reg[3] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |   -6.257 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin UART_RX_ClkDiv/Flag_reg/CK 
Endpoint:   UART_RX_ClkDiv/Flag_reg/D    (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][4] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.519
- Arrival Time                  3.261
= Slack Time                    6.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |            |       |       |  Time   |   Time   | 
     |---------------------------+--------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^   |            | 0.050 |       |   0.000 |    6.258 | 
     | scan_clk__L1_I0           | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | scan_clk__L2_I0           | A v -> Y ^   | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | scan_clk__L3_I0           | A ^ -> Y ^   | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.258 | 
     | scan_clk__L4_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | scan_clk__L5_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | scan_clk__L6_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | scan_clk__L7_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | scan_clk__L8_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | scan_clk__L9_I0           | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | scan_clk__L10_I0          | A ^ -> Y ^   | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.258 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.258 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.258 | 
     | RegFile/\memory_reg[2][4] | CK ^ -> Q v  | SDFFRQX2M  | 0.425 | 0.688 |   0.688 |    6.946 | 
     | CLKDIV_MUX/U9             | A v -> Y ^   | INVX2M     | 0.178 | 0.193 |   0.881 |    7.139 | 
     | CLKDIV_MUX/U4             | C ^ -> Y v   | NAND4BX1M  | 0.409 | 0.278 |   1.159 |    7.417 | 
     | CLKDIV_MUX/U5             | A v -> Y ^   | NOR3X2M    | 0.574 | 0.425 |   1.584 |    7.841 | 
     | UART_RX_ClkDiv/U13        | B ^ -> Y ^   | OR2X2M     | 0.147 | 0.255 |   1.838 |    8.096 | 
     | UART_RX_ClkDiv/U12        | B0N ^ -> Y ^ | AOI21BX2M  | 0.169 | 0.210 |   2.048 |    8.306 | 
     | UART_RX_ClkDiv/U17        | A1 ^ -> Y v  | AOI22X1M   | 0.211 | 0.112 |   2.161 |    8.418 | 
     | UART_RX_ClkDiv/U9         | A2 v -> Y ^  | OAI32X1M   | 0.976 | 0.644 |   2.805 |    9.062 | 
     | UART_RX_ClkDiv/U18        | B0 ^ -> Y v  | AOI211X2M  | 0.253 | 0.174 |   2.978 |    9.236 | 
     | UART_RX_ClkDiv/U25        | A v -> Y ^   | NAND3X2M   | 0.172 | 0.163 |   3.142 |    9.399 | 
     | UART_RX_ClkDiv/U31        | B0 ^ -> Y v  | OAI32X1M   | 0.216 | 0.119 |   3.261 |    9.519 | 
     | UART_RX_ClkDiv/Flag_reg   | D v          | SDFFRX1M   | 0.216 | 0.000 |   3.261 |    9.519 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.258 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_MUX/U1         | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L2_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L4_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L5_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L6_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L7_I1       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L8_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L9_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L10_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L11_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L12_I0      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_CLK_M__L13_I0      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.258 | 
     | UART_RX_ClkDiv/Flag_reg | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |   -6.258 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin UART_RX/U2/\P_out_reg[2] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[2] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.445
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.530
- Arrival Time                  3.270
= Slack Time                    6.260
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.050 |       |   0.000 |    6.260 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    6.260 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    6.260 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    6.260 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.260 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.429 | 0.690 |   0.690 |    6.950 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   0.982 |    7.242 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.307 | 0.198 |   1.181 |    7.441 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   1.373 |    7.634 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   1.526 |    7.786 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.331 |   1.857 |    8.117 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.115 |   1.972 |    8.233 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   2.147 |    8.407 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.412 | 0.255 |   2.402 |    8.662 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.434 | 0.363 |   2.765 |    9.025 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.385 | 0.342 |   3.107 |    9.367 | 
     | UART_RX/U2/U24            | A0 ^ -> Y v | OAI22X1M    | 0.163 | 0.162 |   3.269 |    9.530 | 
     | UART_RX/U2/\P_out_reg[2]  | D v         | SDFFRX1M    | 0.163 | 0.000 |   3.270 |    9.530 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.260 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.260 | 
     | UART_RX/U2/\P_out_reg[2] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |   -6.260 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin UART_RX/U2/\P_out_reg[6] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[6] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.443
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.532
- Arrival Time                  3.261
= Slack Time                    6.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.050 |       |   0.000 |    6.270 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    6.270 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    6.270 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    6.270 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.270 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.429 | 0.690 |   0.690 |    6.961 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   0.982 |    7.253 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.307 | 0.198 |   1.181 |    7.451 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   1.373 |    7.644 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   1.526 |    7.796 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.331 |   1.857 |    8.128 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.115 |   1.972 |    8.243 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   2.147 |    8.417 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.412 | 0.255 |   2.402 |    8.672 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.434 | 0.363 |   2.765 |    9.036 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.385 | 0.342 |   3.107 |    9.378 | 
     | UART_RX/U2/U28            | A0 ^ -> Y v | OAI22X1M    | 0.153 | 0.154 |   3.261 |    9.532 | 
     | UART_RX/U2/\P_out_reg[6]  | D v         | SDFFRX1M    | 0.153 | 0.000 |   3.261 |    9.532 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.271 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.271 | 
     | UART_RX/U2/\P_out_reg[6] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |   -6.271 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin UART_RX/U2/\N_reg[1] /CK 
Endpoint:   UART_RX/U2/\N_reg[1] /D      (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.566
- Arrival Time                  3.283
= Slack Time                    6.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.050 |       |   0.000 |    6.283 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    6.283 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    6.283 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    6.283 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.283 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.429 | 0.690 |   0.690 |    6.973 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   0.982 |    7.265 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.307 | 0.198 |   1.181 |    7.464 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   1.373 |    7.656 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   1.526 |    7.809 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.331 |   1.857 |    8.140 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.115 |   1.972 |    8.256 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   2.147 |    8.430 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.412 | 0.255 |   2.402 |    8.685 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.434 | 0.363 |   2.765 |    9.048 | 
     | UART_RX/U2/U19            | B v -> Y ^  | NAND2X2M    | 0.190 | 0.209 |   2.974 |    9.257 | 
     | UART_RX/U2/U38            | B0 ^ -> Y ^ | OA21X2M     | 0.143 | 0.208 |   3.183 |    9.466 | 
     | UART_RX/U2/U30            | B0 ^ -> Y v | OAI2BB2X1M  | 0.118 | 0.100 |   3.283 |    9.566 | 
     | UART_RX/U2/\N_reg[1]      | D v         | SDFFRQX2M   | 0.118 | 0.000 |   3.283 |    9.566 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.283 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | scan_clk__L3_I1      | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | scan_clk__L4_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | scan_clk__L5_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | scan_clk__L6_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | scan_clk__L7_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | scan_clk__L8_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | scan_clk__L9_I1      | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | scan_clk__L10_I1     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | scan_clk__L11_I0     | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | scan_clk__L12_I1     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | RX_CLK_MUX/U1        | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | RX_CLK_M__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | RX_CLK_M__L2_I0      | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | RX_CLK_M__L3_I0      | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.283 | 
     | UART_RX/U2/\N_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.283 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin UART_RX/U2/\P_out_reg[7] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[7] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.438
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.537
- Arrival Time                  3.248
= Slack Time                    6.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.050 |       |   0.000 |    6.289 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    6.289 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    6.289 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    6.289 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.289 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.429 | 0.690 |   0.690 |    6.979 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   0.982 |    7.271 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.307 | 0.198 |   1.181 |    7.470 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   1.373 |    7.663 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   1.526 |    7.815 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.331 |   1.857 |    8.146 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.115 |   1.972 |    8.262 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   2.147 |    8.436 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.412 | 0.255 |   2.402 |    8.691 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.434 | 0.363 |   2.765 |    9.054 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.385 | 0.342 |   3.107 |    9.396 | 
     | UART_RX/U2/U34            | B0 ^ -> Y v | OAI2BB2X1M  | 0.128 | 0.141 |   3.247 |    9.537 | 
     | UART_RX/U2/\P_out_reg[7]  | D v         | SDFFRX1M    | 0.128 | 0.000 |   3.248 |    9.537 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.289 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.289 | 
     | UART_RX/U2/\P_out_reg[7] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |   -6.289 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin UART_RX/U2/\P_out_reg[1] /CK 
Endpoint:   UART_RX/U2/\P_out_reg[1] /D  (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.440
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.535
- Arrival Time                  3.245
= Slack Time                    6.290
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |             |             |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |             | 0.050 |       |   0.000 |    6.290 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | scan_clk__L3_I0           | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    6.290 | 
     | scan_clk__L4_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | scan_clk__L5_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | scan_clk__L6_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | scan_clk__L7_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | scan_clk__L8_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | scan_clk__L9_I0           | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | scan_clk__L10_I0          | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    6.290 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    6.290 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | REF_CLK_M__L3_I0          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | REF_CLK_M__L4_I0          | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | REF_CLK_M__L5_I3          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    6.290 | 
     | RegFile/\memory_reg[2][3] | CK ^ -> Q v | SDFFRQX2M   | 0.429 | 0.690 |   0.690 |    6.981 | 
     | UART_RX/U2/U33            | A v -> Y v  | OR2X2M      | 0.096 | 0.292 |   0.982 |    7.273 | 
     | UART_RX/U2/U47            | A v -> Y ^  | NOR2X1M     | 0.307 | 0.198 |   1.181 |    7.471 | 
     | UART_RX/U2/U49            | A ^ -> Y v  | CLKNAND2X2M | 0.201 | 0.193 |   1.373 |    7.664 | 
     | UART_RX/U2/U52            | B v -> Y ^  | NOR2X1M     | 0.191 | 0.152 |   1.526 |    7.816 | 
     | UART_RX/U2/U53            | B ^ -> Y v  | CLKXOR2X2M  | 0.101 | 0.331 |   1.857 |    8.147 | 
     | UART_RX/U2/U58            | A v -> Y ^  | XNOR2X1M    | 0.268 | 0.115 |   1.972 |    8.263 | 
     | UART_RX/U2/U59            | C ^ -> Y v  | NAND3X1M    | 0.199 | 0.174 |   2.147 |    8.437 | 
     | UART_RX/U2/U63            | A v -> Y ^  | NOR4X1M     | 0.412 | 0.255 |   2.402 |    8.692 | 
     | UART_RX/U2/U29            | A ^ -> Y v  | NAND2X2M    | 0.434 | 0.363 |   2.765 |    9.056 | 
     | UART_RX/U2/U20            | A v -> Y ^  | INVX2M      | 0.385 | 0.342 |   3.107 |    9.397 | 
     | UART_RX/U2/U23            | A0 ^ -> Y v | OAI22X1M    | 0.136 | 0.138 |   3.245 |    9.535 | 
     | UART_RX/U2/\P_out_reg[1]  | D v         | SDFFRX1M    | 0.136 | 0.000 |   3.245 |    9.535 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.290 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | scan_clk__L3_I1          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | scan_clk__L4_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | scan_clk__L5_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | scan_clk__L6_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | scan_clk__L7_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | scan_clk__L8_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | scan_clk__L9_I1          | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | scan_clk__L10_I1         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | scan_clk__L12_I1         | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | RX_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | RX_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | RX_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | RX_CLK_M__L3_I0          | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.290 | 
     | UART_RX/U2/\P_out_reg[1] | CK ^       | SDFFRX1M   | 0.050 | 0.000 |   0.000 |   -6.290 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[5] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[5] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.579
- Arrival Time                  3.286
= Slack Time                    6.293
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.050 |       |   0.000 |    6.293 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.293 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.293 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.293 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.293 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.429 | 0.690 |   0.690 |    6.983 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   0.968 |    7.261 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.223 |    7.516 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   1.487 |    7.779 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   1.751 |    8.044 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.120 | 0.307 |   2.058 |    8.351 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.128 |   2.186 |    8.479 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   2.378 |    8.671 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.695 | 0.419 |   2.797 |    9.090 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.264 | 0.266 |   3.063 |    9.356 | 
     | UART_RX/U3/U32                | B v -> Y v  | AND2X2M    | 0.056 | 0.223 |   3.286 |    9.579 | 
     | UART_RX/U3/\Edge_Count_reg[5] | D v         | SDFFRQX2M  | 0.056 | 0.000 |   3.286 |    9.579 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.293 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.293 | 
     | UART_RX/U3/\Edge_Count_reg[5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.293 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[1] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[1] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.579
- Arrival Time                  3.284
= Slack Time                    6.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.050 |       |   0.000 |    6.295 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.295 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.295 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.429 | 0.690 |   0.690 |    6.985 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   0.968 |    7.263 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.223 |    7.518 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   1.487 |    7.781 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   1.751 |    8.046 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.120 | 0.307 |   2.058 |    8.353 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.128 |   2.186 |    8.481 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   2.378 |    8.673 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.695 | 0.419 |   2.797 |    9.092 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.264 | 0.266 |   3.063 |    9.358 | 
     | UART_RX/U3/U17                | B v -> Y v  | AND2X2M    | 0.055 | 0.221 |   3.284 |    9.579 | 
     | UART_RX/U3/\Edge_Count_reg[1] | D v         | SDFFRQX2M  | 0.055 | 0.000 |   3.284 |    9.579 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.295 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | UART_RX/U3/\Edge_Count_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.295 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[2] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[2] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.579
- Arrival Time                  3.284
= Slack Time                    6.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.050 |       |   0.000 |    6.295 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.295 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.295 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.295 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.429 | 0.690 |   0.690 |    6.985 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   0.968 |    7.263 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.223 |    7.518 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   1.487 |    7.781 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   1.751 |    8.046 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.120 | 0.307 |   2.058 |    8.353 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.128 |   2.186 |    8.481 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   2.378 |    8.673 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.695 | 0.419 |   2.797 |    9.092 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.264 | 0.266 |   3.063 |    9.358 | 
     | UART_RX/U3/U18                | B v -> Y v  | AND2X2M    | 0.055 | 0.221 |   3.284 |    9.579 | 
     | UART_RX/U3/\Edge_Count_reg[2] | D v         | SDFFRQX2M  | 0.055 | 0.000 |   3.284 |    9.579 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.295 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.295 | 
     | UART_RX/U3/\Edge_Count_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.295 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[4] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[4] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.580
- Arrival Time                  3.280
= Slack Time                    6.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.050 |       |   0.000 |    6.299 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.299 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.299 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.299 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.299 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.429 | 0.690 |   0.690 |    6.990 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   0.968 |    7.268 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.223 |    7.523 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   1.487 |    7.786 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   1.751 |    8.051 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.120 | 0.307 |   2.058 |    8.358 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.128 |   2.186 |    8.486 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   2.378 |    8.678 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.695 | 0.419 |   2.797 |    9.097 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.264 | 0.266 |   3.063 |    9.363 | 
     | UART_RX/U3/U20                | B v -> Y v  | AND2X2M    | 0.051 | 0.217 |   3.280 |    9.580 | 
     | UART_RX/U3/\Edge_Count_reg[4] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   3.280 |    9.580 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.300 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | UART_RX/U3/\Edge_Count_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.300 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[3] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[3] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.580
- Arrival Time                  3.280
= Slack Time                    6.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.050 |       |   0.000 |    6.300 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.300 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.300 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.300 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.300 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.429 | 0.690 |   0.690 |    6.990 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   0.968 |    7.268 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.223 |    7.523 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   1.487 |    7.786 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   1.751 |    8.051 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.120 | 0.307 |   2.058 |    8.358 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.128 |   2.186 |    8.486 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   2.378 |    8.678 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.695 | 0.419 |   2.797 |    9.097 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.264 | 0.266 |   3.063 |    9.363 | 
     | UART_RX/U3/U19                | B v -> Y v  | AND2X2M    | 0.051 | 0.217 |   3.280 |    9.580 | 
     | UART_RX/U3/\Edge_Count_reg[3] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   3.280 |    9.580 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.300 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.300 | 
     | UART_RX/U3/\Edge_Count_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.300 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin UART_RX/U3/\Edge_Count_reg[0] /CK 
Endpoint:   UART_RX/U3/\Edge_Count_reg[0] /D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[2][3] /Q     (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.580
- Arrival Time                  3.279
= Slack Time                    6.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |            |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^  |            | 0.050 |       |   0.000 |    6.301 | 
     | scan_clk__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | scan_clk__L2_I0               | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | scan_clk__L3_I0               | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.301 | 
     | scan_clk__L4_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | scan_clk__L5_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | scan_clk__L6_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | scan_clk__L7_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | scan_clk__L8_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | scan_clk__L9_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | scan_clk__L10_I0              | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.301 | 
     | DFT_REF_MUX/U1                | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.301 | 
     | REF_CLK_M__L1_I0              | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | REF_CLK_M__L2_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | REF_CLK_M__L3_I0              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | REF_CLK_M__L4_I0              | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | REF_CLK_M__L5_I3              | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.301 | 
     | RegFile/\memory_reg[2][3]     | CK ^ -> Q v | SDFFRQX2M  | 0.429 | 0.690 |   0.690 |    6.991 | 
     | UART_RX/U3/U31                | A v -> Y v  | OR2X2M     | 0.086 | 0.278 |   0.968 |    7.269 | 
     | UART_RX/U3/U43                | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.223 |    7.524 | 
     | UART_RX/U3/U45                | A v -> Y v  | OR2X1M     | 0.118 | 0.264 |   1.487 |    7.787 | 
     | UART_RX/U3/U47                | A v -> Y v  | OR2X1M     | 0.120 | 0.265 |   1.751 |    8.052 | 
     | UART_RX/U3/U50                | A0 v -> Y v | AO21XLM    | 0.120 | 0.307 |   2.058 |    8.359 | 
     | UART_RX/U3/U55                | A v -> Y ^  | XNOR2X1M   | 0.279 | 0.128 |   2.186 |    8.487 | 
     | UART_RX/U3/U58                | C ^ -> Y v  | NAND4BX1M  | 0.209 | 0.192 |   2.378 |    8.679 | 
     | UART_RX/U3/U62                | A v -> Y ^  | NOR4X1M    | 0.695 | 0.419 |   2.797 |    9.098 | 
     | UART_RX/U3/U15                | B ^ -> Y v  | NOR2X2M    | 0.264 | 0.266 |   3.063 |    9.364 | 
     | UART_RX/U3/U33                | B v -> Y v  | AND2X2M    | 0.051 | 0.216 |   3.279 |    9.580 | 
     | UART_RX/U3/\Edge_Count_reg[0] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   3.279 |    9.580 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.301 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | scan_clk__L3_I1               | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | scan_clk__L4_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | scan_clk__L10_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | scan_clk__L12_I1              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | RX_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | RX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | RX_CLK_M__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | RX_CLK_M__L3_I1               | A v -> Y ^ | CLKINVX32M | 0.050 | 0.000 |   0.000 |   -6.301 | 
     | UART_RX/U3/\Edge_Count_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.301 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\memory_reg[12][7] /CK 
Endpoint:   RegFile/\memory_reg[12][7] /D          (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.555
- Arrival Time                  3.191
= Slack Time                    6.364
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.050 |       |   0.000 |    6.364 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | scan_clk__L2_I0                     | A v -> Y ^   | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^   | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.364 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^   | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.364 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.364 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.364 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    6.823 | 
     | SYS_Cntroller/U94                   | A v -> Y ^   | INVX2M     | 0.298 | 0.200 |   0.659 |    7.023 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v   | NAND4X2M   | 0.608 | 0.435 |   1.094 |    7.458 | 
     | SYS_Cntroller/U46                   | AN v -> Y v  | NOR2BX2M   | 0.139 | 0.342 |   1.436 |    7.800 | 
     | SYS_Cntroller/U79                   | A v -> Y ^   | NOR2X4M    | 1.050 | 0.632 |   2.069 |    8.432 | 
     | RegFile/U183                        | A ^ -> Y ^   | AND2X2M    | 0.113 | 0.254 |   2.323 |    8.687 | 
     | RegFile/U180                        | A ^ -> Y ^   | AND2X2M    | 0.213 | 0.225 |   2.548 |    8.911 | 
     | RegFile/U153                        | B ^ -> Y v   | NAND2X2M   | 0.406 | 0.296 |   2.844 |    9.208 | 
     | RegFile/U350                        | A1N v -> Y v | OAI2BB2X1M | 0.172 | 0.347 |   3.191 |    9.555 | 
     | RegFile/\memory_reg[12][7]          | D v          | SDFFRQX2M  | 0.172 | 0.000 |   3.191 |    9.555 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.364 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | REF_CLK_M__L5_I10          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.364 | 
     | RegFile/\memory_reg[12][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.364 | 
     +-------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\memory_reg[12][4] /CK 
Endpoint:   RegFile/\memory_reg[12][4] /D          (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.555
- Arrival Time                  3.188
= Slack Time                    6.366
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.050 |       |   0.000 |    6.366 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | scan_clk__L2_I0                     | A v -> Y ^   | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^   | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.366 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^   | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.366 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.366 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.366 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    6.826 | 
     | SYS_Cntroller/U94                   | A v -> Y ^   | INVX2M     | 0.298 | 0.200 |   0.660 |    7.026 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v   | NAND4X2M   | 0.608 | 0.435 |   1.094 |    7.461 | 
     | SYS_Cntroller/U46                   | AN v -> Y v  | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    7.803 | 
     | SYS_Cntroller/U79                   | A v -> Y ^   | NOR2X4M    | 1.050 | 0.632 |   2.069 |    8.435 | 
     | RegFile/U183                        | A ^ -> Y ^   | AND2X2M    | 0.113 | 0.254 |   2.323 |    8.689 | 
     | RegFile/U180                        | A ^ -> Y ^   | AND2X2M    | 0.213 | 0.225 |   2.548 |    8.914 | 
     | RegFile/U153                        | B ^ -> Y v   | NAND2X2M   | 0.406 | 0.296 |   2.844 |    9.211 | 
     | RegFile/U347                        | A1N v -> Y v | OAI2BB2X1M | 0.175 | 0.344 |   3.188 |    9.554 | 
     | RegFile/\memory_reg[12][4]          | D v          | SDFFRQX2M  | 0.175 | 0.000 |   3.188 |    9.555 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.366 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.366 | 
     | RegFile/\memory_reg[12][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.366 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\memory_reg[12][2] /CK 
Endpoint:   RegFile/\memory_reg[12][2] /D          (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.557
- Arrival Time                  3.186
= Slack Time                    6.371
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.050 |       |   0.000 |    6.371 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L2_I0                     | A v -> Y ^   | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^   | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^   | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.371 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.371 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    6.830 | 
     | SYS_Cntroller/U94                   | A v -> Y ^   | INVX2M     | 0.298 | 0.200 |   0.659 |    7.031 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v   | NAND4X2M   | 0.608 | 0.435 |   1.094 |    7.465 | 
     | SYS_Cntroller/U46                   | AN v -> Y v  | NOR2BX2M   | 0.139 | 0.342 |   1.436 |    7.808 | 
     | SYS_Cntroller/U79                   | A v -> Y ^   | NOR2X4M    | 1.050 | 0.632 |   2.069 |    8.440 | 
     | RegFile/U183                        | A ^ -> Y ^   | AND2X2M    | 0.113 | 0.254 |   2.323 |    8.694 | 
     | RegFile/U180                        | A ^ -> Y ^   | AND2X2M    | 0.213 | 0.225 |   2.548 |    8.919 | 
     | RegFile/U153                        | B ^ -> Y v   | NAND2X2M   | 0.406 | 0.296 |   2.844 |    9.215 | 
     | RegFile/U345                        | A1N v -> Y v | OAI2BB2X1M | 0.164 | 0.341 |   3.186 |    9.557 | 
     | RegFile/\memory_reg[12][2]          | D v          | SDFFRQX2M  | 0.164 | 0.000 |   3.186 |    9.557 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.371 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | RegFile/\memory_reg[12][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.371 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\memory_reg[8][1] /CK 
Endpoint:   RegFile/\memory_reg[8][1] /D           (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.551
- Arrival Time                  3.179
= Slack Time                    6.371
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^   |            | 0.050 |       |   0.000 |    6.371 | 
     | scan_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L2_I0                     | A v -> Y ^   | CLKINVX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^   | BUFX12M    | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^   | BUFX8M     | 0.050 | 0.000 |   0.000 |    6.371 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    6.371 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    6.371 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    6.831 | 
     | SYS_Cntroller/U94                   | A v -> Y ^   | INVX2M     | 0.298 | 0.200 |   0.660 |    7.031 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v   | NAND4X2M   | 0.608 | 0.435 |   1.094 |    7.466 | 
     | SYS_Cntroller/U46                   | AN v -> Y v  | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    7.808 | 
     | SYS_Cntroller/U79                   | A v -> Y ^   | NOR2X4M    | 1.050 | 0.632 |   2.069 |    8.440 | 
     | RegFile/U183                        | A ^ -> Y ^   | AND2X2M    | 0.113 | 0.254 |   2.323 |    8.694 | 
     | RegFile/U180                        | A ^ -> Y ^   | AND2X2M    | 0.213 | 0.225 |   2.548 |    8.919 | 
     | RegFile/U162                        | B ^ -> Y v   | NAND2X2M   | 0.385 | 0.284 |   2.832 |    9.203 | 
     | RegFile/U248                        | A1N v -> Y v | OAI2BB2X1M | 0.194 | 0.348 |   3.179 |    9.550 | 
     | RegFile/\memory_reg[8][1]           | D v          | SDFFRQX2M  | 0.194 | 0.000 |   3.179 |    9.551 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -6.371 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -6.371 | 
     | RegFile/\memory_reg[8][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -6.371 | 
     +------------------------------------------------------------------------------------------+ 

