#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55db74839970 .scope module, "phase_softmax" "phase_softmax" 2 32;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "rel_ab";
    .port_info 4 /INPUT 8 "rel_ac";
    .port_info 5 /INPUT 8 "rel_ad";
    .port_info 6 /INPUT 8 "rel_bc";
    .port_info 7 /INPUT 8 "rel_bd";
    .port_info 8 /INPUT 8 "rel_cd";
    .port_info 9 /OUTPUT 1 "spike_ab";
    .port_info 10 /OUTPUT 1 "spike_ac";
    .port_info 11 /OUTPUT 1 "spike_ad";
    .port_info 12 /OUTPUT 1 "spike_bc";
    .port_info 13 /OUTPUT 1 "spike_bd";
    .port_info 14 /OUTPUT 1 "spike_cd";
    .port_info 15 /OUTPUT 8 "rate_ab";
    .port_info 16 /OUTPUT 8 "rate_ac";
    .port_info 17 /OUTPUT 8 "rate_ad";
    .port_info 18 /OUTPUT 8 "rate_bc";
    .port_info 19 /OUTPUT 8 "rate_bd";
    .port_info 20 /OUTPUT 8 "rate_cd";
    .port_info 21 /OUTPUT 3 "winner_out";
P_0x55db7482b590 .param/l "INHIBIT_GAIN" 0 2 34, C4<00000100>;
P_0x55db7482b5d0 .param/l "THRESHOLD" 0 2 33, C4<100000000>;
v0x55db747ebc60_0 .net *"_ivl_0", 0 0, L_0x55db74882580;  1 drivers
L_0x7f7c3a939060 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x55db747ebd30_0 .net/2u *"_ivl_10", 7 0, L_0x7f7c3a939060;  1 drivers
L_0x7f7c3a939498 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x55db7482b250_0 .net/2u *"_ivl_100", 7 0, L_0x7f7c3a939498;  1 drivers
v0x55db7482a1f0_0 .net *"_ivl_103", 7 0, L_0x55db748854f0;  1 drivers
L_0x7f7c3a9394e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db7481f1e0_0 .net/2u *"_ivl_104", 7 0, L_0x7f7c3a9394e0;  1 drivers
v0x55db74808490_0 .net *"_ivl_13", 7 0, L_0x55db748829c0;  1 drivers
L_0x7f7c3a9390a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db74807430_0 .net/2u *"_ivl_14", 7 0, L_0x7f7c3a9390a8;  1 drivers
v0x55db7485c130_0 .net *"_ivl_18", 0 0, L_0x55db74882cd0;  1 drivers
v0x55db7485c1f0_0 .net *"_ivl_2", 7 0, L_0x55db74882620;  1 drivers
v0x55db7485c2d0_0 .net *"_ivl_20", 7 0, L_0x55db74882d70;  1 drivers
v0x55db7485c3b0_0 .net *"_ivl_22", 7 0, L_0x55db74882f50;  1 drivers
v0x55db7485c490_0 .net *"_ivl_24", 3 0, L_0x55db74882e60;  1 drivers
L_0x7f7c3a9390f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55db7485c570_0 .net *"_ivl_26", 3 0, L_0x7f7c3a9390f0;  1 drivers
L_0x7f7c3a939138 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x55db7485c650_0 .net/2u *"_ivl_28", 7 0, L_0x7f7c3a939138;  1 drivers
v0x55db7485c730_0 .net *"_ivl_31", 7 0, L_0x55db74883120;  1 drivers
L_0x7f7c3a939180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db7485c810_0 .net/2u *"_ivl_32", 7 0, L_0x7f7c3a939180;  1 drivers
v0x55db7485c8f0_0 .net *"_ivl_36", 0 0, L_0x55db74883460;  1 drivers
v0x55db7485c9b0_0 .net *"_ivl_38", 7 0, L_0x55db74883500;  1 drivers
v0x55db7485ca90_0 .net *"_ivl_4", 7 0, L_0x55db74882850;  1 drivers
v0x55db7485cb70_0 .net *"_ivl_40", 7 0, L_0x55db74883760;  1 drivers
v0x55db7485cc50_0 .net *"_ivl_42", 3 0, L_0x55db74883670;  1 drivers
L_0x7f7c3a9391c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55db7485cd30_0 .net *"_ivl_44", 3 0, L_0x7f7c3a9391c8;  1 drivers
L_0x7f7c3a939210 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x55db7485ce10_0 .net/2u *"_ivl_46", 7 0, L_0x7f7c3a939210;  1 drivers
v0x55db7485cef0_0 .net *"_ivl_49", 7 0, L_0x55db74883930;  1 drivers
L_0x7f7c3a939258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db7485cfd0_0 .net/2u *"_ivl_50", 7 0, L_0x7f7c3a939258;  1 drivers
v0x55db7485d0b0_0 .net *"_ivl_54", 0 0, L_0x55db74883ce0;  1 drivers
v0x55db7485d170_0 .net *"_ivl_56", 7 0, L_0x55db74883d80;  1 drivers
v0x55db7485d250_0 .net *"_ivl_58", 7 0, L_0x55db74883f70;  1 drivers
v0x55db7485d330_0 .net *"_ivl_6", 3 0, L_0x55db74882760;  1 drivers
v0x55db7485d410_0 .net *"_ivl_60", 3 0, L_0x55db74883ba0;  1 drivers
L_0x7f7c3a9392a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55db7485d4f0_0 .net *"_ivl_62", 3 0, L_0x7f7c3a9392a0;  1 drivers
L_0x7f7c3a9392e8 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x55db7485d5d0_0 .net/2u *"_ivl_64", 7 0, L_0x7f7c3a9392e8;  1 drivers
v0x55db7485d6b0_0 .net *"_ivl_67", 7 0, L_0x55db748841a0;  1 drivers
L_0x7f7c3a939330 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db7485d790_0 .net/2u *"_ivl_68", 7 0, L_0x7f7c3a939330;  1 drivers
v0x55db7485d870_0 .net *"_ivl_72", 0 0, L_0x55db74884540;  1 drivers
v0x55db7485d930_0 .net *"_ivl_74", 7 0, L_0x55db748845e0;  1 drivers
v0x55db7485da10_0 .net *"_ivl_76", 7 0, L_0x55db748848a0;  1 drivers
v0x55db7485daf0_0 .net *"_ivl_78", 3 0, L_0x55db748847b0;  1 drivers
L_0x7f7c3a939018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55db7485dbd0_0 .net *"_ivl_8", 3 0, L_0x7f7c3a939018;  1 drivers
L_0x7f7c3a939378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55db7485dcb0_0 .net *"_ivl_80", 3 0, L_0x7f7c3a939378;  1 drivers
L_0x7f7c3a9393c0 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x55db7485dd90_0 .net/2u *"_ivl_82", 7 0, L_0x7f7c3a9393c0;  1 drivers
v0x55db7485de70_0 .net *"_ivl_85", 7 0, L_0x55db74884b00;  1 drivers
L_0x7f7c3a939408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db7485df50_0 .net/2u *"_ivl_86", 7 0, L_0x7f7c3a939408;  1 drivers
v0x55db7485e030_0 .net *"_ivl_90", 0 0, L_0x55db74884ed0;  1 drivers
v0x55db7485e0f0_0 .net *"_ivl_92", 7 0, L_0x55db74884f70;  1 drivers
v0x55db7485e1d0_0 .net *"_ivl_94", 7 0, L_0x55db74885260;  1 drivers
v0x55db7485e2b0_0 .net *"_ivl_96", 3 0, L_0x55db74885170;  1 drivers
L_0x7f7c3a939450 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55db7485e390_0 .net *"_ivl_98", 3 0, L_0x7f7c3a939450;  1 drivers
v0x55db7485e470_0 .var "a", 8 0;
v0x55db7485e550_0 .var "acc_ab", 8 0;
v0x55db7485e630_0 .var "acc_ac", 8 0;
v0x55db7485e710_0 .var "acc_ad", 8 0;
v0x55db7485e7f0_0 .var "acc_bc", 8 0;
v0x55db7485e8d0_0 .var "acc_bd", 8 0;
v0x55db7485e9b0_0 .var "acc_cd", 8 0;
o0x7f7c3a982a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55db7485ea90_0 .net "clk", 0 0, o0x7f7c3a982a68;  0 drivers
v0x55db7485eb50_0 .var "cnt_ab", 7 0;
v0x55db7485ec30_0 .var "cnt_ac", 7 0;
v0x55db7485ed10_0 .var "cnt_ad", 7 0;
v0x55db7485edf0_0 .var "cnt_bc", 7 0;
v0x55db7485eed0_0 .var "cnt_bd", 7 0;
v0x55db7485efb0_0 .var "cnt_cd", 7 0;
o0x7f7c3a982bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55db7485f090_0 .net "cycle_start", 0 0, o0x7f7c3a982bb8;  0 drivers
v0x55db7485f150_0 .net "inh_ab", 7 0, L_0x55db74882b00;  1 drivers
v0x55db7485f230_0 .net "inh_ac", 7 0, L_0x55db74883260;  1 drivers
v0x55db7485f310_0 .net "inh_ad", 7 0, L_0x55db74883b00;  1 drivers
v0x55db7485f3f0_0 .net "inh_bc", 7 0, L_0x55db748842e0;  1 drivers
v0x55db7485f4d0_0 .net "inh_bd", 7 0, L_0x55db74884c40;  1 drivers
v0x55db7485f5b0_0 .net "inh_cd", 7 0, L_0x55db74885630;  1 drivers
v0x55db7485f690_0 .var "rate_ab", 7 0;
v0x55db7485f770_0 .var "rate_ac", 7 0;
v0x55db7485f850_0 .var "rate_ad", 7 0;
v0x55db7485f930_0 .var "rate_bc", 7 0;
v0x55db7485fa10_0 .var "rate_bd", 7 0;
v0x55db7485faf0_0 .var "rate_cd", 7 0;
o0x7f7c3a982e28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55db7485fbd0_0 .net "rel_ab", 7 0, o0x7f7c3a982e28;  0 drivers
o0x7f7c3a982e58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55db7485fcb0_0 .net "rel_ac", 7 0, o0x7f7c3a982e58;  0 drivers
o0x7f7c3a982e88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55db7485fd90_0 .net "rel_ad", 7 0, o0x7f7c3a982e88;  0 drivers
o0x7f7c3a982eb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55db7485fe70_0 .net "rel_bc", 7 0, o0x7f7c3a982eb8;  0 drivers
o0x7f7c3a982ee8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55db7485ff50_0 .net "rel_bd", 7 0, o0x7f7c3a982ee8;  0 drivers
o0x7f7c3a982f18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55db74860030_0 .net "rel_cd", 7 0, o0x7f7c3a982f18;  0 drivers
o0x7f7c3a982f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55db74860110_0 .net "rst_n", 0 0, o0x7f7c3a982f48;  0 drivers
v0x55db748601d0_0 .var "spike_ab", 0 0;
v0x55db74860290_0 .var "spike_ac", 0 0;
v0x55db74860350_0 .var "spike_ad", 0 0;
v0x55db74860410_0 .var "spike_bc", 0 0;
v0x55db748604d0_0 .var "spike_bd", 0 0;
v0x55db74860590_0 .var "spike_cd", 0 0;
v0x55db74860650_0 .var "winner_comb", 2 0;
v0x55db74860730_0 .var "winner_out", 2 0;
v0x55db74860810_0 .var "winner_rel_comb", 7 0;
E_0x55db74786da0/0 .event negedge, v0x55db74860110_0;
E_0x55db74786da0/1 .event posedge, v0x55db7485ea90_0;
E_0x55db74786da0 .event/or E_0x55db74786da0/0, E_0x55db74786da0/1;
E_0x55db74785930/0 .event edge, v0x55db7485fbd0_0, v0x55db7485fcb0_0, v0x55db74860810_0, v0x55db7485fd90_0;
E_0x55db74785930/1 .event edge, v0x55db7485fe70_0, v0x55db7485ff50_0, v0x55db74860030_0;
E_0x55db74785930 .event/or E_0x55db74785930/0, E_0x55db74785930/1;
L_0x55db74882580 .cmp/gt 8, v0x55db74860810_0, o0x7f7c3a982e28;
L_0x55db74882620 .arith/sub 8, v0x55db74860810_0, o0x7f7c3a982e28;
L_0x55db74882760 .part L_0x55db74882620, 4, 4;
L_0x55db74882850 .concat [ 4 4 0 0], L_0x55db74882760, L_0x7f7c3a939018;
L_0x55db748829c0 .arith/mult 8, L_0x55db74882850, L_0x7f7c3a939060;
L_0x55db74882b00 .functor MUXZ 8, L_0x7f7c3a9390a8, L_0x55db748829c0, L_0x55db74882580, C4<>;
L_0x55db74882cd0 .cmp/gt 8, v0x55db74860810_0, o0x7f7c3a982e58;
L_0x55db74882d70 .arith/sub 8, v0x55db74860810_0, o0x7f7c3a982e58;
L_0x55db74882e60 .part L_0x55db74882d70, 4, 4;
L_0x55db74882f50 .concat [ 4 4 0 0], L_0x55db74882e60, L_0x7f7c3a9390f0;
L_0x55db74883120 .arith/mult 8, L_0x55db74882f50, L_0x7f7c3a939138;
L_0x55db74883260 .functor MUXZ 8, L_0x7f7c3a939180, L_0x55db74883120, L_0x55db74882cd0, C4<>;
L_0x55db74883460 .cmp/gt 8, v0x55db74860810_0, o0x7f7c3a982e88;
L_0x55db74883500 .arith/sub 8, v0x55db74860810_0, o0x7f7c3a982e88;
L_0x55db74883670 .part L_0x55db74883500, 4, 4;
L_0x55db74883760 .concat [ 4 4 0 0], L_0x55db74883670, L_0x7f7c3a9391c8;
L_0x55db74883930 .arith/mult 8, L_0x55db74883760, L_0x7f7c3a939210;
L_0x55db74883b00 .functor MUXZ 8, L_0x7f7c3a939258, L_0x55db74883930, L_0x55db74883460, C4<>;
L_0x55db74883ce0 .cmp/gt 8, v0x55db74860810_0, o0x7f7c3a982eb8;
L_0x55db74883d80 .arith/sub 8, v0x55db74860810_0, o0x7f7c3a982eb8;
L_0x55db74883ba0 .part L_0x55db74883d80, 4, 4;
L_0x55db74883f70 .concat [ 4 4 0 0], L_0x55db74883ba0, L_0x7f7c3a9392a0;
L_0x55db748841a0 .arith/mult 8, L_0x55db74883f70, L_0x7f7c3a9392e8;
L_0x55db748842e0 .functor MUXZ 8, L_0x7f7c3a939330, L_0x55db748841a0, L_0x55db74883ce0, C4<>;
L_0x55db74884540 .cmp/gt 8, v0x55db74860810_0, o0x7f7c3a982ee8;
L_0x55db748845e0 .arith/sub 8, v0x55db74860810_0, o0x7f7c3a982ee8;
L_0x55db748847b0 .part L_0x55db748845e0, 4, 4;
L_0x55db748848a0 .concat [ 4 4 0 0], L_0x55db748847b0, L_0x7f7c3a939378;
L_0x55db74884b00 .arith/mult 8, L_0x55db748848a0, L_0x7f7c3a9393c0;
L_0x55db74884c40 .functor MUXZ 8, L_0x7f7c3a939408, L_0x55db74884b00, L_0x55db74884540, C4<>;
L_0x55db74884ed0 .cmp/gt 8, v0x55db74860810_0, o0x7f7c3a982f18;
L_0x55db74884f70 .arith/sub 8, v0x55db74860810_0, o0x7f7c3a982f18;
L_0x55db74885170 .part L_0x55db74884f70, 4, 4;
L_0x55db74885260 .concat [ 4 4 0 0], L_0x55db74885170, L_0x7f7c3a939450;
L_0x55db748854f0 .arith/mult 8, L_0x55db74885260, L_0x7f7c3a939498;
L_0x55db74885630 .functor MUXZ 8, L_0x7f7c3a9394e0, L_0x55db748854f0, L_0x55db74884ed0, C4<>;
S_0x55db74793900 .scope module, "tb_pst_brain_v1" "tb_pst_brain_v1" 3 14;
 .timescale -9 -12;
v0x55db74880da0_0 .var/i "a_hit", 31 0;
v0x55db74880ea0_0 .var/i "b_hit", 31 0;
v0x55db74880f80_0 .var "clk", 0 0;
v0x55db74881260_0 .var "cur0", 7 0;
v0x55db74881300_0 .var "cur1", 7 0;
v0x55db748813c0_0 .var "cur2", 7 0;
v0x55db74881480_0 .var "cur3", 7 0;
v0x55db74881590_0 .var/i "cyc_cnt", 31 0;
v0x55db74881670_0 .net "fp", 7 0, L_0x55db7489ef60;  1 drivers
v0x55db748817c0_0 .net "fv", 0 0, L_0x55db7489eea0;  1 drivers
v0x55db74881860_0 .var/i "i", 31 0;
v0x55db74881900_0 .net "p_err", 7 0, v0x55db74875bd0_0;  1 drivers
v0x55db748819c0_0 .net "p_out", 7 0, v0x55db74876b60_0;  1 drivers
v0x55db74881ad0_0 .net "ph0", 7 0, v0x55db7486bbc0_0;  1 drivers
v0x55db74881b90_0 .net "ph1", 7 0, v0x55db7486c9e0_0;  1 drivers
v0x55db74881c50_0 .net "ph2", 7 0, v0x55db7486db60_0;  1 drivers
v0x55db74881d10_0 .net "ph3", 7 0, v0x55db7486eab0_0;  1 drivers
v0x55db74881dd0_0 .var "rst_n", 0 0;
v0x55db74882080_0 .net "sA", 7 0, v0x55db74879f20_0;  1 drivers
v0x55db74882190_0 .net "sB", 7 0, v0x55db7487a000_0;  1 drivers
v0x55db748822a0_0 .var/i "trans_cyc", 31 0;
v0x55db74882380_0 .net "w_att", 2 0, L_0x55db74883300;  1 drivers
v0x55db74882440_0 .net "w_rel", 7 0, L_0x55db7481eec0;  1 drivers
v0x55db748824e0_0 .net "w_stdp", 7 0, L_0x55db7489beb0;  1 drivers
E_0x55db7480cce0 .event posedge, v0x55db74862060_0;
S_0x55db74860bf0 .scope module, "brain" "pst_brain_v1" 3 50, 4 35 0, S_0x55db74793900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "cur0";
    .port_info 3 /INPUT 8 "cur1";
    .port_info 4 /INPUT 8 "cur2";
    .port_info 5 /INPUT 8 "cur3";
    .port_info 6 /OUTPUT 8 "phase0";
    .port_info 7 /OUTPUT 8 "phase1";
    .port_info 8 /OUTPUT 8 "phase2";
    .port_info 9 /OUTPUT 8 "phase3";
    .port_info 10 /OUTPUT 3 "winner";
    .port_info 11 /OUTPUT 8 "winner_rel";
    .port_info 12 /OUTPUT 8 "w_winner";
    .port_info 13 /OUTPUT 8 "seq_slot_A";
    .port_info 14 /OUTPUT 8 "seq_slot_B";
    .port_info 15 /OUTPUT 1 "seq_force_valid";
    .port_info 16 /OUTPUT 8 "seq_force_pred";
    .port_info 17 /OUTPUT 8 "pred_out";
    .port_info 18 /OUTPUT 8 "pred_err";
P_0x55db74860da0 .param/l "ETA_LTD" 0 4 39, C4<00000011>;
P_0x55db74860de0 .param/l "ETA_LTP" 0 4 38, C4<00000100>;
P_0x55db74860e20 .param/l "PHASE_TOL" 0 4 37, C4<00010100>;
P_0x55db74860e60 .param/l "SLOT_A_INIT" 0 4 42, C4<00000000>;
P_0x55db74860ea0 .param/l "SLOT_B_INIT" 0 4 43, C4<11010101>;
P_0x55db74860ee0 .param/l "THRESHOLD" 0 4 36, C4<11001000>;
L_0x55db74883300 .functor BUFZ 3, v0x55db74880530_0, C4<000>, C4<000>, C4<000>;
L_0x55db7481eec0 .functor BUFZ 8, v0x55db748806f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55db74807c50 .functor OR 1, v0x55db748800f0_0, v0x55db74880190_0, C4<0>, C4<0>;
L_0x55db7489beb0 .functor BUFZ 8, v0x55db7487d600_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55db7489eea0 .functor BUFZ 1, v0x55db74879810_0, C4<0>, C4<0>, C4<0>;
L_0x55db7489ef60 .functor BUFZ 8, v0x55db74879740_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55db7487d8a0_0 .net "clk", 0 0, v0x55db74880f80_0;  1 drivers
v0x55db7487d960_0 .net "coin_ab", 0 0, v0x55db74862120_0;  1 drivers
v0x55db7487da20_0 .net "coin_ac", 0 0, v0x55db74863af0_0;  1 drivers
v0x55db7487db20_0 .net "coin_ad", 0 0, v0x55db748653e0_0;  1 drivers
v0x55db7487dbf0_0 .net "coin_bc", 0 0, v0x55db74866fd0_0;  1 drivers
v0x55db7487dc90_0 .net "coin_bd", 0 0, v0x55db74868a50_0;  1 drivers
v0x55db7487dd60_0 .net "coin_cd", 0 0, v0x55db7486a590_0;  1 drivers
v0x55db7487de30_0 .net "cur0", 7 0, v0x55db74881260_0;  1 drivers
v0x55db7487df00_0 .net "cur1", 7 0, v0x55db74881300_0;  1 drivers
v0x55db7487dfd0_0 .net "cur2", 7 0, v0x55db748813c0_0;  1 drivers
v0x55db7487e0a0_0 .net "cur3", 7 0, v0x55db74881480_0;  1 drivers
v0x55db7487e170_0 .net "cyc_start", 0 0, v0x55db7486f2a0_0;  1 drivers
v0x55db7487e210_0 .net "fired0", 0 0, v0x55db7486b890_0;  1 drivers
v0x55db7487e340_0 .net "fired1", 0 0, v0x55db7486c6f0_0;  1 drivers
v0x55db7487e470_0 .net "fired2", 0 0, v0x55db7486d800_0;  1 drivers
v0x55db7487e5a0_0 .net "fired3", 0 0, v0x55db7486e7a0_0;  1 drivers
v0x55db7487e6d0_0 .net "force_pred_w", 7 0, v0x55db74879740_0;  1 drivers
v0x55db7487e770_0 .net "force_valid_w", 0 0, v0x55db74879810_0;  1 drivers
v0x55db7487e810_0 .net "gphase", 7 0, v0x55db7486f360_0;  1 drivers
v0x55db7487e8b0_0 .net "phase0", 7 0, v0x55db7486bbc0_0;  alias, 1 drivers
v0x55db7487e950_0 .net "phase1", 7 0, v0x55db7486c9e0_0;  alias, 1 drivers
v0x55db7487ea80_0 .net "phase2", 7 0, v0x55db7486db60_0;  alias, 1 drivers
v0x55db7487ebb0_0 .net "phase3", 7 0, v0x55db7486eab0_0;  alias, 1 drivers
v0x55db7487ece0_0 .net "pred_boost_out", 7 0, L_0x55db748a0280;  1 drivers
v0x55db7487ed80_0 .net "pred_err", 7 0, v0x55db74875bd0_0;  alias, 1 drivers
v0x55db7487ee20_0 .net "pred_err_sign", 0 0, v0x55db74875cb0_0;  1 drivers
v0x55db7487eef0_0 .net "pred_err_valid", 0 0, v0x55db74875d70_0;  1 drivers
v0x55db7487efc0_0 .net "pred_out", 7 0, v0x55db74876b60_0;  alias, 1 drivers
v0x55db7487f090_0 .net "rel_ab", 7 0, v0x55db74862b20_0;  1 drivers
v0x55db7487f160_0 .net "rel_ac", 7 0, v0x55db74864410_0;  1 drivers
v0x55db7487f230_0 .net "rel_ad", 7 0, v0x55db74865f80_0;  1 drivers
v0x55db7487f300_0 .net "rel_bc", 7 0, v0x55db748679c0_0;  1 drivers
v0x55db7487f3d0_0 .net "rel_bd", 7 0, v0x55db74869510_0;  1 drivers
v0x55db7487f6b0_0 .net "rel_cd", 7 0, v0x55db7486b0f0_0;  1 drivers
v0x55db7487f780_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  1 drivers
v0x55db7487f820_0 .net "seq_err_w", 7 0, v0x55db74879590_0;  1 drivers
v0x55db7487f8f0_0 .net "seq_force_pred", 7 0, L_0x55db7489ef60;  alias, 1 drivers
v0x55db7487f990_0 .net "seq_force_valid", 0 0, L_0x55db7489eea0;  alias, 1 drivers
v0x55db7487fa30_0 .net "seq_lw_w", 0 0, v0x55db74879b20_0;  1 drivers
v0x55db7487fb00_0 .net "seq_slot_A", 7 0, v0x55db74879f20_0;  alias, 1 drivers
v0x55db7487fbd0_0 .net "seq_slot_B", 7 0, v0x55db7487a000_0;  alias, 1 drivers
v0x55db7487fca0_0 .net "stdp_ltd", 0 0, v0x55db7487cee0_0;  1 drivers
v0x55db7487fd70_0 .net "stdp_ltp", 0 0, v0x55db7487cfa0_0;  1 drivers
v0x55db7487fe40_0 .net "stdp_w_out", 7 0, v0x55db7487d600_0;  1 drivers
v0x55db7487ff10_0 .var "w_comb", 2 0;
v0x55db7487ffb0_0 .net "w_winner", 7 0, L_0x55db7489beb0;  alias, 1 drivers
v0x55db74880050_0 .net "win_fired", 0 0, L_0x55db74807c50;  1 drivers
v0x55db748800f0_0 .var "win_fired_a", 0 0;
v0x55db74880190_0 .var "win_fired_b", 0 0;
v0x55db74880260_0 .var "win_idx_mapped", 7 0;
v0x55db74880300_0 .var "win_phase_a", 7 0;
v0x55db748803a0_0 .var "win_phase_b", 7 0;
v0x55db74880470_0 .net "winner", 2 0, L_0x55db74883300;  alias, 1 drivers
v0x55db74880530_0 .var "winner_r", 2 0;
v0x55db74880610_0 .net "winner_rel", 7 0, L_0x55db7481eec0;  alias, 1 drivers
v0x55db748806f0_0 .var "winner_rel_r", 7 0;
v0x55db748807d0_0 .var "wr_comb", 7 0;
E_0x55db7480cb50 .event edge, v0x55db74880530_0;
E_0x55db7474e8a0/0 .event edge, v0x55db74880530_0, v0x55db748627a0_0, v0x55db74862880_0, v0x55db74862460_0;
E_0x55db7474e8a0/1 .event edge, v0x55db74862520_0, v0x55db74864190_0, v0x55db74863e70_0, v0x55db74865ce0_0;
E_0x55db7474e8a0/2 .event edge, v0x55db74865840_0;
E_0x55db7474e8a0 .event/or E_0x55db7474e8a0/0, E_0x55db7474e8a0/1, E_0x55db7474e8a0/2;
E_0x55db746e9c10/0 .event edge, v0x55db74862b20_0, v0x55db74864410_0, v0x55db748807d0_0, v0x55db74865f80_0;
E_0x55db746e9c10/1 .event edge, v0x55db748679c0_0, v0x55db74869510_0, v0x55db7486b0f0_0;
E_0x55db746e9c10 .event/or E_0x55db746e9c10/0, E_0x55db746e9c10/1;
S_0x55db74861340 .scope module, "cd_ab" "coincidence_detector" 4 110, 5 24 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x55db7482a530 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x55db7482a570 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7f7c3a939528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74861790_0 .net/2u *"_ivl_0", 0 0, L_0x7f7c3a939528;  1 drivers
v0x55db74861890_0 .net *"_ivl_10", 8 0, L_0x55db74885b20;  1 drivers
v0x55db74861970_0 .net *"_ivl_12", 8 0, L_0x55db74885bc0;  1 drivers
L_0x7f7c3a9395b8 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x55db74861a30_0 .net/2u *"_ivl_16", 8 0, L_0x7f7c3a9395b8;  1 drivers
v0x55db74861b10_0 .net *"_ivl_20", 0 0, L_0x55db74895ee0;  1 drivers
v0x55db74861c20_0 .net *"_ivl_23", 7 0, L_0x55db74896020;  1 drivers
v0x55db74861d00_0 .net *"_ivl_25", 7 0, L_0x55db748960c0;  1 drivers
L_0x7f7c3a939600 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db74861de0_0 .net/2u *"_ivl_28", 7 0, L_0x7f7c3a939600;  1 drivers
L_0x7f7c3a939570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74861ec0_0 .net/2u *"_ivl_4", 0 0, L_0x7f7c3a939570;  1 drivers
v0x55db74861fa0_0 .net *"_ivl_8", 0 0, L_0x55db748859e0;  1 drivers
v0x55db74862060_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db74862120_0 .var "coincident", 0 0;
v0x55db748621e0_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db748622a0_0 .net "diff_raw", 8 0, L_0x55db74885c60;  1 drivers
v0x55db74862380_0 .net "diff_wrap", 8 0, L_0x55db74895da0;  1 drivers
v0x55db74862460_0 .net "fired_a", 0 0, v0x55db7486b890_0;  alias, 1 drivers
v0x55db74862520_0 .net "fired_b", 0 0, v0x55db7486c6f0_0;  alias, 1 drivers
v0x55db748625e0_0 .net "pa", 8 0, L_0x55db74885800;  1 drivers
v0x55db748626c0_0 .net "pb", 8 0, L_0x55db748858f0;  1 drivers
v0x55db748627a0_0 .net "phase_a", 7 0, v0x55db7486bbc0_0;  alias, 1 drivers
v0x55db74862880_0 .net "phase_b", 7 0, v0x55db7486c9e0_0;  alias, 1 drivers
v0x55db74862960_0 .net "phase_diff", 7 0, L_0x55db748961c0;  1 drivers
v0x55db74862a40_0 .net "rel_score", 7 0, L_0x55db748962b0;  1 drivers
v0x55db74862b20_0 .var "relevance", 7 0;
v0x55db74862c00_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
E_0x55db748537b0/0 .event negedge, v0x55db74862c00_0;
E_0x55db748537b0/1 .event posedge, v0x55db74862060_0;
E_0x55db748537b0 .event/or E_0x55db748537b0/0, E_0x55db748537b0/1;
L_0x55db74885800 .concat [ 8 1 0 0], v0x55db7486bbc0_0, L_0x7f7c3a939528;
L_0x55db748858f0 .concat [ 8 1 0 0], v0x55db7486c9e0_0, L_0x7f7c3a939570;
L_0x55db748859e0 .cmp/ge 9, L_0x55db74885800, L_0x55db748858f0;
L_0x55db74885b20 .arith/sub 9, L_0x55db74885800, L_0x55db748858f0;
L_0x55db74885bc0 .arith/sub 9, L_0x55db748858f0, L_0x55db74885800;
L_0x55db74885c60 .functor MUXZ 9, L_0x55db74885bc0, L_0x55db74885b20, L_0x55db748859e0, C4<>;
L_0x55db74895da0 .arith/sub 9, L_0x7f7c3a9395b8, L_0x55db74885c60;
L_0x55db74895ee0 .cmp/ge 9, L_0x55db74895da0, L_0x55db74885c60;
L_0x55db74896020 .part L_0x55db74885c60, 0, 8;
L_0x55db748960c0 .part L_0x55db74895da0, 0, 8;
L_0x55db748961c0 .functor MUXZ 8, L_0x55db748960c0, L_0x55db74896020, L_0x55db74895ee0, C4<>;
L_0x55db748962b0 .arith/sub 8, L_0x7f7c3a939600, L_0x55db748961c0;
S_0x55db74862de0 .scope module, "cd_ac" "coincidence_detector" 4 115, 5 24 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x55db7481fcf0 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x55db7481fd30 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7f7c3a939648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74863180_0 .net/2u *"_ivl_0", 0 0, L_0x7f7c3a939648;  1 drivers
v0x55db74863280_0 .net *"_ivl_10", 8 0, L_0x55db74896780;  1 drivers
v0x55db74863360_0 .net *"_ivl_12", 8 0, L_0x55db74896820;  1 drivers
L_0x7f7c3a9396d8 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x55db74863420_0 .net/2u *"_ivl_16", 8 0, L_0x7f7c3a9396d8;  1 drivers
v0x55db74863500_0 .net *"_ivl_20", 0 0, L_0x55db74896c40;  1 drivers
v0x55db74863610_0 .net *"_ivl_23", 7 0, L_0x55db74896d80;  1 drivers
v0x55db748636f0_0 .net *"_ivl_25", 7 0, L_0x55db74896eb0;  1 drivers
L_0x7f7c3a939720 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db748637d0_0 .net/2u *"_ivl_28", 7 0, L_0x7f7c3a939720;  1 drivers
L_0x7f7c3a939690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db748638b0_0 .net/2u *"_ivl_4", 0 0, L_0x7f7c3a939690;  1 drivers
v0x55db74863990_0 .net *"_ivl_8", 0 0, L_0x55db74896640;  1 drivers
v0x55db74863a50_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db74863af0_0 .var "coincident", 0 0;
v0x55db74863b90_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db74863c30_0 .net "diff_raw", 8 0, L_0x55db748969e0;  1 drivers
v0x55db74863cf0_0 .net "diff_wrap", 8 0, L_0x55db74896b00;  1 drivers
v0x55db74863dd0_0 .net "fired_a", 0 0, v0x55db7486b890_0;  alias, 1 drivers
v0x55db74863e70_0 .net "fired_b", 0 0, v0x55db7486d800_0;  alias, 1 drivers
v0x55db74863f10_0 .net "pa", 8 0, L_0x55db74896460;  1 drivers
v0x55db74863ff0_0 .net "pb", 8 0, L_0x55db74896550;  1 drivers
v0x55db748640d0_0 .net "phase_a", 7 0, v0x55db7486bbc0_0;  alias, 1 drivers
v0x55db74864190_0 .net "phase_b", 7 0, v0x55db7486db60_0;  alias, 1 drivers
v0x55db74864250_0 .net "phase_diff", 7 0, L_0x55db74896fb0;  1 drivers
v0x55db74864330_0 .net "rel_score", 7 0, L_0x55db748970a0;  1 drivers
v0x55db74864410_0 .var "relevance", 7 0;
v0x55db748644f0_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
L_0x55db74896460 .concat [ 8 1 0 0], v0x55db7486bbc0_0, L_0x7f7c3a939648;
L_0x55db74896550 .concat [ 8 1 0 0], v0x55db7486db60_0, L_0x7f7c3a939690;
L_0x55db74896640 .cmp/ge 9, L_0x55db74896460, L_0x55db74896550;
L_0x55db74896780 .arith/sub 9, L_0x55db74896460, L_0x55db74896550;
L_0x55db74896820 .arith/sub 9, L_0x55db74896550, L_0x55db74896460;
L_0x55db748969e0 .functor MUXZ 9, L_0x55db74896820, L_0x55db74896780, L_0x55db74896640, C4<>;
L_0x55db74896b00 .arith/sub 9, L_0x7f7c3a9396d8, L_0x55db748969e0;
L_0x55db74896c40 .cmp/ge 9, L_0x55db74896b00, L_0x55db748969e0;
L_0x55db74896d80 .part L_0x55db748969e0, 0, 8;
L_0x55db74896eb0 .part L_0x55db74896b00, 0, 8;
L_0x55db74896fb0 .functor MUXZ 8, L_0x55db74896eb0, L_0x55db74896d80, L_0x55db74896c40, C4<>;
L_0x55db748970a0 .arith/sub 8, L_0x7f7c3a939720, L_0x55db74896fb0;
S_0x55db74864690 .scope module, "cd_ad" "coincidence_detector" 4 120, 5 24 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x55db748087d0 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x55db74808810 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7f7c3a939768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74864a70_0 .net/2u *"_ivl_0", 0 0, L_0x7f7c3a939768;  1 drivers
v0x55db74864b70_0 .net *"_ivl_10", 8 0, L_0x55db74897570;  1 drivers
v0x55db74864c50_0 .net *"_ivl_12", 8 0, L_0x55db74897640;  1 drivers
L_0x7f7c3a9397f8 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x55db74864d10_0 .net/2u *"_ivl_16", 8 0, L_0x7f7c3a9397f8;  1 drivers
v0x55db74864df0_0 .net *"_ivl_20", 0 0, L_0x55db748979e0;  1 drivers
v0x55db74864f00_0 .net *"_ivl_23", 7 0, L_0x55db74897b20;  1 drivers
v0x55db74864fe0_0 .net *"_ivl_25", 7 0, L_0x55db74897c50;  1 drivers
L_0x7f7c3a939840 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db748650c0_0 .net/2u *"_ivl_28", 7 0, L_0x7f7c3a939840;  1 drivers
L_0x7f7c3a9397b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db748651a0_0 .net/2u *"_ivl_4", 0 0, L_0x7f7c3a9397b0;  1 drivers
v0x55db74865280_0 .net *"_ivl_8", 0 0, L_0x55db74897430;  1 drivers
v0x55db74865340_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db748653e0_0 .var "coincident", 0 0;
v0x55db748654a0_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db74865590_0 .net "diff_raw", 8 0, L_0x55db74897770;  1 drivers
v0x55db74865670_0 .net "diff_wrap", 8 0, L_0x55db748978a0;  1 drivers
v0x55db74865750_0 .net "fired_a", 0 0, v0x55db7486b890_0;  alias, 1 drivers
v0x55db74865840_0 .net "fired_b", 0 0, v0x55db7486e7a0_0;  alias, 1 drivers
v0x55db74865a10_0 .net "pa", 8 0, L_0x55db74897250;  1 drivers
v0x55db74865af0_0 .net "pb", 8 0, L_0x55db74897340;  1 drivers
v0x55db74865bd0_0 .net "phase_a", 7 0, v0x55db7486bbc0_0;  alias, 1 drivers
v0x55db74865ce0_0 .net "phase_b", 7 0, v0x55db7486eab0_0;  alias, 1 drivers
v0x55db74865dc0_0 .net "phase_diff", 7 0, L_0x55db74897d50;  1 drivers
v0x55db74865ea0_0 .net "rel_score", 7 0, L_0x55db74897e40;  1 drivers
v0x55db74865f80_0 .var "relevance", 7 0;
v0x55db74866060_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
L_0x55db74897250 .concat [ 8 1 0 0], v0x55db7486bbc0_0, L_0x7f7c3a939768;
L_0x55db74897340 .concat [ 8 1 0 0], v0x55db7486eab0_0, L_0x7f7c3a9397b0;
L_0x55db74897430 .cmp/ge 9, L_0x55db74897250, L_0x55db74897340;
L_0x55db74897570 .arith/sub 9, L_0x55db74897250, L_0x55db74897340;
L_0x55db74897640 .arith/sub 9, L_0x55db74897340, L_0x55db74897250;
L_0x55db74897770 .functor MUXZ 9, L_0x55db74897640, L_0x55db74897570, L_0x55db74897430, C4<>;
L_0x55db748978a0 .arith/sub 9, L_0x7f7c3a9397f8, L_0x55db74897770;
L_0x55db748979e0 .cmp/ge 9, L_0x55db748978a0, L_0x55db74897770;
L_0x55db74897b20 .part L_0x55db74897770, 0, 8;
L_0x55db74897c50 .part L_0x55db748978a0, 0, 8;
L_0x55db74897d50 .functor MUXZ 8, L_0x55db74897c50, L_0x55db74897b20, L_0x55db748979e0, C4<>;
L_0x55db74897e40 .arith/sub 8, L_0x7f7c3a939840, L_0x55db74897d50;
S_0x55db748662c0 .scope module, "cd_bc" "coincidence_detector" 4 125, 5 24 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x55db74807770 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x55db748077b0 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7f7c3a939888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74866660_0 .net/2u *"_ivl_0", 0 0, L_0x7f7c3a939888;  1 drivers
v0x55db74866760_0 .net *"_ivl_10", 8 0, L_0x55db74898310;  1 drivers
v0x55db74866840_0 .net *"_ivl_12", 8 0, L_0x55db748983e0;  1 drivers
L_0x7f7c3a939918 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x55db74866900_0 .net/2u *"_ivl_16", 8 0, L_0x7f7c3a939918;  1 drivers
v0x55db748669e0_0 .net *"_ivl_20", 0 0, L_0x55db74898a20;  1 drivers
v0x55db74866af0_0 .net *"_ivl_23", 7 0, L_0x55db74898b60;  1 drivers
v0x55db74866bd0_0 .net *"_ivl_25", 7 0, L_0x55db74898c90;  1 drivers
L_0x7f7c3a939960 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db74866cb0_0 .net/2u *"_ivl_28", 7 0, L_0x7f7c3a939960;  1 drivers
L_0x7f7c3a9398d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74866d90_0 .net/2u *"_ivl_4", 0 0, L_0x7f7c3a9398d0;  1 drivers
v0x55db74866e70_0 .net *"_ivl_8", 0 0, L_0x55db748981d0;  1 drivers
v0x55db74866f30_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db74866fd0_0 .var "coincident", 0 0;
v0x55db74867090_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db74867130_0 .net "diff_raw", 8 0, L_0x55db748985a0;  1 drivers
v0x55db74867210_0 .net "diff_wrap", 8 0, L_0x55db748988e0;  1 drivers
v0x55db748672f0_0 .net "fired_a", 0 0, v0x55db7486c6f0_0;  alias, 1 drivers
v0x55db74867390_0 .net "fired_b", 0 0, v0x55db7486d800_0;  alias, 1 drivers
v0x55db74867540_0 .net "pa", 8 0, L_0x55db74897ff0;  1 drivers
v0x55db748675e0_0 .net "pb", 8 0, L_0x55db748980e0;  1 drivers
v0x55db748676c0_0 .net "phase_a", 7 0, v0x55db7486c9e0_0;  alias, 1 drivers
v0x55db74867780_0 .net "phase_b", 7 0, v0x55db7486db60_0;  alias, 1 drivers
v0x55db74867820_0 .net "phase_diff", 7 0, L_0x55db74898d90;  1 drivers
v0x55db748678e0_0 .net "rel_score", 7 0, L_0x55db74898e80;  1 drivers
v0x55db748679c0_0 .var "relevance", 7 0;
v0x55db74867aa0_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
L_0x55db74897ff0 .concat [ 8 1 0 0], v0x55db7486c9e0_0, L_0x7f7c3a939888;
L_0x55db748980e0 .concat [ 8 1 0 0], v0x55db7486db60_0, L_0x7f7c3a9398d0;
L_0x55db748981d0 .cmp/ge 9, L_0x55db74897ff0, L_0x55db748980e0;
L_0x55db74898310 .arith/sub 9, L_0x55db74897ff0, L_0x55db748980e0;
L_0x55db748983e0 .arith/sub 9, L_0x55db748980e0, L_0x55db74897ff0;
L_0x55db748985a0 .functor MUXZ 9, L_0x55db748983e0, L_0x55db74898310, L_0x55db748981d0, C4<>;
L_0x55db748988e0 .arith/sub 9, L_0x7f7c3a939918, L_0x55db748985a0;
L_0x55db74898a20 .cmp/ge 9, L_0x55db748988e0, L_0x55db748985a0;
L_0x55db74898b60 .part L_0x55db748985a0, 0, 8;
L_0x55db74898c90 .part L_0x55db748988e0, 0, 8;
L_0x55db74898d90 .functor MUXZ 8, L_0x55db74898c90, L_0x55db74898b60, L_0x55db74898a20, C4<>;
L_0x55db74898e80 .arith/sub 8, L_0x7f7c3a939960, L_0x55db74898d90;
S_0x55db74867c60 .scope module, "cd_bd" "coincidence_detector" 4 130, 5 24 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x55db7474b1b0 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x55db7474b1f0 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7f7c3a9399a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74868050_0 .net/2u *"_ivl_0", 0 0, L_0x7f7c3a9399a8;  1 drivers
v0x55db74868150_0 .net *"_ivl_10", 8 0, L_0x55db74899350;  1 drivers
v0x55db74868230_0 .net *"_ivl_12", 8 0, L_0x55db74899420;  1 drivers
L_0x7f7c3a939a38 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x55db748682f0_0 .net/2u *"_ivl_16", 8 0, L_0x7f7c3a939a38;  1 drivers
v0x55db748683d0_0 .net *"_ivl_20", 0 0, L_0x55db748997c0;  1 drivers
v0x55db748684e0_0 .net *"_ivl_23", 7 0, L_0x55db74899900;  1 drivers
v0x55db748685c0_0 .net *"_ivl_25", 7 0, L_0x55db74899a30;  1 drivers
L_0x7f7c3a939a80 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db748686a0_0 .net/2u *"_ivl_28", 7 0, L_0x7f7c3a939a80;  1 drivers
L_0x7f7c3a9399f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74868780_0 .net/2u *"_ivl_4", 0 0, L_0x7f7c3a9399f0;  1 drivers
v0x55db74868860_0 .net *"_ivl_8", 0 0, L_0x55db74899210;  1 drivers
v0x55db74868920_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db74868a50_0 .var "coincident", 0 0;
v0x55db74868b10_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db74868c40_0 .net "diff_raw", 8 0, L_0x55db74899550;  1 drivers
v0x55db74868d20_0 .net "diff_wrap", 8 0, L_0x55db74899680;  1 drivers
v0x55db74868e00_0 .net "fired_a", 0 0, v0x55db7486c6f0_0;  alias, 1 drivers
v0x55db74868ea0_0 .net "fired_b", 0 0, v0x55db7486e7a0_0;  alias, 1 drivers
v0x55db74869050_0 .net "pa", 8 0, L_0x55db74899030;  1 drivers
v0x55db74869110_0 .net "pb", 8 0, L_0x55db74899120;  1 drivers
v0x55db748691f0_0 .net "phase_a", 7 0, v0x55db7486c9e0_0;  alias, 1 drivers
v0x55db748692b0_0 .net "phase_b", 7 0, v0x55db7486eab0_0;  alias, 1 drivers
v0x55db74869370_0 .net "phase_diff", 7 0, L_0x55db74899b30;  1 drivers
v0x55db74869430_0 .net "rel_score", 7 0, L_0x55db74899c20;  1 drivers
v0x55db74869510_0 .var "relevance", 7 0;
v0x55db748695f0_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
L_0x55db74899030 .concat [ 8 1 0 0], v0x55db7486c9e0_0, L_0x7f7c3a9399a8;
L_0x55db74899120 .concat [ 8 1 0 0], v0x55db7486eab0_0, L_0x7f7c3a9399f0;
L_0x55db74899210 .cmp/ge 9, L_0x55db74899030, L_0x55db74899120;
L_0x55db74899350 .arith/sub 9, L_0x55db74899030, L_0x55db74899120;
L_0x55db74899420 .arith/sub 9, L_0x55db74899120, L_0x55db74899030;
L_0x55db74899550 .functor MUXZ 9, L_0x55db74899420, L_0x55db74899350, L_0x55db74899210, C4<>;
L_0x55db74899680 .arith/sub 9, L_0x7f7c3a939a38, L_0x55db74899550;
L_0x55db748997c0 .cmp/ge 9, L_0x55db74899680, L_0x55db74899550;
L_0x55db74899900 .part L_0x55db74899550, 0, 8;
L_0x55db74899a30 .part L_0x55db74899680, 0, 8;
L_0x55db74899b30 .functor MUXZ 8, L_0x55db74899a30, L_0x55db74899900, L_0x55db748997c0, C4<>;
L_0x55db74899c20 .arith/sub 8, L_0x7f7c3a939a80, L_0x55db74899b30;
S_0x55db748697b0 .scope module, "cd_cd" "coincidence_detector" 4 135, 5 24 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fired_a";
    .port_info 3 /INPUT 1 "fired_b";
    .port_info 4 /INPUT 8 "phase_a";
    .port_info 5 /INPUT 8 "phase_b";
    .port_info 6 /INPUT 1 "cycle_start";
    .port_info 7 /OUTPUT 8 "relevance";
    .port_info 8 /OUTPUT 1 "coincident";
P_0x55db74869940 .param/l "CYCLE_LEN" 0 5 26, C4<11111111>;
P_0x55db74869980 .param/l "PHASE_TOL" 0 5 25, C4<00010100>;
L_0x7f7c3a939ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74869b90_0 .net/2u *"_ivl_0", 0 0, L_0x7f7c3a939ac8;  1 drivers
v0x55db74869c90_0 .net *"_ivl_10", 8 0, L_0x55db7489a310;  1 drivers
v0x55db74869d70_0 .net *"_ivl_12", 8 0, L_0x55db7489a3e0;  1 drivers
L_0x7f7c3a939b58 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0x55db74869e30_0 .net/2u *"_ivl_16", 8 0, L_0x7f7c3a939b58;  1 drivers
v0x55db74869f10_0 .net *"_ivl_20", 0 0, L_0x55db7489a6b0;  1 drivers
v0x55db7486a020_0 .net *"_ivl_23", 7 0, L_0x55db7489a7f0;  1 drivers
v0x55db7486a100_0 .net *"_ivl_25", 7 0, L_0x55db7489a920;  1 drivers
L_0x7f7c3a939ba0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db7486a1e0_0 .net/2u *"_ivl_28", 7 0, L_0x7f7c3a939ba0;  1 drivers
L_0x7f7c3a939b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db7486a2c0_0 .net/2u *"_ivl_4", 0 0, L_0x7f7c3a939b10;  1 drivers
v0x55db7486a430_0 .net *"_ivl_8", 0 0, L_0x55db7489a1d0;  1 drivers
v0x55db7486a4f0_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db7486a590_0 .var "coincident", 0 0;
v0x55db7486a650_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db7486a6f0_0 .net "diff_raw", 8 0, L_0x55db7489a480;  1 drivers
v0x55db7486a7d0_0 .net "diff_wrap", 8 0, L_0x55db7489a570;  1 drivers
v0x55db7486a8b0_0 .net "fired_a", 0 0, v0x55db7486d800_0;  alias, 1 drivers
v0x55db7486a950_0 .net "fired_b", 0 0, v0x55db7486e7a0_0;  alias, 1 drivers
v0x55db7486ab50_0 .net "pa", 8 0, L_0x55db74899dd0;  1 drivers
v0x55db7486ac30_0 .net "pb", 8 0, L_0x55db74899fd0;  1 drivers
v0x55db7486ad10_0 .net "phase_a", 7 0, v0x55db7486db60_0;  alias, 1 drivers
v0x55db7486ae20_0 .net "phase_b", 7 0, v0x55db7486eab0_0;  alias, 1 drivers
v0x55db7486af30_0 .net "phase_diff", 7 0, L_0x55db7489aa20;  1 drivers
v0x55db7486b010_0 .net "rel_score", 7 0, L_0x55db7489ab10;  1 drivers
v0x55db7486b0f0_0 .var "relevance", 7 0;
v0x55db7486b1d0_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
L_0x55db74899dd0 .concat [ 8 1 0 0], v0x55db7486db60_0, L_0x7f7c3a939ac8;
L_0x55db74899fd0 .concat [ 8 1 0 0], v0x55db7486eab0_0, L_0x7f7c3a939b10;
L_0x55db7489a1d0 .cmp/ge 9, L_0x55db74899dd0, L_0x55db74899fd0;
L_0x55db7489a310 .arith/sub 9, L_0x55db74899dd0, L_0x55db74899fd0;
L_0x55db7489a3e0 .arith/sub 9, L_0x55db74899fd0, L_0x55db74899dd0;
L_0x55db7489a480 .functor MUXZ 9, L_0x55db7489a3e0, L_0x55db7489a310, L_0x55db7489a1d0, C4<>;
L_0x55db7489a570 .arith/sub 9, L_0x7f7c3a939b58, L_0x55db7489a480;
L_0x55db7489a6b0 .cmp/ge 9, L_0x55db7489a570, L_0x55db7489a480;
L_0x55db7489a7f0 .part L_0x55db7489a480, 0, 8;
L_0x55db7489a920 .part L_0x55db7489a570, 0, 8;
L_0x55db7489aa20 .functor MUXZ 8, L_0x55db7489a920, L_0x55db7489a7f0, L_0x55db7489a6b0, C4<>;
L_0x55db7489ab10 .arith/sub 8, L_0x7f7c3a939ba0, L_0x55db7489aa20;
S_0x55db7486b3e0 .scope module, "n0" "phase_neuron" 4 88, 6 32 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x55db74850e90 .param/l "CYCLE_LEN" 0 6 35, C4<11111111>;
P_0x55db74850ed0 .param/l "LEAK" 0 6 34, C4<00000000>;
P_0x55db74850f10 .param/l "THRESHOLD" 0 6 33, C4<11001000>;
v0x55db7486b710_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db7486b7d0_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db7486b890_0 .var "fired_this_cycle", 0 0;
v0x55db7486b930_0 .net "global_phase", 7 0, v0x55db7486f360_0;  alias, 1 drivers
v0x55db7486b9d0_0 .var "has_fired", 0 0;
v0x55db7486bae0_0 .net "input_current", 7 0, v0x55db74881260_0;  alias, 1 drivers
v0x55db7486bbc0_0 .var "phase_lock", 7 0;
v0x55db7486bc80_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
v0x55db7486bd20_0 .var "spike_out", 0 0;
v0x55db7486bde0_0 .var "v_mem", 7 0;
v0x55db7486bec0_0 .var "v_next", 8 0;
S_0x55db7486c0a0 .scope module, "n1" "phase_neuron" 4 92, 6 32 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x55db7486c230 .param/l "CYCLE_LEN" 0 6 35, C4<11111111>;
P_0x55db7486c270 .param/l "LEAK" 0 6 34, C4<00000000>;
P_0x55db7486c2b0 .param/l "THRESHOLD" 0 6 33, C4<11001000>;
v0x55db7486c570_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db7486c630_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db7486c6f0_0 .var "fired_this_cycle", 0 0;
v0x55db7486c790_0 .net "global_phase", 7 0, v0x55db7486f360_0;  alias, 1 drivers
v0x55db7486c830_0 .var "has_fired", 0 0;
v0x55db7486c920_0 .net "input_current", 7 0, v0x55db74881300_0;  alias, 1 drivers
v0x55db7486c9e0_0 .var "phase_lock", 7 0;
v0x55db7486caa0_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
v0x55db7486cb40_0 .var "spike_out", 0 0;
v0x55db7486cc90_0 .var "v_mem", 7 0;
v0x55db7486cd70_0 .var "v_next", 8 0;
S_0x55db7486cf50 .scope module, "n2" "phase_neuron" 4 96, 6 32 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x55db7486d170 .param/l "CYCLE_LEN" 0 6 35, C4<11111111>;
P_0x55db7486d1b0 .param/l "LEAK" 0 6 34, C4<00000000>;
P_0x55db7486d1f0 .param/l "THRESHOLD" 0 6 33, C4<11001000>;
v0x55db7486d460_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db7486d630_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db7486d800_0 .var "fired_this_cycle", 0 0;
v0x55db7486d8a0_0 .net "global_phase", 7 0, v0x55db7486f360_0;  alias, 1 drivers
v0x55db7486d990_0 .var "has_fired", 0 0;
v0x55db7486da80_0 .net "input_current", 7 0, v0x55db748813c0_0;  alias, 1 drivers
v0x55db7486db60_0 .var "phase_lock", 7 0;
v0x55db7486dc20_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
v0x55db7486ddd0_0 .var "spike_out", 0 0;
v0x55db7486de90_0 .var "v_mem", 7 0;
v0x55db7486df70_0 .var "v_next", 8 0;
S_0x55db7486e150 .scope module, "n3" "phase_neuron" 4 100, 6 32 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x55db7486e2e0 .param/l "CYCLE_LEN" 0 6 35, C4<11111111>;
P_0x55db7486e320 .param/l "LEAK" 0 6 34, C4<00000000>;
P_0x55db7486e360 .param/l "THRESHOLD" 0 6 33, C4<11001000>;
v0x55db7486e620_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db7486e6e0_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db7486e7a0_0 .var "fired_this_cycle", 0 0;
v0x55db7486e840_0 .net "global_phase", 7 0, v0x55db7486f360_0;  alias, 1 drivers
v0x55db7486e8e0_0 .var "has_fired", 0 0;
v0x55db7486e9d0_0 .net "input_current", 7 0, v0x55db74881480_0;  alias, 1 drivers
v0x55db7486eab0_0 .var "phase_lock", 7 0;
v0x55db7486eb70_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
v0x55db7486ec10_0 .var "spike_out", 0 0;
v0x55db7486ecd0_0 .var "v_mem", 7 0;
v0x55db7486edb0_0 .var "v_next", 8 0;
S_0x55db7486ef90 .scope module, "osc" "gamma_oscillator" 4 78, 7 23 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "phase_out";
    .port_info 3 /OUTPUT 1 "cycle_start";
P_0x55db7486f120 .param/l "CYCLE_LEN" 0 7 24, C4<100000000>;
v0x55db7486f1e0_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db7486f2a0_0 .var "cycle_start", 0 0;
v0x55db7486f360_0 .var "phase_out", 7 0;
v0x55db7486f400_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
S_0x55db7486f500 .scope module, "pred" "predictive_phase" 4 282, 8 22 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "actual_phase";
    .port_info 4 /INPUT 1 "fired_actual";
    .port_info 5 /INPUT 8 "pred_phase_in";
    .port_info 6 /INPUT 1 "pred_valid";
    .port_info 7 /INPUT 8 "eta_boost_in";
    .port_info 8 /INPUT 8 "force_pred";
    .port_info 9 /INPUT 1 "force_valid";
    .port_info 10 /OUTPUT 8 "error_mag";
    .port_info 11 /OUTPUT 1 "error_sign";
    .port_info 12 /OUTPUT 1 "error_valid";
    .port_info 13 /OUTPUT 8 "pred_phase_out";
    .port_info 14 /OUTPUT 8 "weight";
    .port_info 15 /OUTPUT 8 "eta_boost_out";
P_0x55db7486f690 .param/l "ETA_LTD" 0 8 25, C4<00000011>;
P_0x55db7486f6d0 .param/l "ETA_LTP" 0 8 24, C4<00000100>;
P_0x55db7486f710 .param/l "PRED_GAIN" 0 8 27, C4<00000001>;
P_0x55db7486f750 .param/l "WINDOW" 0 8 26, C4<10000000>;
P_0x55db7486f790 .param/l "W_INIT" 0 8 23, C4<10000000>;
L_0x7f7c3a93a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55db7489f330 .functor XNOR 1, L_0x55db7489fe90, L_0x7f7c3a93a4e8, C4<0>, C4<0>;
L_0x55db7489fdd0 .functor AND 1, L_0x55db7489f330, L_0x55db7489ff80, C4<1>, C4<1>;
L_0x55db748a1880 .functor AND 1, L_0x55db74807c50, L_0x55db748a04a0, C4<1>, C4<1>;
L_0x55db748a1520 .functor AND 1, L_0x55db74807c50, L_0x55db748a04a0, C4<1>, C4<1>;
L_0x55db748a3380 .functor BUFT 8, v0x55db74876430_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f7c3a93a380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55db74872d80_0 .net/2u *"_ivl_0", 1 0, L_0x7f7c3a93a380;  1 drivers
L_0x7f7c3a93a410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55db74872e80_0 .net/2u *"_ivl_10", 1 0, L_0x7f7c3a93a410;  1 drivers
v0x55db74872f60_0 .net *"_ivl_100", 8 0, L_0x55db748a31a0;  1 drivers
L_0x7f7c3a93ab18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55db74873020_0 .net *"_ivl_103", 1 0, L_0x7f7c3a93ab18;  1 drivers
L_0x7f7c3a93ab60 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x55db74873100_0 .net/2u *"_ivl_106", 8 0, L_0x7f7c3a93ab60;  1 drivers
v0x55db748731e0_0 .net *"_ivl_108", 0 0, L_0x55db748a3590;  1 drivers
L_0x7f7c3a93aba8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db748732a0_0 .net/2u *"_ivl_110", 7 0, L_0x7f7c3a93aba8;  1 drivers
v0x55db74873380_0 .net *"_ivl_113", 7 0, L_0x55db748a36d0;  1 drivers
v0x55db74873460_0 .net *"_ivl_12", 9 0, L_0x55db7489f440;  1 drivers
v0x55db74873540_0 .net *"_ivl_14", 9 0, L_0x55db7489f560;  1 drivers
L_0x7f7c3a93ad58 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55db74873620_0 .net *"_ivl_18", 9 0, L_0x7f7c3a93ad58;  1 drivers
v0x55db74873700_0 .net *"_ivl_2", 9 0, L_0x55db7489f060;  1 drivers
v0x55db748737e0_0 .net *"_ivl_23", 7 0, L_0x55db7489f7d0;  1 drivers
L_0x7f7c3a93a458 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db748738c0_0 .net/2u *"_ivl_28", 7 0, L_0x7f7c3a93a458;  1 drivers
v0x55db748739a0_0 .net *"_ivl_30", 7 0, L_0x55db7489f9b0;  1 drivers
L_0x7f7c3a93a4a0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55db74873a80_0 .net/2u *"_ivl_32", 7 0, L_0x7f7c3a93a4a0;  1 drivers
v0x55db74873b60_0 .net *"_ivl_36", 0 0, L_0x55db7489fc90;  1 drivers
L_0x7f7c3a93a3c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55db74873c20_0 .net/2u *"_ivl_4", 1 0, L_0x7f7c3a93a3c8;  1 drivers
v0x55db74873d00_0 .net *"_ivl_41", 0 0, L_0x55db7489fe90;  1 drivers
v0x55db74873de0_0 .net/2u *"_ivl_42", 0 0, L_0x7f7c3a93a4e8;  1 drivers
v0x55db74873ec0_0 .net *"_ivl_44", 0 0, L_0x55db7489f330;  1 drivers
L_0x7f7c3a93a530 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db74873f80_0 .net/2u *"_ivl_46", 7 0, L_0x7f7c3a93a530;  1 drivers
v0x55db74874060_0 .net *"_ivl_48", 0 0, L_0x55db7489ff80;  1 drivers
v0x55db74874120_0 .net *"_ivl_54", 5 0, L_0x55db748a0190;  1 drivers
L_0x7f7c3a93a578 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55db74874200_0 .net *"_ivl_56", 1 0, L_0x7f7c3a93a578;  1 drivers
L_0x7f7c3a93a5c0 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x55db748742e0_0 .net/2u *"_ivl_58", 7 0, L_0x7f7c3a93a5c0;  1 drivers
v0x55db748743c0_0 .net *"_ivl_6", 9 0, L_0x55db7489f150;  1 drivers
v0x55db748744a0_0 .net *"_ivl_71", 5 0, L_0x55db748a2480;  1 drivers
v0x55db74874580_0 .net *"_ivl_72", 7 0, L_0x55db748a2070;  1 drivers
L_0x7f7c3a93a968 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55db74874660_0 .net *"_ivl_75", 1 0, L_0x7f7c3a93a968;  1 drivers
L_0x7f7c3a93a9b0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55db74874740_0 .net/2u *"_ivl_76", 7 0, L_0x7f7c3a93a9b0;  1 drivers
v0x55db74874820_0 .net *"_ivl_78", 0 0, L_0x55db748a2620;  1 drivers
v0x55db748748e0_0 .net *"_ivl_8", 9 0, L_0x55db7489f290;  1 drivers
v0x55db74874bd0_0 .net *"_ivl_81", 5 0, L_0x55db748a2820;  1 drivers
v0x55db74874cb0_0 .net *"_ivl_82", 7 0, L_0x55db748a28c0;  1 drivers
L_0x7f7c3a93a9f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55db74874d90_0 .net *"_ivl_85", 1 0, L_0x7f7c3a93a9f8;  1 drivers
L_0x7f7c3a93aa40 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55db74874e70_0 .net/2u *"_ivl_86", 7 0, L_0x7f7c3a93aa40;  1 drivers
L_0x7f7c3a93aa88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74874f50_0 .net/2u *"_ivl_90", 0 0, L_0x7f7c3a93aa88;  1 drivers
v0x55db74875030_0 .net *"_ivl_92", 8 0, L_0x55db748a2c60;  1 drivers
L_0x7f7c3a93aad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74875110_0 .net/2u *"_ivl_94", 0 0, L_0x7f7c3a93aad0;  1 drivers
v0x55db748751f0_0 .net *"_ivl_97", 5 0, L_0x55db748a2e80;  1 drivers
v0x55db748752d0_0 .net *"_ivl_98", 6 0, L_0x55db748a2f70;  1 drivers
v0x55db748753b0_0 .net "act_fast", 0 0, L_0x55db7489fdd0;  1 drivers
v0x55db74875470_0 .net "actual_phase", 7 0, v0x55db74880260_0;  1 drivers
v0x55db74875550_0 .net "adapt_base", 7 0, L_0x55db748a2ad0;  1 drivers
v0x55db74875630_0 .net "adapt_step", 7 0, L_0x55db748a3880;  1 drivers
v0x55db74875710_0 .net "adapt_wide", 8 0, L_0x55db748a32e0;  1 drivers
v0x55db748757f0_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db74875890_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db74875930_0 .net "eff_wide", 9 0, L_0x55db7489f6a0;  1 drivers
v0x55db74875a10_0 .net "effective_pred", 7 0, L_0x55db748a3380;  1 drivers
v0x55db74875af0_0 .net "err_abs", 7 0, L_0x55db7489fd30;  1 drivers
v0x55db74875bd0_0 .var "error_mag", 7 0;
v0x55db74875cb0_0 .var "error_sign", 0 0;
v0x55db74875d70_0 .var "error_valid", 0 0;
L_0x7f7c3a93ac80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db74875e30_0 .net "eta_boost_in", 7 0, L_0x7f7c3a93ac80;  1 drivers
v0x55db74875ef0_0 .net "eta_boost_out", 7 0, L_0x55db748a0280;  alias, 1 drivers
v0x55db74875fb0_0 .net "fired_actual", 0 0, L_0x55db74807c50;  alias, 1 drivers
v0x55db74876070_0 .net "force_pred", 7 0, v0x55db74879740_0;  alias, 1 drivers
v0x55db74876150_0 .net "force_valid", 0 0, v0x55db74879810_0;  alias, 1 drivers
v0x55db74876210_0 .net "inv_err", 7 0, L_0x55db7489faf0;  1 drivers
v0x55db748762f0_0 .net "ltd_ev", 0 0, v0x55db74872420_0;  1 drivers
v0x55db74876390_0 .net "ltp_ev", 0 0, v0x55db748724e0_0;  1 drivers
v0x55db74876430_0 .var "my_pred", 7 0;
v0x55db748764d0_0 .net "pred_err_valid", 0 0, L_0x55db748a04a0;  1 drivers
v0x55db748769a0_0 .var "pred_next", 8 0;
L_0x7f7c3a93abf0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db74876a80_0 .net "pred_phase_in", 7 0, L_0x7f7c3a93abf0;  1 drivers
v0x55db74876b60_0 .var "pred_phase_out", 7 0;
L_0x7f7c3a93ac38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74876c40_0 .net "pred_valid", 0 0, L_0x7f7c3a93ac38;  1 drivers
v0x55db74876d00_0 .net "raw_err", 7 0, L_0x55db7489f8c0;  1 drivers
v0x55db74876de0_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
v0x55db74876e80_0 .net "weight", 7 0, v0x55db74872b40_0;  1 drivers
L_0x55db7489f060 .concat [ 8 2 0 0], v0x55db74876430_0, L_0x7f7c3a93a380;
L_0x55db7489f150 .concat [ 8 2 0 0], v0x55db74876430_0, L_0x7f7c3a93a3c8;
L_0x55db7489f290 .arith/sum 10, L_0x55db7489f060, L_0x55db7489f150;
L_0x55db7489f440 .concat [ 8 2 0 0], v0x55db74876430_0, L_0x7f7c3a93a410;
L_0x55db7489f560 .arith/sum 10, L_0x55db7489f290, L_0x55db7489f440;
L_0x55db7489f6a0 .arith/sum 10, L_0x55db7489f560, L_0x7f7c3a93ad58;
L_0x55db7489f7d0 .part L_0x55db7489f6a0, 2, 8;
L_0x55db7489f8c0 .arith/sub 8, v0x55db74880260_0, L_0x55db748a3380;
L_0x55db7489f9b0 .arith/sub 8, L_0x7f7c3a93a458, L_0x55db7489f8c0;
L_0x55db7489faf0 .arith/sum 8, L_0x55db7489f9b0, L_0x7f7c3a93a4a0;
L_0x55db7489fc90 .cmp/ge 8, L_0x55db7489faf0, L_0x55db7489f8c0;
L_0x55db7489fd30 .functor MUXZ 8, L_0x55db7489faf0, L_0x55db7489f8c0, L_0x55db7489fc90, C4<>;
L_0x55db7489fe90 .part L_0x55db7489f8c0, 7, 1;
L_0x55db7489ff80 .cmp/ne 8, L_0x55db7489f8c0, L_0x7f7c3a93a530;
L_0x55db748a0190 .part L_0x55db7489fd30, 2, 6;
L_0x55db748a0280 .concat [ 6 2 0 0], L_0x55db748a0190, L_0x7f7c3a93a578;
L_0x55db748a04a0 .cmp/gt 8, L_0x55db7489fd30, L_0x7f7c3a93a5c0;
L_0x55db748a1fd0 .functor MUXZ 8, L_0x55db748a3380, v0x55db74880260_0, L_0x55db7489fdd0, C4<>;
L_0x55db748a2200 .functor MUXZ 8, v0x55db74880260_0, L_0x55db748a3380, L_0x55db7489fdd0, C4<>;
L_0x55db748a2480 .part L_0x55db7489fd30, 2, 6;
L_0x55db748a2070 .concat [ 6 2 0 0], L_0x55db748a2480, L_0x7f7c3a93a968;
L_0x55db748a2620 .cmp/gt 8, L_0x55db748a2070, L_0x7f7c3a93a9b0;
L_0x55db748a2820 .part L_0x55db7489fd30, 2, 6;
L_0x55db748a28c0 .concat [ 6 2 0 0], L_0x55db748a2820, L_0x7f7c3a93a9f8;
L_0x55db748a2ad0 .functor MUXZ 8, L_0x7f7c3a93aa40, L_0x55db748a28c0, L_0x55db748a2620, C4<>;
L_0x55db748a2c60 .concat [ 8 1 0 0], L_0x55db748a2ad0, L_0x7f7c3a93aa88;
L_0x55db748a2e80 .part L_0x7f7c3a93ac80, 2, 6;
L_0x55db748a2f70 .concat [ 6 1 0 0], L_0x55db748a2e80, L_0x7f7c3a93aad0;
L_0x55db748a31a0 .concat [ 7 2 0 0], L_0x55db748a2f70, L_0x7f7c3a93ab18;
L_0x55db748a32e0 .arith/sum 9, L_0x55db748a2c60, L_0x55db748a31a0;
L_0x55db748a3590 .cmp/gt 9, L_0x55db748a32e0, L_0x7f7c3a93ab60;
L_0x55db748a36d0 .part L_0x55db748a32e0, 0, 8;
L_0x55db748a3880 .functor MUXZ 8, L_0x55db748a36d0, L_0x7f7c3a93aba8, L_0x55db748a3590, C4<>;
S_0x55db7486fc30 .scope module, "syn" "phase_stdp" 8 89, 9 46 0, S_0x55db7486f500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "phase_pre";
    .port_info 4 /INPUT 8 "phase_post";
    .port_info 5 /INPUT 1 "fired_pre";
    .port_info 6 /INPUT 1 "fired_post";
    .port_info 7 /INPUT 8 "eta_boost";
    .port_info 8 /OUTPUT 8 "weight";
    .port_info 9 /OUTPUT 1 "ltp_event";
    .port_info 10 /OUTPUT 1 "ltd_event";
P_0x55db7486fe30 .param/l "ETA_LTD" 0 9 51, C4<00000011>;
P_0x55db7486fe70 .param/l "ETA_LTP" 0 9 50, C4<00000100>;
P_0x55db7486feb0 .param/l "WINDOW" 0 9 52, C4<10000000>;
P_0x55db7486fef0 .param/l "W_INIT" 0 9 47, C4<10000000>;
P_0x55db7486ff30 .param/l "W_MAX" 0 9 48, C4<11111111>;
P_0x55db7486ff70 .param/l "W_MIN" 0 9 49, C4<00000001>;
L_0x7f7c3a93a698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55db748a0630 .functor XNOR 1, L_0x55db748a0c20, L_0x7f7c3a93a698, C4<0>, C4<0>;
L_0x55db748a0e00 .functor AND 1, L_0x55db748a0630, L_0x55db748a0d10, C4<1>, C4<1>;
L_0x7f7c3a93a728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55db748a1000 .functor XNOR 1, L_0x55db748a0f10, L_0x7f7c3a93a728, C4<0>, C4<0>;
L_0x55db748a1340 .functor AND 1, L_0x55db748a1000, L_0x55db748a1140, C4<1>, C4<1>;
v0x55db74870370_0 .net *"_ivl_10", 0 0, L_0x55db748a0980;  1 drivers
v0x55db74870450_0 .net *"_ivl_15", 0 0, L_0x55db748a0c20;  1 drivers
v0x55db74870530_0 .net/2u *"_ivl_16", 0 0, L_0x7f7c3a93a698;  1 drivers
v0x55db748705f0_0 .net *"_ivl_18", 0 0, L_0x55db748a0630;  1 drivers
L_0x7f7c3a93a608 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db748706b0_0 .net/2u *"_ivl_2", 7 0, L_0x7f7c3a93a608;  1 drivers
L_0x7f7c3a93a6e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db748707e0_0 .net/2u *"_ivl_20", 7 0, L_0x7f7c3a93a6e0;  1 drivers
v0x55db748708c0_0 .net *"_ivl_22", 0 0, L_0x55db748a0d10;  1 drivers
v0x55db74870980_0 .net *"_ivl_27", 0 0, L_0x55db748a0f10;  1 drivers
v0x55db74870a60_0 .net/2u *"_ivl_28", 0 0, L_0x7f7c3a93a728;  1 drivers
v0x55db74870bd0_0 .net *"_ivl_30", 0 0, L_0x55db748a1000;  1 drivers
L_0x7f7c3a93a770 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db74870c90_0 .net/2u *"_ivl_32", 7 0, L_0x7f7c3a93a770;  1 drivers
v0x55db74870d70_0 .net *"_ivl_34", 0 0, L_0x55db748a1140;  1 drivers
L_0x7f7c3a93a7b8 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x55db74870e30_0 .net/2u *"_ivl_38", 8 0, L_0x7f7c3a93a7b8;  1 drivers
v0x55db74870f10_0 .net *"_ivl_4", 7 0, L_0x55db748a06d0;  1 drivers
L_0x7f7c3a93ada0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55db74870ff0_0 .net *"_ivl_42", 8 0, L_0x7f7c3a93ada0;  1 drivers
L_0x7f7c3a93a800 .functor BUFT 1, C4<000000011>, C4<0>, C4<0>, C4<0>;
v0x55db748710d0_0 .net/2u *"_ivl_46", 8 0, L_0x7f7c3a93a800;  1 drivers
L_0x7f7c3a93ade8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55db748711b0_0 .net *"_ivl_50", 8 0, L_0x7f7c3a93ade8;  1 drivers
L_0x7f7c3a93a848 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x55db748713a0_0 .net/2u *"_ivl_54", 8 0, L_0x7f7c3a93a848;  1 drivers
v0x55db74871480_0 .net *"_ivl_56", 0 0, L_0x55db748a1710;  1 drivers
L_0x7f7c3a93a890 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db74871540_0 .net/2u *"_ivl_58", 7 0, L_0x7f7c3a93a890;  1 drivers
L_0x7f7c3a93a650 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55db74871620_0 .net/2u *"_ivl_6", 7 0, L_0x7f7c3a93a650;  1 drivers
v0x55db74871700_0 .net *"_ivl_61", 7 0, L_0x55db748a18f0;  1 drivers
L_0x7f7c3a93a8d8 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x55db748717e0_0 .net/2u *"_ivl_64", 8 0, L_0x7f7c3a93a8d8;  1 drivers
v0x55db748718c0_0 .net *"_ivl_66", 0 0, L_0x55db748a1bd0;  1 drivers
L_0x7f7c3a93a920 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db74871980_0 .net/2u *"_ivl_68", 7 0, L_0x7f7c3a93a920;  1 drivers
v0x55db74871a60_0 .net *"_ivl_71", 7 0, L_0x55db748a1d10;  1 drivers
v0x55db74871b40_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db74871be0_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db74871c80_0 .net "diff_abs", 7 0, L_0x55db748a0aa0;  1 drivers
v0x55db74871d60_0 .net "dyn_ltd", 8 0, L_0x55db748a1610;  1 drivers
v0x55db74871e40_0 .net "dyn_ltp", 8 0, L_0x55db748a1480;  1 drivers
v0x55db74871f20_0 .net "eff_ltd", 7 0, L_0x55db748a1e40;  1 drivers
v0x55db74872000_0 .net "eff_ltp", 7 0, L_0x55db748a1990;  1 drivers
v0x55db748720e0_0 .net "eta_boost", 7 0, L_0x7f7c3a93ac80;  alias, 1 drivers
v0x55db748721c0_0 .net "fired_post", 0 0, L_0x55db748a1520;  1 drivers
v0x55db74872280_0 .net "fired_pre", 0 0, L_0x55db748a1880;  1 drivers
v0x55db74872340_0 .net "inv_diff", 7 0, L_0x55db748a0840;  1 drivers
v0x55db74872420_0 .var "ltd_event", 0 0;
v0x55db748724e0_0 .var "ltp_event", 0 0;
v0x55db748725a0_0 .net "phase_post", 7 0, L_0x55db748a2200;  1 drivers
v0x55db74872680_0 .net "phase_pre", 7 0, L_0x55db748a1fd0;  1 drivers
v0x55db74872760_0 .net "post_first", 0 0, L_0x55db748a1340;  1 drivers
v0x55db74872820_0 .net "pre_first", 0 0, L_0x55db748a0e00;  1 drivers
v0x55db748728e0_0 .net "raw_diff", 7 0, L_0x55db748a0590;  1 drivers
v0x55db748729c0_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
v0x55db74872a60_0 .var "w_next", 8 0;
v0x55db74872b40_0 .var "weight", 7 0;
L_0x55db748a0590 .arith/sub 8, L_0x55db748a1fd0, L_0x55db748a2200;
L_0x55db748a06d0 .arith/sub 8, L_0x7f7c3a93a608, L_0x55db748a0590;
L_0x55db748a0840 .arith/sum 8, L_0x55db748a06d0, L_0x7f7c3a93a650;
L_0x55db748a0980 .cmp/ge 8, L_0x55db748a0840, L_0x55db748a0590;
L_0x55db748a0aa0 .functor MUXZ 8, L_0x55db748a0840, L_0x55db748a0590, L_0x55db748a0980, C4<>;
L_0x55db748a0c20 .part L_0x55db748a0590, 7, 1;
L_0x55db748a0d10 .cmp/ne 8, L_0x55db748a0590, L_0x7f7c3a93a6e0;
L_0x55db748a0f10 .part L_0x55db748a0590, 7, 1;
L_0x55db748a1140 .cmp/ne 8, L_0x55db748a0590, L_0x7f7c3a93a770;
L_0x55db748a1480 .arith/sum 9, L_0x7f7c3a93a7b8, L_0x7f7c3a93ada0;
L_0x55db748a1610 .arith/sum 9, L_0x7f7c3a93a800, L_0x7f7c3a93ade8;
L_0x55db748a1710 .cmp/gt 9, L_0x55db748a1480, L_0x7f7c3a93a848;
L_0x55db748a18f0 .part L_0x55db748a1480, 0, 8;
L_0x55db748a1990 .functor MUXZ 8, L_0x55db748a18f0, L_0x7f7c3a93a890, L_0x55db748a1710, C4<>;
L_0x55db748a1bd0 .cmp/gt 9, L_0x55db748a1610, L_0x7f7c3a93a8d8;
L_0x55db748a1d10 .part L_0x55db748a1610, 0, 8;
L_0x55db748a1e40 .functor MUXZ 8, L_0x55db748a1d10, L_0x7f7c3a93a920, L_0x55db748a1bd0, C4<>;
S_0x55db74877120 .scope module, "seq2" "seq2_predictor" 4 253, 10 24 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "actual_phase";
    .port_info 4 /INPUT 1 "fired";
    .port_info 5 /OUTPUT 8 "force_pred";
    .port_info 6 /OUTPUT 1 "force_valid";
    .port_info 7 /OUTPUT 8 "slot_A";
    .port_info 8 /OUTPUT 8 "slot_B";
    .port_info 9 /OUTPUT 1 "last_winner";
    .port_info 10 /OUTPUT 8 "error_out";
P_0x55db748772b0 .param/l "ETA" 0 10 27, C4<00001000>;
P_0x55db748772f0 .param/l "SLOT_A_INIT" 0 10 25, C4<00000000>;
P_0x55db74877330 .param/l "SLOT_B_INIT" 0 10 26, C4<11010101>;
L_0x55db7489bbe0 .functor XOR 1, v0x55db74879b20_0, L_0x55db7489d270, C4<0>, C4<0>;
L_0x55db7489d510 .functor AND 1, L_0x55db74807c50, L_0x55db7489bbe0, C4<1>, C4<1>;
L_0x7f7c3a93a140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55db7489d310 .functor XNOR 1, L_0x55db7489da20, L_0x7f7c3a93a140, C4<0>, C4<0>;
L_0x55db7489dc90 .functor AND 1, L_0x55db7489d310, L_0x55db7489dba0, C4<1>, C4<1>;
L_0x7f7c3a93a1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55db7489dfa0 .functor XNOR 1, L_0x55db7489ddd0, L_0x7f7c3a93a1d0, C4<0>, C4<0>;
L_0x55db7489e510 .functor AND 1, L_0x55db7489dfa0, L_0x55db7489e470, C4<1>, C4<1>;
v0x55db748774d0_0 .net *"_ivl_10", 0 0, L_0x55db7489c9f0;  1 drivers
L_0x7f7c3a93a020 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db748775b0_0 .net/2u *"_ivl_16", 7 0, L_0x7f7c3a93a020;  1 drivers
v0x55db74877690_0 .net *"_ivl_18", 7 0, L_0x55db7489cd30;  1 drivers
L_0x7f7c3a939f90 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db74877750_0 .net/2u *"_ivl_2", 7 0, L_0x7f7c3a939f90;  1 drivers
L_0x7f7c3a93a068 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55db74877830_0 .net/2u *"_ivl_20", 7 0, L_0x7f7c3a93a068;  1 drivers
v0x55db74877960_0 .net *"_ivl_24", 0 0, L_0x55db7489cf60;  1 drivers
L_0x7f7c3a93a0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55db74877a20_0 .net/2u *"_ivl_30", 0 0, L_0x7f7c3a93a0b0;  1 drivers
L_0x7f7c3a93a0f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55db74877b00_0 .net/2u *"_ivl_32", 0 0, L_0x7f7c3a93a0f8;  1 drivers
v0x55db74877be0_0 .net *"_ivl_34", 0 0, L_0x55db7489d270;  1 drivers
v0x55db74877cc0_0 .net *"_ivl_36", 0 0, L_0x55db7489bbe0;  1 drivers
v0x55db74877d80_0 .net *"_ivl_4", 7 0, L_0x55db7489c770;  1 drivers
v0x55db74877e60_0 .net *"_ivl_47", 0 0, L_0x55db7489da20;  1 drivers
v0x55db74877f40_0 .net/2u *"_ivl_48", 0 0, L_0x7f7c3a93a140;  1 drivers
v0x55db74878020_0 .net *"_ivl_50", 0 0, L_0x55db7489d310;  1 drivers
L_0x7f7c3a93a188 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db748780e0_0 .net/2u *"_ivl_52", 7 0, L_0x7f7c3a93a188;  1 drivers
v0x55db748781c0_0 .net *"_ivl_54", 0 0, L_0x55db7489dba0;  1 drivers
v0x55db74878280_0 .net *"_ivl_59", 0 0, L_0x55db7489ddd0;  1 drivers
L_0x7f7c3a939fd8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55db74878470_0 .net/2u *"_ivl_6", 7 0, L_0x7f7c3a939fd8;  1 drivers
v0x55db74878550_0 .net/2u *"_ivl_60", 0 0, L_0x7f7c3a93a1d0;  1 drivers
v0x55db74878630_0 .net *"_ivl_62", 0 0, L_0x55db7489dfa0;  1 drivers
L_0x7f7c3a93a218 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db748786f0_0 .net/2u *"_ivl_64", 7 0, L_0x7f7c3a93a218;  1 drivers
v0x55db748787d0_0 .net *"_ivl_66", 0 0, L_0x55db7489e470;  1 drivers
v0x55db74878890_0 .net *"_ivl_71", 5 0, L_0x55db7489e620;  1 drivers
v0x55db74878970_0 .net *"_ivl_72", 7 0, L_0x55db7489df00;  1 drivers
L_0x7f7c3a93a260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55db74878a50_0 .net *"_ivl_75", 1 0, L_0x7f7c3a93a260;  1 drivers
L_0x7f7c3a93a2a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55db74878b30_0 .net/2u *"_ivl_76", 7 0, L_0x7f7c3a93a2a8;  1 drivers
v0x55db74878c10_0 .net *"_ivl_78", 0 0, L_0x55db7489e860;  1 drivers
v0x55db74878cd0_0 .net *"_ivl_81", 5 0, L_0x55db7489ea60;  1 drivers
v0x55db74878db0_0 .net *"_ivl_82", 7 0, L_0x55db7489eb00;  1 drivers
L_0x7f7c3a93a2f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55db74878e90_0 .net *"_ivl_85", 1 0, L_0x7f7c3a93a2f0;  1 drivers
L_0x7f7c3a93a338 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55db74878f70_0 .net/2u *"_ivl_86", 7 0, L_0x7f7c3a93a338;  1 drivers
v0x55db74879050_0 .net "actual_phase", 7 0, v0x55db74880260_0;  alias, 1 drivers
v0x55db74879110_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db748791b0_0 .net "curr_slot", 7 0, L_0x55db7489d6b0;  1 drivers
v0x55db74879270_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db74879310_0 .net "dA", 7 0, L_0x55db7489cb10;  1 drivers
v0x55db748793f0_0 .net "dB", 7 0, L_0x55db7489d050;  1 drivers
v0x55db748794d0_0 .net "dn_dir", 0 0, L_0x55db7489dc90;  1 drivers
v0x55db74879590_0 .var "error_out", 7 0;
v0x55db74879670_0 .net "fired", 0 0, L_0x55db74807c50;  alias, 1 drivers
v0x55db74879740_0 .var "force_pred", 7 0;
v0x55db74879810_0 .var "force_valid", 0 0;
v0x55db748798e0_0 .net "invA", 7 0, L_0x55db7489c8b0;  1 drivers
v0x55db74879980_0 .net "invB", 7 0, L_0x55db7489cdd0;  1 drivers
v0x55db74879a60_0 .net "is_A", 0 0, L_0x55db7489d180;  1 drivers
v0x55db74879b20_0 .var "last_winner", 0 0;
v0x55db74879be0_0 .net "rawA", 7 0, L_0x55db7489c6d0;  1 drivers
v0x55db74879cc0_0 .net "rawB", 7 0, L_0x55db7489cc00;  1 drivers
v0x55db74879da0_0 .net "raw_dir", 7 0, L_0x55db7489d980;  1 drivers
v0x55db74879e80_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
v0x55db74879f20_0 .var "slot_A", 7 0;
v0x55db7487a000_0 .var "slot_B", 7 0;
v0x55db7487a0e0_0 .var "slot_up", 8 0;
v0x55db7487a1c0_0 .net "step", 7 0, L_0x55db7489ed10;  1 drivers
v0x55db7487a2a0_0 .net "up_dir", 0 0, L_0x55db7489e510;  1 drivers
v0x55db7487a360_0 .net "winner_changed", 0 0, L_0x55db7489d510;  1 drivers
v0x55db7487a420_0 .net "winner_dist", 7 0, L_0x55db7489d610;  1 drivers
L_0x55db7489c6d0 .arith/sub 8, v0x55db74880260_0, v0x55db74879f20_0;
L_0x55db7489c770 .arith/sub 8, L_0x7f7c3a939f90, L_0x55db7489c6d0;
L_0x55db7489c8b0 .arith/sum 8, L_0x55db7489c770, L_0x7f7c3a939fd8;
L_0x55db7489c9f0 .cmp/ge 8, L_0x55db7489c8b0, L_0x55db7489c6d0;
L_0x55db7489cb10 .functor MUXZ 8, L_0x55db7489c8b0, L_0x55db7489c6d0, L_0x55db7489c9f0, C4<>;
L_0x55db7489cc00 .arith/sub 8, v0x55db74880260_0, v0x55db7487a000_0;
L_0x55db7489cd30 .arith/sub 8, L_0x7f7c3a93a020, L_0x55db7489cc00;
L_0x55db7489cdd0 .arith/sum 8, L_0x55db7489cd30, L_0x7f7c3a93a068;
L_0x55db7489cf60 .cmp/ge 8, L_0x55db7489cdd0, L_0x55db7489cc00;
L_0x55db7489d050 .functor MUXZ 8, L_0x55db7489cdd0, L_0x55db7489cc00, L_0x55db7489cf60, C4<>;
L_0x55db7489d180 .cmp/ge 8, L_0x55db7489d050, L_0x55db7489cb10;
L_0x55db7489d270 .functor MUXZ 1, L_0x7f7c3a93a0f8, L_0x7f7c3a93a0b0, L_0x55db7489d180, C4<>;
L_0x55db7489d610 .functor MUXZ 8, L_0x55db7489d050, L_0x55db7489cb10, L_0x55db7489d180, C4<>;
L_0x55db7489d6b0 .functor MUXZ 8, v0x55db7487a000_0, v0x55db74879f20_0, L_0x55db7489d180, C4<>;
L_0x55db7489d980 .arith/sub 8, v0x55db74880260_0, L_0x55db7489d6b0;
L_0x55db7489da20 .part L_0x55db7489d980, 7, 1;
L_0x55db7489dba0 .cmp/ne 8, L_0x55db7489d980, L_0x7f7c3a93a188;
L_0x55db7489ddd0 .part L_0x55db7489d980, 7, 1;
L_0x55db7489e470 .cmp/ne 8, L_0x55db7489d980, L_0x7f7c3a93a218;
L_0x55db7489e620 .part L_0x55db7489d610, 2, 6;
L_0x55db7489df00 .concat [ 6 2 0 0], L_0x55db7489e620, L_0x7f7c3a93a260;
L_0x55db7489e860 .cmp/gt 8, L_0x55db7489df00, L_0x7f7c3a93a2a8;
L_0x55db7489ea60 .part L_0x55db7489d610, 2, 6;
L_0x55db7489eb00 .concat [ 6 2 0 0], L_0x55db7489ea60, L_0x7f7c3a93a2f0;
L_0x55db7489ed10 .functor MUXZ 8, L_0x7f7c3a93a338, L_0x55db7489eb00, L_0x55db7489e860, C4<>;
S_0x55db7487a6c0 .scope module, "stdp_winner" "phase_stdp" 4 228, 9 46 0, S_0x55db74860bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "phase_pre";
    .port_info 4 /INPUT 8 "phase_post";
    .port_info 5 /INPUT 1 "fired_pre";
    .port_info 6 /INPUT 1 "fired_post";
    .port_info 7 /INPUT 8 "eta_boost";
    .port_info 8 /OUTPUT 8 "weight";
    .port_info 9 /OUTPUT 1 "ltp_event";
    .port_info 10 /OUTPUT 1 "ltd_event";
P_0x55db7487a850 .param/l "ETA_LTD" 0 9 51, C4<00000011>;
P_0x55db7487a890 .param/l "ETA_LTP" 0 9 50, C4<00000100>;
P_0x55db7487a8d0 .param/l "WINDOW" 0 9 52, C4<10000000>;
P_0x55db7487a910 .param/l "W_INIT" 0 9 47, C4<10000000>;
P_0x55db7487a950 .param/l "W_MAX" 0 9 48, C4<11111111>;
P_0x55db7487a990 .param/l "W_MIN" 0 9 49, C4<00000001>;
L_0x7f7c3a939c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55db74807800 .functor XNOR 1, L_0x55db7489b460, L_0x7f7c3a939c78, C4<0>, C4<0>;
L_0x55db7484ada0 .functor AND 1, L_0x55db74807800, L_0x55db7489b550, C4<1>, C4<1>;
L_0x7f7c3a939d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55db74850d90 .functor XNOR 1, L_0x55db7489b6e0, L_0x7f7c3a939d08, C4<0>, C4<0>;
L_0x55db7484de00 .functor AND 1, L_0x55db74850d90, L_0x55db7489b870, C4<1>, C4<1>;
v0x55db7487acb0_0 .net *"_ivl_10", 0 0, L_0x55db7489b1c0;  1 drivers
v0x55db7487ad90_0 .net *"_ivl_15", 0 0, L_0x55db7489b460;  1 drivers
v0x55db7487ae70_0 .net/2u *"_ivl_16", 0 0, L_0x7f7c3a939c78;  1 drivers
v0x55db7487af30_0 .net *"_ivl_18", 0 0, L_0x55db74807800;  1 drivers
L_0x7f7c3a939be8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db7487aff0_0 .net/2u *"_ivl_2", 7 0, L_0x7f7c3a939be8;  1 drivers
L_0x7f7c3a939cc0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db7487b120_0 .net/2u *"_ivl_20", 7 0, L_0x7f7c3a939cc0;  1 drivers
v0x55db7487b200_0 .net *"_ivl_22", 0 0, L_0x55db7489b550;  1 drivers
v0x55db7487b2c0_0 .net *"_ivl_27", 0 0, L_0x55db7489b6e0;  1 drivers
v0x55db7487b3a0_0 .net/2u *"_ivl_28", 0 0, L_0x7f7c3a939d08;  1 drivers
v0x55db7487b480_0 .net *"_ivl_30", 0 0, L_0x55db74850d90;  1 drivers
L_0x7f7c3a939d50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db7487b540_0 .net/2u *"_ivl_32", 7 0, L_0x7f7c3a939d50;  1 drivers
v0x55db7487b620_0 .net *"_ivl_34", 0 0, L_0x55db7489b870;  1 drivers
L_0x7f7c3a939d98 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x55db7487b6e0_0 .net/2u *"_ivl_38", 8 0, L_0x7f7c3a939d98;  1 drivers
v0x55db7487b7c0_0 .net *"_ivl_4", 7 0, L_0x55db7489af40;  1 drivers
L_0x7f7c3a93acc8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55db7487b8a0_0 .net *"_ivl_42", 8 0, L_0x7f7c3a93acc8;  1 drivers
L_0x7f7c3a939de0 .functor BUFT 1, C4<000000011>, C4<0>, C4<0>, C4<0>;
v0x55db7487b980_0 .net/2u *"_ivl_46", 8 0, L_0x7f7c3a939de0;  1 drivers
L_0x7f7c3a93ad10 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55db7487ba60_0 .net *"_ivl_50", 8 0, L_0x7f7c3a93ad10;  1 drivers
L_0x7f7c3a939e28 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x55db7487bc50_0 .net/2u *"_ivl_54", 8 0, L_0x7f7c3a939e28;  1 drivers
v0x55db7487bd30_0 .net *"_ivl_56", 0 0, L_0x55db7489bd40;  1 drivers
L_0x7f7c3a939e70 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db7487bdf0_0 .net/2u *"_ivl_58", 7 0, L_0x7f7c3a939e70;  1 drivers
L_0x7f7c3a939c30 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55db7487bed0_0 .net/2u *"_ivl_6", 7 0, L_0x7f7c3a939c30;  1 drivers
v0x55db7487bfb0_0 .net *"_ivl_61", 7 0, L_0x55db7489bf20;  1 drivers
L_0x7f7c3a939eb8 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v0x55db7487c090_0 .net/2u *"_ivl_64", 8 0, L_0x7f7c3a939eb8;  1 drivers
v0x55db7487c170_0 .net *"_ivl_66", 0 0, L_0x55db7489c200;  1 drivers
L_0x7f7c3a939f00 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55db7487c230_0 .net/2u *"_ivl_68", 7 0, L_0x7f7c3a939f00;  1 drivers
v0x55db7487c310_0 .net *"_ivl_71", 7 0, L_0x55db7489c340;  1 drivers
v0x55db7487c3f0_0 .net "clk", 0 0, v0x55db74880f80_0;  alias, 1 drivers
v0x55db7487c490_0 .net "cycle_start", 0 0, v0x55db7486f2a0_0;  alias, 1 drivers
v0x55db7487c530_0 .net "diff_abs", 7 0, L_0x55db7489b2e0;  1 drivers
v0x55db7487c610_0 .net "dyn_ltd", 8 0, L_0x55db7489bca0;  1 drivers
v0x55db7487c6f0_0 .net "dyn_ltp", 8 0, L_0x55db7489bb40;  1 drivers
v0x55db7487c7d0_0 .net "eff_ltd", 7 0, L_0x55db7489c470;  1 drivers
v0x55db7487c8b0_0 .net "eff_ltp", 7 0, L_0x55db7489bfc0;  1 drivers
L_0x7f7c3a939f48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55db7487cba0_0 .net "eta_boost", 7 0, L_0x7f7c3a939f48;  1 drivers
v0x55db7487cc80_0 .net "fired_post", 0 0, v0x55db74880190_0;  1 drivers
v0x55db7487cd40_0 .net "fired_pre", 0 0, v0x55db748800f0_0;  1 drivers
v0x55db7487ce00_0 .net "inv_diff", 7 0, L_0x55db7489b080;  1 drivers
v0x55db7487cee0_0 .var "ltd_event", 0 0;
v0x55db7487cfa0_0 .var "ltp_event", 0 0;
v0x55db7487d060_0 .net "phase_post", 7 0, v0x55db748803a0_0;  1 drivers
v0x55db7487d140_0 .net "phase_pre", 7 0, v0x55db74880300_0;  1 drivers
v0x55db7487d220_0 .net "post_first", 0 0, L_0x55db7484de00;  1 drivers
v0x55db7487d2e0_0 .net "pre_first", 0 0, L_0x55db7484ada0;  1 drivers
v0x55db7487d3a0_0 .net "raw_diff", 7 0, L_0x55db7489ae00;  1 drivers
v0x55db7487d480_0 .net "rst_n", 0 0, v0x55db74881dd0_0;  alias, 1 drivers
v0x55db7487d520_0 .var "w_next", 8 0;
v0x55db7487d600_0 .var "weight", 7 0;
L_0x55db7489ae00 .arith/sub 8, v0x55db74880300_0, v0x55db748803a0_0;
L_0x55db7489af40 .arith/sub 8, L_0x7f7c3a939be8, L_0x55db7489ae00;
L_0x55db7489b080 .arith/sum 8, L_0x55db7489af40, L_0x7f7c3a939c30;
L_0x55db7489b1c0 .cmp/ge 8, L_0x55db7489b080, L_0x55db7489ae00;
L_0x55db7489b2e0 .functor MUXZ 8, L_0x55db7489b080, L_0x55db7489ae00, L_0x55db7489b1c0, C4<>;
L_0x55db7489b460 .part L_0x55db7489ae00, 7, 1;
L_0x55db7489b550 .cmp/ne 8, L_0x55db7489ae00, L_0x7f7c3a939cc0;
L_0x55db7489b6e0 .part L_0x55db7489ae00, 7, 1;
L_0x55db7489b870 .cmp/ne 8, L_0x55db7489ae00, L_0x7f7c3a939d50;
L_0x55db7489bb40 .arith/sum 9, L_0x7f7c3a939d98, L_0x7f7c3a93acc8;
L_0x55db7489bca0 .arith/sum 9, L_0x7f7c3a939de0, L_0x7f7c3a93ad10;
L_0x55db7489bd40 .cmp/gt 9, L_0x55db7489bb40, L_0x7f7c3a939e28;
L_0x55db7489bf20 .part L_0x55db7489bb40, 0, 8;
L_0x55db7489bfc0 .functor MUXZ 8, L_0x55db7489bf20, L_0x7f7c3a939e70, L_0x55db7489bd40, C4<>;
L_0x55db7489c200 .cmp/gt 9, L_0x55db7489bca0, L_0x7f7c3a939eb8;
L_0x55db7489c340 .part L_0x55db7489bca0, 0, 8;
L_0x55db7489c470 .functor MUXZ 8, L_0x55db7489c340, L_0x7f7c3a939f00, L_0x55db7489c200, C4<>;
S_0x55db74880bb0 .scope task, "sample" "sample" 3 69, 3 69 0, S_0x55db74793900;
 .timescale -9 -12;
v0x55db748611d0_0 .var/i "c", 31 0;
TD_tb_pst_brain_v1.sample ;
    %vpi_call 3 72 "$display", "[C%3d] ph=(%2d,%2d,%2d,%2d) win=%0d rel=%0d w=%0d | seq sA=%2d sB=%2d fv=%0d fp=%2d | pred=%2d err=%2d", v0x55db748611d0_0, v0x55db74881ad0_0, v0x55db74881b90_0, v0x55db74881c50_0, v0x55db74881d10_0, v0x55db74882380_0, v0x55db74882440_0, v0x55db748824e0_0, v0x55db74882080_0, v0x55db74882190_0, v0x55db748817c0_0, v0x55db74881670_0, v0x55db748819c0_0, v0x55db74881900_0 {0 0 0};
    %end;
    .scope S_0x55db74839970;
T_1 ;
    %wait E_0x55db74785930;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55db74860650_0, 0, 3;
    %load/vec4 v0x55db7485fbd0_0;
    %store/vec4 v0x55db74860810_0, 0, 8;
    %load/vec4 v0x55db74860810_0;
    %load/vec4 v0x55db7485fcb0_0;
    %cmp/u;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55db74860650_0, 0, 3;
    %load/vec4 v0x55db7485fcb0_0;
    %store/vec4 v0x55db74860810_0, 0, 8;
T_1.0 ;
    %load/vec4 v0x55db74860810_0;
    %load/vec4 v0x55db7485fd90_0;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55db74860650_0, 0, 3;
    %load/vec4 v0x55db7485fd90_0;
    %store/vec4 v0x55db74860810_0, 0, 8;
T_1.2 ;
    %load/vec4 v0x55db74860810_0;
    %load/vec4 v0x55db7485fe70_0;
    %cmp/u;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55db74860650_0, 0, 3;
    %load/vec4 v0x55db7485fe70_0;
    %store/vec4 v0x55db74860810_0, 0, 8;
T_1.4 ;
    %load/vec4 v0x55db74860810_0;
    %load/vec4 v0x55db7485ff50_0;
    %cmp/u;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55db74860650_0, 0, 3;
    %load/vec4 v0x55db7485ff50_0;
    %store/vec4 v0x55db74860810_0, 0, 8;
T_1.6 ;
    %load/vec4 v0x55db74860810_0;
    %load/vec4 v0x55db74860030_0;
    %cmp/u;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55db74860650_0, 0, 3;
    %load/vec4 v0x55db74860030_0;
    %store/vec4 v0x55db74860810_0, 0, 8;
T_1.8 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55db74839970;
T_2 ;
    %wait E_0x55db74786da0;
    %load/vec4 v0x55db74860110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e550_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e630_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e710_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e7f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e8d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db748601d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db748604d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485f690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485f770_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485f850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485f930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485fa10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485faf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485eb50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485ec30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485ed10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485edf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485eed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485efb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55db74860730_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55db7485f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55db7485eb50_0;
    %assign/vec4 v0x55db7485f690_0, 0;
    %load/vec4 v0x55db7485ec30_0;
    %assign/vec4 v0x55db7485f770_0, 0;
    %load/vec4 v0x55db7485ed10_0;
    %assign/vec4 v0x55db7485f850_0, 0;
    %load/vec4 v0x55db7485edf0_0;
    %assign/vec4 v0x55db7485f930_0, 0;
    %load/vec4 v0x55db7485eed0_0;
    %assign/vec4 v0x55db7485fa10_0, 0;
    %load/vec4 v0x55db7485efb0_0;
    %assign/vec4 v0x55db7485faf0_0, 0;
    %load/vec4 v0x55db74860650_0;
    %assign/vec4 v0x55db74860730_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485eb50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485ec30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485ed10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485edf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485eed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7485efb0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e550_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e630_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e710_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e7f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e8d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7485e9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db748601d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db748604d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860590_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55db7485e550_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485fbd0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55db7485e470_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0x55db7485e470_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f150_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55db7485e470_0, 0, 9;
T_2.5 ;
    %load/vec4 v0x55db7485e470_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db748601d0_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x55db7485e550_0, 0;
    %load/vec4 v0x55db7485eb50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55db7485eb50_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db748601d0_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %assign/vec4 v0x55db7485e550_0, 0;
T_2.7 ;
    %load/vec4 v0x55db7485e630_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485fcb0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55db7485e470_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x55db7485e470_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f230_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55db7485e470_0, 0, 9;
T_2.9 ;
    %load/vec4 v0x55db7485e470_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db74860290_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x55db7485e630_0, 0;
    %load/vec4 v0x55db7485ec30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55db7485ec30_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860290_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %assign/vec4 v0x55db7485e630_0, 0;
T_2.11 ;
    %load/vec4 v0x55db7485e710_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485fd90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55db7485e470_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0x55db7485e470_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f310_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55db7485e470_0, 0, 9;
T_2.13 ;
    %load/vec4 v0x55db7485e470_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db74860350_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x55db7485e710_0, 0;
    %load/vec4 v0x55db7485ed10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55db7485ed10_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860350_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %assign/vec4 v0x55db7485e710_0, 0;
T_2.15 ;
    %load/vec4 v0x55db7485e7f0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485fe70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f3f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55db7485e470_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.16, 5;
    %load/vec4 v0x55db7485e470_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f3f0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55db7485e470_0, 0, 9;
T_2.17 ;
    %load/vec4 v0x55db7485e470_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db74860410_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x55db7485e7f0_0, 0;
    %load/vec4 v0x55db7485edf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55db7485edf0_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860410_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %assign/vec4 v0x55db7485e7f0_0, 0;
T_2.19 ;
    %load/vec4 v0x55db7485e8d0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485ff50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55db7485e470_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.20, 5;
    %load/vec4 v0x55db7485e470_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f4d0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55db7485e470_0, 0, 9;
T_2.21 ;
    %load/vec4 v0x55db7485e470_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.22, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db748604d0_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x55db7485e8d0_0, 0;
    %load/vec4 v0x55db7485eed0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55db7485eed0_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db748604d0_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %assign/vec4 v0x55db7485e8d0_0, 0;
T_2.23 ;
    %load/vec4 v0x55db7485e9b0_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db74860030_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f5b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55db7485e470_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.24, 5;
    %load/vec4 v0x55db7485e470_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7485f5b0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55db7485e470_0, 0, 9;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55db7485e470_0, 0, 9;
T_2.25 ;
    %load/vec4 v0x55db7485e470_0;
    %cmpi/u 256, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.26, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db74860590_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %subi 256, 0, 9;
    %assign/vec4 v0x55db7485e9b0_0, 0;
    %load/vec4 v0x55db7485efb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55db7485efb0_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74860590_0, 0;
    %load/vec4 v0x55db7485e470_0;
    %assign/vec4 v0x55db7485e9b0_0, 0;
T_2.27 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55db7486ef90;
T_3 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db7486f400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486f2a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55db7486f360_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486f360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486f2a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55db7486f360_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55db7486f360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486f2a0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55db7486b3e0;
T_4 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db7486bc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486bd20_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55db7486bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486b890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486b9d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7486bec0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486bd20_0, 0;
    %load/vec4 v0x55db7486b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486b9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486b890_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55db7486b9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7486bde0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7486bae0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7486bec0_0, 0, 9;
    %load/vec4 v0x55db7486bec0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %load/vec4 v0x55db7486bec0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %assign/vec4 v0x55db7486bde0_0, 0;
    %load/vec4 v0x55db7486bec0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x55db7486bec0_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_4.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486bd20_0, 0;
    %load/vec4 v0x55db7486b930_0;
    %assign/vec4 v0x55db7486bbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486b890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486b9d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486bde0_0, 0;
T_4.8 ;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55db7486c0a0;
T_5 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db7486caa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486cb40_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55db7486c9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486c6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486c830_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7486cd70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486cb40_0, 0;
    %load/vec4 v0x55db7486c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486c830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486c6f0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55db7486c830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7486cc90_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7486c920_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7486cd70_0, 0, 9;
    %load/vec4 v0x55db7486cd70_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %load/vec4 v0x55db7486cd70_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %assign/vec4 v0x55db7486cc90_0, 0;
    %load/vec4 v0x55db7486cd70_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x55db7486cd70_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_5.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486cb40_0, 0;
    %load/vec4 v0x55db7486c790_0;
    %assign/vec4 v0x55db7486c9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486c6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486c830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486cc90_0, 0;
T_5.8 ;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55db7486cf50;
T_6 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db7486dc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486de90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486ddd0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55db7486db60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486d800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486d990_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7486df70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486ddd0_0, 0;
    %load/vec4 v0x55db7486d630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486de90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486d990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486d800_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55db7486d990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7486de90_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7486da80_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7486df70_0, 0, 9;
    %load/vec4 v0x55db7486df70_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x55db7486df70_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v0x55db7486de90_0, 0;
    %load/vec4 v0x55db7486df70_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x55db7486df70_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_6.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486ddd0_0, 0;
    %load/vec4 v0x55db7486d8a0_0;
    %assign/vec4 v0x55db7486db60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486d800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486d990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486de90_0, 0;
T_6.8 ;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55db7486e150;
T_7 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db7486eb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486ecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486ec10_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55db7486eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486e7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486e8e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55db7486edb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486ec10_0, 0;
    %load/vec4 v0x55db7486e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486ecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486e8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486e7a0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55db7486e8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7486ecd0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7486e9d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7486edb0_0, 0, 9;
    %load/vec4 v0x55db7486edb0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x55db7486edb0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v0x55db7486ecd0_0, 0;
    %load/vec4 v0x55db7486edb0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x55db7486edb0_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486ec10_0, 0;
    %load/vec4 v0x55db7486e840_0;
    %assign/vec4 v0x55db7486eab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486e7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7486e8e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486ecd0_0, 0;
T_7.8 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55db74861340;
T_8 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db74862c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74862b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74862120_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55db748621e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55db74862460_0;
    %load/vec4 v0x55db74862520_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55db74862a40_0;
    %assign/vec4 v0x55db74862b20_0, 0;
    %load/vec4 v0x55db74862960_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %assign/vec4 v0x55db74862120_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74862b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74862120_0, 0;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55db74862de0;
T_9 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db748644f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74864410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74863af0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55db74863b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55db74863dd0_0;
    %load/vec4 v0x55db74863e70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55db74864330_0;
    %assign/vec4 v0x55db74864410_0, 0;
    %load/vec4 v0x55db74864250_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %assign/vec4 v0x55db74863af0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74864410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74863af0_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55db74864690;
T_10 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db74866060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74865f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db748653e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55db748654a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55db74865750_0;
    %load/vec4 v0x55db74865840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55db74865ea0_0;
    %assign/vec4 v0x55db74865f80_0, 0;
    %load/vec4 v0x55db74865dc0_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %assign/vec4 v0x55db748653e0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74865f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db748653e0_0, 0;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55db748662c0;
T_11 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db74867aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db748679c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74866fd0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55db74867090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55db748672f0_0;
    %load/vec4 v0x55db74867390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x55db748678e0_0;
    %assign/vec4 v0x55db748679c0_0, 0;
    %load/vec4 v0x55db74867820_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %assign/vec4 v0x55db74866fd0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db748679c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74866fd0_0, 0;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55db74867c60;
T_12 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db748695f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74869510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74868a50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55db74868b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55db74868e00_0;
    %load/vec4 v0x55db74868ea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x55db74869430_0;
    %assign/vec4 v0x55db74869510_0, 0;
    %load/vec4 v0x55db74869370_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %assign/vec4 v0x55db74868a50_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74869510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74868a50_0, 0;
T_12.5 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55db748697b0;
T_13 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db7486b1d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486a590_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55db7486a650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55db7486a8b0_0;
    %load/vec4 v0x55db7486a950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x55db7486b010_0;
    %assign/vec4 v0x55db7486b0f0_0, 0;
    %load/vec4 v0x55db7486af30_0;
    %cmpi/u 20, 0, 8;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_13.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.7, 8;
T_13.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.7, 8;
 ; End of false expr.
    %blend;
T_13.7;
    %assign/vec4 v0x55db7486a590_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db7486b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7486a590_0, 0;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55db7487a6c0;
T_14 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db7487d480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x55db7487d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7487cfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7487cee0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55db7487c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7487cfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db7487cee0_0, 0;
    %load/vec4 v0x55db7487cd40_0;
    %load/vec4 v0x55db7487cc80_0;
    %and;
    %load/vec4 v0x55db7487c530_0;
    %cmpi/u 128, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55db7487d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7487d600_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7487c8b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7487d520_0, 0, 9;
    %load/vec4 v0x55db7487d520_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %load/vec4 v0x55db7487d520_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %assign/vec4 v0x55db7487d600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7487cfa0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x55db7487d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0x55db7487c7d0_0;
    %addi 1, 0, 8;
    %load/vec4 v0x55db7487d600_0;
    %cmp/u;
    %jmp/0xz  T_14.12, 5;
    %load/vec4 v0x55db7487d600_0;
    %load/vec4 v0x55db7487c7d0_0;
    %sub;
    %assign/vec4 v0x55db7487d600_0, 0;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55db7487d600_0, 0;
T_14.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db7487cee0_0, 0;
T_14.10 ;
T_14.7 ;
T_14.4 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55db74877120;
T_15 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db74879e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74879f20_0, 0;
    %pushi/vec4 213, 0, 8;
    %assign/vec4 v0x55db7487a000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74879b20_0, 0;
    %pushi/vec4 213, 0, 8;
    %assign/vec4 v0x55db74879740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74879810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74879590_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55db74879270_0;
    %load/vec4 v0x55db74879670_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55db7487a420_0;
    %cmpi/u 2, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.4, 5;
    %load/vec4 v0x55db74879a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x55db748794d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x55db7487a1c0_0;
    %load/vec4 v0x55db74879f20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_15.10, 8;
    %load/vec4 v0x55db74879f20_0;
    %load/vec4 v0x55db7487a1c0_0;
    %sub;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %assign/vec4 v0x55db74879f20_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x55db7487a2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db74879f20_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7487a1c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7487a0e0_0, 0, 9;
    %load/vec4 v0x55db7487a0e0_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.14, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %load/vec4 v0x55db7487a0e0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %assign/vec4 v0x55db74879f20_0, 0;
T_15.12 ;
T_15.9 ;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55db748794d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %load/vec4 v0x55db7487a1c0_0;
    %load/vec4 v0x55db7487a000_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_15.18, 8;
    %load/vec4 v0x55db7487a000_0;
    %load/vec4 v0x55db7487a1c0_0;
    %sub;
    %jmp/1 T_15.19, 8;
T_15.18 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_15.19, 8;
 ; End of false expr.
    %blend;
T_15.19;
    %assign/vec4 v0x55db7487a000_0, 0;
    %jmp T_15.17;
T_15.16 ;
    %load/vec4 v0x55db7487a2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.20, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7487a000_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db7487a1c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db7487a0e0_0, 0, 9;
    %load/vec4 v0x55db7487a0e0_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.22, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_15.23, 8;
T_15.22 ; End of true expr.
    %load/vec4 v0x55db7487a0e0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_15.23, 8;
 ; End of false expr.
    %blend;
T_15.23;
    %assign/vec4 v0x55db7487a000_0, 0;
T_15.20 ;
T_15.17 ;
T_15.7 ;
T_15.4 ;
    %load/vec4 v0x55db7487a360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.24, 8;
    %load/vec4 v0x55db74879a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.26, 8;
    %load/vec4 v0x55db74879f20_0;
    %jmp/1 T_15.27, 8;
T_15.26 ; End of true expr.
    %load/vec4 v0x55db7487a000_0;
    %jmp/0 T_15.27, 8;
 ; End of false expr.
    %blend;
T_15.27;
    %assign/vec4 v0x55db74879740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db74879810_0, 0;
    %jmp T_15.25;
T_15.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74879810_0, 0;
T_15.25 ;
    %load/vec4 v0x55db7487a420_0;
    %assign/vec4 v0x55db74879590_0, 0;
    %load/vec4 v0x55db74879a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.28, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.29, 8;
T_15.28 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.29, 8;
 ; End of false expr.
    %blend;
T_15.29;
    %assign/vec4 v0x55db74879b20_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55db74879270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74879810_0, 0;
T_15.30 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55db7486fc30;
T_16 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db748729c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x55db74872b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db748724e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74872420_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55db74871be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db748724e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74872420_0, 0;
    %load/vec4 v0x55db74872280_0;
    %load/vec4 v0x55db748721c0_0;
    %and;
    %load/vec4 v0x55db74871c80_0;
    %cmpi/u 128, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x55db74872820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db74872b40_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db74872000_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db74872a60_0, 0, 9;
    %load/vec4 v0x55db74872a60_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_16.8, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %load/vec4 v0x55db74872a60_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %assign/vec4 v0x55db74872b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db748724e0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x55db74872760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0x55db74871f20_0;
    %addi 1, 0, 8;
    %load/vec4 v0x55db74872b40_0;
    %cmp/u;
    %jmp/0xz  T_16.12, 5;
    %load/vec4 v0x55db74872b40_0;
    %load/vec4 v0x55db74871f20_0;
    %sub;
    %assign/vec4 v0x55db74872b40_0, 0;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55db74872b40_0, 0;
T_16.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55db74872420_0, 0;
T_16.10 ;
T_16.7 ;
T_16.4 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55db7486f500;
T_17 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db74876de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x55db74876430_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x55db74876b60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74875bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74875cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74875d70_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55db74875890_0;
    %load/vec4 v0x55db74875fb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55db74875af0_0;
    %assign/vec4 v0x55db74875bd0_0, 0;
    %load/vec4 v0x55db748753b0_0;
    %inv;
    %assign/vec4 v0x55db74875cb0_0, 0;
    %load/vec4 v0x55db748764d0_0;
    %assign/vec4 v0x55db74875d70_0, 0;
    %load/vec4 v0x55db74876150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x55db74876070_0;
    %assign/vec4 v0x55db74876430_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55db748764d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x55db748753b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x55db74875630_0;
    %load/vec4 v0x55db74876430_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.10, 5;
    %load/vec4 v0x55db74876430_0;
    %load/vec4 v0x55db74875630_0;
    %sub;
    %assign/vec4 v0x55db74876430_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db74876430_0, 0;
T_17.11 ;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db74876430_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55db74875630_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55db748769a0_0, 0, 9;
    %load/vec4 v0x55db748769a0_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %load/vec4 v0x55db748769a0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %assign/vec4 v0x55db74876430_0, 0;
T_17.9 ;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x55db74876c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0x55db74876430_0;
    %load/vec4 v0x55db74876a80_0;
    %cmp/u;
    %jmp/0xz  T_17.16, 5;
    %load/vec4 v0x55db74876430_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55db74876430_0, 0;
    %jmp T_17.17;
T_17.16 ;
    %load/vec4 v0x55db74876a80_0;
    %load/vec4 v0x55db74876430_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55db74876430_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %load/vec4 v0x55db74876430_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55db74876430_0, 0;
T_17.18 ;
T_17.17 ;
T_17.14 ;
T_17.7 ;
T_17.5 ;
    %load/vec4 v0x55db74876150_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.20, 8;
    %load/vec4 v0x55db74876070_0;
    %jmp/1 T_17.21, 8;
T_17.20 ; End of true expr.
    %load/vec4 v0x55db74876430_0;
    %jmp/0 T_17.21, 8;
 ; End of false expr.
    %blend;
T_17.21;
    %assign/vec4 v0x55db74876b60_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55db74875890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55db74875d70_0, 0;
T_17.22 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55db74860bf0;
T_18 ;
    %wait E_0x55db746e9c10;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55db7487ff10_0, 0, 3;
    %load/vec4 v0x55db7487f090_0;
    %store/vec4 v0x55db748807d0_0, 0, 8;
    %load/vec4 v0x55db748807d0_0;
    %load/vec4 v0x55db7487f160_0;
    %cmp/u;
    %jmp/0xz  T_18.0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55db7487ff10_0, 0, 3;
    %load/vec4 v0x55db7487f160_0;
    %store/vec4 v0x55db748807d0_0, 0, 8;
T_18.0 ;
    %load/vec4 v0x55db748807d0_0;
    %load/vec4 v0x55db7487f230_0;
    %cmp/u;
    %jmp/0xz  T_18.2, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55db7487ff10_0, 0, 3;
    %load/vec4 v0x55db7487f230_0;
    %store/vec4 v0x55db748807d0_0, 0, 8;
T_18.2 ;
    %load/vec4 v0x55db748807d0_0;
    %load/vec4 v0x55db7487f300_0;
    %cmp/u;
    %jmp/0xz  T_18.4, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55db7487ff10_0, 0, 3;
    %load/vec4 v0x55db7487f300_0;
    %store/vec4 v0x55db748807d0_0, 0, 8;
T_18.4 ;
    %load/vec4 v0x55db748807d0_0;
    %load/vec4 v0x55db7487f3d0_0;
    %cmp/u;
    %jmp/0xz  T_18.6, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55db7487ff10_0, 0, 3;
    %load/vec4 v0x55db7487f3d0_0;
    %store/vec4 v0x55db748807d0_0, 0, 8;
T_18.6 ;
    %load/vec4 v0x55db748807d0_0;
    %load/vec4 v0x55db7487f6b0_0;
    %cmp/u;
    %jmp/0xz  T_18.8, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55db7487ff10_0, 0, 3;
    %load/vec4 v0x55db7487f6b0_0;
    %store/vec4 v0x55db748807d0_0, 0, 8;
T_18.8 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55db74860bf0;
T_19 ;
    %wait E_0x55db748537b0;
    %load/vec4 v0x55db7487f780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55db74880530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55db748806f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55db7487e170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55db7487ff10_0;
    %assign/vec4 v0x55db74880530_0, 0;
    %load/vec4 v0x55db748807d0_0;
    %assign/vec4 v0x55db748806f0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55db74860bf0;
T_20 ;
    %wait E_0x55db7474e8a0;
    %load/vec4 v0x55db74880530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55db74880300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55db748803a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55db748800f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55db74880190_0, 0, 1;
    %jmp T_20.7;
T_20.0 ;
    %load/vec4 v0x55db7487e8b0_0;
    %store/vec4 v0x55db74880300_0, 0, 8;
    %load/vec4 v0x55db7487e950_0;
    %store/vec4 v0x55db748803a0_0, 0, 8;
    %load/vec4 v0x55db7487e210_0;
    %store/vec4 v0x55db748800f0_0, 0, 1;
    %load/vec4 v0x55db7487e340_0;
    %store/vec4 v0x55db74880190_0, 0, 1;
    %jmp T_20.7;
T_20.1 ;
    %load/vec4 v0x55db7487e8b0_0;
    %store/vec4 v0x55db74880300_0, 0, 8;
    %load/vec4 v0x55db7487ea80_0;
    %store/vec4 v0x55db748803a0_0, 0, 8;
    %load/vec4 v0x55db7487e210_0;
    %store/vec4 v0x55db748800f0_0, 0, 1;
    %load/vec4 v0x55db7487e470_0;
    %store/vec4 v0x55db74880190_0, 0, 1;
    %jmp T_20.7;
T_20.2 ;
    %load/vec4 v0x55db7487e8b0_0;
    %store/vec4 v0x55db74880300_0, 0, 8;
    %load/vec4 v0x55db7487ebb0_0;
    %store/vec4 v0x55db748803a0_0, 0, 8;
    %load/vec4 v0x55db7487e210_0;
    %store/vec4 v0x55db748800f0_0, 0, 1;
    %load/vec4 v0x55db7487e5a0_0;
    %store/vec4 v0x55db74880190_0, 0, 1;
    %jmp T_20.7;
T_20.3 ;
    %load/vec4 v0x55db7487e950_0;
    %store/vec4 v0x55db74880300_0, 0, 8;
    %load/vec4 v0x55db7487ea80_0;
    %store/vec4 v0x55db748803a0_0, 0, 8;
    %load/vec4 v0x55db7487e340_0;
    %store/vec4 v0x55db748800f0_0, 0, 1;
    %load/vec4 v0x55db7487e470_0;
    %store/vec4 v0x55db74880190_0, 0, 1;
    %jmp T_20.7;
T_20.4 ;
    %load/vec4 v0x55db7487e950_0;
    %store/vec4 v0x55db74880300_0, 0, 8;
    %load/vec4 v0x55db7487ebb0_0;
    %store/vec4 v0x55db748803a0_0, 0, 8;
    %load/vec4 v0x55db7487e340_0;
    %store/vec4 v0x55db748800f0_0, 0, 1;
    %load/vec4 v0x55db7487e5a0_0;
    %store/vec4 v0x55db74880190_0, 0, 1;
    %jmp T_20.7;
T_20.5 ;
    %load/vec4 v0x55db7487ea80_0;
    %store/vec4 v0x55db74880300_0, 0, 8;
    %load/vec4 v0x55db7487ebb0_0;
    %store/vec4 v0x55db748803a0_0, 0, 8;
    %load/vec4 v0x55db7487e470_0;
    %store/vec4 v0x55db748800f0_0, 0, 1;
    %load/vec4 v0x55db7487e5a0_0;
    %store/vec4 v0x55db74880190_0, 0, 1;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55db74860bf0;
T_21 ;
    %wait E_0x55db7480cb50;
    %load/vec4 v0x55db74880530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55db74880260_0, 0, 8;
    %jmp T_21.7;
T_21.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55db74880260_0, 0, 8;
    %jmp T_21.7;
T_21.1 ;
    %pushi/vec4 43, 0, 8;
    %store/vec4 v0x55db74880260_0, 0, 8;
    %jmp T_21.7;
T_21.2 ;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x55db74880260_0, 0, 8;
    %jmp T_21.7;
T_21.3 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55db74880260_0, 0, 8;
    %jmp T_21.7;
T_21.4 ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x55db74880260_0, 0, 8;
    %jmp T_21.7;
T_21.5 ;
    %pushi/vec4 213, 0, 8;
    %store/vec4 v0x55db74880260_0, 0, 8;
    %jmp T_21.7;
T_21.7 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55db74793900;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55db74880f80_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x55db74793900;
T_23 ;
    %delay 5000, 0;
    %load/vec4 v0x55db74880f80_0;
    %inv;
    %store/vec4 v0x55db74880f80_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55db74793900;
T_24 ;
    %wait E_0x55db7480cce0;
    %load/vec4 v0x55db748824e0_0;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_24.0, 6;
    %vpi_call 3 64 "$display", "  [WARNING] w_stdp became X at cyc=%0d", v0x55db74881590_0 {0 0 0};
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55db74793900;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55db74881dd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55db74881590_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55db74881260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55db74881300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55db748813c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55db74881480_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_25.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.1, 5;
    %jmp/1 T_25.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55db7480cce0;
    %jmp T_25.0;
T_25.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55db74881dd0_0, 0, 1;
    %vpi_call 3 95 "$display", "\012=== [Phase 1A] Pattern A learning (cur0=200,cur1=180 strong) ===" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x55db74881260_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x55db74881300_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55db748813c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55db74881480_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55db74881860_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x55db74881860_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 256, 0, 32;
T_25.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.5, 5;
    %jmp/1 T_25.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55db7480cce0;
    %jmp T_25.4;
T_25.5 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x55db74881590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55db74881590_0, 0, 32;
    %load/vec4 v0x55db74881860_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55db74881860_0;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55db74881860_0;
    %cmpi/e 19, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55db74881860_0;
    %cmpi/e 29, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x55db74881590_0;
    %store/vec4 v0x55db748611d0_0, 0, 32;
    %fork TD_tb_pst_brain_v1.sample, S_0x55db74880bb0;
    %join;
T_25.6 ;
    %load/vec4 v0x55db74881860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55db74881860_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %vpi_call 3 102 "$display", "  Pattern A settled: winner=%0d(expect 0=AB) rel=%0d w_stdp=%0d sA=%0d sB=%0d", v0x55db74882380_0, v0x55db74882440_0, v0x55db748824e0_0, v0x55db74882080_0, v0x55db74882190_0 {0 0 0};
    %vpi_call 3 110 "$display", "\012=== [Phase 1B] Pattern B learning (cur2=200,cur3=180 strong) ===" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55db74881260_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55db74881300_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x55db748813c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x55db74881480_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55db74881860_0, 0, 32;
T_25.8 ;
    %load/vec4 v0x55db74881860_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_25.9, 5;
    %pushi/vec4 256, 0, 32;
T_25.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.11, 5;
    %jmp/1 T_25.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55db7480cce0;
    %jmp T_25.10;
T_25.11 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x55db74881590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55db74881590_0, 0, 32;
    %load/vec4 v0x55db74881860_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55db74881860_0;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55db74881860_0;
    %cmpi/e 19, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55db74881860_0;
    %cmpi/e 29, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_25.12, 4;
    %load/vec4 v0x55db74881590_0;
    %store/vec4 v0x55db748611d0_0, 0, 32;
    %fork TD_tb_pst_brain_v1.sample, S_0x55db74880bb0;
    %join;
T_25.12 ;
    %load/vec4 v0x55db74881860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55db74881860_0, 0, 32;
    %jmp T_25.8;
T_25.9 ;
    %vpi_call 3 117 "$display", "  Pattern B settled: winner=%0d(expect 5=CD) rel=%0d w_stdp=%0d sA=%0d sB=%0d", v0x55db74882380_0, v0x55db74882440_0, v0x55db748824e0_0, v0x55db74882080_0, v0x55db74882190_0 {0 0 0};
    %vpi_call 3 123 "$display", "\012=== [Phase 2] Experience accumulation ===" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x55db74881260_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x55db74881300_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55db748813c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55db74881480_0, 0, 8;
    %pushi/vec4 7680, 0, 32;
T_25.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.15, 5;
    %jmp/1 T_25.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55db7480cce0;
    %jmp T_25.14;
T_25.15 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x55db74881590_0;
    %addi 30, 0, 32;
    %store/vec4 v0x55db74881590_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55db74881260_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55db74881300_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x55db748813c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x55db74881480_0, 0, 8;
    %pushi/vec4 7680, 0, 32;
T_25.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.17, 5;
    %jmp/1 T_25.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55db7480cce0;
    %jmp T_25.16;
T_25.17 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x55db74881590_0;
    %addi 30, 0, 32;
    %store/vec4 v0x55db74881590_0, 0, 32;
    %vpi_call 3 128 "$display", "  sA=%0d sB=%0d (after 120 cycles total)", v0x55db74882080_0, v0x55db74882190_0 {0 0 0};
    %vpi_call 3 134 "$display", "\012=== [Phase 3] Pattern switching speed ===" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x55db74881260_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x55db74881300_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55db748813c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55db74881480_0, 0, 8;
    %pushi/vec4 3840, 0, 32;
T_25.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.19, 5;
    %jmp/1 T_25.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55db7480cce0;
    %jmp T_25.18;
T_25.19 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x55db74881590_0;
    %addi 15, 0, 32;
    %store/vec4 v0x55db74881590_0, 0, 32;
    %vpi_call 3 141 "$display", "\012--- [Trans 1] A->B switch ---" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55db74881260_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55db74881300_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x55db748813c0_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x55db74881480_0, 0, 8;
    %load/vec4 v0x55db74881590_0;
    %store/vec4 v0x55db748822a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55db74880da0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55db74881860_0, 0, 32;
T_25.20 ;
    %load/vec4 v0x55db74881860_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_25.21, 5;
    %pushi/vec4 256, 0, 32;
T_25.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.23, 5;
    %jmp/1 T_25.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55db7480cce0;
    %jmp T_25.22;
T_25.23 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x55db74881590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55db74881590_0, 0, 32;
    %vpi_call 3 146 "$display", "  [C%3d] win=%0d rel=%0d pred=%2d err=%2d fv=%0d fp=%2d", v0x55db74881590_0, v0x55db74882380_0, v0x55db74882440_0, v0x55db748819c0_0, v0x55db74881900_0, v0x55db748817c0_0, v0x55db74881670_0 {0 0 0};
    %load/vec4 v0x55db74880da0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55db74881900_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55db748822a0_0;
    %addi 1, 0, 32;
    %load/vec4 v0x55db74881590_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.24, 8;
    %load/vec4 v0x55db74881590_0;
    %load/vec4 v0x55db748822a0_0;
    %sub;
    %store/vec4 v0x55db74880da0_0, 0, 32;
T_25.24 ;
    %load/vec4 v0x55db74881860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55db74881860_0, 0, 32;
    %jmp T_25.20;
T_25.21 ;
    %load/vec4 v0x55db74880da0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_25.26, 8;
    %load/vec4 v0x55db74880da0_0;
    %jmp/1 T_25.27, 8;
T_25.26 ; End of true expr.
    %pushi/vec4 15, 0, 32;
    %jmp/0 T_25.27, 8;
 ; End of false expr.
    %blend;
T_25.27;
    %vpi_call 3 150 "$display", "  -> convergence: %0d gamma cycles", S<0,vec4,s32> {1 0 0};
    %vpi_call 3 153 "$display", "\012--- [Trans 2] B->A switch ---" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x55db74881260_0, 0, 8;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v0x55db74881300_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x55db748813c0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55db74881480_0, 0, 8;
    %load/vec4 v0x55db74881590_0;
    %store/vec4 v0x55db748822a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55db74880ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55db74881860_0, 0, 32;
T_25.28 ;
    %load/vec4 v0x55db74881860_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_25.29, 5;
    %pushi/vec4 256, 0, 32;
T_25.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_25.31, 5;
    %jmp/1 T_25.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55db7480cce0;
    %jmp T_25.30;
T_25.31 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v0x55db74881590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55db74881590_0, 0, 32;
    %vpi_call 3 158 "$display", "  [C%3d] win=%0d rel=%0d pred=%2d err=%2d fv=%0d fp=%2d", v0x55db74881590_0, v0x55db74882380_0, v0x55db74882440_0, v0x55db748819c0_0, v0x55db74881900_0, v0x55db748817c0_0, v0x55db74881670_0 {0 0 0};
    %load/vec4 v0x55db74880ea0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55db74881900_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55db748822a0_0;
    %addi 1, 0, 32;
    %load/vec4 v0x55db74881590_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.32, 8;
    %load/vec4 v0x55db74881590_0;
    %load/vec4 v0x55db748822a0_0;
    %sub;
    %store/vec4 v0x55db74880ea0_0, 0, 32;
T_25.32 ;
    %load/vec4 v0x55db74881860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55db74881860_0, 0, 32;
    %jmp T_25.28;
T_25.29 ;
    %load/vec4 v0x55db74880ea0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_25.34, 8;
    %load/vec4 v0x55db74880ea0_0;
    %jmp/1 T_25.35, 8;
T_25.34 ; End of true expr.
    %pushi/vec4 15, 0, 32;
    %jmp/0 T_25.35, 8;
 ; End of false expr.
    %blend;
T_25.35;
    %vpi_call 3 162 "$display", "  -> convergence: %0d gamma cycles", S<0,vec4,s32> {1 0 0};
    %vpi_call 3 167 "$display", "\012=== CLOSED LOOP BRAIN v1 SUMMARY ===" {0 0 0};
    %load/vec4 v0x55db74882080_0;
    %pad/u 32;
    %cmpi/u 50, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 163, 0, 32;
    %load/vec4 v0x55db74882190_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_25.36, 8;
    %pushi/vec4 1129271890, 0, 32; draw_string_vec4
    %pushi/vec4 4539220, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_25.37, 8;
T_25.36 ; End of true expr.
    %pushi/vec4 17224, 0, 32; draw_string_vec4
    %pushi/vec4 4539211, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_25.37, 8;
 ; End of false expr.
    %blend;
T_25.37;
    %vpi_call 3 168 "$display", "  Attention:    PatA winner=%0d(expect 0=AB), PatB winner=%0d(expect 5=CD) -> %s", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000101, S<0,vec4,u56> {1 0 0};
    %load/vec4 v0x55db748824e0_0;
    %pad/u 32;
    %cmpi/ne 128, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_25.38, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 89, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 17747, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_25.39, 8;
T_25.38 ; End of true expr.
    %pushi/vec4 1313821728, 0, 32; draw_string_vec4
    %pushi/vec4 1497715744, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 757097320, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701014304, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1885888883, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1700754292, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25712, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_25.39, 8;
 ; End of false expr.
    %blend;
T_25.39;
    %vpi_call 3 171 "$display", "  STDP weight:  %0d (changed from 128: %s)", v0x55db748824e0_0, S<0,vec4,u208> {1 0 0};
    %load/vec4 v0x55db74882080_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v0x55db74882190_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_25.40, 8;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 5850451, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_25.41, 8;
T_25.40 ; End of true expr.
    %pushi/vec4 1313821728, 0, 32; draw_string_vec4
    %pushi/vec4 5850452, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_25.41, 8;
 ; End of false expr.
    %blend;
T_25.41;
    %vpi_call 3 173 "$display", "  Seq2 slots:   sA=%0d sB=%0d (split= %s)", v0x55db74882080_0, v0x55db74882190_0, S<0,vec4,u56> {1 0 0};
    %vpi_call 3 175 "$display", "  Injection:    force hits=%0d/%0d cycles", v0x55db74880da0_0, v0x55db74880ea0_0 {0 0 0};
    %vpi_call 3 178 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "phase_softmax.v";
    "tb_pst_brain_v1.v";
    "pst_brain_v1.v";
    "coincidence_detector.v";
    "phase_neuron.v";
    "gamma_oscillator.v";
    "predictive_phase.v";
    "phase_stdp.v";
    "seq2_predictor.v";
