# Loading project arm_v4_single
# reading /home/vagrant/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:46:56 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv 
# -- Compiling module e_flip
# ** Error: (vlog-13069) /home/vagrant/ARM_V4_ms/e_flip.sv(2): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 03:46:57 on Sep 10,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:46:57 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:46:57 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:29 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv 
# -- Compiling module e_flip
# ** Error: (vlog-13069) /home/vagrant/ARM_V4_ms/e_flip.sv(2): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 03:47:29 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:47:29 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:47:30 on Sep 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:13 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv 
# -- Compiling module e_flip
# ** Error: (vlog-13038) /home/vagrant/ARM_V4_ms/e_flip.sv(6): near ")": Missing port in ansi port list.
# End time: 03:49:13 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:13 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:49:13 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:57 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv 
# -- Compiling module e_flip
# ** Error: (vlog-13069) /home/vagrant/ARM_V4_ms/e_flip.sv(8): near "(": syntax error, unexpected '('.
# End time: 03:49:57 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:49:57 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:49:57 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:12 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv 
# -- Compiling module e_flip
# ** Error: (vlog-13069) /home/vagrant/ARM_V4_ms/e_flip.sv(12): near "else": syntax error, unexpected else.
# End time: 03:51:12 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:51:12 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:51:12 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:44 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv 
# -- Compiling module e_flip
# ** Error: (vlog-13069) /home/vagrant/ARM_V4_ms/e_flip.sv(12): near "else": syntax error, unexpected else.
# End time: 03:52:44 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:52:44 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:52:45 on Sep 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:21 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv 
# -- Compiling module e_flip
# ** Error: (vlog-13069) /home/vagrant/ARM_V4_ms/e_flip.sv(12): near "else": syntax error, unexpected else.
# End time: 03:53:21 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:53:21 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:53:21 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:28 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv 
# -- Compiling module e_flip
# 
# Top level modules:
# 	e_flip
# End time: 03:54:28 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:54:28 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:54:28 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 03:55:01 on Sep 10,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.e_flip
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/reset
add wave -position end  sim:/testbench/enable
add wave -position end  sim:/testbench/data_in
add wave -position end  sim:/testbench/data_out
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 03:56:56 on Sep 10,2021, Elapsed time: 0:01:55
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:34 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/e_flip.sv 
# -- Compiling module e_flip
# 
# Top level modules:
# 	e_flip
# End time: 03:57:34 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:57:34 on Sep 10,2021
# vlog -reportprogress 300 -work work /home/vagrant/ARM_V4_ms/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:57:34 on Sep 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 03:57:45 on Sep 10,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.e_flip
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/reset
add wave -position end  sim:/testbench/enable
add wave -position end  sim:/testbench/data_in
add wave -position end  sim:/testbench/data_out
run -all
# ** Note: $stop    : /home/vagrant/ARM_V4_ms/testbench.sv(19)
#    Time: 50 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at /home/vagrant/ARM_V4_ms/testbench.sv line 19
# End time: 07:56:37 on Sep 12,2021, Elapsed time: 51:58:52
# Errors: 0, Warnings: 0
