var g_data = {"name":"../rtl/apb_slave.v","src":"module apb_slave (\n	input sys_clk,\n	input sys_rst_n,\n	input tim_psel,\n      	input tim_pwrite,\n	input tim_penable,\n	input wire [31:0] rdata,\n\n	output tim_pready,\n	output wr_en,\n	output rd_en,\n	output wire [31:0] prdata\n);\n	\n	reg wr_pre, rd_pre;\n	wire wr_en_pre, rd_en_pre;\n\n	assign	wr_en_pre = tim_psel & tim_pwrite  & tim_penable & ~wr_en ;\n	assign  rd_en_pre = tim_psel & ~tim_pwrite & tim_penable & ~rd_en ;\n\n	always @(posedge sys_clk or negedge sys_rst_n) begin\n		if(!sys_rst_n) begin \n			wr_pre <= 0;\n			rd_pre <= 0;\n		end else begin\n			wr_pre <= wr_en_pre;\n			rd_pre <= rd_en_pre;\n		end \n	end\n	assign wr_en = wr_pre;\n	assign rd_en = rd_pre;\n	assign tim_pready = wr_en | rd_en;\n	assign prdata = rdata;\n	\n	endmodule\n\n","lang":"verilog"};
processSrcData(g_data);