{
  "creator": "Yosys 0.22 (git sha1 f109fa3d4c5, clang 13.0.0 -fPIC -Os)",
  "modules": {
    "TopLevel": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:20.1-54.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "writeMEM": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "readMEM": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "dataBus": {
          "direction": "inout",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ]
        },
        "addrBus": {
          "direction": "output",
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        }
      },
      "cells": {
        "_3359_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:23.32-26.4"
          },
          "connections": {
            "in1": [ "1" ],
            "out1": [ 38 ]
          }
        },
        "_3360_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:23.32-26.4"
          },
          "connections": {
            "in1": [ "1" ],
            "out1": [ 39 ]
          }
        },
        "_3361_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:23.32-26.4"
          },
          "connections": {
            "in1": [ "1" ],
            "out1": [ 40 ]
          }
        },
        "_3362_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:23.32-26.4"
          },
          "connections": {
            "in1": [ "1" ],
            "out1": [ 41 ]
          }
        },
        "_3363_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:23.32-26.4"
          },
          "connections": {
            "in1": [ "1" ],
            "out1": [ 42 ]
          }
        },
        "_3364_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:23.32-26.4"
          },
          "connections": {
            "in1": [ "1" ],
            "out1": [ 43 ]
          }
        },
        "_3365_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 44 ]
          }
        },
        "_3366_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 45 ]
          }
        },
        "_3367_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 46 ]
          }
        },
        "_3368_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 47 ]
          }
        },
        "_3369_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 48 ]
          }
        },
        "_3370_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 49 ]
          }
        },
        "_3371_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 50 ]
          }
        },
        "_3372_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 51 ]
          }
        },
        "_3373_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 52 ]
          }
        },
        "_3374_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 53 ]
          }
        },
        "_3375_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 54 ]
          }
        },
        "_3376_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 55 ]
          }
        },
        "_3377_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 56 ]
          }
        },
        "_3378_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 57 ]
          }
        },
        "_3379_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 58 ]
          }
        },
        "_3380_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 59 ]
          }
        },
        "_3381_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 60 ]
          }
        },
        "_3382_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 61 ]
          }
        },
        "_3383_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 62 ]
          }
        },
        "_3384_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 63 ]
          }
        },
        "_3385_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 64 ]
          }
        },
        "_3386_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 65 ]
          }
        },
        "_3387_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 66 ]
          }
        },
        "_3388_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 67 ]
          }
        },
        "_3389_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 68 ]
          }
        },
        "_3390_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 69 ]
          }
        },
        "_3391_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 70 ]
          }
        },
        "_3392_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 71 ]
          }
        },
        "_3393_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 72 ]
          }
        },
        "_3394_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 73 ]
          }
        },
        "_3395_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 74 ]
          }
        },
        "_3396_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 75 ]
          }
        },
        "_3397_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 76 ]
          }
        },
        "_3398_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 77 ]
          }
        },
        "_3399_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 78 ]
          }
        },
        "_3400_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 79 ]
          }
        },
        "_3401_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 80 ]
          }
        },
        "_3402_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 81 ]
          }
        },
        "_3403_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 82 ]
          }
        },
        "_3404_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 83 ]
          }
        },
        "_3405_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 84 ]
          }
        },
        "_3406_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 85 ]
          }
        },
        "_3407_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 86 ]
          }
        },
        "_3408_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 87 ]
          }
        },
        "_3409_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 88 ]
          }
        },
        "_3410_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 89 ]
          }
        },
        "_3411_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 90 ]
          }
        },
        "_3412_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 91 ]
          }
        },
        "_3413_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 92 ]
          }
        },
        "_3414_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 93 ]
          }
        },
        "_3415_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 94 ]
          }
        },
        "_3416_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 95 ]
          }
        },
        "_3417_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 96 ]
          }
        },
        "_3418_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 97 ]
          }
        },
        "_3419_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 98 ]
          }
        },
        "_3420_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 99 ]
          }
        },
        "_3421_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 100 ]
          }
        },
        "_3422_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 101 ]
          }
        },
        "_3423_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 102 ]
          }
        },
        "_3424_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 103 ]
          }
        },
        "_3425_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 104 ]
          }
        },
        "_3426_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 105 ]
          }
        },
        "_3427_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 106 ]
          }
        },
        "_3428_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 107 ]
          }
        },
        "_3429_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 108 ]
          }
        },
        "_3430_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 109 ]
          }
        },
        "_3431_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 110 ]
          }
        },
        "_3432_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 111 ]
          }
        },
        "_3433_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 112 ]
          }
        },
        "_3434_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 113 ]
          }
        },
        "_3435_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 114 ]
          }
        },
        "_3436_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 115 ]
          }
        },
        "_3437_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 116 ]
          }
        },
        "_3438_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 117 ]
          }
        },
        "_3439_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 118 ]
          }
        },
        "_3440_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 119 ]
          }
        },
        "_3441_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 120 ]
          }
        },
        "_3442_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 121 ]
          }
        },
        "_3443_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 122 ]
          }
        },
        "_3444_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 123 ]
          }
        },
        "_3445_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 124 ]
          }
        },
        "_3446_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 125 ]
          }
        },
        "_3447_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 126 ]
          }
        },
        "_3448_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 127 ]
          }
        },
        "_3449_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 128 ]
          }
        },
        "_3450_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 129 ]
          }
        },
        "_3451_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 130 ]
          }
        },
        "_3452_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 131 ]
          }
        },
        "_3453_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 132 ]
          }
        },
        "_3454_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:14.32-17.4"
          },
          "connections": {
            "in1": [ "0" ],
            "out1": [ 133 ]
          }
        },
        "_3455_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 134, 135 ],
            "out1": [ 136 ]
          }
        },
        "_3456_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 137, 138 ],
            "out1": [ 139 ]
          }
        },
        "_3457_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 140, 138 ],
            "out1": [ 141 ]
          }
        },
        "_3458_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 142, 138 ],
            "out1": [ 143 ]
          }
        },
        "_3459_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 144, 145 ],
            "out1": [ 146 ]
          }
        },
        "_3460_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 147, 148 ],
            "out1": [ 149 ]
          }
        },
        "_3461_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 149, 150 ],
            "out1": [ 151 ]
          }
        },
        "_3462_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 146, 152 ],
            "out1": [ 153 ]
          }
        },
        "_3463_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 154, 155 ],
            "out1": [ 156 ]
          }
        },
        "_3464_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 157, 158 ],
            "out1": [ 159 ]
          }
        },
        "_3465_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 156, 135 ],
            "out1": [ 160 ]
          }
        },
        "_3466_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 160, 153 ],
            "out1": [ 161 ]
          }
        },
        "_3467_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 162, 138 ],
            "out1": [ 163 ]
          }
        },
        "_3468_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 163, 151 ],
            "out1": [ 164 ]
          }
        },
        "_3469_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 165, 166 ],
            "out1": [ 167 ]
          }
        },
        "_3470_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 167, 168 ],
            "out1": [ 169 ]
          }
        },
        "_3471_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 169, 170 ],
            "out1": [ 171 ]
          }
        },
        "_3472_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 171, 172 ],
            "out1": [ 173 ]
          }
        },
        "_3473_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 173, 164 ],
            "out1": [ 174 ]
          }
        },
        "_3474_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 171, 175 ],
            "out1": [ 176 ]
          }
        },
        "_3475_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 176, 164 ],
            "out1": [ 177 ]
          }
        },
        "_3476_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 171, 178 ],
            "out1": [ 179 ]
          }
        },
        "_3477_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 180, 138 ],
            "out1": [ 181 ]
          }
        },
        "_3478_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 182, 138 ],
            "out1": [ 183 ]
          }
        },
        "_3479_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 184, 185 ],
            "out1": [ 186 ]
          }
        },
        "_3480_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 186 ],
            "out1": [ 187 ]
          }
        },
        "_3481_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 186, 188 ],
            "out1": [ 189 ]
          }
        },
        "_3482_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 187, 190 ],
            "out1": [ 191 ]
          }
        },
        "_3483_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 189, 192 ],
            "out1": [ 193 ]
          }
        },
        "_3484_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 193, 153 ],
            "out1": [ 194 ]
          }
        },
        "_3485_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 194, 183 ],
            "out1": [ 195 ]
          }
        },
        "_3486_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 195, 179 ],
            "out1": [ 196 ]
          }
        },
        "_3487_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 171, 197 ],
            "out1": [ 198 ]
          }
        },
        "_3488_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 159, 180 ],
            "out1": [ 199 ]
          }
        },
        "_3489_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 199 ],
            "out1": [ 200 ]
          }
        },
        "_3490_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 200, 138 ],
            "out1": [ 201 ]
          }
        },
        "_3491_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 201, 194 ],
            "out1": [ 202 ]
          }
        },
        "_3492_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 202, 198 ],
            "out1": [ 203 ]
          }
        },
        "_3493_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 204, 205 ],
            "out1": [ 206 ]
          }
        },
        "_3494_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 206 ],
            "out1": [ 207 ]
          }
        },
        "_3495_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 208, 209 ],
            "out1": [ 210 ]
          }
        },
        "_3496_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 211, 158 ],
            "out1": [ 212 ]
          }
        },
        "_3497_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 212, 213 ],
            "out1": [ 214 ]
          }
        },
        "_3498_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 214, 210 ],
            "out1": [ 215 ]
          }
        },
        "_3499_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 182, 209 ],
            "out1": [ 216 ]
          }
        },
        "_3500_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 217, 218 ],
            "out1": [ 219 ]
          }
        },
        "_3501_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 216, 138 ],
            "out1": [ 220 ]
          }
        },
        "_3502_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 219, 135 ],
            "out1": [ 221 ]
          }
        },
        "_3503_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 220, 215 ],
            "out1": [ 222 ]
          }
        },
        "_3504_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 146, 223 ],
            "out1": [ 224 ]
          }
        },
        "_3505_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 224, 222 ],
            "out1": [ 225 ]
          }
        },
        "_3506_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 211, 226 ],
            "out1": [ 227 ]
          }
        },
        "_3507_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 227, 137 ],
            "out1": [ 228 ]
          }
        },
        "_3508_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 228, 135 ],
            "out1": [ 229 ]
          }
        },
        "_3509_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 229, 230 ],
            "out1": [ 231 ]
          }
        },
        "_3510_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 232, 233 ],
            "out1": [ 234 ]
          }
        },
        "_3511_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 234, 221 ],
            "out1": [ 235 ]
          }
        },
        "_3512_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 235, 236 ],
            "out1": [ 237 ]
          }
        },
        "_3513_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 237 ],
            "out1": [ 238 ]
          }
        },
        "_3514_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 213, 239 ],
            "out1": [ 240 ]
          }
        },
        "_3515_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 241, 208 ],
            "out1": [ 242 ]
          }
        },
        "_3516_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 242, 209 ],
            "out1": [ 243 ]
          }
        },
        "_3517_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 243, 237 ],
            "out1": [ 244 ]
          }
        },
        "_3518_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 211, 135 ],
            "out1": [ 245 ]
          }
        },
        "_3519_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 227, 138 ],
            "out1": [ 246 ]
          }
        },
        "_3520_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 230, 209 ],
            "out1": [ 247 ]
          }
        },
        "_3521_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 247, 246 ],
            "out1": [ 248 ]
          }
        },
        "_3522_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 248 ],
            "out1": [ 249 ]
          }
        },
        "_3523_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 250, 138 ],
            "out1": [ 251 ]
          }
        },
        "_3524_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 140, 135 ],
            "out1": [ 252 ]
          }
        },
        "_3525_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 252, 240 ],
            "out1": [ 253 ]
          }
        },
        "_3526_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 251, 242 ],
            "out1": [ 254 ]
          }
        },
        "_3527_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 255, 233 ],
            "out1": [ 256 ]
          }
        },
        "_3528_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 257, 258 ],
            "out1": [ 259 ]
          }
        },
        "_3529_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 256, 260 ],
            "out1": [ 261 ]
          }
        },
        "_3530_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 261, 253 ],
            "out1": [ 262 ]
          }
        },
        "_3531_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 262, 263 ],
            "out1": [ 264 ]
          }
        },
        "_3532_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 252, 263 ],
            "out1": [ 265 ]
          }
        },
        "_3533_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 240, 266 ],
            "out1": [ 267 ]
          }
        },
        "_3534_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 268, 185 ],
            "out1": [ 269 ]
          }
        },
        "_3535_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 269, 270 ],
            "out1": [ 271 ]
          }
        },
        "_3536_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 271, 272 ],
            "out1": [ 273 ]
          }
        },
        "_3537_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 273, 190 ],
            "out1": [ 274 ]
          }
        },
        "_3538_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 274 ],
            "out1": [ 275 ]
          }
        },
        "_3539_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 275, 233 ],
            "out1": [ 276 ]
          }
        },
        "_3540_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 274, 258 ],
            "out1": [ 277 ]
          }
        },
        "_3541_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 278, 180 ],
            "out1": [ 279 ]
          }
        },
        "_3542_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 279 ],
            "out1": [ 280 ]
          }
        },
        "_3543_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 280, 251 ],
            "out1": [ 281 ]
          }
        },
        "_3544_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 277, 267 ],
            "out1": [ 282 ]
          }
        },
        "_3545_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 282, 281 ],
            "out1": [ 283 ]
          }
        },
        "_3546_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 283, 151 ],
            "out1": [ 284 ]
          }
        },
        "_3547_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 284 ],
            "out1": [ 285 ]
          }
        },
        "_3548_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 149, 152 ],
            "out1": [ 286 ]
          }
        },
        "_3549_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 245, 210 ],
            "out1": [ 287 ]
          }
        },
        "_3550_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 287, 286 ],
            "out1": [ 288 ]
          }
        },
        "_3551_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 288 ],
            "out1": [ 289 ]
          }
        },
        "_3552_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 290, 291 ],
            "out1": [ 292 ]
          }
        },
        "_3553_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 292 ],
            "out1": [ 293 ]
          }
        },
        "_3554_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 191, 294 ],
            "out1": [ 295 ]
          }
        },
        "_3555_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 189, 268 ],
            "out1": [ 296 ]
          }
        },
        "_3556_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 295, 292 ],
            "out1": [ 297 ]
          }
        },
        "_3557_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 296, 293 ],
            "out1": [ 298 ]
          }
        },
        "_3558_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 297, 276 ],
            "out1": [ 299 ]
          }
        },
        "_3559_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 254, 228 ],
            "out1": [ 300 ]
          }
        },
        "_3560_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 300, 299 ],
            "out1": [ 301 ]
          }
        },
        "_3561_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 301, 149 ],
            "out1": [ 302 ]
          }
        },
        "_3562_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 220, 199 ],
            "out1": [ 303 ]
          }
        },
        "_3563_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 303, 153 ],
            "out1": [ 304 ]
          }
        },
        "_3564_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 284, 305 ],
            "out1": [ 306 ]
          }
        },
        "_3565_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 189, 233 ],
            "out1": [ 307 ]
          }
        },
        "_3566_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 159, 278 ],
            "out1": [ 308 ]
          }
        },
        "_3567_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 308, 266 ],
            "out1": [ 309 ]
          }
        },
        "_3568_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 309, 253 ],
            "out1": [ 310 ]
          }
        },
        "_3569_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 310, 307 ],
            "out1": [ 311 ]
          }
        },
        "_3570_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 312, 170 ],
            "out1": [ 313 ]
          }
        },
        "_3571_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 140, 209 ],
            "out1": [ 314 ]
          }
        },
        "_3572_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 314 ],
            "out1": [ 315 ]
          }
        },
        "_3573_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 315, 145 ],
            "out1": [ 316 ]
          }
        },
        "_3574_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 317, 318 ],
            "out1": [ 319 ]
          }
        },
        "_3575_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 319, 192 ],
            "out1": [ 320 ]
          }
        },
        "_3576_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 320 ],
            "out1": [ 321 ]
          }
        },
        "_3577_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 269, 184 ],
            "out1": [ 322 ]
          }
        },
        "_3578_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 322, 188 ],
            "out1": [ 323 ]
          }
        },
        "_3579_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 323, 192 ],
            "out1": [ 324 ]
          }
        },
        "_3580_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 324 ],
            "out1": [ 325 ]
          }
        },
        "_3581_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 324, 320 ],
            "out1": [ 326 ]
          }
        },
        "_3582_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 315, 138 ],
            "out1": [ 327 ]
          }
        },
        "_3583_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 328, 329 ],
            "out1": [ 330 ]
          }
        },
        "_3584_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 261, 138 ],
            "out1": [ 331 ]
          }
        },
        "_3585_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 242, 328 ],
            "out1": [ 332 ]
          }
        },
        "_3586_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 298, 233 ],
            "out1": [ 333 ]
          }
        },
        "_3587_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 333, 310 ],
            "out1": [ 334 ]
          }
        },
        "_3588_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 232, 138 ],
            "out1": [ 335 ]
          }
        },
        "_3589_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 193, 268 ],
            "out1": [ 336 ]
          }
        },
        "_3590_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 217, 209 ],
            "out1": [ 337 ]
          }
        },
        "_3591_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 337, 338 ],
            "out1": [ 339 ]
          }
        },
        "_3592_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 339, 252 ],
            "out1": [ 340 ]
          }
        },
        "_3593_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 292, 233 ],
            "out1": [ 341 ]
          }
        },
        "_3594_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 340, 267 ],
            "out1": [ 342 ]
          }
        },
        "_3595_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 342, 341 ],
            "out1": [ 343 ]
          }
        },
        "_3596_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 274, 170 ],
            "out1": [ 344 ]
          }
        },
        "_3597_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 259, 138 ],
            "out1": [ 345 ]
          }
        },
        "_3598_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 340, 213 ],
            "out1": [ 346 ]
          }
        },
        "_3599_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 346 ],
            "out1": [ 347 ]
          }
        },
        "_3600_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 292, 192 ],
            "out1": [ 348 ]
          }
        },
        "_3601_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 348, 320 ],
            "out1": [ 349 ]
          }
        },
        "_3602_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 296, 170 ],
            "out1": [ 350 ]
          }
        },
        "_3603_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 351, 138 ],
            "out1": [ 352 ]
          }
        },
        "_3604_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 205 ],
            "out1": [ 353 ]
          }
        },
        "_3605_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 204 ],
            "out1": [ 354 ]
          }
        },
        "_3606_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 209 ],
            "out1": [ 218 ]
          }
        },
        "_3607_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 239 ],
            "out1": [ 208 ]
          }
        },
        "_3608_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 152 ],
            "out1": [ 150 ]
          }
        },
        "_3609_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 355 ],
            "out1": [ 356 ]
          }
        },
        "_3610_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 357 ],
            "out1": [ 166 ]
          }
        },
        "_3611_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 358 ],
            "out1": [ 359 ]
          }
        },
        "_3612_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 360 ],
            "out1": [ 361 ]
          }
        },
        "_3613_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 185 ],
            "out1": [ 362 ]
          }
        },
        "_3614_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 268 ],
            "out1": [ 294 ]
          }
        },
        "_3615_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 363 ],
            "out1": [ 364 ]
          }
        },
        "_3616_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 204, 205 ],
            "out1": [ 223 ]
          }
        },
        "_3617_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 204, 353 ],
            "out1": [ 148 ]
          }
        },
        "_3618_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 354, 205 ],
            "out1": [ 145 ]
          }
        },
        "_3619_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 356, 152 ],
            "out1": [ 365 ]
          }
        },
        "_3620_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 355, 150 ],
            "out1": [ 366 ]
          }
        },
        "_3621_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 366, 239 ],
            "out1": [ 367 ]
          }
        },
        "_3622_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 365, 208 ],
            "out1": [ 329 ]
          }
        },
        "_3623_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 367, 148 ],
            "out1": [ 230 ]
          }
        },
        "_3624_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 230, 218 ],
            "out1": [ 236 ]
          }
        },
        "_3625_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 355, 152 ],
            "out1": [ 213 ]
          }
        },
        "_3626_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 213 ],
            "out1": [ 241 ]
          }
        },
        "_3627_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 354, 205 ],
            "out1": [ 135 ]
          }
        },
        "_3628_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 204, 353 ],
            "out1": [ 138 ]
          }
        },
        "_3629_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 135, 209 ],
            "out1": [ 328 ]
          }
        },
        "_3630_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 239, 209 ],
            "out1": [ 368 ]
          }
        },
        "_3631_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 368 ],
            "out1": [ 226 ]
          }
        },
        "_3632_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 368, 213 ],
            "out1": [ 258 ]
          }
        },
        "_3633_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 226, 241 ],
            "out1": [ 233 ]
          }
        },
        "_3634_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 233, 138 ],
            "out1": [ 192 ]
          }
        },
        "_3635_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 258, 135 ],
            "out1": [ 170 ]
          }
        },
        "_3636_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 358, 369 ],
            "out1": [ 370 ]
          }
        },
        "_3637_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 370 ],
            "out1": [ 318 ]
          }
        },
        "_3638_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 370, 357 ],
            "out1": [ 291 ]
          }
        },
        "_3639_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 291 ],
            "out1": [ 371 ]
          }
        },
        "_3640_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 371, 165 ],
            "out1": [ 372 ]
          }
        },
        "_3641_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 372, 170 ],
            "out1": [ 373 ]
          }
        },
        "_3642_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 359, 369 ],
            "out1": [ 168 ]
          }
        },
        "_3643_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 165, 357 ],
            "out1": [ 374 ]
          }
        },
        "_3644_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 374, 168 ],
            "out1": [ 290 ]
          }
        },
        "_3645_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 290, 170 ],
            "out1": [ 375 ]
          }
        },
        "_3646_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 213, 209 ],
            "out1": [ 260 ]
          }
        },
        "_3647_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 208, 209 ],
            "out1": [ 155 ]
          }
        },
        "_3648_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 239, 218 ],
            "out1": [ 158 ]
          }
        },
        "_3649_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 260, 239 ],
            "out1": [ 137 ]
          }
        },
        "_3650_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 158, 355 ],
            "out1": [ 147 ]
          }
        },
        "_3651_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 155, 356 ],
            "out1": [ 144 ]
          }
        },
        "_3652_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 147, 367 ],
            "out1": [ 140 ]
          }
        },
        "_3653_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 144, 329 ],
            "out1": [ 250 ]
          }
        },
        "_3654_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 140, 137 ],
            "out1": [ 376 ]
          }
        },
        "_3655_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 376 ],
            "out1": [ 142 ]
          }
        },
        "_3656_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 376, 148 ],
            "out1": [ 263 ]
          }
        },
        "_3657_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 165, 166 ],
            "out1": [ 317 ]
          }
        },
        "_3658_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 168, 360 ],
            "out1": [ 377 ]
          }
        },
        "_3659_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 317, 361 ],
            "out1": [ 378 ]
          }
        },
        "_3660_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 377, 317 ],
            "out1": [ 379 ]
          }
        },
        "_3661_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 378, 168 ],
            "out1": [ 312 ]
          }
        },
        "_3662_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 379, 233 ],
            "out1": [ 380 ]
          }
        },
        "_3663_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 172, 175 ],
            "out1": [ 381 ]
          }
        },
        "_3664_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 178, 197 ],
            "out1": [ 382 ]
          }
        },
        "_3665_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 382, 381 ],
            "out1": [ 383 ]
          }
        },
        "_3666_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 374, 370 ],
            "out1": [ 384 ]
          }
        },
        "_3667_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 384, 383 ],
            "out1": [ 190 ]
          }
        },
        "_3668_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 190 ],
            "out1": [ 188 ]
          }
        },
        "_3669_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 270, 272 ],
            "out1": [ 184 ]
          }
        },
        "_3670_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 184, 362 ],
            "out1": [ 385 ]
          }
        },
        "_3671_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 385, 294 ],
            "out1": [ 386 ]
          }
        },
        "_3672_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 386, 190 ],
            "out1": [ 255 ]
          }
        },
        "_3673_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 255 ],
            "out1": [ 257 ]
          }
        },
        "_3674_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 255, 380 ],
            "out1": [ 387 ]
          }
        },
        "_3675_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 355, 152 ],
            "out1": [ 211 ]
          }
        },
        "_3676_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 211 ],
            "out1": [ 388 ]
          }
        },
        "_3677_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 239, 209 ],
            "out1": [ 389 ]
          }
        },
        "_3678_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 389, 211 ],
            "out1": [ 232 ]
          }
        },
        "_3679_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 232, 137 ],
            "out1": [ 266 ]
          }
        },
        "_3680_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 366, 208 ],
            "out1": [ 390 ]
          }
        },
        "_3681_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 365, 239 ],
            "out1": [ 180 ]
          }
        },
        "_3682_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 355, 150 ],
            "out1": [ 157 ]
          }
        },
        "_3683_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 356, 152 ],
            "out1": [ 154 ]
          }
        },
        "_3684_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 154, 239 ],
            "out1": [ 391 ]
          }
        },
        "_3685_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 157, 208 ],
            "out1": [ 162 ]
          }
        },
        "_3686_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 391, 390 ],
            "out1": [ 182 ]
          }
        },
        "_3687_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 162, 180 ],
            "out1": [ 217 ]
          }
        },
        "_3688_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 154, 368 ],
            "out1": [ 305 ]
          }
        },
        "_3689_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 305 ],
            "out1": [ 351 ]
          }
        },
        "_3690_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 388, 218 ],
            "out1": [ 392 ]
          }
        },
        "_3691_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 211, 209 ],
            "out1": [ 278 ]
          }
        },
        "_3692_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 392, 305 ],
            "out1": [ 338 ]
          }
        },
        "_3693_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 338, 182 ],
            "out1": [ 393 ]
          }
        },
        "_3694_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 393, 266 ],
            "out1": [ 394 ]
          }
        },
        "_3695_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 394, 387 ],
            "out1": [ 395 ]
          }
        },
        "_3696_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 395, 135 ],
            "out1": [ 396 ]
          }
        },
        "_3697_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 396, 263 ],
            "out1": [ 397 ]
          }
        },
        "_3698_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 145, 364 ],
            "out1": [ 134 ]
          }
        },
        "_3699_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:271.2-302.5"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 136 ],
            "E": [ 207 ],
            "Q": [ 398 ]
          }
        },
        "_3700_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:271.2-302.5"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 143 ],
            "E": [ 207 ],
            "Q": [ 399 ]
          }
        },
        "_3701_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:74.2-79.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 398 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 204 ],
            "Si": [ 401 ],
            "global_reset": [ "0" ]
          }
        },
        "_3702_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:74.2-79.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 399 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 205 ],
            "Si": [ 402 ],
            "global_reset": [ "0" ]
          }
        },
        "_3703_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 403 ],
            "out1": [ 404 ]
          }
        },
        "_3704_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 405 ],
            "out1": [ 406 ]
          }
        },
        "_3705_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 407 ],
            "out1": [ 408 ]
          }
        },
        "_3706_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 409 ],
            "out1": [ 410 ]
          }
        },
        "_3707_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 408, 270 ],
            "out1": [ 411 ]
          }
        },
        "_3708_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 408, 270 ],
            "out1": [ 412 ]
          }
        },
        "_3709_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 412, 178 ],
            "out1": [ 413 ]
          }
        },
        "_3710_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 413, 411 ],
            "out1": [ 414 ]
          }
        },
        "_3711_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 410, 272 ],
            "out1": [ 415 ]
          }
        },
        "_3712_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 410, 272 ],
            "out1": [ 416 ]
          }
        },
        "_3713_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 416, 197 ],
            "out1": [ 417 ]
          }
        },
        "_3714_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 417, 415 ],
            "out1": [ 418 ]
          }
        },
        "_3715_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 418, 414 ],
            "out1": [ 419 ]
          }
        },
        "_3716_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 404, 268 ],
            "out1": [ 420 ]
          }
        },
        "_3717_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 404, 268 ],
            "out1": [ 421 ]
          }
        },
        "_3718_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 421, 172 ],
            "out1": [ 422 ]
          }
        },
        "_3719_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 422, 420 ],
            "out1": [ 423 ]
          }
        },
        "_3720_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 406, 185 ],
            "out1": [ 424 ]
          }
        },
        "_3721_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 406, 185 ],
            "out1": [ 425 ]
          }
        },
        "_3722_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 425, 175 ],
            "out1": [ 426 ]
          }
        },
        "_3723_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 426, 424 ],
            "out1": [ 427 ]
          }
        },
        "_3724_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 427, 423 ],
            "out1": [ 428 ]
          }
        },
        "_3725_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 428, 419 ],
            "out1": [ 360 ]
          }
        },
        "_3726_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 302 ],
            "out1": [ 429 ]
          }
        },
        "_3727_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 302, 336 ],
            "out1": [ 430 ]
          }
        },
        "_3728_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 431 ],
            "out1": [ 432 ]
          }
        },
        "_3729_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 429, 336 ],
            "out1": [ 433 ]
          }
        },
        "_3730_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 434 ],
            "out1": [ 435 ]
          }
        },
        "_3731_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 435, 432 ],
            "out1": [ 436 ]
          }
        },
        "_3732_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 437 ],
            "out1": [ 438 ]
          }
        },
        "_3733_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 439 ],
            "out1": [ 440 ]
          }
        },
        "_3734_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 440, 438 ],
            "out1": [ 441 ]
          }
        },
        "_3735_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 442 ],
            "out1": [ 443 ]
          }
        },
        "_3736_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 444 ],
            "out1": [ 445 ]
          }
        },
        "_3737_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 445, 443 ],
            "out1": [ 446 ]
          }
        },
        "_3738_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 447 ],
            "out1": [ 448 ]
          }
        },
        "_3739_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 449 ],
            "out1": [ 450 ]
          }
        },
        "_3740_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 450, 448 ],
            "out1": [ 451 ]
          }
        },
        "_3741_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 452 ],
            "out1": [ 453 ]
          }
        },
        "_3742_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 454 ],
            "out1": [ 455 ]
          }
        },
        "_3743_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 455, 453 ],
            "out1": [ 456 ]
          }
        },
        "_3744_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 457 ],
            "out1": [ 458 ]
          }
        },
        "_3745_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 459 ],
            "out1": [ 460 ]
          }
        },
        "_3746_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 460, 458 ],
            "out1": [ 461 ]
          }
        },
        "_3747_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 462 ],
            "out1": [ 463 ]
          }
        },
        "_3748_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 464 ],
            "out1": [ 465 ]
          }
        },
        "_3749_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 465, 463 ],
            "out1": [ 466 ]
          }
        },
        "_3750_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 467 ],
            "out1": [ 468 ]
          }
        },
        "_3751_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 469 ],
            "out1": [ 470 ]
          }
        },
        "_3752_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 470, 468 ],
            "out1": [ 471 ]
          }
        },
        "_3753_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 472 ],
            "out1": [ 473 ]
          }
        },
        "_3754_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 474 ],
            "out1": [ 475 ]
          }
        },
        "_3755_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 475, 473 ],
            "out1": [ 476 ]
          }
        },
        "_3756_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 477 ],
            "out1": [ 478 ]
          }
        },
        "_3757_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 479 ],
            "out1": [ 480 ]
          }
        },
        "_3758_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 480, 478 ],
            "out1": [ 481 ]
          }
        },
        "_3759_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 482 ],
            "out1": [ 483 ]
          }
        },
        "_3760_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 484 ],
            "out1": [ 485 ]
          }
        },
        "_3761_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 485, 483 ],
            "out1": [ 486 ]
          }
        },
        "_3762_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 487 ],
            "out1": [ 488 ]
          }
        },
        "_3763_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 489 ],
            "out1": [ 490 ]
          }
        },
        "_3764_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 490, 488 ],
            "out1": [ 491 ]
          }
        },
        "_3765_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 492 ],
            "out1": [ 493 ]
          }
        },
        "_3766_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 494 ],
            "out1": [ 495 ]
          }
        },
        "_3767_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 495, 493 ],
            "out1": [ 496 ]
          }
        },
        "_3768_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 497 ],
            "out1": [ 498 ]
          }
        },
        "_3769_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 499 ],
            "out1": [ 500 ]
          }
        },
        "_3770_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 500, 498 ],
            "out1": [ 501 ]
          }
        },
        "_3771_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 502 ],
            "out1": [ 503 ]
          }
        },
        "_3772_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 504 ],
            "out1": [ 505 ]
          }
        },
        "_3773_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 505, 503 ],
            "out1": [ 506 ]
          }
        },
        "_3774_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 430, 507 ],
            "out1": [ 508 ]
          }
        },
        "_3775_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 433, 509 ],
            "out1": [ 510 ]
          }
        },
        "_3776_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 510, 508 ],
            "out1": [ 511 ]
          }
        },
        "_3777_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 436 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 431 ],
            "Si": [ 512 ],
            "global_reset": [ "0" ]
          }
        },
        "_3778_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 441 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 437 ],
            "Si": [ 513 ],
            "global_reset": [ "0" ]
          }
        },
        "_3779_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 446 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 442 ],
            "Si": [ 514 ],
            "global_reset": [ "0" ]
          }
        },
        "_3780_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 451 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 447 ],
            "Si": [ 515 ],
            "global_reset": [ "0" ]
          }
        },
        "_3781_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 456 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 452 ],
            "Si": [ 516 ],
            "global_reset": [ "0" ]
          }
        },
        "_3782_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 461 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 457 ],
            "Si": [ 517 ],
            "global_reset": [ "0" ]
          }
        },
        "_3783_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 466 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 462 ],
            "Si": [ 518 ],
            "global_reset": [ "0" ]
          }
        },
        "_3784_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 471 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 467 ],
            "Si": [ 519 ],
            "global_reset": [ "0" ]
          }
        },
        "_3785_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 476 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 472 ],
            "Si": [ 520 ],
            "global_reset": [ "0" ]
          }
        },
        "_3786_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 481 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 477 ],
            "Si": [ 521 ],
            "global_reset": [ "0" ]
          }
        },
        "_3787_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 486 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 482 ],
            "Si": [ 522 ],
            "global_reset": [ "0" ]
          }
        },
        "_3788_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 491 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 487 ],
            "Si": [ 523 ],
            "global_reset": [ "0" ]
          }
        },
        "_3789_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 496 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 492 ],
            "Si": [ 524 ],
            "global_reset": [ "0" ]
          }
        },
        "_3790_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 501 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 497 ],
            "Si": [ 525 ],
            "global_reset": [ "0" ]
          }
        },
        "_3791_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 506 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 502 ],
            "Si": [ 526 ],
            "global_reset": [ "0" ]
          }
        },
        "_3792_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 511 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 507 ],
            "Si": [ 527 ],
            "global_reset": [ "0" ]
          }
        },
        "_3793_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 431 ],
            "out1": [ 528 ]
          }
        },
        "_3794_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 529 ],
            "out1": [ 530 ]
          }
        },
        "_3795_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 306 ],
            "out1": [ 531 ]
          }
        },
        "_3796_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 437 ],
            "out1": [ 532 ]
          }
        },
        "_3797_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 533 ],
            "out1": [ 534 ]
          }
        },
        "_3798_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 442 ],
            "out1": [ 535 ]
          }
        },
        "_3799_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 536 ],
            "out1": [ 537 ]
          }
        },
        "_3800_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 447 ],
            "out1": [ 538 ]
          }
        },
        "_3801_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 539 ],
            "out1": [ 540 ]
          }
        },
        "_3802_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 452 ],
            "out1": [ 541 ]
          }
        },
        "_3803_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 542 ],
            "out1": [ 543 ]
          }
        },
        "_3804_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 457 ],
            "out1": [ 544 ]
          }
        },
        "_3805_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 545 ],
            "out1": [ 546 ]
          }
        },
        "_3806_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 462 ],
            "out1": [ 547 ]
          }
        },
        "_3807_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 548 ],
            "out1": [ 549 ]
          }
        },
        "_3808_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 467 ],
            "out1": [ 550 ]
          }
        },
        "_3809_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 551 ],
            "out1": [ 552 ]
          }
        },
        "_3810_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 477 ],
            "out1": [ 553 ]
          }
        },
        "_3811_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 554 ],
            "out1": [ 555 ]
          }
        },
        "_3812_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 487 ],
            "out1": [ 556 ]
          }
        },
        "_3813_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 557 ],
            "out1": [ 558 ]
          }
        },
        "_3814_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 497 ],
            "out1": [ 559 ]
          }
        },
        "_3815_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 560 ],
            "out1": [ 561 ]
          }
        },
        "_3816_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 502 ],
            "out1": [ 562 ]
          }
        },
        "_3817_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 563 ],
            "out1": [ 564 ]
          }
        },
        "_3818_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 565, 566 ],
            "out1": [ 567 ]
          }
        },
        "_3819_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 568, 569 ],
            "out1": [ 570 ]
          }
        },
        "_3820_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 570, 567 ],
            "out1": [ 571 ]
          }
        },
        "_3821_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 572, 573 ],
            "out1": [ 574 ]
          }
        },
        "_3822_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 575, 576 ],
            "out1": [ 577 ]
          }
        },
        "_3823_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 577, 574 ],
            "out1": [ 578 ]
          }
        },
        "_3824_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 578, 571 ],
            "out1": [ 579 ]
          }
        },
        "_3825_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 580, 581 ],
            "out1": [ 582 ]
          }
        },
        "_3826_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 583, 584 ],
            "out1": [ 585 ]
          }
        },
        "_3827_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 585, 582 ],
            "out1": [ 586 ]
          }
        },
        "_3828_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 587, 588 ],
            "out1": [ 589 ]
          }
        },
        "_3829_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 590, 591 ],
            "out1": [ 592 ]
          }
        },
        "_3830_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 592, 589 ],
            "out1": [ 593 ]
          }
        },
        "_3831_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 593, 586 ],
            "out1": [ 594 ]
          }
        },
        "_3832_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 594, 579 ],
            "out1": [ 595 ]
          }
        },
        "_3833_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 595 ],
            "out1": [ 596 ]
          }
        },
        "_3834_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 597, 507 ],
            "out1": [ 598 ]
          }
        },
        "_3835_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 598, 587 ],
            "out1": [ 599 ]
          }
        },
        "_3836_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 597, 507 ],
            "out1": [ 600 ]
          }
        },
        "_3837_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 600 ],
            "out1": [ 601 ]
          }
        },
        "_3838_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 600, 587 ],
            "out1": [ 602 ]
          }
        },
        "_3839_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 602 ],
            "out1": [ 603 ]
          }
        },
        "_3840_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 603, 599 ],
            "out1": [ 604 ]
          }
        },
        "_3841_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 529, 431 ],
            "out1": [ 605 ]
          }
        },
        "_3842_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 530, 528 ],
            "out1": [ 606 ]
          }
        },
        "_3843_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 529, 431 ],
            "out1": [ 607 ]
          }
        },
        "_3844_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 607, 531 ],
            "out1": [ 608 ]
          }
        },
        "_3845_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 605, 531 ],
            "out1": [ 609 ]
          }
        },
        "_3846_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 609, 606 ],
            "out1": [ 610 ]
          }
        },
        "_3847_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 610, 608 ],
            "out1": [ 611 ]
          }
        },
        "_3848_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 534, 532 ],
            "out1": [ 612 ]
          }
        },
        "_3849_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 533, 437 ],
            "out1": [ 613 ]
          }
        },
        "_3850_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 533, 437 ],
            "out1": [ 614 ]
          }
        },
        "_3851_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 614, 612 ],
            "out1": [ 615 ]
          }
        },
        "_3852_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 615, 606 ],
            "out1": [ 616 ]
          }
        },
        "_3853_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 615, 606 ],
            "out1": [ 617 ]
          }
        },
        "_3854_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 533, 431 ],
            "out1": [ 618 ]
          }
        },
        "_3855_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 437, 529 ],
            "out1": [ 619 ]
          }
        },
        "_3856_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 613, 607 ],
            "out1": [ 620 ]
          }
        },
        "_3857_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 619, 618 ],
            "out1": [ 621 ]
          }
        },
        "_3858_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 621 ],
            "out1": [ 622 ]
          }
        },
        "_3859_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 622, 620 ],
            "out1": [ 623 ]
          }
        },
        "_3860_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 623, 531 ],
            "out1": [ 624 ]
          }
        },
        "_3861_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 617, 531 ],
            "out1": [ 625 ]
          }
        },
        "_3862_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 625, 616 ],
            "out1": [ 626 ]
          }
        },
        "_3863_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 626, 624 ],
            "out1": [ 627 ]
          }
        },
        "_3864_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 616, 613 ],
            "out1": [ 628 ]
          }
        },
        "_3865_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 536, 442 ],
            "out1": [ 629 ]
          }
        },
        "_3866_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 537, 535 ],
            "out1": [ 630 ]
          }
        },
        "_3867_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 536, 442 ],
            "out1": [ 631 ]
          }
        },
        "_3868_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 630, 629 ],
            "out1": [ 632 ]
          }
        },
        "_3869_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 632, 628 ],
            "out1": [ 633 ]
          }
        },
        "_3870_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 632, 628 ],
            "out1": [ 634 ]
          }
        },
        "_3871_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 634 ],
            "out1": [ 635 ]
          }
        },
        "_3872_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 635, 633 ],
            "out1": [ 636 ]
          }
        },
        "_3873_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 536, 431 ],
            "out1": [ 637 ]
          }
        },
        "_3874_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 442, 529 ],
            "out1": [ 638 ]
          }
        },
        "_3875_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 442, 533 ],
            "out1": [ 639 ]
          }
        },
        "_3876_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 639 ],
            "out1": [ 640 ]
          }
        },
        "_3877_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 638, 613 ],
            "out1": [ 641 ]
          }
        },
        "_3878_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 641 ],
            "out1": [ 642 ]
          }
        },
        "_3879_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 638, 613 ],
            "out1": [ 643 ]
          }
        },
        "_3880_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 643, 642 ],
            "out1": [ 644 ]
          }
        },
        "_3881_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 644, 637 ],
            "out1": [ 645 ]
          }
        },
        "_3882_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 645 ],
            "out1": [ 646 ]
          }
        },
        "_3883_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 644, 637 ],
            "out1": [ 647 ]
          }
        },
        "_3884_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 647, 646 ],
            "out1": [ 648 ]
          }
        },
        "_3885_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 648, 620 ],
            "out1": [ 649 ]
          }
        },
        "_3886_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 648, 620 ],
            "out1": [ 650 ]
          }
        },
        "_3887_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 650, 306 ],
            "out1": [ 651 ]
          }
        },
        "_3888_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 651, 649 ],
            "out1": [ 652 ]
          }
        },
        "_3889_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 636, 306 ],
            "out1": [ 653 ]
          }
        },
        "_3890_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 653, 652 ],
            "out1": [ 654 ]
          }
        },
        "_3891_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 634, 631 ],
            "out1": [ 655 ]
          }
        },
        "_3892_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 539, 447 ],
            "out1": [ 656 ]
          }
        },
        "_3893_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 540, 538 ],
            "out1": [ 657 ]
          }
        },
        "_3894_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 539, 447 ],
            "out1": [ 658 ]
          }
        },
        "_3895_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 657, 656 ],
            "out1": [ 659 ]
          }
        },
        "_3896_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 659, 655 ],
            "out1": [ 660 ]
          }
        },
        "_3897_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 660 ],
            "out1": [ 661 ]
          }
        },
        "_3898_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 659, 655 ],
            "out1": [ 662 ]
          }
        },
        "_3899_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 662, 661 ],
            "out1": [ 663 ]
          }
        },
        "_3900_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 663, 306 ],
            "out1": [ 664 ]
          }
        },
        "_3901_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 539, 431 ],
            "out1": [ 665 ]
          }
        },
        "_3902_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 665 ],
            "out1": [ 666 ]
          }
        },
        "_3903_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 647, 641 ],
            "out1": [ 667 ]
          }
        },
        "_3904_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 667 ],
            "out1": [ 668 ]
          }
        },
        "_3905_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 536, 437 ],
            "out1": [ 669 ]
          }
        },
        "_3906_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 669 ],
            "out1": [ 670 ]
          }
        },
        "_3907_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 447, 529 ],
            "out1": [ 671 ]
          }
        },
        "_3908_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 671 ],
            "out1": [ 672 ]
          }
        },
        "_3909_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 447, 533 ],
            "out1": [ 673 ]
          }
        },
        "_3910_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 671, 639 ],
            "out1": [ 674 ]
          }
        },
        "_3911_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 672, 640 ],
            "out1": [ 675 ]
          }
        },
        "_3912_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 671, 639 ],
            "out1": [ 676 ]
          }
        },
        "_3913_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 676 ],
            "out1": [ 677 ]
          }
        },
        "_3914_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 677, 674 ],
            "out1": [ 678 ]
          }
        },
        "_3915_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 676, 675 ],
            "out1": [ 679 ]
          }
        },
        "_3916_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 679, 669 ],
            "out1": [ 680 ]
          }
        },
        "_3917_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 679, 669 ],
            "out1": [ 681 ]
          }
        },
        "_3918_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 678, 670 ],
            "out1": [ 682 ]
          }
        },
        "_3919_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 682, 680 ],
            "out1": [ 683 ]
          }
        },
        "_3920_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 683 ],
            "out1": [ 684 ]
          }
        },
        "_3921_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 684, 668 ],
            "out1": [ 685 ]
          }
        },
        "_3922_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 685 ],
            "out1": [ 686 ]
          }
        },
        "_3923_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 683, 667 ],
            "out1": [ 687 ]
          }
        },
        "_3924_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 687, 685 ],
            "out1": [ 688 ]
          }
        },
        "_3925_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 688 ],
            "out1": [ 689 ]
          }
        },
        "_3926_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 688, 665 ],
            "out1": [ 690 ]
          }
        },
        "_3927_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 688, 665 ],
            "out1": [ 691 ]
          }
        },
        "_3928_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 689, 666 ],
            "out1": [ 692 ]
          }
        },
        "_3929_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 692, 690 ],
            "out1": [ 693 ]
          }
        },
        "_3930_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 693, 649 ],
            "out1": [ 694 ]
          }
        },
        "_3931_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 693, 649 ],
            "out1": [ 695 ]
          }
        },
        "_3932_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 695 ],
            "out1": [ 696 ]
          }
        },
        "_3933_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 695, 306 ],
            "out1": [ 697 ]
          }
        },
        "_3934_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 697, 694 ],
            "out1": [ 698 ]
          }
        },
        "_3935_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 698, 664 ],
            "out1": [ 699 ]
          }
        },
        "_3936_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 542, 452 ],
            "out1": [ 700 ]
          }
        },
        "_3937_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 543, 541 ],
            "out1": [ 701 ]
          }
        },
        "_3938_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 542, 452 ],
            "out1": [ 702 ]
          }
        },
        "_3939_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 701, 700 ],
            "out1": [ 703 ]
          }
        },
        "_3940_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 657, 655 ],
            "out1": [ 704 ]
          }
        },
        "_3941_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 704, 656 ],
            "out1": [ 705 ]
          }
        },
        "_3942_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 705, 703 ],
            "out1": [ 706 ]
          }
        },
        "_3943_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 706 ],
            "out1": [ 707 ]
          }
        },
        "_3944_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 705, 703 ],
            "out1": [ 708 ]
          }
        },
        "_3945_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 708, 707 ],
            "out1": [ 709 ]
          }
        },
        "_3946_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 709, 531 ],
            "out1": [ 710 ]
          }
        },
        "_3947_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 691, 686 ],
            "out1": [ 711 ]
          }
        },
        "_3948_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 692, 685 ],
            "out1": [ 712 ]
          }
        },
        "_3949_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 542, 431 ],
            "out1": [ 713 ]
          }
        },
        "_3950_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 539, 437 ],
            "out1": [ 714 ]
          }
        },
        "_3951_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 714, 713 ],
            "out1": [ 715 ]
          }
        },
        "_3952_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 715 ],
            "out1": [ 716 ]
          }
        },
        "_3953_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 542, 437 ],
            "out1": [ 717 ]
          }
        },
        "_3954_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 717 ],
            "out1": [ 718 ]
          }
        },
        "_3955_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 717, 665 ],
            "out1": [ 719 ]
          }
        },
        "_3956_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 718, 666 ],
            "out1": [ 720 ]
          }
        },
        "_3957_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 719, 716 ],
            "out1": [ 721 ]
          }
        },
        "_3958_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 721 ],
            "out1": [ 722 ]
          }
        },
        "_3959_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 681, 674 ],
            "out1": [ 723 ]
          }
        },
        "_3960_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 682, 675 ],
            "out1": [ 724 ]
          }
        },
        "_3961_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 452, 529 ],
            "out1": [ 725 ]
          }
        },
        "_3962_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 452, 533 ],
            "out1": [ 726 ]
          }
        },
        "_3963_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 726 ],
            "out1": [ 727 ]
          }
        },
        "_3964_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 725, 673 ],
            "out1": [ 728 ]
          }
        },
        "_3965_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 727, 672 ],
            "out1": [ 729 ]
          }
        },
        "_3966_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 725, 673 ],
            "out1": [ 730 ]
          }
        },
        "_3967_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 730 ],
            "out1": [ 731 ]
          }
        },
        "_3968_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 731, 728 ],
            "out1": [ 732 ]
          }
        },
        "_3969_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 730, 729 ],
            "out1": [ 733 ]
          }
        },
        "_3970_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 732, 630 ],
            "out1": [ 734 ]
          }
        },
        "_3971_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 733, 631 ],
            "out1": [ 735 ]
          }
        },
        "_3972_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 733, 631 ],
            "out1": [ 736 ]
          }
        },
        "_3973_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 732, 630 ],
            "out1": [ 737 ]
          }
        },
        "_3974_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 736, 734 ],
            "out1": [ 738 ]
          }
        },
        "_3975_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 737, 735 ],
            "out1": [ 739 ]
          }
        },
        "_3976_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 739, 723 ],
            "out1": [ 740 ]
          }
        },
        "_3977_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 738, 724 ],
            "out1": [ 741 ]
          }
        },
        "_3978_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 738, 724 ],
            "out1": [ 742 ]
          }
        },
        "_3979_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 739, 723 ],
            "out1": [ 743 ]
          }
        },
        "_3980_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 742, 740 ],
            "out1": [ 744 ]
          }
        },
        "_3981_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 743, 741 ],
            "out1": [ 745 ]
          }
        },
        "_3982_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 744, 721 ],
            "out1": [ 746 ]
          }
        },
        "_3983_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 745, 722 ],
            "out1": [ 747 ]
          }
        },
        "_3984_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 744, 721 ],
            "out1": [ 748 ]
          }
        },
        "_3985_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 747, 746 ],
            "out1": [ 749 ]
          }
        },
        "_3986_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 749 ],
            "out1": [ 750 ]
          }
        },
        "_3987_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 750, 711 ],
            "out1": [ 751 ]
          }
        },
        "_3988_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 751 ],
            "out1": [ 752 ]
          }
        },
        "_3989_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 749, 712 ],
            "out1": [ 753 ]
          }
        },
        "_3990_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 753, 751 ],
            "out1": [ 754 ]
          }
        },
        "_3991_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 754 ],
            "out1": [ 755 ]
          }
        },
        "_3992_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 754, 695 ],
            "out1": [ 756 ]
          }
        },
        "_3993_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 755, 696 ],
            "out1": [ 757 ]
          }
        },
        "_3994_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 757 ],
            "out1": [ 758 ]
          }
        },
        "_3995_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 757, 756 ],
            "out1": [ 759 ]
          }
        },
        "_3996_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 759, 306 ],
            "out1": [ 760 ]
          }
        },
        "_3997_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 760, 710 ],
            "out1": [ 761 ]
          }
        },
        "_3998_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 706, 702 ],
            "out1": [ 762 ]
          }
        },
        "_3999_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 545, 457 ],
            "out1": [ 763 ]
          }
        },
        "_4000_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 546, 544 ],
            "out1": [ 764 ]
          }
        },
        "_4001_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 545, 457 ],
            "out1": [ 765 ]
          }
        },
        "_4002_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 764, 763 ],
            "out1": [ 766 ]
          }
        },
        "_4003_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 766, 762 ],
            "out1": [ 767 ]
          }
        },
        "_4004_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 766, 762 ],
            "out1": [ 768 ]
          }
        },
        "_4005_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 768 ],
            "out1": [ 769 ]
          }
        },
        "_4006_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 769, 767 ],
            "out1": [ 770 ]
          }
        },
        "_4007_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 770, 531 ],
            "out1": [ 771 ]
          }
        },
        "_4008_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 747, 740 ],
            "out1": [ 772 ]
          }
        },
        "_4009_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 748, 741 ],
            "out1": [ 773 ]
          }
        },
        "_4010_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 545, 431 ],
            "out1": [ 774 ]
          }
        },
        "_4011_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 539, 442 ],
            "out1": [ 775 ]
          }
        },
        "_4012_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 542, 442 ],
            "out1": [ 776 ]
          }
        },
        "_4013_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 775, 717 ],
            "out1": [ 777 ]
          }
        },
        "_4014_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 777 ],
            "out1": [ 778 ]
          }
        },
        "_4015_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 775, 717 ],
            "out1": [ 779 ]
          }
        },
        "_4016_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 779, 778 ],
            "out1": [ 780 ]
          }
        },
        "_4017_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 780, 774 ],
            "out1": [ 781 ]
          }
        },
        "_4018_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 781 ],
            "out1": [ 782 ]
          }
        },
        "_4019_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 780, 774 ],
            "out1": [ 783 ]
          }
        },
        "_4020_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 783 ],
            "out1": [ 784 ]
          }
        },
        "_4021_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 783, 782 ],
            "out1": [ 785 ]
          }
        },
        "_4022_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 784, 781 ],
            "out1": [ 786 ]
          }
        },
        "_4023_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 736, 728 ],
            "out1": [ 787 ]
          }
        },
        "_4024_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 737, 729 ],
            "out1": [ 788 ]
          }
        },
        "_4025_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 447, 536 ],
            "out1": [ 789 ]
          }
        },
        "_4026_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 789 ],
            "out1": [ 790 ]
          }
        },
        "_4027_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 457, 529 ],
            "out1": [ 791 ]
          }
        },
        "_4028_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 791 ],
            "out1": [ 792 ]
          }
        },
        "_4029_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 457, 533 ],
            "out1": [ 793 ]
          }
        },
        "_4030_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 791, 726 ],
            "out1": [ 794 ]
          }
        },
        "_4031_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 792, 727 ],
            "out1": [ 795 ]
          }
        },
        "_4032_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 791, 726 ],
            "out1": [ 796 ]
          }
        },
        "_4033_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 796 ],
            "out1": [ 797 ]
          }
        },
        "_4034_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 797, 794 ],
            "out1": [ 798 ]
          }
        },
        "_4035_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 796, 795 ],
            "out1": [ 799 ]
          }
        },
        "_4036_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 798, 790 ],
            "out1": [ 800 ]
          }
        },
        "_4037_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 799, 789 ],
            "out1": [ 801 ]
          }
        },
        "_4038_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 799, 789 ],
            "out1": [ 802 ]
          }
        },
        "_4039_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 798, 790 ],
            "out1": [ 803 ]
          }
        },
        "_4040_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 802, 800 ],
            "out1": [ 804 ]
          }
        },
        "_4041_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 803, 801 ],
            "out1": [ 805 ]
          }
        },
        "_4042_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 805, 787 ],
            "out1": [ 806 ]
          }
        },
        "_4043_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 804, 788 ],
            "out1": [ 807 ]
          }
        },
        "_4044_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 804, 788 ],
            "out1": [ 808 ]
          }
        },
        "_4045_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 805, 787 ],
            "out1": [ 809 ]
          }
        },
        "_4046_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 808, 806 ],
            "out1": [ 810 ]
          }
        },
        "_4047_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 809, 807 ],
            "out1": [ 811 ]
          }
        },
        "_4048_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 810, 785 ],
            "out1": [ 812 ]
          }
        },
        "_4049_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 811, 786 ],
            "out1": [ 813 ]
          }
        },
        "_4050_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 811, 786 ],
            "out1": [ 814 ]
          }
        },
        "_4051_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 810, 785 ],
            "out1": [ 815 ]
          }
        },
        "_4052_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 814, 812 ],
            "out1": [ 816 ]
          }
        },
        "_4053_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 815, 813 ],
            "out1": [ 817 ]
          }
        },
        "_4054_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 817, 772 ],
            "out1": [ 818 ]
          }
        },
        "_4055_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 816, 773 ],
            "out1": [ 819 ]
          }
        },
        "_4056_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 816, 773 ],
            "out1": [ 820 ]
          }
        },
        "_4057_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 817, 772 ],
            "out1": [ 821 ]
          }
        },
        "_4058_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 820, 818 ],
            "out1": [ 822 ]
          }
        },
        "_4059_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 821, 819 ],
            "out1": [ 823 ]
          }
        },
        "_4060_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 823, 720 ],
            "out1": [ 824 ]
          }
        },
        "_4061_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 822, 719 ],
            "out1": [ 825 ]
          }
        },
        "_4062_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 822, 719 ],
            "out1": [ 826 ]
          }
        },
        "_4063_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 823, 720 ],
            "out1": [ 827 ]
          }
        },
        "_4064_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 826, 824 ],
            "out1": [ 828 ]
          }
        },
        "_4065_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 827, 825 ],
            "out1": [ 829 ]
          }
        },
        "_4066_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 829, 752 ],
            "out1": [ 830 ]
          }
        },
        "_4067_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 828, 751 ],
            "out1": [ 831 ]
          }
        },
        "_4068_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 828, 751 ],
            "out1": [ 832 ]
          }
        },
        "_4069_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 832, 830 ],
            "out1": [ 833 ]
          }
        },
        "_4070_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 833 ],
            "out1": [ 834 ]
          }
        },
        "_4071_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 833, 757 ],
            "out1": [ 835 ]
          }
        },
        "_4072_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 834, 758 ],
            "out1": [ 836 ]
          }
        },
        "_4073_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 833, 757 ],
            "out1": [ 837 ]
          }
        },
        "_4074_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 836, 835 ],
            "out1": [ 838 ]
          }
        },
        "_4075_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 838, 306 ],
            "out1": [ 839 ]
          }
        },
        "_4076_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 839, 771 ],
            "out1": [ 840 ]
          }
        },
        "_4077_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 768, 765 ],
            "out1": [ 841 ]
          }
        },
        "_4078_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 548, 462 ],
            "out1": [ 842 ]
          }
        },
        "_4079_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 549, 547 ],
            "out1": [ 843 ]
          }
        },
        "_4080_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 548, 462 ],
            "out1": [ 844 ]
          }
        },
        "_4081_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 843, 842 ],
            "out1": [ 845 ]
          }
        },
        "_4082_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 845, 841 ],
            "out1": [ 846 ]
          }
        },
        "_4083_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 845, 841 ],
            "out1": [ 847 ]
          }
        },
        "_4084_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 824, 818 ],
            "out1": [ 848 ]
          }
        },
        "_4085_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 825, 819 ],
            "out1": [ 849 ]
          }
        },
        "_4086_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 548, 431 ],
            "out1": [ 850 ]
          }
        },
        "_4087_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 850 ],
            "out1": [ 851 ]
          }
        },
        "_4088_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 783, 777 ],
            "out1": [ 852 ]
          }
        },
        "_4089_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 852 ],
            "out1": [ 853 ]
          }
        },
        "_4090_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 852, 850 ],
            "out1": [ 854 ]
          }
        },
        "_4091_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 853, 851 ],
            "out1": [ 855 ]
          }
        },
        "_4092_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 852, 850 ],
            "out1": [ 856 ]
          }
        },
        "_4093_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 856 ],
            "out1": [ 857 ]
          }
        },
        "_4094_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 857, 854 ],
            "out1": [ 858 ]
          }
        },
        "_4095_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 856, 855 ],
            "out1": [ 859 ]
          }
        },
        "_4096_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 814, 806 ],
            "out1": [ 860 ]
          }
        },
        "_4097_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 815, 807 ],
            "out1": [ 861 ]
          }
        },
        "_4098_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 545, 437 ],
            "out1": [ 862 ]
          }
        },
        "_4099_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 542, 447 ],
            "out1": [ 863 ]
          }
        },
        "_4100_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 776, 658 ],
            "out1": [ 864 ]
          }
        },
        "_4101_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 864 ],
            "out1": [ 865 ]
          }
        },
        "_4102_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 776, 658 ],
            "out1": [ 866 ]
          }
        },
        "_4103_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 866, 865 ],
            "out1": [ 867 ]
          }
        },
        "_4104_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 867, 862 ],
            "out1": [ 868 ]
          }
        },
        "_4105_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 868 ],
            "out1": [ 869 ]
          }
        },
        "_4106_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 867, 862 ],
            "out1": [ 870 ]
          }
        },
        "_4107_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 870 ],
            "out1": [ 871 ]
          }
        },
        "_4108_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 870, 869 ],
            "out1": [ 872 ]
          }
        },
        "_4109_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 871, 868 ],
            "out1": [ 873 ]
          }
        },
        "_4110_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 802, 794 ],
            "out1": [ 874 ]
          }
        },
        "_4111_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 803, 795 ],
            "out1": [ 875 ]
          }
        },
        "_4112_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 452, 536 ],
            "out1": [ 876 ]
          }
        },
        "_4113_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 876 ],
            "out1": [ 877 ]
          }
        },
        "_4114_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 462, 529 ],
            "out1": [ 878 ]
          }
        },
        "_4115_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 547, 534 ],
            "out1": [ 879 ]
          }
        },
        "_4116_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 462, 533 ],
            "out1": [ 880 ]
          }
        },
        "_4117_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 880, 791 ],
            "out1": [ 881 ]
          }
        },
        "_4118_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 879, 792 ],
            "out1": [ 882 ]
          }
        },
        "_4119_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 878, 793 ],
            "out1": [ 883 ]
          }
        },
        "_4120_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 883 ],
            "out1": [ 884 ]
          }
        },
        "_4121_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 884, 881 ],
            "out1": [ 885 ]
          }
        },
        "_4122_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 883, 882 ],
            "out1": [ 886 ]
          }
        },
        "_4123_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 885, 877 ],
            "out1": [ 887 ]
          }
        },
        "_4124_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 886, 876 ],
            "out1": [ 888 ]
          }
        },
        "_4125_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 886, 876 ],
            "out1": [ 889 ]
          }
        },
        "_4126_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 885, 877 ],
            "out1": [ 890 ]
          }
        },
        "_4127_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 889, 887 ],
            "out1": [ 891 ]
          }
        },
        "_4128_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 890, 888 ],
            "out1": [ 892 ]
          }
        },
        "_4129_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 892, 874 ],
            "out1": [ 893 ]
          }
        },
        "_4130_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 891, 875 ],
            "out1": [ 894 ]
          }
        },
        "_4131_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 891, 875 ],
            "out1": [ 895 ]
          }
        },
        "_4132_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 892, 874 ],
            "out1": [ 896 ]
          }
        },
        "_4133_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 895, 893 ],
            "out1": [ 897 ]
          }
        },
        "_4134_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 896, 894 ],
            "out1": [ 898 ]
          }
        },
        "_4135_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 897, 872 ],
            "out1": [ 899 ]
          }
        },
        "_4136_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 898, 873 ],
            "out1": [ 900 ]
          }
        },
        "_4137_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 898, 873 ],
            "out1": [ 901 ]
          }
        },
        "_4138_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 897, 872 ],
            "out1": [ 902 ]
          }
        },
        "_4139_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 901, 899 ],
            "out1": [ 903 ]
          }
        },
        "_4140_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 902, 900 ],
            "out1": [ 904 ]
          }
        },
        "_4141_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 904, 860 ],
            "out1": [ 905 ]
          }
        },
        "_4142_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 903, 861 ],
            "out1": [ 906 ]
          }
        },
        "_4143_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 903, 861 ],
            "out1": [ 907 ]
          }
        },
        "_4144_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 904, 860 ],
            "out1": [ 908 ]
          }
        },
        "_4145_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 907, 905 ],
            "out1": [ 909 ]
          }
        },
        "_4146_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 908, 906 ],
            "out1": [ 910 ]
          }
        },
        "_4147_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 910, 859 ],
            "out1": [ 911 ]
          }
        },
        "_4148_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 909, 858 ],
            "out1": [ 912 ]
          }
        },
        "_4149_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 909, 858 ],
            "out1": [ 913 ]
          }
        },
        "_4150_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 910, 859 ],
            "out1": [ 914 ]
          }
        },
        "_4151_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 913, 911 ],
            "out1": [ 915 ]
          }
        },
        "_4152_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 914, 912 ],
            "out1": [ 916 ]
          }
        },
        "_4153_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 915, 849 ],
            "out1": [ 917 ]
          }
        },
        "_4154_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 916, 848 ],
            "out1": [ 918 ]
          }
        },
        "_4155_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 916, 848 ],
            "out1": [ 919 ]
          }
        },
        "_4156_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 915, 849 ],
            "out1": [ 920 ]
          }
        },
        "_4157_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 919, 917 ],
            "out1": [ 921 ]
          }
        },
        "_4158_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 920, 918 ],
            "out1": [ 922 ]
          }
        },
        "_4159_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 922, 831 ],
            "out1": [ 923 ]
          }
        },
        "_4160_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 921, 830 ],
            "out1": [ 924 ]
          }
        },
        "_4161_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 921, 830 ],
            "out1": [ 925 ]
          }
        },
        "_4162_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 922, 831 ],
            "out1": [ 926 ]
          }
        },
        "_4163_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 925, 923 ],
            "out1": [ 927 ]
          }
        },
        "_4164_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 926, 924 ],
            "out1": [ 928 ]
          }
        },
        "_4165_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 927, 836 ],
            "out1": [ 929 ]
          }
        },
        "_4166_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 928, 837 ],
            "out1": [ 930 ]
          }
        },
        "_4167_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 927, 836 ],
            "out1": [ 931 ]
          }
        },
        "_4168_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 930, 929 ],
            "out1": [ 932 ]
          }
        },
        "_4169_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 846, 531 ],
            "out1": [ 933 ]
          }
        },
        "_4170_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 933, 847 ],
            "out1": [ 934 ]
          }
        },
        "_4171_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 932, 531 ],
            "out1": [ 935 ]
          }
        },
        "_4172_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 935, 934 ],
            "out1": [ 936 ]
          }
        },
        "_4173_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 847, 844 ],
            "out1": [ 937 ]
          }
        },
        "_4174_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 551, 467 ],
            "out1": [ 938 ]
          }
        },
        "_4175_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 552, 550 ],
            "out1": [ 939 ]
          }
        },
        "_4176_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 551, 467 ],
            "out1": [ 940 ]
          }
        },
        "_4177_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 939, 938 ],
            "out1": [ 941 ]
          }
        },
        "_4178_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 941, 937 ],
            "out1": [ 942 ]
          }
        },
        "_4179_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 942 ],
            "out1": [ 943 ]
          }
        },
        "_4180_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 941, 937 ],
            "out1": [ 944 ]
          }
        },
        "_4181_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 944, 943 ],
            "out1": [ 945 ]
          }
        },
        "_4182_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 930, 923 ],
            "out1": [ 946 ]
          }
        },
        "_4183_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 931, 924 ],
            "out1": [ 947 ]
          }
        },
        "_4184_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 911, 905 ],
            "out1": [ 948 ]
          }
        },
        "_4185_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 912, 906 ],
            "out1": [ 949 ]
          }
        },
        "_4186_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 551, 431 ],
            "out1": [ 950 ]
          }
        },
        "_4187_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 548, 437 ],
            "out1": [ 951 ]
          }
        },
        "_4188_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 870, 864 ],
            "out1": [ 952 ]
          }
        },
        "_4189_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 952, 951 ],
            "out1": [ 953 ]
          }
        },
        "_4190_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 953 ],
            "out1": [ 954 ]
          }
        },
        "_4191_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 952, 951 ],
            "out1": [ 955 ]
          }
        },
        "_4192_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 955, 954 ],
            "out1": [ 956 ]
          }
        },
        "_4193_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 956, 950 ],
            "out1": [ 957 ]
          }
        },
        "_4194_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 957 ],
            "out1": [ 958 ]
          }
        },
        "_4195_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 956, 950 ],
            "out1": [ 959 ]
          }
        },
        "_4196_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 959 ],
            "out1": [ 960 ]
          }
        },
        "_4197_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 959, 958 ],
            "out1": [ 961 ]
          }
        },
        "_4198_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 960, 957 ],
            "out1": [ 962 ]
          }
        },
        "_4199_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 901, 893 ],
            "out1": [ 963 ]
          }
        },
        "_4200_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 902, 894 ],
            "out1": [ 964 ]
          }
        },
        "_4201_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 545, 442 ],
            "out1": [ 965 ]
          }
        },
        "_4202_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 452, 539 ],
            "out1": [ 966 ]
          }
        },
        "_4203_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 702, 658 ],
            "out1": [ 967 ]
          }
        },
        "_4204_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 967 ],
            "out1": [ 968 ]
          }
        },
        "_4205_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 966, 863 ],
            "out1": [ 969 ]
          }
        },
        "_4206_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 969, 968 ],
            "out1": [ 970 ]
          }
        },
        "_4207_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 970, 965 ],
            "out1": [ 971 ]
          }
        },
        "_4208_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 971 ],
            "out1": [ 972 ]
          }
        },
        "_4209_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 970, 965 ],
            "out1": [ 973 ]
          }
        },
        "_4210_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 973 ],
            "out1": [ 974 ]
          }
        },
        "_4211_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 973, 972 ],
            "out1": [ 975 ]
          }
        },
        "_4212_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 974, 971 ],
            "out1": [ 976 ]
          }
        },
        "_4213_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 889, 881 ],
            "out1": [ 977 ]
          }
        },
        "_4214_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 890, 882 ],
            "out1": [ 978 ]
          }
        },
        "_4215_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 457, 536 ],
            "out1": [ 979 ]
          }
        },
        "_4216_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 979 ],
            "out1": [ 980 ]
          }
        },
        "_4217_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 467, 529 ],
            "out1": [ 981 ]
          }
        },
        "_4218_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 467, 533 ],
            "out1": [ 982 ]
          }
        },
        "_4219_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 982, 878 ],
            "out1": [ 983 ]
          }
        },
        "_4220_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 983 ],
            "out1": [ 984 ]
          }
        },
        "_4221_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 981, 880 ],
            "out1": [ 985 ]
          }
        },
        "_4222_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 985 ],
            "out1": [ 986 ]
          }
        },
        "_4223_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 986, 983 ],
            "out1": [ 987 ]
          }
        },
        "_4224_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 985, 984 ],
            "out1": [ 988 ]
          }
        },
        "_4225_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 987, 980 ],
            "out1": [ 989 ]
          }
        },
        "_4226_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 988, 979 ],
            "out1": [ 990 ]
          }
        },
        "_4227_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 988, 979 ],
            "out1": [ 991 ]
          }
        },
        "_4228_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 987, 980 ],
            "out1": [ 992 ]
          }
        },
        "_4229_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 991, 989 ],
            "out1": [ 993 ]
          }
        },
        "_4230_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 992, 990 ],
            "out1": [ 994 ]
          }
        },
        "_4231_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 994, 977 ],
            "out1": [ 995 ]
          }
        },
        "_4232_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 993, 978 ],
            "out1": [ 996 ]
          }
        },
        "_4233_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 993, 978 ],
            "out1": [ 997 ]
          }
        },
        "_4234_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 994, 977 ],
            "out1": [ 998 ]
          }
        },
        "_4235_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 997, 995 ],
            "out1": [ 999 ]
          }
        },
        "_4236_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 998, 996 ],
            "out1": [ 1000 ]
          }
        },
        "_4237_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 999, 975 ],
            "out1": [ 1001 ]
          }
        },
        "_4238_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1000, 976 ],
            "out1": [ 1002 ]
          }
        },
        "_4239_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1000, 976 ],
            "out1": [ 1003 ]
          }
        },
        "_4240_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 999, 975 ],
            "out1": [ 1004 ]
          }
        },
        "_4241_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1003, 1001 ],
            "out1": [ 1005 ]
          }
        },
        "_4242_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1004, 1002 ],
            "out1": [ 1006 ]
          }
        },
        "_4243_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1006, 963 ],
            "out1": [ 1007 ]
          }
        },
        "_4244_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1005, 964 ],
            "out1": [ 1008 ]
          }
        },
        "_4245_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1005, 964 ],
            "out1": [ 1009 ]
          }
        },
        "_4246_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1006, 963 ],
            "out1": [ 1010 ]
          }
        },
        "_4247_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1009, 1007 ],
            "out1": [ 1011 ]
          }
        },
        "_4248_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1010, 1008 ],
            "out1": [ 1012 ]
          }
        },
        "_4249_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1011, 961 ],
            "out1": [ 1013 ]
          }
        },
        "_4250_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1012, 962 ],
            "out1": [ 1014 ]
          }
        },
        "_4251_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1012, 962 ],
            "out1": [ 1015 ]
          }
        },
        "_4252_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1011, 961 ],
            "out1": [ 1016 ]
          }
        },
        "_4253_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1015, 1013 ],
            "out1": [ 1017 ]
          }
        },
        "_4254_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1016, 1014 ],
            "out1": [ 1018 ]
          }
        },
        "_4255_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1018, 948 ],
            "out1": [ 1019 ]
          }
        },
        "_4256_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1017, 949 ],
            "out1": [ 1020 ]
          }
        },
        "_4257_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1017, 949 ],
            "out1": [ 1021 ]
          }
        },
        "_4258_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1018, 948 ],
            "out1": [ 1022 ]
          }
        },
        "_4259_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1021, 1019 ],
            "out1": [ 1023 ]
          }
        },
        "_4260_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1022, 1020 ],
            "out1": [ 1024 ]
          }
        },
        "_4261_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1023, 854 ],
            "out1": [ 1025 ]
          }
        },
        "_4262_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1024, 855 ],
            "out1": [ 1026 ]
          }
        },
        "_4263_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1024, 855 ],
            "out1": [ 1027 ]
          }
        },
        "_4264_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1023, 854 ],
            "out1": [ 1028 ]
          }
        },
        "_4265_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1027, 1025 ],
            "out1": [ 1029 ]
          }
        },
        "_4266_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1028, 1026 ],
            "out1": [ 1030 ]
          }
        },
        "_4267_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1030, 920 ],
            "out1": [ 1031 ]
          }
        },
        "_4268_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1029, 919 ],
            "out1": [ 1032 ]
          }
        },
        "_4269_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1029, 919 ],
            "out1": [ 1033 ]
          }
        },
        "_4270_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1030, 920 ],
            "out1": [ 1034 ]
          }
        },
        "_4271_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1033, 1031 ],
            "out1": [ 1035 ]
          }
        },
        "_4272_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1034, 1032 ],
            "out1": [ 1036 ]
          }
        },
        "_4273_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1036, 946 ],
            "out1": [ 1037 ]
          }
        },
        "_4274_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1035, 947 ],
            "out1": [ 1038 ]
          }
        },
        "_4275_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1035, 947 ],
            "out1": [ 1039 ]
          }
        },
        "_4276_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1039, 1037 ],
            "out1": [ 1040 ]
          }
        },
        "_4277_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1040, 306 ],
            "out1": [ 1041 ]
          }
        },
        "_4278_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 945, 531 ],
            "out1": [ 1042 ]
          }
        },
        "_4279_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1042, 1041 ],
            "out1": [ 1043 ]
          }
        },
        "_4280_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1044, 472 ],
            "out1": [ 1045 ]
          }
        },
        "_4281_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1044, 472 ],
            "out1": [ 1046 ]
          }
        },
        "_4282_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1046 ],
            "out1": [ 1047 ]
          }
        },
        "_4283_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1047, 1045 ],
            "out1": [ 1048 ]
          }
        },
        "_4284_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 939, 937 ],
            "out1": [ 1049 ]
          }
        },
        "_4285_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1049, 938 ],
            "out1": [ 1050 ]
          }
        },
        "_4286_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1050, 1048 ],
            "out1": [ 1051 ]
          }
        },
        "_4287_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1050, 1048 ],
            "out1": [ 1052 ]
          }
        },
        "_4288_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1037, 1031 ],
            "out1": [ 1053 ]
          }
        },
        "_4289_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1038, 1032 ],
            "out1": [ 1054 ]
          }
        },
        "_4290_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1027, 1019 ],
            "out1": [ 1055 ]
          }
        },
        "_4291_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1028, 1020 ],
            "out1": [ 1056 ]
          }
        },
        "_4292_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 959, 953 ],
            "out1": [ 1057 ]
          }
        },
        "_4293_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1015, 1007 ],
            "out1": [ 1058 ]
          }
        },
        "_4294_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1058 ],
            "out1": [ 1059 ]
          }
        },
        "_4295_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 551, 437 ],
            "out1": [ 1060 ]
          }
        },
        "_4296_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 548, 442 ],
            "out1": [ 1061 ]
          }
        },
        "_4297_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 973, 967 ],
            "out1": [ 1062 ]
          }
        },
        "_4298_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1062, 1061 ],
            "out1": [ 1063 ]
          }
        },
        "_4299_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1063 ],
            "out1": [ 1064 ]
          }
        },
        "_4300_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1062, 1061 ],
            "out1": [ 1065 ]
          }
        },
        "_4301_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1065, 1064 ],
            "out1": [ 1066 ]
          }
        },
        "_4302_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1066, 1060 ],
            "out1": [ 1067 ]
          }
        },
        "_4303_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1067 ],
            "out1": [ 1068 ]
          }
        },
        "_4304_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1066, 1060 ],
            "out1": [ 1069 ]
          }
        },
        "_4305_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1069 ],
            "out1": [ 1070 ]
          }
        },
        "_4306_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1070, 1067 ],
            "out1": [ 1071 ]
          }
        },
        "_4307_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1069, 1068 ],
            "out1": [ 1072 ]
          }
        },
        "_4308_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1003, 995 ],
            "out1": [ 1073 ]
          }
        },
        "_4309_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1004, 996 ],
            "out1": [ 1074 ]
          }
        },
        "_4310_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 545, 447 ],
            "out1": [ 1075 ]
          }
        },
        "_4311_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 457, 539 ],
            "out1": [ 1076 ]
          }
        },
        "_4312_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 457, 542 ],
            "out1": [ 1077 ]
          }
        },
        "_4313_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1076, 702 ],
            "out1": [ 1078 ]
          }
        },
        "_4314_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1078 ],
            "out1": [ 1079 ]
          }
        },
        "_4315_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1076, 702 ],
            "out1": [ 1080 ]
          }
        },
        "_4316_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1080, 1079 ],
            "out1": [ 1081 ]
          }
        },
        "_4317_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1081, 1075 ],
            "out1": [ 1082 ]
          }
        },
        "_4318_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1082 ],
            "out1": [ 1083 ]
          }
        },
        "_4319_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1081, 1075 ],
            "out1": [ 1084 ]
          }
        },
        "_4320_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1084 ],
            "out1": [ 1085 ]
          }
        },
        "_4321_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1084, 1083 ],
            "out1": [ 1086 ]
          }
        },
        "_4322_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1085, 1082 ],
            "out1": [ 1087 ]
          }
        },
        "_4323_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 991, 983 ],
            "out1": [ 1088 ]
          }
        },
        "_4324_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1088 ],
            "out1": [ 1089 ]
          }
        },
        "_4325_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 462, 536 ],
            "out1": [ 1090 ]
          }
        },
        "_4326_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 550, 537 ],
            "out1": [ 1091 ]
          }
        },
        "_4327_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 467, 536 ],
            "out1": [ 1092 ]
          }
        },
        "_4328_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1092, 880 ],
            "out1": [ 1093 ]
          }
        },
        "_4329_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1091, 879 ],
            "out1": [ 1094 ]
          }
        },
        "_4330_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1090, 982 ],
            "out1": [ 1095 ]
          }
        },
        "_4331_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1095, 1094 ],
            "out1": [ 1096 ]
          }
        },
        "_4332_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1096 ],
            "out1": [ 1097 ]
          }
        },
        "_4333_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1096, 1088 ],
            "out1": [ 1098 ]
          }
        },
        "_4334_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1097, 1089 ],
            "out1": [ 1099 ]
          }
        },
        "_4335_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1096, 1088 ],
            "out1": [ 1100 ]
          }
        },
        "_4336_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1100 ],
            "out1": [ 1101 ]
          }
        },
        "_4337_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1101, 1098 ],
            "out1": [ 1102 ]
          }
        },
        "_4338_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1100, 1099 ],
            "out1": [ 1103 ]
          }
        },
        "_4339_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1102, 1086 ],
            "out1": [ 1104 ]
          }
        },
        "_4340_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1103, 1087 ],
            "out1": [ 1105 ]
          }
        },
        "_4341_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1103, 1087 ],
            "out1": [ 1106 ]
          }
        },
        "_4342_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1102, 1086 ],
            "out1": [ 1107 ]
          }
        },
        "_4343_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1106, 1104 ],
            "out1": [ 1108 ]
          }
        },
        "_4344_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1107, 1105 ],
            "out1": [ 1109 ]
          }
        },
        "_4345_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1109, 1073 ],
            "out1": [ 1110 ]
          }
        },
        "_4346_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1108, 1074 ],
            "out1": [ 1111 ]
          }
        },
        "_4347_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1108, 1074 ],
            "out1": [ 1112 ]
          }
        },
        "_4348_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1109, 1073 ],
            "out1": [ 1113 ]
          }
        },
        "_4349_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1112, 1110 ],
            "out1": [ 1114 ]
          }
        },
        "_4350_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1113, 1111 ],
            "out1": [ 1115 ]
          }
        },
        "_4351_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1114, 1071 ],
            "out1": [ 1116 ]
          }
        },
        "_4352_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1115, 1072 ],
            "out1": [ 1117 ]
          }
        },
        "_4353_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1115, 1072 ],
            "out1": [ 1118 ]
          }
        },
        "_4354_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1114, 1071 ],
            "out1": [ 1119 ]
          }
        },
        "_4355_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1118, 1116 ],
            "out1": [ 1120 ]
          }
        },
        "_4356_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1119, 1117 ],
            "out1": [ 1121 ]
          }
        },
        "_4357_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1121, 1058 ],
            "out1": [ 1122 ]
          }
        },
        "_4358_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1120, 1059 ],
            "out1": [ 1123 ]
          }
        },
        "_4359_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1121, 1058 ],
            "out1": [ 1124 ]
          }
        },
        "_4360_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1124, 1123 ],
            "out1": [ 1125 ]
          }
        },
        "_4361_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1125, 1057 ],
            "out1": [ 1126 ]
          }
        },
        "_4362_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1126 ],
            "out1": [ 1127 ]
          }
        },
        "_4363_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1125, 1057 ],
            "out1": [ 1128 ]
          }
        },
        "_4364_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1128 ],
            "out1": [ 1129 ]
          }
        },
        "_4365_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1128, 1127 ],
            "out1": [ 1130 ]
          }
        },
        "_4366_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1129, 1126 ],
            "out1": [ 1131 ]
          }
        },
        "_4367_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1131, 1055 ],
            "out1": [ 1132 ]
          }
        },
        "_4368_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1130, 1056 ],
            "out1": [ 1133 ]
          }
        },
        "_4369_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1130, 1056 ],
            "out1": [ 1134 ]
          }
        },
        "_4370_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1131, 1055 ],
            "out1": [ 1135 ]
          }
        },
        "_4371_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1134, 1132 ],
            "out1": [ 1136 ]
          }
        },
        "_4372_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1135, 1133 ],
            "out1": [ 1137 ]
          }
        },
        "_4373_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1137, 1053 ],
            "out1": [ 1138 ]
          }
        },
        "_4374_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1137, 1053 ],
            "out1": [ 1139 ]
          }
        },
        "_4375_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1136, 1054 ],
            "out1": [ 1140 ]
          }
        },
        "_4376_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1140, 1138 ],
            "out1": [ 1141 ]
          }
        },
        "_4377_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1141, 306 ],
            "out1": [ 1142 ]
          }
        },
        "_4378_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1051, 306 ],
            "out1": [ 1143 ]
          }
        },
        "_4379_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1143, 1052 ],
            "out1": [ 1144 ]
          }
        },
        "_4380_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1144, 1142 ],
            "out1": [ 1145 ]
          }
        },
        "_4381_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1145 ],
            "out1": [ 1146 ]
          }
        },
        "_4382_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1051, 1046 ],
            "out1": [ 1147 ]
          }
        },
        "_4383_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 555, 553 ],
            "out1": [ 1148 ]
          }
        },
        "_4384_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 554, 477 ],
            "out1": [ 1149 ]
          }
        },
        "_4385_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1149, 1148 ],
            "out1": [ 1150 ]
          }
        },
        "_4386_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1150, 1147 ],
            "out1": [ 1151 ]
          }
        },
        "_4387_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1150, 1147 ],
            "out1": [ 1152 ]
          }
        },
        "_4388_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1152 ],
            "out1": [ 1153 ]
          }
        },
        "_4389_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1153, 1151 ],
            "out1": [ 1154 ]
          }
        },
        "_4390_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1139, 1132 ],
            "out1": [ 1155 ]
          }
        },
        "_4391_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1140, 1133 ],
            "out1": [ 1156 ]
          }
        },
        "_4392_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1128, 1122 ],
            "out1": [ 1157 ]
          }
        },
        "_4393_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1157 ],
            "out1": [ 1158 ]
          }
        },
        "_4394_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1067, 1063 ],
            "out1": [ 1159 ]
          }
        },
        "_4395_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1159 ],
            "out1": [ 1160 ]
          }
        },
        "_4396_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1118, 1110 ],
            "out1": [ 1161 ]
          }
        },
        "_4397_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1119, 1111 ],
            "out1": [ 1162 ]
          }
        },
        "_4398_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 551, 442 ],
            "out1": [ 1163 ]
          }
        },
        "_4399_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 548, 447 ],
            "out1": [ 1164 ]
          }
        },
        "_4400_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1084, 1078 ],
            "out1": [ 1165 ]
          }
        },
        "_4401_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1165, 1164 ],
            "out1": [ 1166 ]
          }
        },
        "_4402_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1166 ],
            "out1": [ 1167 ]
          }
        },
        "_4403_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1165, 1164 ],
            "out1": [ 1168 ]
          }
        },
        "_4404_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1168, 1167 ],
            "out1": [ 1169 ]
          }
        },
        "_4405_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1169, 1163 ],
            "out1": [ 1170 ]
          }
        },
        "_4406_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1170 ],
            "out1": [ 1171 ]
          }
        },
        "_4407_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1169, 1163 ],
            "out1": [ 1172 ]
          }
        },
        "_4408_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1172 ],
            "out1": [ 1173 ]
          }
        },
        "_4409_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1173, 1170 ],
            "out1": [ 1174 ]
          }
        },
        "_4410_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1172, 1171 ],
            "out1": [ 1175 ]
          }
        },
        "_4411_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1106, 1098 ],
            "out1": [ 1176 ]
          }
        },
        "_4412_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1107, 1099 ],
            "out1": [ 1177 ]
          }
        },
        "_4413_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 545, 452 ],
            "out1": [ 1178 ]
          }
        },
        "_4414_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 462, 539 ],
            "out1": [ 1179 ]
          }
        },
        "_4415_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 462, 542 ],
            "out1": [ 1180 ]
          }
        },
        "_4416_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1180 ],
            "out1": [ 1181 ]
          }
        },
        "_4417_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1180, 1076 ],
            "out1": [ 1182 ]
          }
        },
        "_4418_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1182 ],
            "out1": [ 1183 ]
          }
        },
        "_4419_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1179, 1077 ],
            "out1": [ 1184 ]
          }
        },
        "_4420_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1184, 1183 ],
            "out1": [ 1185 ]
          }
        },
        "_4421_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1185, 1178 ],
            "out1": [ 1186 ]
          }
        },
        "_4422_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1186 ],
            "out1": [ 1187 ]
          }
        },
        "_4423_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1185, 1178 ],
            "out1": [ 1188 ]
          }
        },
        "_4424_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1188 ],
            "out1": [ 1189 ]
          }
        },
        "_4425_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1188, 1187 ],
            "out1": [ 1190 ]
          }
        },
        "_4426_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1189, 1186 ],
            "out1": [ 1191 ]
          }
        },
        "_4427_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1092, 879 ],
            "out1": [ 1192 ]
          }
        },
        "_4428_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1091, 880 ],
            "out1": [ 1193 ]
          }
        },
        "_4429_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1192, 1190 ],
            "out1": [ 1194 ]
          }
        },
        "_4430_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1193, 1191 ],
            "out1": [ 1195 ]
          }
        },
        "_4431_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1193, 1191 ],
            "out1": [ 1196 ]
          }
        },
        "_4432_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1192, 1190 ],
            "out1": [ 1197 ]
          }
        },
        "_4433_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1196, 1194 ],
            "out1": [ 1198 ]
          }
        },
        "_4434_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1197, 1195 ],
            "out1": [ 1199 ]
          }
        },
        "_4435_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1199, 1176 ],
            "out1": [ 1200 ]
          }
        },
        "_4436_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1198, 1177 ],
            "out1": [ 1201 ]
          }
        },
        "_4437_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1198, 1177 ],
            "out1": [ 1202 ]
          }
        },
        "_4438_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1199, 1176 ],
            "out1": [ 1203 ]
          }
        },
        "_4439_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1202, 1200 ],
            "out1": [ 1204 ]
          }
        },
        "_4440_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1203, 1201 ],
            "out1": [ 1205 ]
          }
        },
        "_4441_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1204, 1174 ],
            "out1": [ 1206 ]
          }
        },
        "_4442_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1205, 1175 ],
            "out1": [ 1207 ]
          }
        },
        "_4443_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1205, 1175 ],
            "out1": [ 1208 ]
          }
        },
        "_4444_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1204, 1174 ],
            "out1": [ 1209 ]
          }
        },
        "_4445_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1208, 1206 ],
            "out1": [ 1210 ]
          }
        },
        "_4446_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1209, 1207 ],
            "out1": [ 1211 ]
          }
        },
        "_4447_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1210, 1162 ],
            "out1": [ 1212 ]
          }
        },
        "_4448_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1211, 1161 ],
            "out1": [ 1213 ]
          }
        },
        "_4449_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1213, 1212 ],
            "out1": [ 1214 ]
          }
        },
        "_4450_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1214 ],
            "out1": [ 1215 ]
          }
        },
        "_4451_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1215, 1160 ],
            "out1": [ 1216 ]
          }
        },
        "_4452_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1214, 1159 ],
            "out1": [ 1217 ]
          }
        },
        "_4453_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1217, 1216 ],
            "out1": [ 1218 ]
          }
        },
        "_4454_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1218 ],
            "out1": [ 1219 ]
          }
        },
        "_4455_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1218, 1157 ],
            "out1": [ 1220 ]
          }
        },
        "_4456_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1219, 1158 ],
            "out1": [ 1221 ]
          }
        },
        "_4457_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1221 ],
            "out1": [ 1222 ]
          }
        },
        "_4458_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1221, 1220 ],
            "out1": [ 1223 ]
          }
        },
        "_4459_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1223 ],
            "out1": [ 1224 ]
          }
        },
        "_4460_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1224, 1156 ],
            "out1": [ 1225 ]
          }
        },
        "_4461_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1223, 1155 ],
            "out1": [ 1226 ]
          }
        },
        "_4462_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1224, 1156 ],
            "out1": [ 1227 ]
          }
        },
        "_4463_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1226, 1225 ],
            "out1": [ 1228 ]
          }
        },
        "_4464_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1228, 306 ],
            "out1": [ 1229 ]
          }
        },
        "_4465_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1154, 531 ],
            "out1": [ 1230 ]
          }
        },
        "_4466_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1230, 1229 ],
            "out1": [ 1231 ]
          }
        },
        "_4467_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1232, 482 ],
            "out1": [ 1233 ]
          }
        },
        "_4468_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1232, 482 ],
            "out1": [ 1234 ]
          }
        },
        "_4469_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1234 ],
            "out1": [ 1235 ]
          }
        },
        "_4470_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1235, 1233 ],
            "out1": [ 1236 ]
          }
        },
        "_4471_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1236 ],
            "out1": [ 1237 ]
          }
        },
        "_4472_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1148, 1147 ],
            "out1": [ 1238 ]
          }
        },
        "_4473_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1238, 1149 ],
            "out1": [ 1239 ]
          }
        },
        "_4474_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1239 ],
            "out1": [ 1240 ]
          }
        },
        "_4475_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1239, 1236 ],
            "out1": [ 1241 ]
          }
        },
        "_4476_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1240, 1237 ],
            "out1": [ 1242 ]
          }
        },
        "_4477_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1242 ],
            "out1": [ 1243 ]
          }
        },
        "_4478_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1242, 1241 ],
            "out1": [ 1244 ]
          }
        },
        "_4479_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1244, 531 ],
            "out1": [ 1245 ]
          }
        },
        "_4480_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1226, 1222 ],
            "out1": [ 1246 ]
          }
        },
        "_4481_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1227, 1221 ],
            "out1": [ 1247 ]
          }
        },
        "_4482_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1216, 1212 ],
            "out1": [ 1248 ]
          }
        },
        "_4483_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1248 ],
            "out1": [ 1249 ]
          }
        },
        "_4484_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1170, 1166 ],
            "out1": [ 1250 ]
          }
        },
        "_4485_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1208, 1200 ],
            "out1": [ 1251 ]
          }
        },
        "_4486_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 551, 447 ],
            "out1": [ 1252 ]
          }
        },
        "_4487_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 548, 452 ],
            "out1": [ 1253 ]
          }
        },
        "_4488_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1188, 1182 ],
            "out1": [ 1254 ]
          }
        },
        "_4489_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1254, 1253 ],
            "out1": [ 1255 ]
          }
        },
        "_4490_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1255 ],
            "out1": [ 1256 ]
          }
        },
        "_4491_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1254, 1253 ],
            "out1": [ 1257 ]
          }
        },
        "_4492_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1257, 1256 ],
            "out1": [ 1258 ]
          }
        },
        "_4493_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1258, 1252 ],
            "out1": [ 1259 ]
          }
        },
        "_4494_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1259 ],
            "out1": [ 1260 ]
          }
        },
        "_4495_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1258, 1252 ],
            "out1": [ 1261 ]
          }
        },
        "_4496_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1261 ],
            "out1": [ 1262 ]
          }
        },
        "_4497_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1262, 1259 ],
            "out1": [ 1263 ]
          }
        },
        "_4498_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1261, 1260 ],
            "out1": [ 1264 ]
          }
        },
        "_4499_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1196, 1093 ],
            "out1": [ 1265 ]
          }
        },
        "_4500_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1197, 1094 ],
            "out1": [ 1266 ]
          }
        },
        "_4501_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 467, 539 ],
            "out1": [ 1267 ]
          }
        },
        "_4502_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1267, 1180 ],
            "out1": [ 1268 ]
          }
        },
        "_4503_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1268 ],
            "out1": [ 1269 ]
          }
        },
        "_4504_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 467, 542 ],
            "out1": [ 1270 ]
          }
        },
        "_4505_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1270, 1179 ],
            "out1": [ 1271 ]
          }
        },
        "_4506_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1271 ],
            "out1": [ 1272 ]
          }
        },
        "_4507_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1271, 1269 ],
            "out1": [ 1273 ]
          }
        },
        "_4508_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1272, 1268 ],
            "out1": [ 1274 ]
          }
        },
        "_4509_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1273, 764 ],
            "out1": [ 1275 ]
          }
        },
        "_4510_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1274, 765 ],
            "out1": [ 1276 ]
          }
        },
        "_4511_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1274, 765 ],
            "out1": [ 1277 ]
          }
        },
        "_4512_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1277 ],
            "out1": [ 1278 ]
          }
        },
        "_4513_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1277, 1275 ],
            "out1": [ 1279 ]
          }
        },
        "_4514_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1278, 1276 ],
            "out1": [ 1280 ]
          }
        },
        "_4515_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1280, 1265 ],
            "out1": [ 1281 ]
          }
        },
        "_4516_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1279, 1266 ],
            "out1": [ 1282 ]
          }
        },
        "_4517_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1279, 1266 ],
            "out1": [ 1283 ]
          }
        },
        "_4518_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1280, 1265 ],
            "out1": [ 1284 ]
          }
        },
        "_4519_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1283, 1281 ],
            "out1": [ 1285 ]
          }
        },
        "_4520_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1284, 1282 ],
            "out1": [ 1286 ]
          }
        },
        "_4521_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1286, 1264 ],
            "out1": [ 1287 ]
          }
        },
        "_4522_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1286, 1264 ],
            "out1": [ 1288 ]
          }
        },
        "_4523_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1285, 1263 ],
            "out1": [ 1289 ]
          }
        },
        "_4524_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1289, 1287 ],
            "out1": [ 1290 ]
          }
        },
        "_4525_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1290, 1251 ],
            "out1": [ 1291 ]
          }
        },
        "_4526_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1291 ],
            "out1": [ 1292 ]
          }
        },
        "_4527_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1290, 1251 ],
            "out1": [ 1293 ]
          }
        },
        "_4528_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1293, 1292 ],
            "out1": [ 1294 ]
          }
        },
        "_4529_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1294, 1250 ],
            "out1": [ 1295 ]
          }
        },
        "_4530_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1295 ],
            "out1": [ 1296 ]
          }
        },
        "_4531_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1294, 1250 ],
            "out1": [ 1297 ]
          }
        },
        "_4532_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1297, 1296 ],
            "out1": [ 1298 ]
          }
        },
        "_4533_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1298 ],
            "out1": [ 1299 ]
          }
        },
        "_4534_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1299, 1249 ],
            "out1": [ 1300 ]
          }
        },
        "_4535_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1300 ],
            "out1": [ 1301 ]
          }
        },
        "_4536_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1298, 1248 ],
            "out1": [ 1302 ]
          }
        },
        "_4537_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1302, 1300 ],
            "out1": [ 1303 ]
          }
        },
        "_4538_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1303 ],
            "out1": [ 1304 ]
          }
        },
        "_4539_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1303, 1247 ],
            "out1": [ 1305 ]
          }
        },
        "_4540_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1304, 1246 ],
            "out1": [ 1306 ]
          }
        },
        "_4541_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1303, 1247 ],
            "out1": [ 1307 ]
          }
        },
        "_4542_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1306, 1305 ],
            "out1": [ 1308 ]
          }
        },
        "_4543_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1308, 306 ],
            "out1": [ 1309 ]
          }
        },
        "_4544_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1309, 1245 ],
            "out1": [ 1310 ]
          }
        },
        "_4545_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1243, 1234 ],
            "out1": [ 1311 ]
          }
        },
        "_4546_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 558, 556 ],
            "out1": [ 1312 ]
          }
        },
        "_4547_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 557, 487 ],
            "out1": [ 1313 ]
          }
        },
        "_4548_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1313, 1312 ],
            "out1": [ 1314 ]
          }
        },
        "_4549_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1314, 1311 ],
            "out1": [ 1315 ]
          }
        },
        "_4550_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1314, 1311 ],
            "out1": [ 1316 ]
          }
        },
        "_4551_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1316 ],
            "out1": [ 1317 ]
          }
        },
        "_4552_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1317, 1315 ],
            "out1": [ 1318 ]
          }
        },
        "_4553_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1306, 1300 ],
            "out1": [ 1319 ]
          }
        },
        "_4554_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1307, 1301 ],
            "out1": [ 1320 ]
          }
        },
        "_4555_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1297, 1291 ],
            "out1": [ 1321 ]
          }
        },
        "_4556_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1321 ],
            "out1": [ 1322 ]
          }
        },
        "_4557_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1259, 1255 ],
            "out1": [ 1323 ]
          }
        },
        "_4558_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1323 ],
            "out1": [ 1324 ]
          }
        },
        "_4559_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1288, 1281 ],
            "out1": [ 1325 ]
          }
        },
        "_4560_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1289, 1282 ],
            "out1": [ 1326 ]
          }
        },
        "_4561_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 551, 452 ],
            "out1": [ 1327 ]
          }
        },
        "_4562_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 548, 457 ],
            "out1": [ 1328 ]
          }
        },
        "_4563_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1277, 1271 ],
            "out1": [ 1329 ]
          }
        },
        "_4564_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1329, 1328 ],
            "out1": [ 1330 ]
          }
        },
        "_4565_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1330 ],
            "out1": [ 1331 ]
          }
        },
        "_4566_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1329, 1328 ],
            "out1": [ 1332 ]
          }
        },
        "_4567_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1332, 1331 ],
            "out1": [ 1333 ]
          }
        },
        "_4568_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1333, 1327 ],
            "out1": [ 1334 ]
          }
        },
        "_4569_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1334 ],
            "out1": [ 1335 ]
          }
        },
        "_4570_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1333, 1327 ],
            "out1": [ 1336 ]
          }
        },
        "_4571_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1336 ],
            "out1": [ 1337 ]
          }
        },
        "_4572_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1337, 1334 ],
            "out1": [ 1338 ]
          }
        },
        "_4573_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1336, 1335 ],
            "out1": [ 1339 ]
          }
        },
        "_4574_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 462, 545 ],
            "out1": [ 1340 ]
          }
        },
        "_4575_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1340, 1270 ],
            "out1": [ 1341 ]
          }
        },
        "_4576_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1341 ],
            "out1": [ 1342 ]
          }
        },
        "_4577_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 550, 546 ],
            "out1": [ 1343 ]
          }
        },
        "_4578_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 467, 545 ],
            "out1": [ 1344 ]
          }
        },
        "_4579_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1344, 1180 ],
            "out1": [ 1345 ]
          }
        },
        "_4580_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1343, 1181 ],
            "out1": [ 1346 ]
          }
        },
        "_4581_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1345, 1342 ],
            "out1": [ 1347 ]
          }
        },
        "_4582_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1346, 1341 ],
            "out1": [ 1348 ]
          }
        },
        "_4583_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1348, 1339 ],
            "out1": [ 1349 ]
          }
        },
        "_4584_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1348, 1339 ],
            "out1": [ 1350 ]
          }
        },
        "_4585_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1347, 1338 ],
            "out1": [ 1351 ]
          }
        },
        "_4586_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1351, 1349 ],
            "out1": [ 1352 ]
          }
        },
        "_4587_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1352 ],
            "out1": [ 1353 ]
          }
        },
        "_4588_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1353, 1326 ],
            "out1": [ 1354 ]
          }
        },
        "_4589_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1352, 1325 ],
            "out1": [ 1355 ]
          }
        },
        "_4590_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1355, 1354 ],
            "out1": [ 1356 ]
          }
        },
        "_4591_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1356 ],
            "out1": [ 1357 ]
          }
        },
        "_4592_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1356, 1323 ],
            "out1": [ 1358 ]
          }
        },
        "_4593_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1357, 1324 ],
            "out1": [ 1359 ]
          }
        },
        "_4594_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1359, 1358 ],
            "out1": [ 1360 ]
          }
        },
        "_4595_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1360 ],
            "out1": [ 1361 ]
          }
        },
        "_4596_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1361, 1322 ],
            "out1": [ 1362 ]
          }
        },
        "_4597_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1362 ],
            "out1": [ 1363 ]
          }
        },
        "_4598_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1360, 1321 ],
            "out1": [ 1364 ]
          }
        },
        "_4599_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1364, 1362 ],
            "out1": [ 1365 ]
          }
        },
        "_4600_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1365 ],
            "out1": [ 1366 ]
          }
        },
        "_4601_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1366, 1320 ],
            "out1": [ 1367 ]
          }
        },
        "_4602_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1365, 1319 ],
            "out1": [ 1368 ]
          }
        },
        "_4603_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1366, 1320 ],
            "out1": [ 1369 ]
          }
        },
        "_4604_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1368, 1367 ],
            "out1": [ 1370 ]
          }
        },
        "_4605_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1370, 306 ],
            "out1": [ 1371 ]
          }
        },
        "_4606_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1318, 531 ],
            "out1": [ 1372 ]
          }
        },
        "_4607_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1372, 1371 ],
            "out1": [ 1373 ]
          }
        },
        "_4608_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1374, 492 ],
            "out1": [ 1375 ]
          }
        },
        "_4609_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1374, 492 ],
            "out1": [ 1376 ]
          }
        },
        "_4610_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1376 ],
            "out1": [ 1377 ]
          }
        },
        "_4611_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1377, 1375 ],
            "out1": [ 1378 ]
          }
        },
        "_4612_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1312, 1311 ],
            "out1": [ 1379 ]
          }
        },
        "_4613_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1379, 1313 ],
            "out1": [ 1380 ]
          }
        },
        "_4614_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1380, 1378 ],
            "out1": [ 1381 ]
          }
        },
        "_4615_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1380, 1378 ],
            "out1": [ 1382 ]
          }
        },
        "_4616_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1368, 1363 ],
            "out1": [ 1383 ]
          }
        },
        "_4617_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1369, 1362 ],
            "out1": [ 1384 ]
          }
        },
        "_4618_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1359, 1354 ],
            "out1": [ 1385 ]
          }
        },
        "_4619_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1385 ],
            "out1": [ 1386 ]
          }
        },
        "_4620_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1334, 1330 ],
            "out1": [ 1387 ]
          }
        },
        "_4621_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 551, 457 ],
            "out1": [ 1388 ]
          }
        },
        "_4622_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1388 ],
            "out1": [ 1389 ]
          }
        },
        "_4623_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1345, 548 ],
            "out1": [ 1390 ]
          }
        },
        "_4624_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1390 ],
            "out1": [ 1391 ]
          }
        },
        "_4625_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1346, 844 ],
            "out1": [ 1392 ]
          }
        },
        "_4626_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1392, 1390 ],
            "out1": [ 1393 ]
          }
        },
        "_4627_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1393 ],
            "out1": [ 1394 ]
          }
        },
        "_4628_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1393, 1388 ],
            "out1": [ 1395 ]
          }
        },
        "_4629_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1394, 1389 ],
            "out1": [ 1396 ]
          }
        },
        "_4630_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1393, 1388 ],
            "out1": [ 1397 ]
          }
        },
        "_4631_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1397 ],
            "out1": [ 1398 ]
          }
        },
        "_4632_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1398, 1395 ],
            "out1": [ 1399 ]
          }
        },
        "_4633_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1397, 1396 ],
            "out1": [ 1400 ]
          }
        },
        "_4634_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1400, 1344 ],
            "out1": [ 1401 ]
          }
        },
        "_4635_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1400, 1344 ],
            "out1": [ 1402 ]
          }
        },
        "_4636_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1399, 1343 ],
            "out1": [ 1403 ]
          }
        },
        "_4637_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1403, 1401 ],
            "out1": [ 1404 ]
          }
        },
        "_4638_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1404 ],
            "out1": [ 1405 ]
          }
        },
        "_4639_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1405, 1350 ],
            "out1": [ 1406 ]
          }
        },
        "_4640_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1406 ],
            "out1": [ 1407 ]
          }
        },
        "_4641_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1404, 1351 ],
            "out1": [ 1408 ]
          }
        },
        "_4642_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1408, 1406 ],
            "out1": [ 1409 ]
          }
        },
        "_4643_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1409, 1387 ],
            "out1": [ 1410 ]
          }
        },
        "_4644_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1410 ],
            "out1": [ 1411 ]
          }
        },
        "_4645_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1409, 1387 ],
            "out1": [ 1412 ]
          }
        },
        "_4646_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1412 ],
            "out1": [ 1413 ]
          }
        },
        "_4647_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1413, 1410 ],
            "out1": [ 1414 ]
          }
        },
        "_4648_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1414 ],
            "out1": [ 1415 ]
          }
        },
        "_4649_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1415, 1386 ],
            "out1": [ 1416 ]
          }
        },
        "_4650_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1416 ],
            "out1": [ 1417 ]
          }
        },
        "_4651_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1414, 1385 ],
            "out1": [ 1418 ]
          }
        },
        "_4652_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1418, 1416 ],
            "out1": [ 1419 ]
          }
        },
        "_4653_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1419 ],
            "out1": [ 1420 ]
          }
        },
        "_4654_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1420, 1383 ],
            "out1": [ 1421 ]
          }
        },
        "_4655_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1421 ],
            "out1": [ 1422 ]
          }
        },
        "_4656_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1420, 1383 ],
            "out1": [ 1423 ]
          }
        },
        "_4657_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1419, 1384 ],
            "out1": [ 1424 ]
          }
        },
        "_4658_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1423, 1422 ],
            "out1": [ 1425 ]
          }
        },
        "_4659_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1382, 531 ],
            "out1": [ 1426 ]
          }
        },
        "_4660_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1426, 1381 ],
            "out1": [ 1427 ]
          }
        },
        "_4661_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1425, 531 ],
            "out1": [ 1428 ]
          }
        },
        "_4662_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1428, 1427 ],
            "out1": [ 1429 ]
          }
        },
        "_4663_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1381, 1376 ],
            "out1": [ 1430 ]
          }
        },
        "_4664_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 561, 559 ],
            "out1": [ 1431 ]
          }
        },
        "_4665_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 560, 497 ],
            "out1": [ 1432 ]
          }
        },
        "_4666_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1432, 1431 ],
            "out1": [ 1433 ]
          }
        },
        "_4667_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1433, 1430 ],
            "out1": [ 1434 ]
          }
        },
        "_4668_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1433, 1430 ],
            "out1": [ 1435 ]
          }
        },
        "_4669_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1423, 1416 ],
            "out1": [ 1436 ]
          }
        },
        "_4670_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1424, 1417 ],
            "out1": [ 1437 ]
          }
        },
        "_4671_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1410, 1407 ],
            "out1": [ 1438 ]
          }
        },
        "_4672_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1411, 1406 ],
            "out1": [ 1439 ]
          }
        },
        "_4673_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1395, 1391 ],
            "out1": [ 1440 ]
          }
        },
        "_4674_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1396, 1390 ],
            "out1": [ 1441 ]
          }
        },
        "_4675_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 551, 462 ],
            "out1": [ 1442 ]
          }
        },
        "_4676_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 467, 548 ],
            "out1": [ 1443 ]
          }
        },
        "_4677_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1443, 1442 ],
            "out1": [ 1444 ]
          }
        },
        "_4678_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1444 ],
            "out1": [ 1445 ]
          }
        },
        "_4679_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 940, 844 ],
            "out1": [ 1446 ]
          }
        },
        "_4680_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 939, 843 ],
            "out1": [ 1447 ]
          }
        },
        "_4681_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1446, 1445 ],
            "out1": [ 1448 ]
          }
        },
        "_4682_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1447, 1444 ],
            "out1": [ 1449 ]
          }
        },
        "_4683_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1449, 1403 ],
            "out1": [ 1450 ]
          }
        },
        "_4684_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1448, 1402 ],
            "out1": [ 1451 ]
          }
        },
        "_4685_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1448, 1402 ],
            "out1": [ 1452 ]
          }
        },
        "_4686_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1449, 1403 ],
            "out1": [ 1453 ]
          }
        },
        "_4687_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1452, 1450 ],
            "out1": [ 1454 ]
          }
        },
        "_4688_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1453, 1451 ],
            "out1": [ 1455 ]
          }
        },
        "_4689_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1455, 1440 ],
            "out1": [ 1456 ]
          }
        },
        "_4690_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1454, 1441 ],
            "out1": [ 1457 ]
          }
        },
        "_4691_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1454, 1441 ],
            "out1": [ 1458 ]
          }
        },
        "_4692_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1455, 1440 ],
            "out1": [ 1459 ]
          }
        },
        "_4693_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1458, 1456 ],
            "out1": [ 1460 ]
          }
        },
        "_4694_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1459, 1457 ],
            "out1": [ 1461 ]
          }
        },
        "_4695_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1461, 1438 ],
            "out1": [ 1462 ]
          }
        },
        "_4696_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1460, 1439 ],
            "out1": [ 1463 ]
          }
        },
        "_4697_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1463, 1462 ],
            "out1": [ 1464 ]
          }
        },
        "_4698_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1464, 1436 ],
            "out1": [ 1465 ]
          }
        },
        "_4699_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1464, 1436 ],
            "out1": [ 1466 ]
          }
        },
        "_4700_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1434, 306 ],
            "out1": [ 1467 ]
          }
        },
        "_4701_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1467, 1435 ],
            "out1": [ 1468 ]
          }
        },
        "_4702_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1466, 531 ],
            "out1": [ 1469 ]
          }
        },
        "_4703_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1469, 1465 ],
            "out1": [ 1470 ]
          }
        },
        "_4704_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1470, 1468 ],
            "out1": [ 1471 ]
          }
        },
        "_4705_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1456, 1450 ],
            "out1": [ 1472 ]
          }
        },
        "_4706_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1457, 1451 ],
            "out1": [ 1473 ]
          }
        },
        "_4707_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 940, 843 ],
            "out1": [ 1474 ]
          }
        },
        "_4708_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 939, 844 ],
            "out1": [ 1475 ]
          }
        },
        "_4709_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1474, 1473 ],
            "out1": [ 1476 ]
          }
        },
        "_4710_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1475, 1472 ],
            "out1": [ 1477 ]
          }
        },
        "_4711_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1477, 1476 ],
            "out1": [ 1478 ]
          }
        },
        "_4712_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1478 ],
            "out1": [ 1479 ]
          }
        },
        "_4713_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1463, 1436 ],
            "out1": [ 1480 ]
          }
        },
        "_4714_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1462, 1437 ],
            "out1": [ 1481 ]
          }
        },
        "_4715_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1480, 1462 ],
            "out1": [ 1482 ]
          }
        },
        "_4716_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1481, 1463 ],
            "out1": [ 1483 ]
          }
        },
        "_4717_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1482, 1478 ],
            "out1": [ 1484 ]
          }
        },
        "_4718_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1482, 1478 ],
            "out1": [ 1485 ]
          }
        },
        "_4719_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1483, 1479 ],
            "out1": [ 1486 ]
          }
        },
        "_4720_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1485, 306 ],
            "out1": [ 1487 ]
          }
        },
        "_4721_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1486, 531 ],
            "out1": [ 1488 ]
          }
        },
        "_4722_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1487, 1484 ],
            "out1": [ 1489 ]
          }
        },
        "_4723_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 563, 502 ],
            "out1": [ 1490 ]
          }
        },
        "_4724_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 564, 562 ],
            "out1": [ 1491 ]
          }
        },
        "_4725_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1491, 1490 ],
            "out1": [ 1492 ]
          }
        },
        "_4726_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1431, 1430 ],
            "out1": [ 1493 ]
          }
        },
        "_4727_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1493, 1432 ],
            "out1": [ 1494 ]
          }
        },
        "_4728_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1494, 1492 ],
            "out1": [ 1495 ]
          }
        },
        "_4729_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1494, 1492 ],
            "out1": [ 1496 ]
          }
        },
        "_4730_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1496 ],
            "out1": [ 1497 ]
          }
        },
        "_4731_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1495, 531 ],
            "out1": [ 1498 ]
          }
        },
        "_4732_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1498, 1496 ],
            "out1": [ 1499 ]
          }
        },
        "_4733_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1499, 1489 ],
            "out1": [ 1500 ]
          }
        },
        "_4734_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1476, 1447 ],
            "out1": [ 1501 ]
          }
        },
        "_4735_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1501, 1488 ],
            "out1": [ 1502 ]
          }
        },
        "_4736_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1497, 1491 ],
            "out1": [ 1503 ]
          }
        },
        "_4737_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 601, 598 ],
            "out1": [ 1504 ]
          }
        },
        "_4738_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1504, 1503 ],
            "out1": [ 1505 ]
          }
        },
        "_4739_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1504, 1503 ],
            "out1": [ 1506 ]
          }
        },
        "_4740_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1506, 306 ],
            "out1": [ 1507 ]
          }
        },
        "_4741_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1507, 1505 ],
            "out1": [ 1508 ]
          }
        },
        "_4742_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1508, 1502 ],
            "out1": [ 1509 ]
          }
        },
        "_4743_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 352, 306 ],
            "out1": [ 1510 ]
          }
        },
        "_4744_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1506, 600 ],
            "out1": [ 1511 ]
          }
        },
        "_4745_": {
          "hide_name": 0,
          "type": "$_DLATCH_P_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1511 ],
            "E": [ 306 ],
            "Q": [ 1512 ]
          }
        },
        "_4746_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 611 ],
            "E": [ 1510 ],
            "Q": [ 584 ]
          }
        },
        "_4747_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 627 ],
            "E": [ 1510 ],
            "Q": [ 569 ]
          }
        },
        "_4748_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 654 ],
            "E": [ 1510 ],
            "Q": [ 568 ]
          }
        },
        "_4749_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 699 ],
            "E": [ 1510 ],
            "Q": [ 583 ]
          }
        },
        "_4750_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 761 ],
            "E": [ 1510 ],
            "Q": [ 566 ]
          }
        },
        "_4751_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 840 ],
            "E": [ 1510 ],
            "Q": [ 581 ]
          }
        },
        "_4752_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 936 ],
            "E": [ 1510 ],
            "Q": [ 580 ]
          }
        },
        "_4753_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1043 ],
            "E": [ 1510 ],
            "Q": [ 565 ]
          }
        },
        "_4754_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1146 ],
            "E": [ 1510 ],
            "Q": [ 576 ]
          }
        },
        "_4755_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1231 ],
            "E": [ 1510 ],
            "Q": [ 591 ]
          }
        },
        "_4756_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1310 ],
            "E": [ 1510 ],
            "Q": [ 590 ]
          }
        },
        "_4757_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1373 ],
            "E": [ 1510 ],
            "Q": [ 575 ]
          }
        },
        "_4758_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1429 ],
            "E": [ 1510 ],
            "Q": [ 588 ]
          }
        },
        "_4759_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1471 ],
            "E": [ 1510 ],
            "Q": [ 573 ]
          }
        },
        "_4760_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1500 ],
            "E": [ 1510 ],
            "Q": [ 572 ]
          }
        },
        "_4761_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1509 ],
            "E": [ 1510 ],
            "Q": [ 587 ]
          }
        },
        "_4762_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 268 ],
            "out1": [ 1513 ]
          }
        },
        "_4763_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 345 ],
            "out1": [ 1514 ]
          }
        },
        "_4764_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 238 ],
            "out1": [ 1515 ]
          }
        },
        "_4765_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 185 ],
            "out1": [ 1516 ]
          }
        },
        "_4766_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 270 ],
            "out1": [ 1517 ]
          }
        },
        "_4767_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 272 ],
            "out1": [ 1518 ]
          }
        },
        "_4768_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 172 ],
            "out1": [ 1519 ]
          }
        },
        "_4769_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 349 ],
            "out1": [ 1520 ]
          }
        },
        "_4770_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 238, 1514 ],
            "out1": [ 1521 ]
          }
        },
        "_4771_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1521, 1513 ],
            "out1": [ 1522 ]
          }
        },
        "_4772_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1521, 1516 ],
            "out1": [ 1523 ]
          }
        },
        "_4773_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1521, 1517 ],
            "out1": [ 1524 ]
          }
        },
        "_4774_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1521, 1518 ],
            "out1": [ 1525 ]
          }
        },
        "_4775_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1515, 1514 ],
            "out1": [ 1526 ]
          }
        },
        "_4776_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 349, 272 ],
            "out1": [ 1527 ]
          }
        },
        "_4777_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 349, 1515 ],
            "out1": [ 1528 ]
          }
        },
        "_4778_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1527, 1526 ],
            "out1": [ 1529 ]
          }
        },
        "_4779_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1529 ],
            "out1": [ 1530 ]
          }
        },
        "_4780_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1521, 1519 ],
            "out1": [ 1531 ]
          }
        },
        "_4781_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1531, 1528 ],
            "out1": [ 1532 ]
          }
        },
        "_4782_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1532, 1530 ],
            "out1": [ 1533 ]
          }
        },
        "_4783_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1526, 349 ],
            "out1": [ 1534 ]
          }
        },
        "_4784_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1534 ],
            "out1": [ 1535 ]
          }
        },
        "_4785_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1534, 175 ],
            "out1": [ 1536 ]
          }
        },
        "_4786_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 175, 238 ],
            "out1": [ 1537 ]
          }
        },
        "_4787_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1537 ],
            "out1": [ 1538 ]
          }
        },
        "_4788_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1538, 1529 ],
            "out1": [ 1539 ]
          }
        },
        "_4789_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1539, 1536 ],
            "out1": [ 1540 ]
          }
        },
        "_4790_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1534, 178 ],
            "out1": [ 1541 ]
          }
        },
        "_4791_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 178, 238 ],
            "out1": [ 1542 ]
          }
        },
        "_4792_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1542 ],
            "out1": [ 1543 ]
          }
        },
        "_4793_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1543, 1529 ],
            "out1": [ 1544 ]
          }
        },
        "_4794_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1544, 1541 ],
            "out1": [ 1545 ]
          }
        },
        "_4795_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1534, 197 ],
            "out1": [ 1546 ]
          }
        },
        "_4796_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 197, 238 ],
            "out1": [ 1547 ]
          }
        },
        "_4797_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1547 ],
            "out1": [ 1548 ]
          }
        },
        "_4798_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1548, 1529 ],
            "out1": [ 1549 ]
          }
        },
        "_4799_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1549, 1546 ],
            "out1": [ 1550 ]
          }
        },
        "_4800_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1534, 165 ],
            "out1": [ 1551 ]
          }
        },
        "_4801_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 165, 238 ],
            "out1": [ 1552 ]
          }
        },
        "_4802_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1552 ],
            "out1": [ 1553 ]
          }
        },
        "_4803_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1553, 1529 ],
            "out1": [ 1554 ]
          }
        },
        "_4804_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1554, 1551 ],
            "out1": [ 1555 ]
          }
        },
        "_4805_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1534, 357 ],
            "out1": [ 1556 ]
          }
        },
        "_4806_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 357, 238 ],
            "out1": [ 1557 ]
          }
        },
        "_4807_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1557 ],
            "out1": [ 1558 ]
          }
        },
        "_4808_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1558, 1529 ],
            "out1": [ 1559 ]
          }
        },
        "_4809_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1559, 1556 ],
            "out1": [ 1560 ]
          }
        },
        "_4810_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1534, 358 ],
            "out1": [ 1561 ]
          }
        },
        "_4811_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 358, 238 ],
            "out1": [ 1562 ]
          }
        },
        "_4812_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1562 ],
            "out1": [ 1563 ]
          }
        },
        "_4813_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1563, 1529 ],
            "out1": [ 1564 ]
          }
        },
        "_4814_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1564, 1561 ],
            "out1": [ 1565 ]
          }
        },
        "_4815_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 369, 238 ],
            "out1": [ 1566 ]
          }
        },
        "_4816_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 369, 1520 ],
            "out1": [ 1567 ]
          }
        },
        "_4817_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1567, 1526 ],
            "out1": [ 1568 ]
          }
        },
        "_4818_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1568, 1529 ],
            "out1": [ 1569 ]
          }
        },
        "_4819_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1569, 1566 ],
            "out1": [ 1570 ]
          }
        },
        "_4820_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1526, 1571 ],
            "out1": [ 1572 ]
          }
        },
        "_4821_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1572, 1569 ],
            "out1": [ 1573 ]
          }
        },
        "_4822_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1526, 1574 ],
            "out1": [ 1575 ]
          }
        },
        "_4823_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1575, 1569 ],
            "out1": [ 1576 ]
          }
        },
        "_4824_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1526, 1577 ],
            "out1": [ 1578 ]
          }
        },
        "_4825_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1578, 1569 ],
            "out1": [ 1579 ]
          }
        },
        "_4826_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1526, 1580 ],
            "out1": [ 1581 ]
          }
        },
        "_4827_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1581, 1569 ],
            "out1": [ 1582 ]
          }
        },
        "_4828_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1535, 347 ],
            "out1": [ 1583 ]
          }
        },
        "_4829_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1522 ],
            "E": [ 1583 ],
            "Q": [ 1584 ]
          }
        },
        "_4830_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1523 ],
            "E": [ 1583 ],
            "Q": [ 1585 ]
          }
        },
        "_4831_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1524 ],
            "E": [ 1583 ],
            "Q": [ 1586 ]
          }
        },
        "_4832_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1525 ],
            "E": [ 1583 ],
            "Q": [ 1587 ]
          }
        },
        "_4833_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1533 ],
            "E": [ 1583 ],
            "Q": [ 1588 ]
          }
        },
        "_4834_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1540 ],
            "E": [ 1583 ],
            "Q": [ 1589 ]
          }
        },
        "_4835_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1545 ],
            "E": [ 1583 ],
            "Q": [ 1590 ]
          }
        },
        "_4836_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1550 ],
            "E": [ 1583 ],
            "Q": [ 1591 ]
          }
        },
        "_4837_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1555 ],
            "E": [ 1583 ],
            "Q": [ 1592 ]
          }
        },
        "_4838_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1560 ],
            "E": [ 1583 ],
            "Q": [ 1593 ]
          }
        },
        "_4839_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1565 ],
            "E": [ 1583 ],
            "Q": [ 1594 ]
          }
        },
        "_4840_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1570 ],
            "E": [ 1583 ],
            "Q": [ 1595 ]
          }
        },
        "_4841_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1573 ],
            "E": [ 1583 ],
            "Q": [ 1596 ]
          }
        },
        "_4842_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1576 ],
            "E": [ 1583 ],
            "Q": [ 1597 ]
          }
        },
        "_4843_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1579 ],
            "E": [ 1583 ],
            "Q": [ 1598 ]
          }
        },
        "_4844_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 1582 ],
            "E": [ 1583 ],
            "Q": [ 1599 ]
          }
        },
        "_4845_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 141 ],
            "out1": [ 1600 ]
          }
        },
        "_4846_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 141, 44 ],
            "out1": [ 1601 ]
          }
        },
        "_4847_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1602 ],
            "out1": [ 1603 ]
          }
        },
        "_4848_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1600, 45 ],
            "out1": [ 1604 ]
          }
        },
        "_4849_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1605 ],
            "out1": [ 1606 ]
          }
        },
        "_4850_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1606, 1603 ],
            "out1": [ 1607 ]
          }
        },
        "_4851_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1608 ],
            "out1": [ 1609 ]
          }
        },
        "_4852_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1610 ],
            "out1": [ 1611 ]
          }
        },
        "_4853_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1611, 1609 ],
            "out1": [ 1612 ]
          }
        },
        "_4854_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1613 ],
            "out1": [ 1614 ]
          }
        },
        "_4855_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1615 ],
            "out1": [ 1616 ]
          }
        },
        "_4856_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1616, 1614 ],
            "out1": [ 1617 ]
          }
        },
        "_4857_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1618 ],
            "out1": [ 1619 ]
          }
        },
        "_4858_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1620 ],
            "out1": [ 1621 ]
          }
        },
        "_4859_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1621, 1619 ],
            "out1": [ 1622 ]
          }
        },
        "_4860_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1623 ],
            "out1": [ 1624 ]
          }
        },
        "_4861_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1625 ],
            "out1": [ 1626 ]
          }
        },
        "_4862_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1626, 1624 ],
            "out1": [ 1627 ]
          }
        },
        "_4863_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1628 ],
            "out1": [ 1629 ]
          }
        },
        "_4864_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1630 ],
            "out1": [ 1631 ]
          }
        },
        "_4865_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1631, 1629 ],
            "out1": [ 1632 ]
          }
        },
        "_4866_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1633 ],
            "out1": [ 1634 ]
          }
        },
        "_4867_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1635 ],
            "out1": [ 1636 ]
          }
        },
        "_4868_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1636, 1634 ],
            "out1": [ 1637 ]
          }
        },
        "_4869_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1638 ],
            "out1": [ 1639 ]
          }
        },
        "_4870_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1640 ],
            "out1": [ 1641 ]
          }
        },
        "_4871_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1641, 1639 ],
            "out1": [ 1642 ]
          }
        },
        "_4872_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1643 ],
            "out1": [ 1644 ]
          }
        },
        "_4873_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1645 ],
            "out1": [ 1646 ]
          }
        },
        "_4874_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1646, 1644 ],
            "out1": [ 1647 ]
          }
        },
        "_4875_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1648 ],
            "out1": [ 1649 ]
          }
        },
        "_4876_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1650 ],
            "out1": [ 1651 ]
          }
        },
        "_4877_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1651, 1649 ],
            "out1": [ 1652 ]
          }
        },
        "_4878_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1653 ],
            "out1": [ 1654 ]
          }
        },
        "_4879_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1655 ],
            "out1": [ 1656 ]
          }
        },
        "_4880_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1656, 1654 ],
            "out1": [ 1657 ]
          }
        },
        "_4881_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1658 ],
            "out1": [ 1659 ]
          }
        },
        "_4882_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1660 ],
            "out1": [ 1661 ]
          }
        },
        "_4883_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1661, 1659 ],
            "out1": [ 1662 ]
          }
        },
        "_4884_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1663 ],
            "out1": [ 1664 ]
          }
        },
        "_4885_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1665 ],
            "out1": [ 1666 ]
          }
        },
        "_4886_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1666, 1664 ],
            "out1": [ 1667 ]
          }
        },
        "_4887_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1668 ],
            "out1": [ 1669 ]
          }
        },
        "_4888_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1670 ],
            "out1": [ 1671 ]
          }
        },
        "_4889_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1671, 1669 ],
            "out1": [ 1672 ]
          }
        },
        "_4890_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1673 ],
            "out1": [ 1674 ]
          }
        },
        "_4891_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1675 ],
            "out1": [ 1676 ]
          }
        },
        "_4892_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1676, 1674 ],
            "out1": [ 1677 ]
          }
        },
        "_4893_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1601, 1678 ],
            "out1": [ 1679 ]
          }
        },
        "_4894_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1604, 1680 ],
            "out1": [ 1681 ]
          }
        },
        "_4895_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1681, 1679 ],
            "out1": [ 1682 ]
          }
        },
        "_4896_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1607 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1602 ],
            "Si": [ 1683 ],
            "global_reset": [ "0" ]
          }
        },
        "_4897_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1612 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1608 ],
            "Si": [ 1684 ],
            "global_reset": [ "0" ]
          }
        },
        "_4898_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1617 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1613 ],
            "Si": [ 1685 ],
            "global_reset": [ "0" ]
          }
        },
        "_4899_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1622 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1618 ],
            "Si": [ 1686 ],
            "global_reset": [ "0" ]
          }
        },
        "_4900_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1627 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1623 ],
            "Si": [ 1687 ],
            "global_reset": [ "0" ]
          }
        },
        "_4901_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1632 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1628 ],
            "Si": [ 1688 ],
            "global_reset": [ "0" ]
          }
        },
        "_4902_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1637 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1633 ],
            "Si": [ 1689 ],
            "global_reset": [ "0" ]
          }
        },
        "_4903_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1642 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1638 ],
            "Si": [ 1690 ],
            "global_reset": [ "0" ]
          }
        },
        "_4904_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1647 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1643 ],
            "Si": [ 1691 ],
            "global_reset": [ "0" ]
          }
        },
        "_4905_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1652 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1648 ],
            "Si": [ 1692 ],
            "global_reset": [ "0" ]
          }
        },
        "_4906_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1657 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1653 ],
            "Si": [ 1693 ],
            "global_reset": [ "0" ]
          }
        },
        "_4907_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1662 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1658 ],
            "Si": [ 1694 ],
            "global_reset": [ "0" ]
          }
        },
        "_4908_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1667 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1663 ],
            "Si": [ 1695 ],
            "global_reset": [ "0" ]
          }
        },
        "_4909_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1672 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1668 ],
            "Si": [ 1696 ],
            "global_reset": [ "0" ]
          }
        },
        "_4910_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1677 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1673 ],
            "Si": [ 1697 ],
            "global_reset": [ "0" ]
          }
        },
        "_4911_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1682 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1678 ],
            "Si": [ 1698 ],
            "global_reset": [ "0" ]
          }
        },
        "_4912_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1699 ],
            "out1": [ 1700 ]
          }
        },
        "_4913_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1701 ],
            "out1": [ 1702 ]
          }
        },
        "_4914_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1703 ],
            "out1": [ 1704 ]
          }
        },
        "_4915_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1705 ],
            "out1": [ 1706 ]
          }
        },
        "_4916_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1707 ],
            "out1": [ 1708 ]
          }
        },
        "_4917_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1709 ],
            "out1": [ 1710 ]
          }
        },
        "_4918_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1711 ],
            "out1": [ 1712 ]
          }
        },
        "_4919_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1713 ],
            "out1": [ 1714 ]
          }
        },
        "_4920_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1715 ],
            "out1": [ 1716 ]
          }
        },
        "_4921_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1717 ],
            "out1": [ 1718 ]
          }
        },
        "_4922_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1719 ],
            "out1": [ 1720 ]
          }
        },
        "_4923_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1721 ],
            "out1": [ 1722 ]
          }
        },
        "_4924_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1723 ],
            "out1": [ 1724 ]
          }
        },
        "_4925_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1725 ],
            "out1": [ 1726 ]
          }
        },
        "_4926_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1727 ],
            "out1": [ 1728 ]
          }
        },
        "_4927_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1729 ],
            "out1": [ 1730 ]
          }
        },
        "_4928_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1731 ],
            "out1": [ 1732 ]
          }
        },
        "_4929_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1733 ],
            "out1": [ 1734 ]
          }
        },
        "_4930_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1702, 1700 ],
            "out1": [ 1735 ]
          }
        },
        "_4931_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1701, 1699 ],
            "out1": [ 1736 ]
          }
        },
        "_4932_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1701, 1699 ],
            "out1": [ 1737 ]
          }
        },
        "_4933_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1737, 1735 ],
            "out1": [ 1738 ]
          }
        },
        "_4934_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1706, 1704 ],
            "out1": [ 1739 ]
          }
        },
        "_4935_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1705, 1703 ],
            "out1": [ 1740 ]
          }
        },
        "_4936_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1705, 1703 ],
            "out1": [ 1741 ]
          }
        },
        "_4937_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1741 ],
            "out1": [ 1742 ]
          }
        },
        "_4938_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1741, 1739 ],
            "out1": [ 1743 ]
          }
        },
        "_4939_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1742, 1740 ],
            "out1": [ 1744 ]
          }
        },
        "_4940_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1744, 1736 ],
            "out1": [ 1745 ]
          }
        },
        "_4941_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1743, 1735 ],
            "out1": [ 1746 ]
          }
        },
        "_4942_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1743, 1735 ],
            "out1": [ 1747 ]
          }
        },
        "_4943_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1747, 1745 ],
            "out1": [ 1748 ]
          }
        },
        "_4944_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1745, 1739 ],
            "out1": [ 1749 ]
          }
        },
        "_4945_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1746, 1740 ],
            "out1": [ 1750 ]
          }
        },
        "_4946_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1749, 1708 ],
            "out1": [ 1751 ]
          }
        },
        "_4947_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1750, 1707 ],
            "out1": [ 1752 ]
          }
        },
        "_4948_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1750, 1707 ],
            "out1": [ 1753 ]
          }
        },
        "_4949_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1753, 1751 ],
            "out1": [ 1754 ]
          }
        },
        "_4950_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1752, 1710 ],
            "out1": [ 1755 ]
          }
        },
        "_4951_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1751, 1709 ],
            "out1": [ 1756 ]
          }
        },
        "_4952_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1751, 1709 ],
            "out1": [ 1757 ]
          }
        },
        "_4953_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1757, 1755 ],
            "out1": [ 1758 ]
          }
        },
        "_4954_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1756, 1712 ],
            "out1": [ 1759 ]
          }
        },
        "_4955_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1755, 1711 ],
            "out1": [ 1760 ]
          }
        },
        "_4956_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1755, 1711 ],
            "out1": [ 1761 ]
          }
        },
        "_4957_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1761, 1759 ],
            "out1": [ 1762 ]
          }
        },
        "_4958_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1760, 1714 ],
            "out1": [ 1763 ]
          }
        },
        "_4959_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1759, 1713 ],
            "out1": [ 1764 ]
          }
        },
        "_4960_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1759, 1713 ],
            "out1": [ 1765 ]
          }
        },
        "_4961_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1765, 1763 ],
            "out1": [ 1766 ]
          }
        },
        "_4962_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1764, 1716 ],
            "out1": [ 1767 ]
          }
        },
        "_4963_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1763, 1715 ],
            "out1": [ 1768 ]
          }
        },
        "_4964_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1763, 1715 ],
            "out1": [ 1769 ]
          }
        },
        "_4965_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1769, 1767 ],
            "out1": [ 1770 ]
          }
        },
        "_4966_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1768, 1718 ],
            "out1": [ 1771 ]
          }
        },
        "_4967_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1767, 1717 ],
            "out1": [ 1772 ]
          }
        },
        "_4968_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1767, 1717 ],
            "out1": [ 1773 ]
          }
        },
        "_4969_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1773, 1771 ],
            "out1": [ 1774 ]
          }
        },
        "_4970_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1772, 1720 ],
            "out1": [ 1775 ]
          }
        },
        "_4971_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1771, 1719 ],
            "out1": [ 1776 ]
          }
        },
        "_4972_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1771, 1719 ],
            "out1": [ 1777 ]
          }
        },
        "_4973_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1777, 1775 ],
            "out1": [ 1778 ]
          }
        },
        "_4974_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1776, 1722 ],
            "out1": [ 1779 ]
          }
        },
        "_4975_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1775, 1721 ],
            "out1": [ 1780 ]
          }
        },
        "_4976_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1775, 1721 ],
            "out1": [ 1781 ]
          }
        },
        "_4977_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1781, 1779 ],
            "out1": [ 1782 ]
          }
        },
        "_4978_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1780, 1724 ],
            "out1": [ 1783 ]
          }
        },
        "_4979_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1779, 1723 ],
            "out1": [ 1784 ]
          }
        },
        "_4980_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1779, 1723 ],
            "out1": [ 1785 ]
          }
        },
        "_4981_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1785, 1783 ],
            "out1": [ 1786 ]
          }
        },
        "_4982_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1784, 1726 ],
            "out1": [ 1787 ]
          }
        },
        "_4983_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1783, 1725 ],
            "out1": [ 1788 ]
          }
        },
        "_4984_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1783, 1725 ],
            "out1": [ 1789 ]
          }
        },
        "_4985_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1789, 1787 ],
            "out1": [ 1790 ]
          }
        },
        "_4986_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1788, 1728 ],
            "out1": [ 1791 ]
          }
        },
        "_4987_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1787, 1727 ],
            "out1": [ 1792 ]
          }
        },
        "_4988_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1787, 1727 ],
            "out1": [ 1793 ]
          }
        },
        "_4989_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1793, 1791 ],
            "out1": [ 1794 ]
          }
        },
        "_4990_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1792, 1730 ],
            "out1": [ 1795 ]
          }
        },
        "_4991_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1791, 1729 ],
            "out1": [ 1796 ]
          }
        },
        "_4992_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1791, 1729 ],
            "out1": [ 1797 ]
          }
        },
        "_4993_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1797, 1795 ],
            "out1": [ 1798 ]
          }
        },
        "_4994_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1796, 1732 ],
            "out1": [ 1799 ]
          }
        },
        "_4995_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1795, 1731 ],
            "out1": [ 1800 ]
          }
        },
        "_4996_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1795, 1731 ],
            "out1": [ 1801 ]
          }
        },
        "_4997_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1801, 1799 ],
            "out1": [ 1802 ]
          }
        },
        "_4998_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1799, 1733 ],
            "out1": [ 1803 ]
          }
        },
        "_4999_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1800, 1734 ],
            "out1": [ 1804 ]
          }
        },
        "_5000_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1804, 1803 ],
            "out1": [ 1805 ]
          }
        },
        "_5001_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 6 ],
            "out1": [ 1806 ]
          }
        },
        "_5002_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 38 ],
            "out1": [ 1807 ]
          }
        },
        "_5003_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 7 ],
            "out1": [ 1808 ]
          }
        },
        "_5004_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 46 ],
            "out1": [ 1809 ]
          }
        },
        "_5005_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 8 ],
            "out1": [ 1810 ]
          }
        },
        "_5006_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 9 ],
            "out1": [ 1811 ]
          }
        },
        "_5007_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 10 ],
            "out1": [ 1812 ]
          }
        },
        "_5008_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 11 ],
            "out1": [ 1813 ]
          }
        },
        "_5009_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 12 ],
            "out1": [ 1814 ]
          }
        },
        "_5010_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 13 ],
            "out1": [ 1815 ]
          }
        },
        "_5011_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 14 ],
            "out1": [ 1816 ]
          }
        },
        "_5012_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 15 ],
            "out1": [ 1817 ]
          }
        },
        "_5013_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 16 ],
            "out1": [ 1818 ]
          }
        },
        "_5014_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 17 ],
            "out1": [ 1819 ]
          }
        },
        "_5015_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 18 ],
            "out1": [ 1820 ]
          }
        },
        "_5016_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 19 ],
            "out1": [ 1821 ]
          }
        },
        "_5017_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 20 ],
            "out1": [ 1822 ]
          }
        },
        "_5018_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 21 ],
            "out1": [ 1823 ]
          }
        },
        "_5019_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1807, 1806 ],
            "out1": [ 1824 ]
          }
        },
        "_5020_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 39, 6 ],
            "out1": [ 1825 ]
          }
        },
        "_5021_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 40, 6 ],
            "out1": [ 1826 ]
          }
        },
        "_5022_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1826, 1824 ],
            "out1": [ 1827 ]
          }
        },
        "_5023_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1809, 1808 ],
            "out1": [ 1828 ]
          }
        },
        "_5024_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 47, 7 ],
            "out1": [ 1829 ]
          }
        },
        "_5025_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 48, 7 ],
            "out1": [ 1830 ]
          }
        },
        "_5026_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1830 ],
            "out1": [ 1831 ]
          }
        },
        "_5027_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1830, 1828 ],
            "out1": [ 1832 ]
          }
        },
        "_5028_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1831, 1829 ],
            "out1": [ 1833 ]
          }
        },
        "_5029_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1833, 1825 ],
            "out1": [ 1834 ]
          }
        },
        "_5030_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1832, 1824 ],
            "out1": [ 1835 ]
          }
        },
        "_5031_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1832, 1824 ],
            "out1": [ 1836 ]
          }
        },
        "_5032_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1836, 1834 ],
            "out1": [ 1837 ]
          }
        },
        "_5033_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1834, 1828 ],
            "out1": [ 1838 ]
          }
        },
        "_5034_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1835, 1829 ],
            "out1": [ 1839 ]
          }
        },
        "_5035_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1838, 1810 ],
            "out1": [ 1840 ]
          }
        },
        "_5036_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1839, 8 ],
            "out1": [ 1841 ]
          }
        },
        "_5037_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1839, 8 ],
            "out1": [ 1842 ]
          }
        },
        "_5038_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1842, 1840 ],
            "out1": [ 1843 ]
          }
        },
        "_5039_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1841, 1811 ],
            "out1": [ 1844 ]
          }
        },
        "_5040_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1840, 9 ],
            "out1": [ 1845 ]
          }
        },
        "_5041_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1840, 9 ],
            "out1": [ 1846 ]
          }
        },
        "_5042_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1846, 1844 ],
            "out1": [ 1847 ]
          }
        },
        "_5043_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1845, 1812 ],
            "out1": [ 1848 ]
          }
        },
        "_5044_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1844, 10 ],
            "out1": [ 1849 ]
          }
        },
        "_5045_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1844, 10 ],
            "out1": [ 1850 ]
          }
        },
        "_5046_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1850, 1848 ],
            "out1": [ 1851 ]
          }
        },
        "_5047_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1849, 1813 ],
            "out1": [ 1852 ]
          }
        },
        "_5048_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1848, 11 ],
            "out1": [ 1853 ]
          }
        },
        "_5049_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1848, 11 ],
            "out1": [ 1854 ]
          }
        },
        "_5050_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1854, 1852 ],
            "out1": [ 1855 ]
          }
        },
        "_5051_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1853, 1814 ],
            "out1": [ 1856 ]
          }
        },
        "_5052_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1852, 12 ],
            "out1": [ 1857 ]
          }
        },
        "_5053_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1852, 12 ],
            "out1": [ 1858 ]
          }
        },
        "_5054_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1858, 1856 ],
            "out1": [ 1859 ]
          }
        },
        "_5055_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1857, 1815 ],
            "out1": [ 1860 ]
          }
        },
        "_5056_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1856, 13 ],
            "out1": [ 1861 ]
          }
        },
        "_5057_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1856, 13 ],
            "out1": [ 1862 ]
          }
        },
        "_5058_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1862, 1860 ],
            "out1": [ 1863 ]
          }
        },
        "_5059_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1861, 1816 ],
            "out1": [ 1864 ]
          }
        },
        "_5060_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1860, 14 ],
            "out1": [ 1865 ]
          }
        },
        "_5061_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1860, 14 ],
            "out1": [ 1866 ]
          }
        },
        "_5062_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1866, 1864 ],
            "out1": [ 1867 ]
          }
        },
        "_5063_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1865, 1817 ],
            "out1": [ 1868 ]
          }
        },
        "_5064_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1864, 15 ],
            "out1": [ 1869 ]
          }
        },
        "_5065_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1864, 15 ],
            "out1": [ 1870 ]
          }
        },
        "_5066_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1870, 1868 ],
            "out1": [ 1871 ]
          }
        },
        "_5067_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1869, 1818 ],
            "out1": [ 1872 ]
          }
        },
        "_5068_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1868, 16 ],
            "out1": [ 1873 ]
          }
        },
        "_5069_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1868, 16 ],
            "out1": [ 1874 ]
          }
        },
        "_5070_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1874, 1872 ],
            "out1": [ 1875 ]
          }
        },
        "_5071_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1873, 1819 ],
            "out1": [ 1876 ]
          }
        },
        "_5072_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1872, 17 ],
            "out1": [ 1877 ]
          }
        },
        "_5073_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1872, 17 ],
            "out1": [ 1878 ]
          }
        },
        "_5074_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1878, 1876 ],
            "out1": [ 1879 ]
          }
        },
        "_5075_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1877, 1820 ],
            "out1": [ 1880 ]
          }
        },
        "_5076_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1876, 18 ],
            "out1": [ 1881 ]
          }
        },
        "_5077_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1876, 18 ],
            "out1": [ 1882 ]
          }
        },
        "_5078_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1882, 1880 ],
            "out1": [ 1883 ]
          }
        },
        "_5079_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1881, 1821 ],
            "out1": [ 1884 ]
          }
        },
        "_5080_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1880, 19 ],
            "out1": [ 1885 ]
          }
        },
        "_5081_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1880, 19 ],
            "out1": [ 1886 ]
          }
        },
        "_5082_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1886, 1884 ],
            "out1": [ 1887 ]
          }
        },
        "_5083_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1885, 1822 ],
            "out1": [ 1888 ]
          }
        },
        "_5084_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1884, 20 ],
            "out1": [ 1889 ]
          }
        },
        "_5085_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1884, 20 ],
            "out1": [ 1890 ]
          }
        },
        "_5086_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1890, 1888 ],
            "out1": [ 1891 ]
          }
        },
        "_5087_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1888, 21 ],
            "out1": [ 1892 ]
          }
        },
        "_5088_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1889, 1823 ],
            "out1": [ 1893 ]
          }
        },
        "_5089_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1893, 1892 ],
            "out1": [ 1894 ]
          }
        },
        "_5090_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 223 ],
            "out1": [ 1895 ]
          }
        },
        "_5091_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 223, 49 ],
            "out1": [ 1896 ]
          }
        },
        "_5092_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 268 ],
            "out1": [ 1897 ]
          }
        },
        "_5093_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1895, 50 ],
            "out1": [ 1898 ]
          }
        },
        "_5094_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 6 ],
            "out1": [ 1899 ]
          }
        },
        "_5095_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1899, 1897 ],
            "out1": [ 1900 ]
          }
        },
        "_5096_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 185 ],
            "out1": [ 1901 ]
          }
        },
        "_5097_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 7 ],
            "out1": [ 1902 ]
          }
        },
        "_5098_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1902, 1901 ],
            "out1": [ 1903 ]
          }
        },
        "_5099_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 270 ],
            "out1": [ 1904 ]
          }
        },
        "_5100_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 8 ],
            "out1": [ 1905 ]
          }
        },
        "_5101_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1905, 1904 ],
            "out1": [ 1906 ]
          }
        },
        "_5102_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 272 ],
            "out1": [ 1907 ]
          }
        },
        "_5103_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 9 ],
            "out1": [ 1908 ]
          }
        },
        "_5104_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1908, 1907 ],
            "out1": [ 1909 ]
          }
        },
        "_5105_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 172 ],
            "out1": [ 1910 ]
          }
        },
        "_5106_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 10 ],
            "out1": [ 1911 ]
          }
        },
        "_5107_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1911, 1910 ],
            "out1": [ 1912 ]
          }
        },
        "_5108_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 175 ],
            "out1": [ 1913 ]
          }
        },
        "_5109_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 11 ],
            "out1": [ 1914 ]
          }
        },
        "_5110_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1914, 1913 ],
            "out1": [ 1915 ]
          }
        },
        "_5111_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 178 ],
            "out1": [ 1916 ]
          }
        },
        "_5112_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 12 ],
            "out1": [ 1917 ]
          }
        },
        "_5113_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1917, 1916 ],
            "out1": [ 1918 ]
          }
        },
        "_5114_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 197 ],
            "out1": [ 1919 ]
          }
        },
        "_5115_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 13 ],
            "out1": [ 1920 ]
          }
        },
        "_5116_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1920, 1919 ],
            "out1": [ 1921 ]
          }
        },
        "_5117_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 165 ],
            "out1": [ 1922 ]
          }
        },
        "_5118_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 14 ],
            "out1": [ 1923 ]
          }
        },
        "_5119_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1923, 1922 ],
            "out1": [ 1924 ]
          }
        },
        "_5120_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 357 ],
            "out1": [ 1925 ]
          }
        },
        "_5121_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 15 ],
            "out1": [ 1926 ]
          }
        },
        "_5122_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1926, 1925 ],
            "out1": [ 1927 ]
          }
        },
        "_5123_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 358 ],
            "out1": [ 1928 ]
          }
        },
        "_5124_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 16 ],
            "out1": [ 1929 ]
          }
        },
        "_5125_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1929, 1928 ],
            "out1": [ 1930 ]
          }
        },
        "_5126_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 369 ],
            "out1": [ 1931 ]
          }
        },
        "_5127_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 17 ],
            "out1": [ 1932 ]
          }
        },
        "_5128_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1932, 1931 ],
            "out1": [ 1933 ]
          }
        },
        "_5129_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 209 ],
            "out1": [ 1934 ]
          }
        },
        "_5130_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 18 ],
            "out1": [ 1935 ]
          }
        },
        "_5131_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1935, 1934 ],
            "out1": [ 1936 ]
          }
        },
        "_5132_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 239 ],
            "out1": [ 1937 ]
          }
        },
        "_5133_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 19 ],
            "out1": [ 1938 ]
          }
        },
        "_5134_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1938, 1937 ],
            "out1": [ 1939 ]
          }
        },
        "_5135_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 355 ],
            "out1": [ 1940 ]
          }
        },
        "_5136_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 20 ],
            "out1": [ 1941 ]
          }
        },
        "_5137_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1941, 1940 ],
            "out1": [ 1942 ]
          }
        },
        "_5138_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1896, 152 ],
            "out1": [ 1943 ]
          }
        },
        "_5139_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1898, 21 ],
            "out1": [ 1944 ]
          }
        },
        "_5140_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1944, 1943 ],
            "out1": [ 1945 ]
          }
        },
        "_5141_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1900 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 268 ],
            "Si": [ 1946 ],
            "global_reset": [ "0" ]
          }
        },
        "_5142_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1903 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 185 ],
            "Si": [ 1947 ],
            "global_reset": [ "0" ]
          }
        },
        "_5143_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1906 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 270 ],
            "Si": [ 1948 ],
            "global_reset": [ "0" ]
          }
        },
        "_5144_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1909 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 272 ],
            "Si": [ 1949 ],
            "global_reset": [ "0" ]
          }
        },
        "_5145_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1912 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 172 ],
            "Si": [ 1950 ],
            "global_reset": [ "0" ]
          }
        },
        "_5146_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1915 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 175 ],
            "Si": [ 1951 ],
            "global_reset": [ "0" ]
          }
        },
        "_5147_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1918 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 178 ],
            "Si": [ 1952 ],
            "global_reset": [ "0" ]
          }
        },
        "_5148_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1921 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 197 ],
            "Si": [ 1953 ],
            "global_reset": [ "0" ]
          }
        },
        "_5149_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1924 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 165 ],
            "Si": [ 1954 ],
            "global_reset": [ "0" ]
          }
        },
        "_5150_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1927 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 357 ],
            "Si": [ 1955 ],
            "global_reset": [ "0" ]
          }
        },
        "_5151_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1930 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 358 ],
            "Si": [ 1956 ],
            "global_reset": [ "0" ]
          }
        },
        "_5152_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1933 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 369 ],
            "Si": [ 1957 ],
            "global_reset": [ "0" ]
          }
        },
        "_5153_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1936 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 209 ],
            "Si": [ 1958 ],
            "global_reset": [ "0" ]
          }
        },
        "_5154_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1939 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 239 ],
            "Si": [ 1959 ],
            "global_reset": [ "0" ]
          }
        },
        "_5155_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1942 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 355 ],
            "Si": [ 1960 ],
            "global_reset": [ "0" ]
          }
        },
        "_5156_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 1945 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 152 ],
            "Si": [ 1961 ],
            "global_reset": [ "0" ]
          }
        },
        "_5157_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 507 ],
            "out1": [ 1962 ]
          }
        },
        "_5158_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1963 ],
            "out1": [ 1964 ]
          }
        },
        "_5159_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1965 ],
            "out1": [ 1966 ]
          }
        },
        "_5160_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 452 ],
            "out1": [ 1967 ]
          }
        },
        "_5161_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 457 ],
            "out1": [ 1968 ]
          }
        },
        "_5162_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1969 ],
            "out1": [ 1970 ]
          }
        },
        "_5163_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1971 ],
            "out1": [ 1972 ]
          }
        },
        "_5164_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1973 ],
            "out1": [ 1974 ]
          }
        },
        "_5165_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 373 ],
            "out1": [ 1975 ]
          }
        },
        "_5166_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 375 ],
            "out1": [ 1976 ]
          }
        },
        "_5167_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 350 ],
            "out1": [ 1977 ]
          }
        },
        "_5168_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1978, 1979 ],
            "out1": [ 1980 ]
          }
        },
        "_5169_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1981, 1982 ],
            "out1": [ 1983 ]
          }
        },
        "_5170_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1983, 1980 ],
            "out1": [ 1984 ]
          }
        },
        "_5171_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1985, 1986 ],
            "out1": [ 1987 ]
          }
        },
        "_5172_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1988, 1989 ],
            "out1": [ 1990 ]
          }
        },
        "_5173_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1990, 1987 ],
            "out1": [ 1991 ]
          }
        },
        "_5174_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1991, 1984 ],
            "out1": [ 1992 ]
          }
        },
        "_5175_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1993, 1994 ],
            "out1": [ 1995 ]
          }
        },
        "_5176_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1996, 1997 ],
            "out1": [ 1998 ]
          }
        },
        "_5177_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1998, 1995 ],
            "out1": [ 1999 ]
          }
        },
        "_5178_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2000, 2001 ],
            "out1": [ 2002 ]
          }
        },
        "_5179_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2003, 2004 ],
            "out1": [ 2005 ]
          }
        },
        "_5180_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2005, 2002 ],
            "out1": [ 2006 ]
          }
        },
        "_5181_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2006, 1999 ],
            "out1": [ 2007 ]
          }
        },
        "_5182_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2007, 1992 ],
            "out1": [ 2008 ]
          }
        },
        "_5183_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2008 ],
            "out1": [ 2009 ]
          }
        },
        "_5184_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2010, 2011 ],
            "out1": [ 2012 ]
          }
        },
        "_5185_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2012 ],
            "out1": [ 2013 ]
          }
        },
        "_5186_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2013, 2014 ],
            "out1": [ 2015 ]
          }
        },
        "_5187_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2016, 2017 ],
            "out1": [ 2018 ]
          }
        },
        "_5188_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2019, 2020 ],
            "out1": [ 2021 ]
          }
        },
        "_5189_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2021, 2018 ],
            "out1": [ 2022 ]
          }
        },
        "_5190_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2023, 2024 ],
            "out1": [ 2025 ]
          }
        },
        "_5191_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2026, 2027 ],
            "out1": [ 2028 ]
          }
        },
        "_5192_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2028, 2025 ],
            "out1": [ 2029 ]
          }
        },
        "_5193_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2029 ],
            "out1": [ 2030 ]
          }
        },
        "_5194_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2029, 2022 ],
            "out1": [ 2031 ]
          }
        },
        "_5195_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2030, 2015 ],
            "out1": [ 2032 ]
          }
        },
        "_5196_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2032, 2022 ],
            "out1": [ 2033 ]
          }
        },
        "_5197_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2031, 2015 ],
            "out1": [ 2034 ]
          }
        },
        "_5198_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2034, 1967 ],
            "out1": [ 2035 ]
          }
        },
        "_5199_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 452 ],
            "out1": [ 2036 ]
          }
        },
        "_5200_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2036, 1963 ],
            "out1": [ 2037 ]
          }
        },
        "_5201_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2035, 1964 ],
            "out1": [ 2038 ]
          }
        },
        "_5202_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2034, 1968 ],
            "out1": [ 2039 ]
          }
        },
        "_5203_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 457 ],
            "out1": [ 2040 ]
          }
        },
        "_5204_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2040, 1964 ],
            "out1": [ 2041 ]
          }
        },
        "_5205_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2039, 1963 ],
            "out1": [ 2042 ]
          }
        },
        "_5206_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2042, 2038 ],
            "out1": [ 2043 ]
          }
        },
        "_5207_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2043, 1965 ],
            "out1": [ 2044 ]
          }
        },
        "_5208_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2044 ],
            "out1": [ 2045 ]
          }
        },
        "_5209_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 462 ],
            "out1": [ 2046 ]
          }
        },
        "_5210_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2046, 1963 ],
            "out1": [ 2047 ]
          }
        },
        "_5211_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 467 ],
            "out1": [ 2048 ]
          }
        },
        "_5212_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2046, 1964 ],
            "out1": [ 2049 ]
          }
        },
        "_5213_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2048, 1963 ],
            "out1": [ 2050 ]
          }
        },
        "_5214_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2050, 2049 ],
            "out1": [ 2051 ]
          }
        },
        "_5215_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2051 ],
            "out1": [ 2052 ]
          }
        },
        "_5216_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2051, 1965 ],
            "out1": [ 2053 ]
          }
        },
        "_5217_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2053 ],
            "out1": [ 2054 ]
          }
        },
        "_5218_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2054, 2044 ],
            "out1": [ 2055 ]
          }
        },
        "_5219_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2053, 2045 ],
            "out1": [ 2056 ]
          }
        },
        "_5220_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2055, 1969 ],
            "out1": [ 2057 ]
          }
        },
        "_5221_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 442 ],
            "out1": [ 2058 ]
          }
        },
        "_5222_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2058, 1963 ],
            "out1": [ 2059 ]
          }
        },
        "_5223_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 447 ],
            "out1": [ 2060 ]
          }
        },
        "_5224_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2060, 1964 ],
            "out1": [ 2061 ]
          }
        },
        "_5225_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2061, 2059 ],
            "out1": [ 2062 ]
          }
        },
        "_5226_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2062 ],
            "out1": [ 2063 ]
          }
        },
        "_5227_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2062, 1966 ],
            "out1": [ 2064 ]
          }
        },
        "_5228_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 437 ],
            "out1": [ 2065 ]
          }
        },
        "_5229_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2065 ],
            "out1": [ 2066 ]
          }
        },
        "_5230_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2065, 1964 ],
            "out1": [ 2067 ]
          }
        },
        "_5231_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2066, 1963 ],
            "out1": [ 2068 ]
          }
        },
        "_5232_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2068, 1965 ],
            "out1": [ 2069 ]
          }
        },
        "_5233_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2069, 2064 ],
            "out1": [ 2070 ]
          }
        },
        "_5234_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2070, 1969 ],
            "out1": [ 2071 ]
          }
        },
        "_5235_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 431 ],
            "out1": [ 2072 ]
          }
        },
        "_5236_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2072, 1963 ],
            "out1": [ 2073 ]
          }
        },
        "_5237_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2073, 1966 ],
            "out1": [ 2074 ]
          }
        },
        "_5238_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2074, 1969 ],
            "out1": [ 2075 ]
          }
        },
        "_5239_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2075, 1971 ],
            "out1": [ 2076 ]
          }
        },
        "_5240_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2076 ],
            "out1": [ 2077 ]
          }
        },
        "_5241_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2077, 2071 ],
            "out1": [ 2078 ]
          }
        },
        "_5242_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2076, 2057 ],
            "out1": [ 2079 ]
          }
        },
        "_5243_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2079, 2071 ],
            "out1": [ 2080 ]
          }
        },
        "_5244_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2078, 2057 ],
            "out1": [ 2081 ]
          }
        },
        "_5245_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 472 ],
            "out1": [ 2082 ]
          }
        },
        "_5246_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2082, 1964 ],
            "out1": [ 2083 ]
          }
        },
        "_5247_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 477 ],
            "out1": [ 2084 ]
          }
        },
        "_5248_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2084, 1963 ],
            "out1": [ 2085 ]
          }
        },
        "_5249_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2085, 2083 ],
            "out1": [ 2086 ]
          }
        },
        "_5250_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2086, 1966 ],
            "out1": [ 2087 ]
          }
        },
        "_5251_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 482 ],
            "out1": [ 2088 ]
          }
        },
        "_5252_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2088, 1964 ],
            "out1": [ 2089 ]
          }
        },
        "_5253_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 487 ],
            "out1": [ 2090 ]
          }
        },
        "_5254_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2090, 1963 ],
            "out1": [ 2091 ]
          }
        },
        "_5255_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2091, 2089 ],
            "out1": [ 2092 ]
          }
        },
        "_5256_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2092 ],
            "out1": [ 2093 ]
          }
        },
        "_5257_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2092, 1965 ],
            "out1": [ 2094 ]
          }
        },
        "_5258_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2094, 2087 ],
            "out1": [ 2095 ]
          }
        },
        "_5259_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2095, 1970 ],
            "out1": [ 2096 ]
          }
        },
        "_5260_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 492 ],
            "out1": [ 2097 ]
          }
        },
        "_5261_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2097, 1964 ],
            "out1": [ 2098 ]
          }
        },
        "_5262_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 497 ],
            "out1": [ 2099 ]
          }
        },
        "_5263_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2099, 1963 ],
            "out1": [ 2100 ]
          }
        },
        "_5264_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2100, 2098 ],
            "out1": [ 2101 ]
          }
        },
        "_5265_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2101, 1966 ],
            "out1": [ 2102 ]
          }
        },
        "_5266_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 502 ],
            "out1": [ 2103 ]
          }
        },
        "_5267_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2103, 1964 ],
            "out1": [ 2104 ]
          }
        },
        "_5268_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2033, 507 ],
            "out1": [ 2105 ]
          }
        },
        "_5269_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2105, 1963 ],
            "out1": [ 2106 ]
          }
        },
        "_5270_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2106, 2104 ],
            "out1": [ 2107 ]
          }
        },
        "_5271_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2107, 1965 ],
            "out1": [ 2108 ]
          }
        },
        "_5272_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2108, 2102 ],
            "out1": [ 2109 ]
          }
        },
        "_5273_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2109, 1969 ],
            "out1": [ 2110 ]
          }
        },
        "_5274_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2110, 2096 ],
            "out1": [ 2111 ]
          }
        },
        "_5275_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2111, 1971 ],
            "out1": [ 2112 ]
          }
        },
        "_5276_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2112, 2081 ],
            "out1": [ 2113 ]
          }
        },
        "_5277_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 375, 1975 ],
            "out1": [ 2114 ]
          }
        },
        "_5278_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2075, 1972 ],
            "out1": [ 2115 ]
          }
        },
        "_5279_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 431, 181 ],
            "out1": [ 2116 ]
          }
        },
        "_5280_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2116 ],
            "out1": [ 2117 ]
          }
        },
        "_5281_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2117, 1963 ],
            "out1": [ 2118 ]
          }
        },
        "_5282_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 350, 181 ],
            "out1": [ 2119 ]
          }
        },
        "_5283_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 431 ],
            "out1": [ 2120 ]
          }
        },
        "_5284_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2120 ],
            "out1": [ 2121 ]
          }
        },
        "_5285_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2121, 181 ],
            "out1": [ 2122 ]
          }
        },
        "_5286_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 375, 373 ],
            "out1": [ 2123 ]
          }
        },
        "_5287_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1976, 1975 ],
            "out1": [ 2124 ]
          }
        },
        "_5288_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1963, 1962 ],
            "out1": [ 2125 ]
          }
        },
        "_5289_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2125, 2104 ],
            "out1": [ 2126 ]
          }
        },
        "_5290_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2126, 1965 ],
            "out1": [ 2127 ]
          }
        },
        "_5291_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2127, 2102 ],
            "out1": [ 2128 ]
          }
        },
        "_5292_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2128, 1969 ],
            "out1": [ 2129 ]
          }
        },
        "_5293_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2129, 2096 ],
            "out1": [ 2130 ]
          }
        },
        "_5294_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2130, 1971 ],
            "out1": [ 2131 ]
          }
        },
        "_5295_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2080, 1973 ],
            "out1": [ 2132 ]
          }
        },
        "_5296_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2132, 2131 ],
            "out1": [ 2133 ]
          }
        },
        "_5297_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1974, 1962 ],
            "out1": [ 2134 ]
          }
        },
        "_5298_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1973, 507 ],
            "out1": [ 2135 ]
          }
        },
        "_5299_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2033, 1962 ],
            "out1": [ 2136 ]
          }
        },
        "_5300_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2034, 507 ],
            "out1": [ 2137 ]
          }
        },
        "_5301_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2136, 2134 ],
            "out1": [ 2138 ]
          }
        },
        "_5302_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2138, 2133 ],
            "out1": [ 2139 ]
          }
        },
        "_5303_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2139, 2123 ],
            "out1": [ 2140 ]
          }
        },
        "_5304_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2124, 1974 ],
            "out1": [ 2141 ]
          }
        },
        "_5305_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2141, 2142 ],
            "out1": [ 2143 ]
          }
        },
        "_5306_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2143, 350 ],
            "out1": [ 2144 ]
          }
        },
        "_5307_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2144, 2140 ],
            "out1": [ 2145 ]
          }
        },
        "_5308_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2145, 2122 ],
            "out1": [ 2146 ]
          }
        },
        "_5309_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2146, 2118 ],
            "out1": [ 2147 ]
          }
        },
        "_5310_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2065, 1964 ],
            "out1": [ 2148 ]
          }
        },
        "_5311_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2058, 1963 ],
            "out1": [ 2149 ]
          }
        },
        "_5312_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2149, 2148 ],
            "out1": [ 2150 ]
          }
        },
        "_5313_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2150, 1966 ],
            "out1": [ 2151 ]
          }
        },
        "_5314_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2060, 1964 ],
            "out1": [ 2152 ]
          }
        },
        "_5315_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2036, 1963 ],
            "out1": [ 2153 ]
          }
        },
        "_5316_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2153, 2152 ],
            "out1": [ 2154 ]
          }
        },
        "_5317_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2154, 1965 ],
            "out1": [ 2155 ]
          }
        },
        "_5318_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2155, 2151 ],
            "out1": [ 2156 ]
          }
        },
        "_5319_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2156, 1970 ],
            "out1": [ 2157 ]
          }
        },
        "_5320_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2040, 1964 ],
            "out1": [ 2158 ]
          }
        },
        "_5321_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2046, 1963 ],
            "out1": [ 2159 ]
          }
        },
        "_5322_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2159, 2158 ],
            "out1": [ 2160 ]
          }
        },
        "_5323_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2160, 1966 ],
            "out1": [ 2161 ]
          }
        },
        "_5324_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2048, 1964 ],
            "out1": [ 2162 ]
          }
        },
        "_5325_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2082, 1963 ],
            "out1": [ 2163 ]
          }
        },
        "_5326_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2163, 2162 ],
            "out1": [ 2164 ]
          }
        },
        "_5327_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2164, 1965 ],
            "out1": [ 2165 ]
          }
        },
        "_5328_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2165, 2161 ],
            "out1": [ 2166 ]
          }
        },
        "_5329_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2166, 1969 ],
            "out1": [ 2167 ]
          }
        },
        "_5330_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2167, 2157 ],
            "out1": [ 2168 ]
          }
        },
        "_5331_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2168, 1972 ],
            "out1": [ 2169 ]
          }
        },
        "_5332_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2088, 1964 ],
            "out1": [ 2170 ]
          }
        },
        "_5333_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2084, 1964 ],
            "out1": [ 2171 ]
          }
        },
        "_5334_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2088, 1963 ],
            "out1": [ 2172 ]
          }
        },
        "_5335_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2172, 2171 ],
            "out1": [ 2173 ]
          }
        },
        "_5336_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2173 ],
            "out1": [ 2174 ]
          }
        },
        "_5337_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2174, 1965 ],
            "out1": [ 2175 ]
          }
        },
        "_5338_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2173, 1966 ],
            "out1": [ 2176 ]
          }
        },
        "_5339_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2097, 1964 ],
            "out1": [ 2177 ]
          }
        },
        "_5340_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2090, 1963 ],
            "out1": [ 2178 ]
          }
        },
        "_5341_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2178, 2177 ],
            "out1": [ 2179 ]
          }
        },
        "_5342_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2179, 1965 ],
            "out1": [ 2180 ]
          }
        },
        "_5343_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2180 ],
            "out1": [ 2181 ]
          }
        },
        "_5344_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2181, 2175 ],
            "out1": [ 2182 ]
          }
        },
        "_5345_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2180, 2176 ],
            "out1": [ 2183 ]
          }
        },
        "_5346_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2182, 1969 ],
            "out1": [ 2184 ]
          }
        },
        "_5347_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2183, 1970 ],
            "out1": [ 2185 ]
          }
        },
        "_5348_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2103, 1964 ],
            "out1": [ 2186 ]
          }
        },
        "_5349_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2099, 1963 ],
            "out1": [ 2187 ]
          }
        },
        "_5350_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2187, 2186 ],
            "out1": [ 2188 ]
          }
        },
        "_5351_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2188, 1965 ],
            "out1": [ 2189 ]
          }
        },
        "_5352_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2105, 1963 ],
            "out1": [ 2190 ]
          }
        },
        "_5353_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2190, 1965 ],
            "out1": [ 2191 ]
          }
        },
        "_5354_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2191 ],
            "out1": [ 2192 ]
          }
        },
        "_5355_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2192, 2189 ],
            "out1": [ 2193 ]
          }
        },
        "_5356_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2193, 1969 ],
            "out1": [ 2194 ]
          }
        },
        "_5357_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2194, 2185 ],
            "out1": [ 2195 ]
          }
        },
        "_5358_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2195, 1971 ],
            "out1": [ 2196 ]
          }
        },
        "_5359_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2196, 2169 ],
            "out1": [ 2197 ]
          }
        },
        "_5360_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2072, 1963 ],
            "out1": [ 2198 ]
          }
        },
        "_5361_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2198, 2148 ],
            "out1": [ 2199 ]
          }
        },
        "_5362_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2199 ],
            "out1": [ 2200 ]
          }
        },
        "_5363_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2200, 1966 ],
            "out1": [ 2201 ]
          }
        },
        "_5364_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2201, 1969 ],
            "out1": [ 2202 ]
          }
        },
        "_5365_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2202 ],
            "out1": [ 2203 ]
          }
        },
        "_5366_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2202, 1972 ],
            "out1": [ 2204 ]
          }
        },
        "_5367_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 437, 181 ],
            "out1": [ 2205 ]
          }
        },
        "_5368_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2205 ],
            "out1": [ 2206 ]
          }
        },
        "_5369_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2206, 1965 ],
            "out1": [ 2207 ]
          }
        },
        "_5370_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2208, 1973 ],
            "out1": [ 2209 ]
          }
        },
        "_5371_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2209, 2123 ],
            "out1": [ 2210 ]
          }
        },
        "_5372_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2210 ],
            "out1": [ 2211 ]
          }
        },
        "_5373_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2134, 2124 ],
            "out1": [ 2212 ]
          }
        },
        "_5374_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2135, 2123 ],
            "out1": [ 2213 ]
          }
        },
        "_5375_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2169, 2136 ],
            "out1": [ 2214 ]
          }
        },
        "_5376_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2185, 2136 ],
            "out1": [ 2215 ]
          }
        },
        "_5377_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2184, 2137 ],
            "out1": [ 2216 ]
          }
        },
        "_5378_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2034, 1965 ],
            "out1": [ 2217 ]
          }
        },
        "_5379_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2217, 1962 ],
            "out1": [ 2218 ]
          }
        },
        "_5380_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2218, 2189 ],
            "out1": [ 2219 ]
          }
        },
        "_5381_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2219, 1969 ],
            "out1": [ 2220 ]
          }
        },
        "_5382_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2220 ],
            "out1": [ 2221 ]
          }
        },
        "_5383_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2221, 2215 ],
            "out1": [ 2222 ]
          }
        },
        "_5384_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2220, 2216 ],
            "out1": [ 2223 ]
          }
        },
        "_5385_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2222, 1972 ],
            "out1": [ 2224 ]
          }
        },
        "_5386_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2224, 2214 ],
            "out1": [ 2225 ]
          }
        },
        "_5387_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2225, 1974 ],
            "out1": [ 2226 ]
          }
        },
        "_5388_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2226, 2212 ],
            "out1": [ 2227 ]
          }
        },
        "_5389_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2227, 2211 ],
            "out1": [ 2228 ]
          }
        },
        "_5390_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2228, 1977 ],
            "out1": [ 2229 ]
          }
        },
        "_5391_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 437 ],
            "out1": [ 2230 ]
          }
        },
        "_5392_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2230 ],
            "out1": [ 2231 ]
          }
        },
        "_5393_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2231, 181 ],
            "out1": [ 2232 ]
          }
        },
        "_5394_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2232, 2229 ],
            "out1": [ 2233 ]
          }
        },
        "_5395_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2233, 2207 ],
            "out1": [ 2234 ]
          }
        },
        "_5396_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2043, 1966 ],
            "out1": [ 2235 ]
          }
        },
        "_5397_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2063, 1965 ],
            "out1": [ 2236 ]
          }
        },
        "_5398_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2236, 2235 ],
            "out1": [ 2237 ]
          }
        },
        "_5399_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2237, 1969 ],
            "out1": [ 2238 ]
          }
        },
        "_5400_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2052, 1965 ],
            "out1": [ 2239 ]
          }
        },
        "_5401_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2051, 1966 ],
            "out1": [ 2240 ]
          }
        },
        "_5402_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2086, 1965 ],
            "out1": [ 2241 ]
          }
        },
        "_5403_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2241 ],
            "out1": [ 2242 ]
          }
        },
        "_5404_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2242, 2239 ],
            "out1": [ 2243 ]
          }
        },
        "_5405_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2241, 2240 ],
            "out1": [ 2244 ]
          }
        },
        "_5406_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2243, 1970 ],
            "out1": [ 2245 ]
          }
        },
        "_5407_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2245, 2238 ],
            "out1": [ 2246 ]
          }
        },
        "_5408_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2243, 1969 ],
            "out1": [ 2247 ]
          }
        },
        "_5409_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2236, 1969 ],
            "out1": [ 2248 ]
          }
        },
        "_5410_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2248 ],
            "out1": [ 2249 ]
          }
        },
        "_5411_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2249, 2235 ],
            "out1": [ 2250 ]
          }
        },
        "_5412_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2250, 1971 ],
            "out1": [ 2251 ]
          }
        },
        "_5413_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2246, 1971 ],
            "out1": [ 2252 ]
          }
        },
        "_5414_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2251, 2247 ],
            "out1": [ 2253 ]
          }
        },
        "_5415_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2093, 1965 ],
            "out1": [ 2254 ]
          }
        },
        "_5416_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2092, 1966 ],
            "out1": [ 2255 ]
          }
        },
        "_5417_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2101, 1965 ],
            "out1": [ 2256 ]
          }
        },
        "_5418_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2256 ],
            "out1": [ 2257 ]
          }
        },
        "_5419_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2257, 2254 ],
            "out1": [ 2258 ]
          }
        },
        "_5420_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2256, 2255 ],
            "out1": [ 2259 ]
          }
        },
        "_5421_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2258, 1969 ],
            "out1": [ 2260 ]
          }
        },
        "_5422_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2259, 1970 ],
            "out1": [ 2261 ]
          }
        },
        "_5423_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2107, 1965 ],
            "out1": [ 2262 ]
          }
        },
        "_5424_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2262 ],
            "out1": [ 2263 ]
          }
        },
        "_5425_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2262, 1970 ],
            "out1": [ 2264 ]
          }
        },
        "_5426_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2264, 2260 ],
            "out1": [ 2265 ]
          }
        },
        "_5427_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2265 ],
            "out1": [ 2266 ]
          }
        },
        "_5428_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2266, 1971 ],
            "out1": [ 2267 ]
          }
        },
        "_5429_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2267, 2253 ],
            "out1": [ 2268 ]
          }
        },
        "_5430_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2067, 2059 ],
            "out1": [ 2269 ]
          }
        },
        "_5431_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2269, 1965 ],
            "out1": [ 2270 ]
          }
        },
        "_5432_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2073, 1965 ],
            "out1": [ 2271 ]
          }
        },
        "_5433_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2271 ],
            "out1": [ 2272 ]
          }
        },
        "_5434_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2272, 2270 ],
            "out1": [ 2273 ]
          }
        },
        "_5435_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2273, 1969 ],
            "out1": [ 2274 ]
          }
        },
        "_5436_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2274 ],
            "out1": [ 2275 ]
          }
        },
        "_5437_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2274, 1972 ],
            "out1": [ 2276 ]
          }
        },
        "_5438_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 442, 181 ],
            "out1": [ 2277 ]
          }
        },
        "_5439_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2277 ],
            "out1": [ 2278 ]
          }
        },
        "_5440_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2278, 1969 ],
            "out1": [ 2279 ]
          }
        },
        "_5441_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2280, 1973 ],
            "out1": [ 2281 ]
          }
        },
        "_5442_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2281, 2123 ],
            "out1": [ 2282 ]
          }
        },
        "_5443_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2282 ],
            "out1": [ 2283 ]
          }
        },
        "_5444_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2252, 2137 ],
            "out1": [ 2284 ]
          }
        },
        "_5445_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2261, 2136 ],
            "out1": [ 2285 ]
          }
        },
        "_5446_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2260, 2137 ],
            "out1": [ 2286 ]
          }
        },
        "_5447_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2126, 1965 ],
            "out1": [ 2287 ]
          }
        },
        "_5448_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2287, 2218 ],
            "out1": [ 2288 ]
          }
        },
        "_5449_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2288, 1969 ],
            "out1": [ 2289 ]
          }
        },
        "_5450_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2289 ],
            "out1": [ 2290 ]
          }
        },
        "_5451_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2290, 2285 ],
            "out1": [ 2291 ]
          }
        },
        "_5452_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2289, 2286 ],
            "out1": [ 2292 ]
          }
        },
        "_5453_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2291, 1972 ],
            "out1": [ 2293 ]
          }
        },
        "_5454_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2293, 1973 ],
            "out1": [ 2294 ]
          }
        },
        "_5455_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2294, 2284 ],
            "out1": [ 2295 ]
          }
        },
        "_5456_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2295, 2212 ],
            "out1": [ 2296 ]
          }
        },
        "_5457_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2296, 2283 ],
            "out1": [ 2297 ]
          }
        },
        "_5458_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2297, 1977 ],
            "out1": [ 2298 ]
          }
        },
        "_5459_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 442 ],
            "out1": [ 2299 ]
          }
        },
        "_5460_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2299 ],
            "out1": [ 2300 ]
          }
        },
        "_5461_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2300, 181 ],
            "out1": [ 2301 ]
          }
        },
        "_5462_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2301, 2298 ],
            "out1": [ 2302 ]
          }
        },
        "_5463_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2302, 2279 ],
            "out1": [ 2303 ]
          }
        },
        "_5464_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2154, 1966 ],
            "out1": [ 2304 ]
          }
        },
        "_5465_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2160, 1965 ],
            "out1": [ 2305 ]
          }
        },
        "_5466_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2305, 2304 ],
            "out1": [ 2306 ]
          }
        },
        "_5467_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2306, 1970 ],
            "out1": [ 2307 ]
          }
        },
        "_5468_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2164, 1966 ],
            "out1": [ 2308 ]
          }
        },
        "_5469_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2173, 1965 ],
            "out1": [ 2309 ]
          }
        },
        "_5470_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2309, 2308 ],
            "out1": [ 2310 ]
          }
        },
        "_5471_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2310, 1969 ],
            "out1": [ 2311 ]
          }
        },
        "_5472_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2311, 2307 ],
            "out1": [ 2312 ]
          }
        },
        "_5473_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2312, 1972 ],
            "out1": [ 2313 ]
          }
        },
        "_5474_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2190, 1966 ],
            "out1": [ 2314 ]
          }
        },
        "_5475_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2314, 1970 ],
            "out1": [ 2315 ]
          }
        },
        "_5476_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2179, 1966 ],
            "out1": [ 2316 ]
          }
        },
        "_5477_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2188, 1965 ],
            "out1": [ 2317 ]
          }
        },
        "_5478_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2317, 2316 ],
            "out1": [ 2318 ]
          }
        },
        "_5479_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2318, 1969 ],
            "out1": [ 2319 ]
          }
        },
        "_5480_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2319, 2315 ],
            "out1": [ 2320 ]
          }
        },
        "_5481_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2320, 1971 ],
            "out1": [ 2321 ]
          }
        },
        "_5482_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2321, 2313 ],
            "out1": [ 2322 ]
          }
        },
        "_5483_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2152, 2149 ],
            "out1": [ 2323 ]
          }
        },
        "_5484_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2323, 1966 ],
            "out1": [ 2324 ]
          }
        },
        "_5485_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2199, 1965 ],
            "out1": [ 2325 ]
          }
        },
        "_5486_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2325, 2324 ],
            "out1": [ 2326 ]
          }
        },
        "_5487_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2326, 1969 ],
            "out1": [ 2327 ]
          }
        },
        "_5488_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2327 ],
            "out1": [ 2328 ]
          }
        },
        "_5489_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2327, 1972 ],
            "out1": [ 2329 ]
          }
        },
        "_5490_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 447, 181 ],
            "out1": [ 2330 ]
          }
        },
        "_5491_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2330 ],
            "out1": [ 2331 ]
          }
        },
        "_5492_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2331, 1971 ],
            "out1": [ 2332 ]
          }
        },
        "_5493_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2333, 1973 ],
            "out1": [ 2334 ]
          }
        },
        "_5494_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2334, 2123 ],
            "out1": [ 2335 ]
          }
        },
        "_5495_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2313, 2136 ],
            "out1": [ 2336 ]
          }
        },
        "_5496_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1969, 507 ],
            "out1": [ 2337 ]
          }
        },
        "_5497_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2337 ],
            "out1": [ 2338 ]
          }
        },
        "_5498_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2337, 2137 ],
            "out1": [ 2339 ]
          }
        },
        "_5499_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2339, 2319 ],
            "out1": [ 2340 ]
          }
        },
        "_5500_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2340, 1971 ],
            "out1": [ 2341 ]
          }
        },
        "_5501_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2341, 1974 ],
            "out1": [ 2342 ]
          }
        },
        "_5502_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2342, 2336 ],
            "out1": [ 2343 ]
          }
        },
        "_5503_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2343, 2213 ],
            "out1": [ 2344 ]
          }
        },
        "_5504_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2344, 2335 ],
            "out1": [ 2345 ]
          }
        },
        "_5505_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2345, 350 ],
            "out1": [ 2346 ]
          }
        },
        "_5506_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2346 ],
            "out1": [ 2347 ]
          }
        },
        "_5507_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 447 ],
            "out1": [ 2348 ]
          }
        },
        "_5508_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2348 ],
            "out1": [ 2349 ]
          }
        },
        "_5509_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2349, 181 ],
            "out1": [ 2350 ]
          }
        },
        "_5510_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2350, 2347 ],
            "out1": [ 2351 ]
          }
        },
        "_5511_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2351, 2332 ],
            "out1": [ 2352 ]
          }
        },
        "_5512_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2056, 1970 ],
            "out1": [ 2353 ]
          }
        },
        "_5513_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2095, 1969 ],
            "out1": [ 2354 ]
          }
        },
        "_5514_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2354, 2353 ],
            "out1": [ 2355 ]
          }
        },
        "_5515_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2355, 1972 ],
            "out1": [ 2356 ]
          }
        },
        "_5516_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2109, 1969 ],
            "out1": [ 2357 ]
          }
        },
        "_5517_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2357 ],
            "out1": [ 2358 ]
          }
        },
        "_5518_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2358, 1971 ],
            "out1": [ 2359 ]
          }
        },
        "_5519_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2359, 2356 ],
            "out1": [ 2360 ]
          }
        },
        "_5520_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2061, 2037 ],
            "out1": [ 2361 ]
          }
        },
        "_5521_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2361, 1966 ],
            "out1": [ 2362 ]
          }
        },
        "_5522_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2269, 1965 ],
            "out1": [ 2363 ]
          }
        },
        "_5523_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2363, 2362 ],
            "out1": [ 2364 ]
          }
        },
        "_5524_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2364, 1970 ],
            "out1": [ 2365 ]
          }
        },
        "_5525_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2074, 1969 ],
            "out1": [ 2366 ]
          }
        },
        "_5526_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2366, 2365 ],
            "out1": [ 2367 ]
          }
        },
        "_5527_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2367, 1971 ],
            "out1": [ 2368 ]
          }
        },
        "_5528_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2368 ],
            "out1": [ 2369 ]
          }
        },
        "_5529_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1974, 1967 ],
            "out1": [ 2370 ]
          }
        },
        "_5530_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2370, 181 ],
            "out1": [ 2371 ]
          }
        },
        "_5531_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2372, 1973 ],
            "out1": [ 2373 ]
          }
        },
        "_5532_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2373, 2123 ],
            "out1": [ 2374 ]
          }
        },
        "_5533_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2356, 2136 ],
            "out1": [ 2375 ]
          }
        },
        "_5534_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2128, 1969 ],
            "out1": [ 2376 ]
          }
        },
        "_5535_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2376, 2339 ],
            "out1": [ 2377 ]
          }
        },
        "_5536_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2377, 1971 ],
            "out1": [ 2378 ]
          }
        },
        "_5537_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2378, 1974 ],
            "out1": [ 2379 ]
          }
        },
        "_5538_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2379, 2375 ],
            "out1": [ 2380 ]
          }
        },
        "_5539_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2380, 2213 ],
            "out1": [ 2381 ]
          }
        },
        "_5540_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2381, 2374 ],
            "out1": [ 2382 ]
          }
        },
        "_5541_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2382, 350 ],
            "out1": [ 2383 ]
          }
        },
        "_5542_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2383 ],
            "out1": [ 2384 ]
          }
        },
        "_5543_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 452 ],
            "out1": [ 2385 ]
          }
        },
        "_5544_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2385 ],
            "out1": [ 2386 ]
          }
        },
        "_5545_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2386, 181 ],
            "out1": [ 2387 ]
          }
        },
        "_5546_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2387, 2384 ],
            "out1": [ 2388 ]
          }
        },
        "_5547_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2388, 2371 ],
            "out1": [ 2389 ]
          }
        },
        "_5548_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2166, 1969 ],
            "out1": [ 2390 ]
          }
        },
        "_5549_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2390, 1971 ],
            "out1": [ 2391 ]
          }
        },
        "_5550_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2182, 1969 ],
            "out1": [ 2392 ]
          }
        },
        "_5551_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2392, 2391 ],
            "out1": [ 2393 ]
          }
        },
        "_5552_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2193, 1969 ],
            "out1": [ 2394 ]
          }
        },
        "_5553_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2394 ],
            "out1": [ 2395 ]
          }
        },
        "_5554_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2395, 1971 ],
            "out1": [ 2396 ]
          }
        },
        "_5555_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2396, 2393 ],
            "out1": [ 2397 ]
          }
        },
        "_5556_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2158, 2153 ],
            "out1": [ 2398 ]
          }
        },
        "_5557_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2398, 1966 ],
            "out1": [ 2399 ]
          }
        },
        "_5558_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2323, 1965 ],
            "out1": [ 2400 ]
          }
        },
        "_5559_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2400, 2399 ],
            "out1": [ 2401 ]
          }
        },
        "_5560_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2401, 1970 ],
            "out1": [ 2402 ]
          }
        },
        "_5561_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2201, 1969 ],
            "out1": [ 2403 ]
          }
        },
        "_5562_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2403, 2402 ],
            "out1": [ 2404 ]
          }
        },
        "_5563_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2404, 1971 ],
            "out1": [ 2405 ]
          }
        },
        "_5564_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2405 ],
            "out1": [ 2406 ]
          }
        },
        "_5565_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2023, 181 ],
            "out1": [ 2407 ]
          }
        },
        "_5566_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2407 ],
            "out1": [ 2408 ]
          }
        },
        "_5567_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2408, 457 ],
            "out1": [ 2409 ]
          }
        },
        "_5568_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2410, 1973 ],
            "out1": [ 2411 ]
          }
        },
        "_5569_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2411, 2123 ],
            "out1": [ 2412 ]
          }
        },
        "_5570_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2412 ],
            "out1": [ 2413 ]
          }
        },
        "_5571_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2393, 2136 ],
            "out1": [ 2414 ]
          }
        },
        "_5572_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2219, 1969 ],
            "out1": [ 2415 ]
          }
        },
        "_5573_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2415 ],
            "out1": [ 2416 ]
          }
        },
        "_5574_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2415, 2338 ],
            "out1": [ 2417 ]
          }
        },
        "_5575_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2416, 2337 ],
            "out1": [ 2418 ]
          }
        },
        "_5576_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2418, 1972 ],
            "out1": [ 2419 ]
          }
        },
        "_5577_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2419, 2414 ],
            "out1": [ 2420 ]
          }
        },
        "_5578_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2420, 1974 ],
            "out1": [ 2421 ]
          }
        },
        "_5579_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2421, 2212 ],
            "out1": [ 2422 ]
          }
        },
        "_5580_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2422, 2413 ],
            "out1": [ 2423 ]
          }
        },
        "_5581_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2423, 1977 ],
            "out1": [ 2424 ]
          }
        },
        "_5582_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 457 ],
            "out1": [ 2425 ]
          }
        },
        "_5583_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2425 ],
            "out1": [ 2426 ]
          }
        },
        "_5584_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2426, 181 ],
            "out1": [ 2427 ]
          }
        },
        "_5585_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2427, 2424 ],
            "out1": [ 2428 ]
          }
        },
        "_5586_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2428, 2409 ],
            "out1": [ 2429 ]
          }
        },
        "_5587_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2244, 1969 ],
            "out1": [ 2430 ]
          }
        },
        "_5588_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2430, 1971 ],
            "out1": [ 2431 ]
          }
        },
        "_5589_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2258, 1969 ],
            "out1": [ 2432 ]
          }
        },
        "_5590_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2432, 2431 ],
            "out1": [ 2433 ]
          }
        },
        "_5591_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2263, 1969 ],
            "out1": [ 2434 ]
          }
        },
        "_5592_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2262, 1970 ],
            "out1": [ 2435 ]
          }
        },
        "_5593_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2435, 1971 ],
            "out1": [ 2436 ]
          }
        },
        "_5594_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2436, 2433 ],
            "out1": [ 2437 ]
          }
        },
        "_5595_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2047, 2041 ],
            "out1": [ 2438 ]
          }
        },
        "_5596_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2438, 1966 ],
            "out1": [ 2439 ]
          }
        },
        "_5597_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2361, 1965 ],
            "out1": [ 2440 ]
          }
        },
        "_5598_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2440, 2439 ],
            "out1": [ 2441 ]
          }
        },
        "_5599_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2441, 1970 ],
            "out1": [ 2442 ]
          }
        },
        "_5600_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2273, 1969 ],
            "out1": [ 2443 ]
          }
        },
        "_5601_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2443, 2442 ],
            "out1": [ 2444 ]
          }
        },
        "_5602_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2444, 1971 ],
            "out1": [ 2445 ]
          }
        },
        "_5603_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2445 ],
            "out1": [ 2446 ]
          }
        },
        "_5604_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2024, 181 ],
            "out1": [ 2447 ]
          }
        },
        "_5605_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2447 ],
            "out1": [ 2448 ]
          }
        },
        "_5606_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2448, 462 ],
            "out1": [ 2449 ]
          }
        },
        "_5607_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2450, 1973 ],
            "out1": [ 2451 ]
          }
        },
        "_5608_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2451, 2123 ],
            "out1": [ 2452 ]
          }
        },
        "_5609_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2452 ],
            "out1": [ 2453 ]
          }
        },
        "_5610_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2433, 2136 ],
            "out1": [ 2454 ]
          }
        },
        "_5611_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2288, 1969 ],
            "out1": [ 2455 ]
          }
        },
        "_5612_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2455 ],
            "out1": [ 2456 ]
          }
        },
        "_5613_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2455, 2338 ],
            "out1": [ 2457 ]
          }
        },
        "_5614_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2456, 2337 ],
            "out1": [ 2458 ]
          }
        },
        "_5615_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2458, 1972 ],
            "out1": [ 2459 ]
          }
        },
        "_5616_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2459, 2454 ],
            "out1": [ 2460 ]
          }
        },
        "_5617_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2460, 1974 ],
            "out1": [ 2461 ]
          }
        },
        "_5618_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2461, 2212 ],
            "out1": [ 2462 ]
          }
        },
        "_5619_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2462, 2453 ],
            "out1": [ 2463 ]
          }
        },
        "_5620_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2463, 1977 ],
            "out1": [ 2464 ]
          }
        },
        "_5621_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 462 ],
            "out1": [ 2465 ]
          }
        },
        "_5622_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2465 ],
            "out1": [ 2466 ]
          }
        },
        "_5623_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2466, 181 ],
            "out1": [ 2467 ]
          }
        },
        "_5624_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2467, 2464 ],
            "out1": [ 2468 ]
          }
        },
        "_5625_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2468, 2449 ],
            "out1": [ 2469 ]
          }
        },
        "_5626_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2318, 1970 ],
            "out1": [ 2470 ]
          }
        },
        "_5627_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2310, 1969 ],
            "out1": [ 2471 ]
          }
        },
        "_5628_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2471, 2470 ],
            "out1": [ 2472 ]
          }
        },
        "_5629_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2472, 1971 ],
            "out1": [ 2473 ]
          }
        },
        "_5630_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2473 ],
            "out1": [ 2474 ]
          }
        },
        "_5631_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2314, 1969 ],
            "out1": [ 2475 ]
          }
        },
        "_5632_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2475, 1971 ],
            "out1": [ 2476 ]
          }
        },
        "_5633_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2476 ],
            "out1": [ 2477 ]
          }
        },
        "_5634_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2477, 2473 ],
            "out1": [ 2478 ]
          }
        },
        "_5635_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2162, 2159 ],
            "out1": [ 2479 ]
          }
        },
        "_5636_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2479, 1966 ],
            "out1": [ 2480 ]
          }
        },
        "_5637_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2398, 1965 ],
            "out1": [ 2481 ]
          }
        },
        "_5638_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2481, 2480 ],
            "out1": [ 2482 ]
          }
        },
        "_5639_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2482, 1970 ],
            "out1": [ 2483 ]
          }
        },
        "_5640_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2326, 1969 ],
            "out1": [ 2484 ]
          }
        },
        "_5641_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2484, 2483 ],
            "out1": [ 2485 ]
          }
        },
        "_5642_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2485, 1971 ],
            "out1": [ 2486 ]
          }
        },
        "_5643_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2486 ],
            "out1": [ 2487 ]
          }
        },
        "_5644_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2488, 1973 ],
            "out1": [ 2489 ]
          }
        },
        "_5645_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2489, 2123 ],
            "out1": [ 2490 ]
          }
        },
        "_5646_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 1973, 1971 ],
            "out1": [ 2491 ]
          }
        },
        "_5647_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2491 ],
            "out1": [ 2492 ]
          }
        },
        "_5648_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2491, 1962 ],
            "out1": [ 2493 ]
          }
        },
        "_5649_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2493, 2124 ],
            "out1": [ 2494 ]
          }
        },
        "_5650_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2494, 2137 ],
            "out1": [ 2495 ]
          }
        },
        "_5651_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2474, 1973 ],
            "out1": [ 2496 ]
          }
        },
        "_5652_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2496, 2495 ],
            "out1": [ 2497 ]
          }
        },
        "_5653_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2497, 2490 ],
            "out1": [ 2498 ]
          }
        },
        "_5654_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2498, 350 ],
            "out1": [ 2499 ]
          }
        },
        "_5655_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2499 ],
            "out1": [ 2500 ]
          }
        },
        "_5656_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 467 ],
            "out1": [ 2501 ]
          }
        },
        "_5657_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2501 ],
            "out1": [ 2502 ]
          }
        },
        "_5658_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2502, 181 ],
            "out1": [ 2503 ]
          }
        },
        "_5659_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2503, 2500 ],
            "out1": [ 2504 ]
          }
        },
        "_5660_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2026, 181 ],
            "out1": [ 2505 ]
          }
        },
        "_5661_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2505 ],
            "out1": [ 2506 ]
          }
        },
        "_5662_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2506, 467 ],
            "out1": [ 2507 ]
          }
        },
        "_5663_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2507, 2504 ],
            "out1": [ 2508 ]
          }
        },
        "_5664_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2111, 1971 ],
            "out1": [ 2509 ]
          }
        },
        "_5665_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2509 ],
            "out1": [ 2510 ]
          }
        },
        "_5666_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2364, 1970 ],
            "out1": [ 2511 ]
          }
        },
        "_5667_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2083, 2050 ],
            "out1": [ 2512 ]
          }
        },
        "_5668_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2512, 1966 ],
            "out1": [ 2513 ]
          }
        },
        "_5669_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2438, 1965 ],
            "out1": [ 2514 ]
          }
        },
        "_5670_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2514, 2513 ],
            "out1": [ 2515 ]
          }
        },
        "_5671_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2515, 1969 ],
            "out1": [ 2516 ]
          }
        },
        "_5672_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2516, 2511 ],
            "out1": [ 2517 ]
          }
        },
        "_5673_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2517, 1971 ],
            "out1": [ 2518 ]
          }
        },
        "_5674_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2075, 1971 ],
            "out1": [ 2519 ]
          }
        },
        "_5675_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2519 ],
            "out1": [ 2520 ]
          }
        },
        "_5676_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2520, 2518 ],
            "out1": [ 2521 ]
          }
        },
        "_5677_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2522, 1973 ],
            "out1": [ 2523 ]
          }
        },
        "_5678_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2523, 2123 ],
            "out1": [ 2524 ]
          }
        },
        "_5679_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2492, 2130 ],
            "out1": [ 2525 ]
          }
        },
        "_5680_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2525, 2495 ],
            "out1": [ 2526 ]
          }
        },
        "_5681_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2526, 2524 ],
            "out1": [ 2527 ]
          }
        },
        "_5682_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2527, 350 ],
            "out1": [ 2528 ]
          }
        },
        "_5683_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2528 ],
            "out1": [ 2529 ]
          }
        },
        "_5684_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 472 ],
            "out1": [ 2530 ]
          }
        },
        "_5685_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2530 ],
            "out1": [ 2531 ]
          }
        },
        "_5686_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2531, 181 ],
            "out1": [ 2532 ]
          }
        },
        "_5687_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2532, 2529 ],
            "out1": [ 2533 ]
          }
        },
        "_5688_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2027, 181 ],
            "out1": [ 2534 ]
          }
        },
        "_5689_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2534 ],
            "out1": [ 2535 ]
          }
        },
        "_5690_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2535, 472 ],
            "out1": [ 2536 ]
          }
        },
        "_5691_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2536, 2533 ],
            "out1": [ 2537 ]
          }
        },
        "_5692_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2195, 1971 ],
            "out1": [ 2538 ]
          }
        },
        "_5693_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2538 ],
            "out1": [ 2539 ]
          }
        },
        "_5694_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2171, 2163 ],
            "out1": [ 2540 ]
          }
        },
        "_5695_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2540, 1966 ],
            "out1": [ 2541 ]
          }
        },
        "_5696_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2479, 1965 ],
            "out1": [ 2542 ]
          }
        },
        "_5697_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2542, 2541 ],
            "out1": [ 2543 ]
          }
        },
        "_5698_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2543, 1970 ],
            "out1": [ 2544 ]
          }
        },
        "_5699_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2401, 1969 ],
            "out1": [ 2545 ]
          }
        },
        "_5700_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2545, 2544 ],
            "out1": [ 2546 ]
          }
        },
        "_5701_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2546, 1972 ],
            "out1": [ 2547 ]
          }
        },
        "_5702_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2203, 1971 ],
            "out1": [ 2548 ]
          }
        },
        "_5703_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2548, 2547 ],
            "out1": [ 2549 ]
          }
        },
        "_5704_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 477 ],
            "out1": [ 2550 ]
          }
        },
        "_5705_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2550 ],
            "out1": [ 2551 ]
          }
        },
        "_5706_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2551, 181 ],
            "out1": [ 2552 ]
          }
        },
        "_5707_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2491, 2223 ],
            "out1": [ 2553 ]
          }
        },
        "_5708_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2123, 507 ],
            "out1": [ 2554 ]
          }
        },
        "_5709_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2491, 507 ],
            "out1": [ 2555 ]
          }
        },
        "_5710_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2555, 2124 ],
            "out1": [ 2556 ]
          }
        },
        "_5711_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2556, 2553 ],
            "out1": [ 2557 ]
          }
        },
        "_5712_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2141, 2558 ],
            "out1": [ 2559 ]
          }
        },
        "_5713_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2559, 350 ],
            "out1": [ 2560 ]
          }
        },
        "_5714_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2560, 2557 ],
            "out1": [ 2561 ]
          }
        },
        "_5715_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2561, 2552 ],
            "out1": [ 2562 ]
          }
        },
        "_5716_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2016, 181 ],
            "out1": [ 2563 ]
          }
        },
        "_5717_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2563 ],
            "out1": [ 2564 ]
          }
        },
        "_5718_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2564, 477 ],
            "out1": [ 2565 ]
          }
        },
        "_5719_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2565, 2562 ],
            "out1": [ 2566 ]
          }
        },
        "_5720_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2265, 1972 ],
            "out1": [ 2567 ]
          }
        },
        "_5721_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2089, 2085 ],
            "out1": [ 2568 ]
          }
        },
        "_5722_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2568, 1966 ],
            "out1": [ 2569 ]
          }
        },
        "_5723_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2512, 1965 ],
            "out1": [ 2570 ]
          }
        },
        "_5724_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2570, 2569 ],
            "out1": [ 2571 ]
          }
        },
        "_5725_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2571, 1970 ],
            "out1": [ 2572 ]
          }
        },
        "_5726_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2441, 1969 ],
            "out1": [ 2573 ]
          }
        },
        "_5727_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2573, 2572 ],
            "out1": [ 2574 ]
          }
        },
        "_5728_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2574, 1972 ],
            "out1": [ 2575 ]
          }
        },
        "_5729_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2275, 1971 ],
            "out1": [ 2576 ]
          }
        },
        "_5730_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2576, 2575 ],
            "out1": [ 2577 ]
          }
        },
        "_5731_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 482 ],
            "out1": [ 2578 ]
          }
        },
        "_5732_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2578 ],
            "out1": [ 2579 ]
          }
        },
        "_5733_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2579, 181 ],
            "out1": [ 2580 ]
          }
        },
        "_5734_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2491, 2292 ],
            "out1": [ 2581 ]
          }
        },
        "_5735_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2581, 2556 ],
            "out1": [ 2582 ]
          }
        },
        "_5736_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2141, 2583 ],
            "out1": [ 2584 ]
          }
        },
        "_5737_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2584, 350 ],
            "out1": [ 2585 ]
          }
        },
        "_5738_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2585, 2582 ],
            "out1": [ 2586 ]
          }
        },
        "_5739_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2586, 2580 ],
            "out1": [ 2587 ]
          }
        },
        "_5740_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2017, 181 ],
            "out1": [ 2588 ]
          }
        },
        "_5741_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2588 ],
            "out1": [ 2589 ]
          }
        },
        "_5742_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2589, 482 ],
            "out1": [ 2590 ]
          }
        },
        "_5743_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2590, 2587 ],
            "out1": [ 2591 ]
          }
        },
        "_5744_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2320, 1971 ],
            "out1": [ 2592 ]
          }
        },
        "_5745_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2592 ],
            "out1": [ 2593 ]
          }
        },
        "_5746_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2178, 2170 ],
            "out1": [ 2594 ]
          }
        },
        "_5747_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2594, 1966 ],
            "out1": [ 2595 ]
          }
        },
        "_5748_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2540, 1965 ],
            "out1": [ 2596 ]
          }
        },
        "_5749_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2596, 2595 ],
            "out1": [ 2597 ]
          }
        },
        "_5750_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2597, 1970 ],
            "out1": [ 2598 ]
          }
        },
        "_5751_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2482, 1969 ],
            "out1": [ 2599 ]
          }
        },
        "_5752_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2599, 2598 ],
            "out1": [ 2600 ]
          }
        },
        "_5753_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2600, 1972 ],
            "out1": [ 2601 ]
          }
        },
        "_5754_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2328, 1971 ],
            "out1": [ 2602 ]
          }
        },
        "_5755_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2602, 2601 ],
            "out1": [ 2603 ]
          }
        },
        "_5756_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 487 ],
            "out1": [ 2604 ]
          }
        },
        "_5757_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2604 ],
            "out1": [ 2605 ]
          }
        },
        "_5758_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2605, 181 ],
            "out1": [ 2606 ]
          }
        },
        "_5759_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2491, 2340 ],
            "out1": [ 2607 ]
          }
        },
        "_5760_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2607, 2556 ],
            "out1": [ 2608 ]
          }
        },
        "_5761_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2141, 2609 ],
            "out1": [ 2610 ]
          }
        },
        "_5762_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2610, 350 ],
            "out1": [ 2611 ]
          }
        },
        "_5763_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2611, 2608 ],
            "out1": [ 2612 ]
          }
        },
        "_5764_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2612, 2606 ],
            "out1": [ 2613 ]
          }
        },
        "_5765_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2019, 181 ],
            "out1": [ 2614 ]
          }
        },
        "_5766_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2614 ],
            "out1": [ 2615 ]
          }
        },
        "_5767_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2615, 487 ],
            "out1": [ 2616 ]
          }
        },
        "_5768_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2616, 2613 ],
            "out1": [ 2617 ]
          }
        },
        "_5769_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2357, 1972 ],
            "out1": [ 2618 ]
          }
        },
        "_5770_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2098, 2091 ],
            "out1": [ 2619 ]
          }
        },
        "_5771_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2619, 1966 ],
            "out1": [ 2620 ]
          }
        },
        "_5772_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2568, 1965 ],
            "out1": [ 2621 ]
          }
        },
        "_5773_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2621, 2620 ],
            "out1": [ 2622 ]
          }
        },
        "_5774_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2622, 1970 ],
            "out1": [ 2623 ]
          }
        },
        "_5775_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2515, 1969 ],
            "out1": [ 2624 ]
          }
        },
        "_5776_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2624, 2623 ],
            "out1": [ 2625 ]
          }
        },
        "_5777_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2625, 1972 ],
            "out1": [ 2626 ]
          }
        },
        "_5778_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2367, 1971 ],
            "out1": [ 2627 ]
          }
        },
        "_5779_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2627, 2626 ],
            "out1": [ 2628 ]
          }
        },
        "_5780_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 492 ],
            "out1": [ 2629 ]
          }
        },
        "_5781_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2629 ],
            "out1": [ 2630 ]
          }
        },
        "_5782_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2630, 181 ],
            "out1": [ 2631 ]
          }
        },
        "_5783_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2491, 2377 ],
            "out1": [ 2632 ]
          }
        },
        "_5784_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2632, 2556 ],
            "out1": [ 2633 ]
          }
        },
        "_5785_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2141, 2634 ],
            "out1": [ 2635 ]
          }
        },
        "_5786_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2635, 350 ],
            "out1": [ 2636 ]
          }
        },
        "_5787_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2636, 2633 ],
            "out1": [ 2637 ]
          }
        },
        "_5788_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2637, 2631 ],
            "out1": [ 2638 ]
          }
        },
        "_5789_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2020, 181 ],
            "out1": [ 2639 ]
          }
        },
        "_5790_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2639 ],
            "out1": [ 2640 ]
          }
        },
        "_5791_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2640, 492 ],
            "out1": [ 2641 ]
          }
        },
        "_5792_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2641, 2638 ],
            "out1": [ 2642 ]
          }
        },
        "_5793_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2394, 1972 ],
            "out1": [ 2643 ]
          }
        },
        "_5794_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2187, 2177 ],
            "out1": [ 2644 ]
          }
        },
        "_5795_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2644, 1966 ],
            "out1": [ 2645 ]
          }
        },
        "_5796_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2594, 1965 ],
            "out1": [ 2646 ]
          }
        },
        "_5797_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2646, 2645 ],
            "out1": [ 2647 ]
          }
        },
        "_5798_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2647, 1970 ],
            "out1": [ 2648 ]
          }
        },
        "_5799_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2543, 1969 ],
            "out1": [ 2649 ]
          }
        },
        "_5800_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2649, 2648 ],
            "out1": [ 2650 ]
          }
        },
        "_5801_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2650, 1972 ],
            "out1": [ 2651 ]
          }
        },
        "_5802_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2404, 1971 ],
            "out1": [ 2652 ]
          }
        },
        "_5803_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2652, 2651 ],
            "out1": [ 2653 ]
          }
        },
        "_5804_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 497 ],
            "out1": [ 2654 ]
          }
        },
        "_5805_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2654 ],
            "out1": [ 2655 ]
          }
        },
        "_5806_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2655, 181 ],
            "out1": [ 2656 ]
          }
        },
        "_5807_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2491, 2417 ],
            "out1": [ 2657 ]
          }
        },
        "_5808_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2657, 2556 ],
            "out1": [ 2658 ]
          }
        },
        "_5809_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2141, 2659 ],
            "out1": [ 2660 ]
          }
        },
        "_5810_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2660, 350 ],
            "out1": [ 2661 ]
          }
        },
        "_5811_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2661, 2658 ],
            "out1": [ 2662 ]
          }
        },
        "_5812_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2662, 2656 ],
            "out1": [ 2663 ]
          }
        },
        "_5813_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2014, 181 ],
            "out1": [ 2664 ]
          }
        },
        "_5814_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2664 ],
            "out1": [ 2665 ]
          }
        },
        "_5815_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2665, 497 ],
            "out1": [ 2666 ]
          }
        },
        "_5816_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2666, 2663 ],
            "out1": [ 2667 ]
          }
        },
        "_5817_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2434, 1972 ],
            "out1": [ 2668 ]
          }
        },
        "_5818_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2104, 2100 ],
            "out1": [ 2669 ]
          }
        },
        "_5819_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2669, 1966 ],
            "out1": [ 2670 ]
          }
        },
        "_5820_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2619, 1965 ],
            "out1": [ 2671 ]
          }
        },
        "_5821_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2671, 2670 ],
            "out1": [ 2672 ]
          }
        },
        "_5822_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2672, 1970 ],
            "out1": [ 2673 ]
          }
        },
        "_5823_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2571, 1969 ],
            "out1": [ 2674 ]
          }
        },
        "_5824_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2674, 2673 ],
            "out1": [ 2675 ]
          }
        },
        "_5825_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2675, 1972 ],
            "out1": [ 2676 ]
          }
        },
        "_5826_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2444, 1971 ],
            "out1": [ 2677 ]
          }
        },
        "_5827_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2677, 2676 ],
            "out1": [ 2678 ]
          }
        },
        "_5828_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 502 ],
            "out1": [ 2679 ]
          }
        },
        "_5829_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2679 ],
            "out1": [ 2680 ]
          }
        },
        "_5830_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2680, 181 ],
            "out1": [ 2681 ]
          }
        },
        "_5831_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2491, 2457 ],
            "out1": [ 2682 ]
          }
        },
        "_5832_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2682, 2556 ],
            "out1": [ 2683 ]
          }
        },
        "_5833_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2141, 2684 ],
            "out1": [ 2685 ]
          }
        },
        "_5834_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2685, 350 ],
            "out1": [ 2686 ]
          }
        },
        "_5835_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2686, 2683 ],
            "out1": [ 2687 ]
          }
        },
        "_5836_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2687, 2681 ],
            "out1": [ 2688 ]
          }
        },
        "_5837_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2011, 181 ],
            "out1": [ 2689 ]
          }
        },
        "_5838_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2689 ],
            "out1": [ 2690 ]
          }
        },
        "_5839_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2690, 502 ],
            "out1": [ 2691 ]
          }
        },
        "_5840_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2691, 2688 ],
            "out1": [ 2692 ]
          }
        },
        "_5841_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2475, 1972 ],
            "out1": [ 2693 ]
          }
        },
        "_5842_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2485, 1972 ],
            "out1": [ 2694 ]
          }
        },
        "_5843_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2644, 1966 ],
            "out1": [ 2695 ]
          }
        },
        "_5844_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2186, 1966 ],
            "out1": [ 2696 ]
          }
        },
        "_5845_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2696, 2314 ],
            "out1": [ 2697 ]
          }
        },
        "_5846_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2697, 2695 ],
            "out1": [ 2698 ]
          }
        },
        "_5847_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2698, 1969 ],
            "out1": [ 2699 ]
          }
        },
        "_5848_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2597, 1970 ],
            "out1": [ 2700 ]
          }
        },
        "_5849_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2700, 2699 ],
            "out1": [ 2701 ]
          }
        },
        "_5850_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2701, 1971 ],
            "out1": [ 2702 ]
          }
        },
        "_5851_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2702, 2694 ],
            "out1": [ 2703 ]
          }
        },
        "_5852_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 507, 2010 ],
            "out1": [ 2704 ]
          }
        },
        "_5853_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2704, 181 ],
            "out1": [ 2705 ]
          }
        },
        "_5854_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2705 ],
            "out1": [ 2706 ]
          }
        },
        "_5855_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2141, 2707 ],
            "out1": [ 2708 ]
          }
        },
        "_5856_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2554, 1977 ],
            "out1": [ 2709 ]
          }
        },
        "_5857_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2709, 2708 ],
            "out1": [ 2710 ]
          }
        },
        "_5858_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 350, 507 ],
            "out1": [ 2711 ]
          }
        },
        "_5859_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2711 ],
            "out1": [ 2712 ]
          }
        },
        "_5860_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2712, 2710 ],
            "out1": [ 2713 ]
          }
        },
        "_5861_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2713, 181 ],
            "out1": [ 2714 ]
          }
        },
        "_5862_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2714, 2706 ],
            "out1": [ 2715 ]
          }
        },
        "_5863_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2119, 373 ],
            "out1": [ 2716 ]
          }
        },
        "_5864_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2716, 1976 ],
            "out1": [ 2717 ]
          }
        },
        "_5865_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2147 ],
            "E": [ 2717 ],
            "Q": [ 1997 ]
          }
        },
        "_5866_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2234 ],
            "E": [ 2717 ],
            "Q": [ 1982 ]
          }
        },
        "_5867_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2303 ],
            "E": [ 2717 ],
            "Q": [ 1981 ]
          }
        },
        "_5868_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2352 ],
            "E": [ 2717 ],
            "Q": [ 1996 ]
          }
        },
        "_5869_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2389 ],
            "E": [ 2717 ],
            "Q": [ 1979 ]
          }
        },
        "_5870_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2429 ],
            "E": [ 2717 ],
            "Q": [ 1994 ]
          }
        },
        "_5871_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2469 ],
            "E": [ 2717 ],
            "Q": [ 1993 ]
          }
        },
        "_5872_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2508 ],
            "E": [ 2717 ],
            "Q": [ 1978 ]
          }
        },
        "_5873_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2537 ],
            "E": [ 2717 ],
            "Q": [ 1989 ]
          }
        },
        "_5874_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2566 ],
            "E": [ 2717 ],
            "Q": [ 2004 ]
          }
        },
        "_5875_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2591 ],
            "E": [ 2717 ],
            "Q": [ 2003 ]
          }
        },
        "_5876_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2617 ],
            "E": [ 2717 ],
            "Q": [ 1988 ]
          }
        },
        "_5877_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2642 ],
            "E": [ 2717 ],
            "Q": [ 2001 ]
          }
        },
        "_5878_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2667 ],
            "E": [ 2717 ],
            "Q": [ 1986 ]
          }
        },
        "_5879_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2692 ],
            "E": [ 2717 ],
            "Q": [ 1985 ]
          }
        },
        "_5880_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2715 ],
            "E": [ 2717 ],
            "Q": [ 2000 ]
          }
        },
        "_5881_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2115 ],
            "B": [ 2113 ],
            "S": [ 2114 ],
            "Y": [ 2142 ]
          }
        },
        "_5882_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2204 ],
            "B": [ 2197 ],
            "S": [ 2114 ],
            "Y": [ 2208 ]
          }
        },
        "_5883_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2276 ],
            "B": [ 2268 ],
            "S": [ 2114 ],
            "Y": [ 2280 ]
          }
        },
        "_5884_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2329 ],
            "B": [ 2322 ],
            "S": [ 2114 ],
            "Y": [ 2333 ]
          }
        },
        "_5885_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2369 ],
            "B": [ 2360 ],
            "S": [ 2114 ],
            "Y": [ 2372 ]
          }
        },
        "_5886_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2406 ],
            "B": [ 2397 ],
            "S": [ 2114 ],
            "Y": [ 2410 ]
          }
        },
        "_5887_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2446 ],
            "B": [ 2437 ],
            "S": [ 2114 ],
            "Y": [ 2450 ]
          }
        },
        "_5888_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2487 ],
            "B": [ 2478 ],
            "S": [ 2114 ],
            "Y": [ 2488 ]
          }
        },
        "_5889_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2521 ],
            "B": [ 2510 ],
            "S": [ 2114 ],
            "Y": [ 2522 ]
          }
        },
        "_5890_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2549 ],
            "B": [ 2539 ],
            "S": [ 2114 ],
            "Y": [ 2558 ]
          }
        },
        "_5891_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2577 ],
            "B": [ 2567 ],
            "S": [ 2114 ],
            "Y": [ 2583 ]
          }
        },
        "_5892_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2603 ],
            "B": [ 2593 ],
            "S": [ 2114 ],
            "Y": [ 2609 ]
          }
        },
        "_5893_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2628 ],
            "B": [ 2618 ],
            "S": [ 2114 ],
            "Y": [ 2634 ]
          }
        },
        "_5894_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2653 ],
            "B": [ 2643 ],
            "S": [ 2114 ],
            "Y": [ 2659 ]
          }
        },
        "_5895_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2678 ],
            "B": [ 2668 ],
            "S": [ 2114 ],
            "Y": [ 2684 ]
          }
        },
        "_5896_": {
          "hide_name": 0,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2703 ],
            "B": [ 2693 ],
            "S": [ 2114 ],
            "Y": [ 2707 ]
          }
        },
        "_5897_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 326 ],
            "out1": [ 2718 ]
          }
        },
        "_5898_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 326, 51 ],
            "out1": [ 2719 ]
          }
        },
        "_5899_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2719, 1571 ],
            "out1": [ 2720 ]
          }
        },
        "_5900_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2718, 52 ],
            "out1": [ 2721 ]
          }
        },
        "_5901_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2721, 2722 ],
            "out1": [ 2723 ]
          }
        },
        "_5902_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2723, 2720 ],
            "out1": [ 2724 ]
          }
        },
        "_5903_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2719, 1574 ],
            "out1": [ 2725 ]
          }
        },
        "_5904_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2721, 2726 ],
            "out1": [ 2727 ]
          }
        },
        "_5905_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2727, 2725 ],
            "out1": [ 2728 ]
          }
        },
        "_5906_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2719, 1577 ],
            "out1": [ 2729 ]
          }
        },
        "_5907_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2721, 2730 ],
            "out1": [ 2731 ]
          }
        },
        "_5908_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2731, 2729 ],
            "out1": [ 2732 ]
          }
        },
        "_5909_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2719, 1580 ],
            "out1": [ 2733 ]
          }
        },
        "_5910_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2721, 2734 ],
            "out1": [ 2735 ]
          }
        },
        "_5911_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2735, 2733 ],
            "out1": [ 2736 ]
          }
        },
        "_5912_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2724 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1571 ],
            "Si": [ 2737 ],
            "global_reset": [ "0" ]
          }
        },
        "_5913_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2728 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1574 ],
            "Si": [ 2738 ],
            "global_reset": [ "0" ]
          }
        },
        "_5914_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2732 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1577 ],
            "Si": [ 2739 ],
            "global_reset": [ "0" ]
          }
        },
        "_5915_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2736 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1580 ],
            "Si": [ 2740 ],
            "global_reset": [ "0" ]
          }
        },
        "_5916_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 265 ],
            "out1": [ 2741 ]
          }
        },
        "_5917_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 265, 53 ],
            "out1": [ 2742 ]
          }
        },
        "_5918_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1699 ],
            "out1": [ 2743 ]
          }
        },
        "_5919_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2741, 54 ],
            "out1": [ 2744 ]
          }
        },
        "_5920_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2745 ],
            "out1": [ 2746 ]
          }
        },
        "_5921_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2746, 2743 ],
            "out1": [ 2747 ]
          }
        },
        "_5922_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1703 ],
            "out1": [ 2748 ]
          }
        },
        "_5923_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2749 ],
            "out1": [ 2750 ]
          }
        },
        "_5924_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2750, 2748 ],
            "out1": [ 2751 ]
          }
        },
        "_5925_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1707 ],
            "out1": [ 2752 ]
          }
        },
        "_5926_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2753 ],
            "out1": [ 2754 ]
          }
        },
        "_5927_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2754, 2752 ],
            "out1": [ 2755 ]
          }
        },
        "_5928_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1709 ],
            "out1": [ 2756 ]
          }
        },
        "_5929_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2757 ],
            "out1": [ 2758 ]
          }
        },
        "_5930_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2758, 2756 ],
            "out1": [ 2759 ]
          }
        },
        "_5931_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1711 ],
            "out1": [ 2760 ]
          }
        },
        "_5932_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2761 ],
            "out1": [ 2762 ]
          }
        },
        "_5933_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2762, 2760 ],
            "out1": [ 2763 ]
          }
        },
        "_5934_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1713 ],
            "out1": [ 2764 ]
          }
        },
        "_5935_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2765 ],
            "out1": [ 2766 ]
          }
        },
        "_5936_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2766, 2764 ],
            "out1": [ 2767 ]
          }
        },
        "_5937_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1715 ],
            "out1": [ 2768 ]
          }
        },
        "_5938_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2769 ],
            "out1": [ 2770 ]
          }
        },
        "_5939_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2770, 2768 ],
            "out1": [ 2771 ]
          }
        },
        "_5940_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1717 ],
            "out1": [ 2772 ]
          }
        },
        "_5941_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2773 ],
            "out1": [ 2774 ]
          }
        },
        "_5942_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2774, 2772 ],
            "out1": [ 2775 ]
          }
        },
        "_5943_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1719 ],
            "out1": [ 2776 ]
          }
        },
        "_5944_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2777 ],
            "out1": [ 2778 ]
          }
        },
        "_5945_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2778, 2776 ],
            "out1": [ 2779 ]
          }
        },
        "_5946_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1721 ],
            "out1": [ 2780 ]
          }
        },
        "_5947_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2781 ],
            "out1": [ 2782 ]
          }
        },
        "_5948_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2782, 2780 ],
            "out1": [ 2783 ]
          }
        },
        "_5949_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1723 ],
            "out1": [ 2784 ]
          }
        },
        "_5950_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2785 ],
            "out1": [ 2786 ]
          }
        },
        "_5951_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2786, 2784 ],
            "out1": [ 2787 ]
          }
        },
        "_5952_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1725 ],
            "out1": [ 2788 ]
          }
        },
        "_5953_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2789 ],
            "out1": [ 2790 ]
          }
        },
        "_5954_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2790, 2788 ],
            "out1": [ 2791 ]
          }
        },
        "_5955_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1727 ],
            "out1": [ 2792 ]
          }
        },
        "_5956_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2793 ],
            "out1": [ 2794 ]
          }
        },
        "_5957_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2794, 2792 ],
            "out1": [ 2795 ]
          }
        },
        "_5958_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1729 ],
            "out1": [ 2796 ]
          }
        },
        "_5959_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2797 ],
            "out1": [ 2798 ]
          }
        },
        "_5960_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2798, 2796 ],
            "out1": [ 2799 ]
          }
        },
        "_5961_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1731 ],
            "out1": [ 2800 ]
          }
        },
        "_5962_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2801 ],
            "out1": [ 2802 ]
          }
        },
        "_5963_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2802, 2800 ],
            "out1": [ 2803 ]
          }
        },
        "_5964_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2742, 1733 ],
            "out1": [ 2804 ]
          }
        },
        "_5965_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2744, 2805 ],
            "out1": [ 2806 ]
          }
        },
        "_5966_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2806, 2804 ],
            "out1": [ 2807 ]
          }
        },
        "_5967_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2747 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1699 ],
            "Si": [ 2808 ],
            "global_reset": [ "0" ]
          }
        },
        "_5968_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2751 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1703 ],
            "Si": [ 2809 ],
            "global_reset": [ "0" ]
          }
        },
        "_5969_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2755 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1707 ],
            "Si": [ 2810 ],
            "global_reset": [ "0" ]
          }
        },
        "_5970_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2759 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1709 ],
            "Si": [ 2811 ],
            "global_reset": [ "0" ]
          }
        },
        "_5971_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2763 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1711 ],
            "Si": [ 2812 ],
            "global_reset": [ "0" ]
          }
        },
        "_5972_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2767 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1713 ],
            "Si": [ 2813 ],
            "global_reset": [ "0" ]
          }
        },
        "_5973_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2771 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1715 ],
            "Si": [ 2814 ],
            "global_reset": [ "0" ]
          }
        },
        "_5974_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2775 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1717 ],
            "Si": [ 2815 ],
            "global_reset": [ "0" ]
          }
        },
        "_5975_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2779 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1719 ],
            "Si": [ 2816 ],
            "global_reset": [ "0" ]
          }
        },
        "_5976_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2783 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1721 ],
            "Si": [ 2817 ],
            "global_reset": [ "0" ]
          }
        },
        "_5977_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2787 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1723 ],
            "Si": [ 2818 ],
            "global_reset": [ "0" ]
          }
        },
        "_5978_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2791 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1725 ],
            "Si": [ 2819 ],
            "global_reset": [ "0" ]
          }
        },
        "_5979_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2795 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1727 ],
            "Si": [ 2820 ],
            "global_reset": [ "0" ]
          }
        },
        "_5980_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2799 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1729 ],
            "Si": [ 2821 ],
            "global_reset": [ "0" ]
          }
        },
        "_5981_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2803 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1731 ],
            "Si": [ 2822 ],
            "global_reset": [ "0" ]
          }
        },
        "_5982_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2807 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 1733 ],
            "Si": [ 2823 ],
            "global_reset": [ "0" ]
          }
        },
        "_5983_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 405 ],
            "out1": [ 2824 ]
          }
        },
        "_5984_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2825, 177 ],
            "out1": [ 2826 ]
          }
        },
        "_5985_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2826 ],
            "out1": [ 2827 ]
          }
        },
        "_5986_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2824, 177 ],
            "out1": [ 2828 ]
          }
        },
        "_5987_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2828, 2827 ],
            "out1": [ 2829 ]
          }
        },
        "_5988_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2829, 55 ],
            "out1": [ 2830 ]
          }
        },
        "_5989_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:75.17-75.62|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2830 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 405 ],
            "Si": [ 2831 ],
            "global_reset": [ "0" ]
          }
        },
        "_5990_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 407 ],
            "out1": [ 2832 ]
          }
        },
        "_5991_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2833, 196 ],
            "out1": [ 2834 ]
          }
        },
        "_5992_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2834 ],
            "out1": [ 2835 ]
          }
        },
        "_5993_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2832, 196 ],
            "out1": [ 2836 ]
          }
        },
        "_5994_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2836, 2835 ],
            "out1": [ 2837 ]
          }
        },
        "_5995_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2837, 56 ],
            "out1": [ 2838 ]
          }
        },
        "_5996_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:74.17-74.62|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2838 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 407 ],
            "Si": [ 2839 ],
            "global_reset": [ "0" ]
          }
        },
        "_5997_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 403 ],
            "out1": [ 2840 ]
          }
        },
        "_5998_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2841, 174 ],
            "out1": [ 2842 ]
          }
        },
        "_5999_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2842 ],
            "out1": [ 2843 ]
          }
        },
        "_6000_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2840, 174 ],
            "out1": [ 2844 ]
          }
        },
        "_6001_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2844, 2843 ],
            "out1": [ 2845 ]
          }
        },
        "_6002_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2845, 57 ],
            "out1": [ 2846 ]
          }
        },
        "_6003_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:76.17-76.62|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2846 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 403 ],
            "Si": [ 2847 ],
            "global_reset": [ "0" ]
          }
        },
        "_6004_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 409 ],
            "out1": [ 2848 ]
          }
        },
        "_6005_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2849, 203 ],
            "out1": [ 2850 ]
          }
        },
        "_6006_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2850 ],
            "out1": [ 2851 ]
          }
        },
        "_6007_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2848, 203 ],
            "out1": [ 2852 ]
          }
        },
        "_6008_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2852, 2851 ],
            "out1": [ 2853 ]
          }
        },
        "_6009_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2853, 58 ],
            "out1": [ 2854 ]
          }
        },
        "_6010_": {
          "hide_name": 0,
          "type": "dff",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:73.17-73.62|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:46.30-56.4"
          },
          "connections": {
            "C": [ 400 ],
            "CE": [ "1" ],
            "CLR": [ 363 ],
            "D": [ 2854 ],
            "NbarT": [ "0" ],
            "PRE": [ "0" ],
            "Q": [ 409 ],
            "Si": [ 2855 ],
            "global_reset": [ "0" ]
          }
        },
        "_6011_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 344 ],
            "out1": [ 2856 ]
          }
        },
        "_6012_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 344, 41 ],
            "out1": [ 2857 ]
          }
        },
        "_6013_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2856, 1963 ],
            "out1": [ 2858 ]
          }
        },
        "_6014_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2858, 2857 ],
            "out1": [ 2859 ]
          }
        },
        "_6015_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 59, 344 ],
            "out1": [ 2860 ]
          }
        },
        "_6016_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1965, 2856 ],
            "out1": [ 2861 ]
          }
        },
        "_6017_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2861, 2860 ],
            "out1": [ 2862 ]
          }
        },
        "_6018_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 60, 344 ],
            "out1": [ 2863 ]
          }
        },
        "_6019_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1969, 2856 ],
            "out1": [ 2864 ]
          }
        },
        "_6020_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2864, 2863 ],
            "out1": [ 2865 ]
          }
        },
        "_6021_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 61, 344 ],
            "out1": [ 2866 ]
          }
        },
        "_6022_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1971, 2856 ],
            "out1": [ 2867 ]
          }
        },
        "_6023_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2867, 2866 ],
            "out1": [ 2868 ]
          }
        },
        "_6024_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 62, 344 ],
            "out1": [ 2869 ]
          }
        },
        "_6025_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1973, 2856 ],
            "out1": [ 2870 ]
          }
        },
        "_6026_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2870, 2869 ],
            "out1": [ 2871 ]
          }
        },
        "_6027_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 63, 344 ],
            "out1": [ 2872 ]
          }
        },
        "_6028_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2023, 2856 ],
            "out1": [ 2873 ]
          }
        },
        "_6029_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2873, 2872 ],
            "out1": [ 2874 ]
          }
        },
        "_6030_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 64, 344 ],
            "out1": [ 2875 ]
          }
        },
        "_6031_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2024, 2856 ],
            "out1": [ 2876 ]
          }
        },
        "_6032_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2876, 2875 ],
            "out1": [ 2877 ]
          }
        },
        "_6033_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 65, 344 ],
            "out1": [ 2878 ]
          }
        },
        "_6034_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2026, 2856 ],
            "out1": [ 2879 ]
          }
        },
        "_6035_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2879, 2878 ],
            "out1": [ 2880 ]
          }
        },
        "_6036_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 66, 344 ],
            "out1": [ 2881 ]
          }
        },
        "_6037_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2027, 2856 ],
            "out1": [ 2882 ]
          }
        },
        "_6038_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2882, 2881 ],
            "out1": [ 2883 ]
          }
        },
        "_6039_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 67, 344 ],
            "out1": [ 2884 ]
          }
        },
        "_6040_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2016, 2856 ],
            "out1": [ 2885 ]
          }
        },
        "_6041_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2885, 2884 ],
            "out1": [ 2886 ]
          }
        },
        "_6042_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 68, 344 ],
            "out1": [ 2887 ]
          }
        },
        "_6043_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2017, 2856 ],
            "out1": [ 2888 ]
          }
        },
        "_6044_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2888, 2887 ],
            "out1": [ 2889 ]
          }
        },
        "_6045_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 69, 344 ],
            "out1": [ 2890 ]
          }
        },
        "_6046_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2019, 2856 ],
            "out1": [ 2891 ]
          }
        },
        "_6047_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2891, 2890 ],
            "out1": [ 2892 ]
          }
        },
        "_6048_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 70, 344 ],
            "out1": [ 2893 ]
          }
        },
        "_6049_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2020, 2856 ],
            "out1": [ 2894 ]
          }
        },
        "_6050_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2894, 2893 ],
            "out1": [ 2895 ]
          }
        },
        "_6051_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 71, 344 ],
            "out1": [ 2896 ]
          }
        },
        "_6052_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2014, 2856 ],
            "out1": [ 2897 ]
          }
        },
        "_6053_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2897, 2896 ],
            "out1": [ 2898 ]
          }
        },
        "_6054_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 72, 344 ],
            "out1": [ 2899 ]
          }
        },
        "_6055_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2011, 2856 ],
            "out1": [ 2900 ]
          }
        },
        "_6056_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2900, 2899 ],
            "out1": [ 2901 ]
          }
        },
        "_6057_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 73, 344 ],
            "out1": [ 2902 ]
          }
        },
        "_6058_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2010, 2856 ],
            "out1": [ 2903 ]
          }
        },
        "_6059_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2903, 2902 ],
            "out1": [ 2904 ]
          }
        },
        "_6060_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 161, 344 ],
            "out1": [ 2905 ]
          }
        },
        "_6061_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2859 ],
            "E": [ 2905 ],
            "Q": [ 529 ]
          }
        },
        "_6062_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2862 ],
            "E": [ 2905 ],
            "Q": [ 533 ]
          }
        },
        "_6063_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2865 ],
            "E": [ 2905 ],
            "Q": [ 536 ]
          }
        },
        "_6064_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2868 ],
            "E": [ 2905 ],
            "Q": [ 539 ]
          }
        },
        "_6065_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2871 ],
            "E": [ 2905 ],
            "Q": [ 542 ]
          }
        },
        "_6066_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2874 ],
            "E": [ 2905 ],
            "Q": [ 545 ]
          }
        },
        "_6067_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2877 ],
            "E": [ 2905 ],
            "Q": [ 548 ]
          }
        },
        "_6068_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2880 ],
            "E": [ 2905 ],
            "Q": [ 551 ]
          }
        },
        "_6069_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2883 ],
            "E": [ 2905 ],
            "Q": [ 1044 ]
          }
        },
        "_6070_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2886 ],
            "E": [ 2905 ],
            "Q": [ 554 ]
          }
        },
        "_6071_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2889 ],
            "E": [ 2905 ],
            "Q": [ 1232 ]
          }
        },
        "_6072_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2892 ],
            "E": [ 2905 ],
            "Q": [ 557 ]
          }
        },
        "_6073_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2895 ],
            "E": [ 2905 ],
            "Q": [ 1374 ]
          }
        },
        "_6074_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2898 ],
            "E": [ 2905 ],
            "Q": [ 560 ]
          }
        },
        "_6075_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2901 ],
            "E": [ 2905 ],
            "Q": [ 563 ]
          }
        },
        "_6076_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2904 ],
            "E": [ 2905 ],
            "Q": [ 597 ]
          }
        },
        "_6077_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 74 ],
            "out1": [ 2906 ]
          }
        },
        "_6078_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 75 ],
            "out1": [ 2907 ]
          }
        },
        "_6079_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 311 ],
            "out1": [ 2908 ]
          }
        },
        "_6080_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 268 ],
            "out1": [ 2909 ]
          }
        },
        "_6081_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 76 ],
            "out1": [ 2910 ]
          }
        },
        "_6082_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 77 ],
            "out1": [ 2911 ]
          }
        },
        "_6083_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 185 ],
            "out1": [ 2912 ]
          }
        },
        "_6084_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 78 ],
            "out1": [ 2913 ]
          }
        },
        "_6085_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2000 ],
            "out1": [ 2914 ]
          }
        },
        "_6086_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 270 ],
            "out1": [ 2915 ]
          }
        },
        "_6087_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 79 ],
            "out1": [ 2916 ]
          }
        },
        "_6088_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 2009 ],
            "out1": [ 2917 ]
          }
        },
        "_6089_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 272 ],
            "out1": [ 2918 ]
          }
        },
        "_6090_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 80 ],
            "out1": [ 2919 ]
          }
        },
        "_6091_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 171, 311 ],
            "out1": [ 2920 ]
          }
        },
        "_6092_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 161, 2906 ],
            "out1": [ 2921 ]
          }
        },
        "_6093_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 161, 604 ],
            "out1": [ 2922 ]
          }
        },
        "_6094_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2922, 2920 ],
            "out1": [ 2923 ]
          }
        },
        "_6095_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2923, 2921 ],
            "out1": [ 2924 ]
          }
        },
        "_6096_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 171, 2909 ],
            "out1": [ 2925 ]
          }
        },
        "_6097_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 171, 2908 ],
            "out1": [ 2926 ]
          }
        },
        "_6098_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2926, 2907 ],
            "out1": [ 2927 ]
          }
        },
        "_6099_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2927, 2925 ],
            "out1": [ 2928 ]
          }
        },
        "_6100_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2928, 2924 ],
            "out1": [ 2929 ]
          }
        },
        "_6101_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2910, 161 ],
            "out1": [ 2930 ]
          }
        },
        "_6102_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1512, 161 ],
            "out1": [ 2931 ]
          }
        },
        "_6103_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2931, 2920 ],
            "out1": [ 2932 ]
          }
        },
        "_6104_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2932, 2930 ],
            "out1": [ 2933 ]
          }
        },
        "_6105_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2912, 171 ],
            "out1": [ 2934 ]
          }
        },
        "_6106_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2926, 2911 ],
            "out1": [ 2935 ]
          }
        },
        "_6107_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2935, 2934 ],
            "out1": [ 2936 ]
          }
        },
        "_6108_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2936, 2933 ],
            "out1": [ 2937 ]
          }
        },
        "_6109_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2913, 161 ],
            "out1": [ 2938 ]
          }
        },
        "_6110_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 587, 161 ],
            "out1": [ 2939 ]
          }
        },
        "_6111_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2939, 2920 ],
            "out1": [ 2940 ]
          }
        },
        "_6112_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2940, 2938 ],
            "out1": [ 2941 ]
          }
        },
        "_6113_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2915, 171 ],
            "out1": [ 2942 ]
          }
        },
        "_6114_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2926, 2914 ],
            "out1": [ 2943 ]
          }
        },
        "_6115_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2943, 2942 ],
            "out1": [ 2944 ]
          }
        },
        "_6116_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2944, 2941 ],
            "out1": [ 2945 ]
          }
        },
        "_6117_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2916, 161 ],
            "out1": [ 2946 ]
          }
        },
        "_6118_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 596, 161 ],
            "out1": [ 2947 ]
          }
        },
        "_6119_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2947, 2920 ],
            "out1": [ 2948 ]
          }
        },
        "_6120_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2948, 2946 ],
            "out1": [ 2949 ]
          }
        },
        "_6121_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2918, 171 ],
            "out1": [ 2950 ]
          }
        },
        "_6122_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2926, 2917 ],
            "out1": [ 2951 ]
          }
        },
        "_6123_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2951, 2950 ],
            "out1": [ 2952 ]
          }
        },
        "_6124_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2952, 2949 ],
            "out1": [ 2953 ]
          }
        },
        "_6125_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2920, 2919 ],
            "out1": [ 2954 ]
          }
        },
        "_6126_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 2954, 161 ],
            "out1": [ 2955 ]
          }
        },
        "_6127_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:64.16-65.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2929 ],
            "E": [ 2955 ],
            "Q": [ 2841 ]
          }
        },
        "_6128_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:64.16-65.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2937 ],
            "E": [ 2955 ],
            "Q": [ 2825 ]
          }
        },
        "_6129_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:64.16-65.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2945 ],
            "E": [ 2955 ],
            "Q": [ 2833 ]
          }
        },
        "_6130_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:64.16-65.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2953 ],
            "E": [ 2955 ],
            "Q": [ 2849 ]
          }
        },
        "_6131_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 343 ],
            "out1": [ 2956 ]
          }
        },
        "_6132_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 343, 1584 ],
            "out1": [ 2957 ]
          }
        },
        "_6133_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2956, 6 ],
            "out1": [ 2958 ]
          }
        },
        "_6134_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2958, 2957 ],
            "out1": [ 2959 ]
          }
        },
        "_6135_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1585, 343 ],
            "out1": [ 2960 ]
          }
        },
        "_6136_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 7, 2956 ],
            "out1": [ 2961 ]
          }
        },
        "_6137_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2961, 2960 ],
            "out1": [ 2962 ]
          }
        },
        "_6138_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1586, 343 ],
            "out1": [ 2963 ]
          }
        },
        "_6139_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 8, 2956 ],
            "out1": [ 2964 ]
          }
        },
        "_6140_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2964, 2963 ],
            "out1": [ 2965 ]
          }
        },
        "_6141_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1587, 343 ],
            "out1": [ 2966 ]
          }
        },
        "_6142_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 9, 2956 ],
            "out1": [ 2967 ]
          }
        },
        "_6143_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2967, 2966 ],
            "out1": [ 2968 ]
          }
        },
        "_6144_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1588, 343 ],
            "out1": [ 2969 ]
          }
        },
        "_6145_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 10, 2956 ],
            "out1": [ 2970 ]
          }
        },
        "_6146_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2970, 2969 ],
            "out1": [ 2971 ]
          }
        },
        "_6147_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1589, 343 ],
            "out1": [ 2972 ]
          }
        },
        "_6148_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 11, 2956 ],
            "out1": [ 2973 ]
          }
        },
        "_6149_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2973, 2972 ],
            "out1": [ 2974 ]
          }
        },
        "_6150_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1590, 343 ],
            "out1": [ 2975 ]
          }
        },
        "_6151_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 12, 2956 ],
            "out1": [ 2976 ]
          }
        },
        "_6152_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2976, 2975 ],
            "out1": [ 2977 ]
          }
        },
        "_6153_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1591, 343 ],
            "out1": [ 2978 ]
          }
        },
        "_6154_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 13, 2956 ],
            "out1": [ 2979 ]
          }
        },
        "_6155_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2979, 2978 ],
            "out1": [ 2980 ]
          }
        },
        "_6156_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1592, 343 ],
            "out1": [ 2981 ]
          }
        },
        "_6157_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 14, 2956 ],
            "out1": [ 2982 ]
          }
        },
        "_6158_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2982, 2981 ],
            "out1": [ 2983 ]
          }
        },
        "_6159_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1593, 343 ],
            "out1": [ 2984 ]
          }
        },
        "_6160_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 15, 2956 ],
            "out1": [ 2985 ]
          }
        },
        "_6161_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2985, 2984 ],
            "out1": [ 2986 ]
          }
        },
        "_6162_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1594, 343 ],
            "out1": [ 2987 ]
          }
        },
        "_6163_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 16, 2956 ],
            "out1": [ 2988 ]
          }
        },
        "_6164_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2988, 2987 ],
            "out1": [ 2989 ]
          }
        },
        "_6165_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1595, 343 ],
            "out1": [ 2990 ]
          }
        },
        "_6166_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 17, 2956 ],
            "out1": [ 2991 ]
          }
        },
        "_6167_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2991, 2990 ],
            "out1": [ 2992 ]
          }
        },
        "_6168_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1596, 343 ],
            "out1": [ 2993 ]
          }
        },
        "_6169_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 18, 2956 ],
            "out1": [ 2994 ]
          }
        },
        "_6170_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2994, 2993 ],
            "out1": [ 2995 ]
          }
        },
        "_6171_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1597, 343 ],
            "out1": [ 2996 ]
          }
        },
        "_6172_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 19, 2956 ],
            "out1": [ 2997 ]
          }
        },
        "_6173_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2997, 2996 ],
            "out1": [ 2998 ]
          }
        },
        "_6174_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1598, 343 ],
            "out1": [ 2999 ]
          }
        },
        "_6175_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 20, 2956 ],
            "out1": [ 3000 ]
          }
        },
        "_6176_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3000, 2999 ],
            "out1": [ 3001 ]
          }
        },
        "_6177_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1599, 343 ],
            "out1": [ 3002 ]
          }
        },
        "_6178_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 21, 2956 ],
            "out1": [ 3003 ]
          }
        },
        "_6179_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3003, 3002 ],
            "out1": [ 3004 ]
          }
        },
        "_6180_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 304, 343 ],
            "out1": [ 3005 ]
          }
        },
        "_6181_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2959 ],
            "E": [ 3005 ],
            "Q": [ 1963 ]
          }
        },
        "_6182_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2962 ],
            "E": [ 3005 ],
            "Q": [ 1965 ]
          }
        },
        "_6183_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2965 ],
            "E": [ 3005 ],
            "Q": [ 1969 ]
          }
        },
        "_6184_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2968 ],
            "E": [ 3005 ],
            "Q": [ 1971 ]
          }
        },
        "_6185_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2971 ],
            "E": [ 3005 ],
            "Q": [ 1973 ]
          }
        },
        "_6186_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2974 ],
            "E": [ 3005 ],
            "Q": [ 2023 ]
          }
        },
        "_6187_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2977 ],
            "E": [ 3005 ],
            "Q": [ 2024 ]
          }
        },
        "_6188_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2980 ],
            "E": [ 3005 ],
            "Q": [ 2026 ]
          }
        },
        "_6189_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2983 ],
            "E": [ 3005 ],
            "Q": [ 2027 ]
          }
        },
        "_6190_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2986 ],
            "E": [ 3005 ],
            "Q": [ 2016 ]
          }
        },
        "_6191_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2989 ],
            "E": [ 3005 ],
            "Q": [ 2017 ]
          }
        },
        "_6192_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2992 ],
            "E": [ 3005 ],
            "Q": [ 2019 ]
          }
        },
        "_6193_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2995 ],
            "E": [ 3005 ],
            "Q": [ 2020 ]
          }
        },
        "_6194_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 2998 ],
            "E": [ 3005 ],
            "Q": [ 2014 ]
          }
        },
        "_6195_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3001 ],
            "E": [ 3005 ],
            "Q": [ 2011 ]
          }
        },
        "_6196_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3004 ],
            "E": [ 3005 ],
            "Q": [ 2010 ]
          }
        },
        "_6197_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 285 ],
            "out1": [ 3006 ]
          }
        },
        "_6198_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 6 ],
            "out1": [ 3007 ]
          }
        },
        "_6199_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 289 ],
            "out1": [ 3008 ]
          }
        },
        "_6200_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1584 ],
            "out1": [ 3009 ]
          }
        },
        "_6201_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 335 ],
            "out1": [ 3010 ]
          }
        },
        "_6202_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 7 ],
            "out1": [ 3011 ]
          }
        },
        "_6203_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1585 ],
            "out1": [ 3012 ]
          }
        },
        "_6204_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 8 ],
            "out1": [ 3013 ]
          }
        },
        "_6205_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1586 ],
            "out1": [ 3014 ]
          }
        },
        "_6206_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 9 ],
            "out1": [ 3015 ]
          }
        },
        "_6207_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1587 ],
            "out1": [ 3016 ]
          }
        },
        "_6208_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 10 ],
            "out1": [ 3017 ]
          }
        },
        "_6209_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1588 ],
            "out1": [ 3018 ]
          }
        },
        "_6210_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 11 ],
            "out1": [ 3019 ]
          }
        },
        "_6211_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1589 ],
            "out1": [ 3020 ]
          }
        },
        "_6212_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 12 ],
            "out1": [ 3021 ]
          }
        },
        "_6213_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1590 ],
            "out1": [ 3022 ]
          }
        },
        "_6214_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 13 ],
            "out1": [ 3023 ]
          }
        },
        "_6215_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1591 ],
            "out1": [ 3024 ]
          }
        },
        "_6216_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 14 ],
            "out1": [ 3025 ]
          }
        },
        "_6217_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1592 ],
            "out1": [ 3026 ]
          }
        },
        "_6218_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 15 ],
            "out1": [ 3027 ]
          }
        },
        "_6219_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1593 ],
            "out1": [ 3028 ]
          }
        },
        "_6220_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 16 ],
            "out1": [ 3029 ]
          }
        },
        "_6221_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1594 ],
            "out1": [ 3030 ]
          }
        },
        "_6222_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 17 ],
            "out1": [ 3031 ]
          }
        },
        "_6223_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1595 ],
            "out1": [ 3032 ]
          }
        },
        "_6224_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 18 ],
            "out1": [ 3033 ]
          }
        },
        "_6225_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1596 ],
            "out1": [ 3034 ]
          }
        },
        "_6226_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 19 ],
            "out1": [ 3035 ]
          }
        },
        "_6227_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1597 ],
            "out1": [ 3036 ]
          }
        },
        "_6228_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 20 ],
            "out1": [ 3037 ]
          }
        },
        "_6229_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1598 ],
            "out1": [ 3038 ]
          }
        },
        "_6230_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 21 ],
            "out1": [ 3039 ]
          }
        },
        "_6231_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1599 ],
            "out1": [ 3040 ]
          }
        },
        "_6232_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 334 ],
            "out1": [ 3041 ]
          }
        },
        "_6233_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3010, 3008 ],
            "out1": [ 3042 ]
          }
        },
        "_6234_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 285, 584 ],
            "out1": [ 3043 ]
          }
        },
        "_6235_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3006, 1997 ],
            "out1": [ 3044 ]
          }
        },
        "_6236_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3044, 3043 ],
            "out1": [ 3045 ]
          }
        },
        "_6237_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3045, 3042 ],
            "out1": [ 3046 ]
          }
        },
        "_6238_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 335, 3009 ],
            "out1": [ 3047 ]
          }
        },
        "_6239_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 335, 3008 ],
            "out1": [ 3048 ]
          }
        },
        "_6240_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3007 ],
            "out1": [ 3049 ]
          }
        },
        "_6241_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3049, 3047 ],
            "out1": [ 3050 ]
          }
        },
        "_6242_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3050, 3046 ],
            "out1": [ 3051 ]
          }
        },
        "_6243_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1982, 3006 ],
            "out1": [ 3052 ]
          }
        },
        "_6244_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 569, 285 ],
            "out1": [ 3053 ]
          }
        },
        "_6245_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3053, 3052 ],
            "out1": [ 3054 ]
          }
        },
        "_6246_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3054, 3042 ],
            "out1": [ 3055 ]
          }
        },
        "_6247_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3012, 335 ],
            "out1": [ 3056 ]
          }
        },
        "_6248_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3011 ],
            "out1": [ 3057 ]
          }
        },
        "_6249_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3057, 3056 ],
            "out1": [ 3058 ]
          }
        },
        "_6250_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3058, 3055 ],
            "out1": [ 3059 ]
          }
        },
        "_6251_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1981, 3006 ],
            "out1": [ 3060 ]
          }
        },
        "_6252_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 568, 285 ],
            "out1": [ 3061 ]
          }
        },
        "_6253_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3061, 3060 ],
            "out1": [ 3062 ]
          }
        },
        "_6254_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3062, 3042 ],
            "out1": [ 3063 ]
          }
        },
        "_6255_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3014, 335 ],
            "out1": [ 3064 ]
          }
        },
        "_6256_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3013 ],
            "out1": [ 3065 ]
          }
        },
        "_6257_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3065, 3064 ],
            "out1": [ 3066 ]
          }
        },
        "_6258_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3066, 3063 ],
            "out1": [ 3067 ]
          }
        },
        "_6259_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1996, 3006 ],
            "out1": [ 3068 ]
          }
        },
        "_6260_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 583, 285 ],
            "out1": [ 3069 ]
          }
        },
        "_6261_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3069, 3068 ],
            "out1": [ 3070 ]
          }
        },
        "_6262_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3070, 3042 ],
            "out1": [ 3071 ]
          }
        },
        "_6263_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3016, 335 ],
            "out1": [ 3072 ]
          }
        },
        "_6264_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3015 ],
            "out1": [ 3073 ]
          }
        },
        "_6265_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3073, 3072 ],
            "out1": [ 3074 ]
          }
        },
        "_6266_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3074, 3071 ],
            "out1": [ 3075 ]
          }
        },
        "_6267_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1979, 3006 ],
            "out1": [ 3076 ]
          }
        },
        "_6268_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 566, 285 ],
            "out1": [ 3077 ]
          }
        },
        "_6269_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3077, 3076 ],
            "out1": [ 3078 ]
          }
        },
        "_6270_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3078, 3042 ],
            "out1": [ 3079 ]
          }
        },
        "_6271_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3018, 335 ],
            "out1": [ 3080 ]
          }
        },
        "_6272_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3017 ],
            "out1": [ 3081 ]
          }
        },
        "_6273_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3081, 3080 ],
            "out1": [ 3082 ]
          }
        },
        "_6274_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3082, 3079 ],
            "out1": [ 3083 ]
          }
        },
        "_6275_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1994, 3006 ],
            "out1": [ 3084 ]
          }
        },
        "_6276_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 581, 285 ],
            "out1": [ 3085 ]
          }
        },
        "_6277_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3085, 3084 ],
            "out1": [ 3086 ]
          }
        },
        "_6278_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3086, 3042 ],
            "out1": [ 3087 ]
          }
        },
        "_6279_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3020, 335 ],
            "out1": [ 3088 ]
          }
        },
        "_6280_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3019 ],
            "out1": [ 3089 ]
          }
        },
        "_6281_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3089, 3088 ],
            "out1": [ 3090 ]
          }
        },
        "_6282_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3090, 3087 ],
            "out1": [ 3091 ]
          }
        },
        "_6283_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1993, 3006 ],
            "out1": [ 3092 ]
          }
        },
        "_6284_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 580, 285 ],
            "out1": [ 3093 ]
          }
        },
        "_6285_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3093, 3092 ],
            "out1": [ 3094 ]
          }
        },
        "_6286_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3094, 3042 ],
            "out1": [ 3095 ]
          }
        },
        "_6287_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3022, 335 ],
            "out1": [ 3096 ]
          }
        },
        "_6288_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3021 ],
            "out1": [ 3097 ]
          }
        },
        "_6289_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3097, 3096 ],
            "out1": [ 3098 ]
          }
        },
        "_6290_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3098, 3095 ],
            "out1": [ 3099 ]
          }
        },
        "_6291_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1978, 3006 ],
            "out1": [ 3100 ]
          }
        },
        "_6292_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 565, 285 ],
            "out1": [ 3101 ]
          }
        },
        "_6293_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3101, 3100 ],
            "out1": [ 3102 ]
          }
        },
        "_6294_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3102, 3042 ],
            "out1": [ 3103 ]
          }
        },
        "_6295_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3024, 335 ],
            "out1": [ 3104 ]
          }
        },
        "_6296_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3023 ],
            "out1": [ 3105 ]
          }
        },
        "_6297_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3105, 3104 ],
            "out1": [ 3106 ]
          }
        },
        "_6298_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3106, 3103 ],
            "out1": [ 3107 ]
          }
        },
        "_6299_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 576, 285 ],
            "out1": [ 3108 ]
          }
        },
        "_6300_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1989, 3006 ],
            "out1": [ 3109 ]
          }
        },
        "_6301_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3109, 3108 ],
            "out1": [ 3110 ]
          }
        },
        "_6302_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3110, 3042 ],
            "out1": [ 3111 ]
          }
        },
        "_6303_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3026, 335 ],
            "out1": [ 3112 ]
          }
        },
        "_6304_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3025 ],
            "out1": [ 3113 ]
          }
        },
        "_6305_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3113, 3112 ],
            "out1": [ 3114 ]
          }
        },
        "_6306_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3114, 3111 ],
            "out1": [ 3115 ]
          }
        },
        "_6307_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2004, 3006 ],
            "out1": [ 3116 ]
          }
        },
        "_6308_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 591, 285 ],
            "out1": [ 3117 ]
          }
        },
        "_6309_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3117, 3116 ],
            "out1": [ 3118 ]
          }
        },
        "_6310_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3118, 3042 ],
            "out1": [ 3119 ]
          }
        },
        "_6311_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3028, 335 ],
            "out1": [ 3120 ]
          }
        },
        "_6312_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3027 ],
            "out1": [ 3121 ]
          }
        },
        "_6313_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3121, 3120 ],
            "out1": [ 3122 ]
          }
        },
        "_6314_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3122, 3119 ],
            "out1": [ 3123 ]
          }
        },
        "_6315_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 590, 285 ],
            "out1": [ 3124 ]
          }
        },
        "_6316_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2003, 3006 ],
            "out1": [ 3125 ]
          }
        },
        "_6317_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3125, 3124 ],
            "out1": [ 3126 ]
          }
        },
        "_6318_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3126, 3042 ],
            "out1": [ 3127 ]
          }
        },
        "_6319_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3030, 335 ],
            "out1": [ 3128 ]
          }
        },
        "_6320_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3029 ],
            "out1": [ 3129 ]
          }
        },
        "_6321_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3129, 3128 ],
            "out1": [ 3130 ]
          }
        },
        "_6322_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3130, 3127 ],
            "out1": [ 3131 ]
          }
        },
        "_6323_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1988, 3006 ],
            "out1": [ 3132 ]
          }
        },
        "_6324_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 575, 285 ],
            "out1": [ 3133 ]
          }
        },
        "_6325_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3133, 3132 ],
            "out1": [ 3134 ]
          }
        },
        "_6326_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3134, 3042 ],
            "out1": [ 3135 ]
          }
        },
        "_6327_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3032, 335 ],
            "out1": [ 3136 ]
          }
        },
        "_6328_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3031 ],
            "out1": [ 3137 ]
          }
        },
        "_6329_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3137, 3136 ],
            "out1": [ 3138 ]
          }
        },
        "_6330_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3138, 3135 ],
            "out1": [ 3139 ]
          }
        },
        "_6331_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 588, 285 ],
            "out1": [ 3140 ]
          }
        },
        "_6332_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2001, 3006 ],
            "out1": [ 3141 ]
          }
        },
        "_6333_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3141, 3140 ],
            "out1": [ 3142 ]
          }
        },
        "_6334_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3142, 3042 ],
            "out1": [ 3143 ]
          }
        },
        "_6335_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3034, 335 ],
            "out1": [ 3144 ]
          }
        },
        "_6336_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3033 ],
            "out1": [ 3145 ]
          }
        },
        "_6337_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3145, 3144 ],
            "out1": [ 3146 ]
          }
        },
        "_6338_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3146, 3143 ],
            "out1": [ 3147 ]
          }
        },
        "_6339_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1986, 3006 ],
            "out1": [ 3148 ]
          }
        },
        "_6340_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 573, 285 ],
            "out1": [ 3149 ]
          }
        },
        "_6341_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3149, 3148 ],
            "out1": [ 3150 ]
          }
        },
        "_6342_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3150, 3042 ],
            "out1": [ 3151 ]
          }
        },
        "_6343_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3036, 335 ],
            "out1": [ 3152 ]
          }
        },
        "_6344_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3035 ],
            "out1": [ 3153 ]
          }
        },
        "_6345_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3153, 3152 ],
            "out1": [ 3154 ]
          }
        },
        "_6346_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3154, 3151 ],
            "out1": [ 3155 ]
          }
        },
        "_6347_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 572, 285 ],
            "out1": [ 3156 ]
          }
        },
        "_6348_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1985, 3006 ],
            "out1": [ 3157 ]
          }
        },
        "_6349_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3157, 3156 ],
            "out1": [ 3158 ]
          }
        },
        "_6350_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3158, 3042 ],
            "out1": [ 3159 ]
          }
        },
        "_6351_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3038, 335 ],
            "out1": [ 3160 ]
          }
        },
        "_6352_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3037 ],
            "out1": [ 3161 ]
          }
        },
        "_6353_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3161, 3160 ],
            "out1": [ 3162 ]
          }
        },
        "_6354_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3162, 3159 ],
            "out1": [ 3163 ]
          }
        },
        "_6355_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 2000, 3006 ],
            "out1": [ 3164 ]
          }
        },
        "_6356_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 587, 285 ],
            "out1": [ 3165 ]
          }
        },
        "_6357_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3165, 3164 ],
            "out1": [ 3166 ]
          }
        },
        "_6358_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3166, 3042 ],
            "out1": [ 3167 ]
          }
        },
        "_6359_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3040, 335 ],
            "out1": [ 3168 ]
          }
        },
        "_6360_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3048, 3039 ],
            "out1": [ 3169 ]
          }
        },
        "_6361_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3169, 3168 ],
            "out1": [ 3170 ]
          }
        },
        "_6362_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3170, 3167 ],
            "out1": [ 3171 ]
          }
        },
        "_6363_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3041, 3006 ],
            "out1": [ 3172 ]
          }
        },
        "_6364_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3172, 3042 ],
            "out1": [ 3173 ]
          }
        },
        "_6365_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3051 ],
            "E": [ 3173 ],
            "Q": [ 434 ]
          }
        },
        "_6366_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3059 ],
            "E": [ 3173 ],
            "Q": [ 439 ]
          }
        },
        "_6367_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3067 ],
            "E": [ 3173 ],
            "Q": [ 444 ]
          }
        },
        "_6368_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3075 ],
            "E": [ 3173 ],
            "Q": [ 449 ]
          }
        },
        "_6369_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3083 ],
            "E": [ 3173 ],
            "Q": [ 454 ]
          }
        },
        "_6370_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3091 ],
            "E": [ 3173 ],
            "Q": [ 459 ]
          }
        },
        "_6371_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3099 ],
            "E": [ 3173 ],
            "Q": [ 464 ]
          }
        },
        "_6372_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3107 ],
            "E": [ 3173 ],
            "Q": [ 469 ]
          }
        },
        "_6373_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3115 ],
            "E": [ 3173 ],
            "Q": [ 474 ]
          }
        },
        "_6374_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3123 ],
            "E": [ 3173 ],
            "Q": [ 479 ]
          }
        },
        "_6375_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3131 ],
            "E": [ 3173 ],
            "Q": [ 484 ]
          }
        },
        "_6376_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3139 ],
            "E": [ 3173 ],
            "Q": [ 489 ]
          }
        },
        "_6377_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3147 ],
            "E": [ 3173 ],
            "Q": [ 494 ]
          }
        },
        "_6378_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3155 ],
            "E": [ 3173 ],
            "Q": [ 499 ]
          }
        },
        "_6379_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3163 ],
            "E": [ 3173 ],
            "Q": [ 504 ]
          }
        },
        "_6380_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3171 ],
            "E": [ 3173 ],
            "Q": [ 509 ]
          }
        },
        "_6381_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 325 ],
            "out1": [ 3174 ]
          }
        },
        "_6382_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 325, 1727 ],
            "out1": [ 3175 ]
          }
        },
        "_6383_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3174, 1584 ],
            "out1": [ 3176 ]
          }
        },
        "_6384_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3176, 3175 ],
            "out1": [ 3177 ]
          }
        },
        "_6385_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1729, 325 ],
            "out1": [ 3178 ]
          }
        },
        "_6386_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1585, 3174 ],
            "out1": [ 3179 ]
          }
        },
        "_6387_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3179, 3178 ],
            "out1": [ 3180 ]
          }
        },
        "_6388_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1731, 325 ],
            "out1": [ 3181 ]
          }
        },
        "_6389_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1586, 3174 ],
            "out1": [ 3182 ]
          }
        },
        "_6390_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3182, 3181 ],
            "out1": [ 3183 ]
          }
        },
        "_6391_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1733, 325 ],
            "out1": [ 3184 ]
          }
        },
        "_6392_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1587, 3174 ],
            "out1": [ 3185 ]
          }
        },
        "_6393_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3185, 3184 ],
            "out1": [ 3186 ]
          }
        },
        "_6394_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 321, 325 ],
            "out1": [ 3187 ]
          }
        },
        "_6395_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:55.16-55.77"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3177 ],
            "E": [ 3187 ],
            "Q": [ 2722 ]
          }
        },
        "_6396_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:55.16-55.77"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3180 ],
            "E": [ 3187 ],
            "Q": [ 2726 ]
          }
        },
        "_6397_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:55.16-55.77"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3183 ],
            "E": [ 3187 ],
            "Q": [ 2730 ]
          }
        },
        "_6398_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:55.16-55.77"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3186 ],
            "E": [ 3187 ],
            "Q": [ 2734 ]
          }
        },
        "_6399_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 331 ],
            "out1": [ 3188 ]
          }
        },
        "_6400_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 6 ],
            "out1": [ 3189 ]
          }
        },
        "_6401_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 332 ],
            "out1": [ 3190 ]
          }
        },
        "_6402_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1738 ],
            "out1": [ 3191 ]
          }
        },
        "_6403_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 264 ],
            "out1": [ 3192 ]
          }
        },
        "_6404_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 7 ],
            "out1": [ 3193 ]
          }
        },
        "_6405_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1748 ],
            "out1": [ 3194 ]
          }
        },
        "_6406_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 8 ],
            "out1": [ 3195 ]
          }
        },
        "_6407_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1754 ],
            "out1": [ 3196 ]
          }
        },
        "_6408_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 9 ],
            "out1": [ 3197 ]
          }
        },
        "_6409_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1758 ],
            "out1": [ 3198 ]
          }
        },
        "_6410_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 10 ],
            "out1": [ 3199 ]
          }
        },
        "_6411_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1762 ],
            "out1": [ 3200 ]
          }
        },
        "_6412_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 11 ],
            "out1": [ 3201 ]
          }
        },
        "_6413_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1766 ],
            "out1": [ 3202 ]
          }
        },
        "_6414_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 12 ],
            "out1": [ 3203 ]
          }
        },
        "_6415_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1770 ],
            "out1": [ 3204 ]
          }
        },
        "_6416_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 13 ],
            "out1": [ 3205 ]
          }
        },
        "_6417_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1774 ],
            "out1": [ 3206 ]
          }
        },
        "_6418_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 14 ],
            "out1": [ 3207 ]
          }
        },
        "_6419_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1778 ],
            "out1": [ 3208 ]
          }
        },
        "_6420_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 15 ],
            "out1": [ 3209 ]
          }
        },
        "_6421_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1782 ],
            "out1": [ 3210 ]
          }
        },
        "_6422_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 16 ],
            "out1": [ 3211 ]
          }
        },
        "_6423_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1786 ],
            "out1": [ 3212 ]
          }
        },
        "_6424_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 17 ],
            "out1": [ 3213 ]
          }
        },
        "_6425_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1790 ],
            "out1": [ 3214 ]
          }
        },
        "_6426_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 18 ],
            "out1": [ 3215 ]
          }
        },
        "_6427_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1794 ],
            "out1": [ 3216 ]
          }
        },
        "_6428_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 19 ],
            "out1": [ 3217 ]
          }
        },
        "_6429_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1798 ],
            "out1": [ 3218 ]
          }
        },
        "_6430_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 20 ],
            "out1": [ 3219 ]
          }
        },
        "_6431_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1802 ],
            "out1": [ 3220 ]
          }
        },
        "_6432_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 21 ],
            "out1": [ 3221 ]
          }
        },
        "_6433_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1805 ],
            "out1": [ 3222 ]
          }
        },
        "_6434_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 81 ],
            "out1": [ 3223 ]
          }
        },
        "_6435_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3192, 3190 ],
            "out1": [ 3224 ]
          }
        },
        "_6436_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 331, 1584 ],
            "out1": [ 3225 ]
          }
        },
        "_6437_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3188, 82 ],
            "out1": [ 3226 ]
          }
        },
        "_6438_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3226, 3225 ],
            "out1": [ 3227 ]
          }
        },
        "_6439_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3227, 3224 ],
            "out1": [ 3228 ]
          }
        },
        "_6440_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 264, 3191 ],
            "out1": [ 3229 ]
          }
        },
        "_6441_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 264, 3190 ],
            "out1": [ 3230 ]
          }
        },
        "_6442_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3189 ],
            "out1": [ 3231 ]
          }
        },
        "_6443_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3231, 3229 ],
            "out1": [ 3232 ]
          }
        },
        "_6444_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3232, 3228 ],
            "out1": [ 3233 ]
          }
        },
        "_6445_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 83, 3188 ],
            "out1": [ 3234 ]
          }
        },
        "_6446_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1585, 331 ],
            "out1": [ 3235 ]
          }
        },
        "_6447_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3235, 3234 ],
            "out1": [ 3236 ]
          }
        },
        "_6448_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3236, 3224 ],
            "out1": [ 3237 ]
          }
        },
        "_6449_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3194, 264 ],
            "out1": [ 3238 ]
          }
        },
        "_6450_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3193 ],
            "out1": [ 3239 ]
          }
        },
        "_6451_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3239, 3238 ],
            "out1": [ 3240 ]
          }
        },
        "_6452_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3240, 3237 ],
            "out1": [ 3241 ]
          }
        },
        "_6453_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 84, 3188 ],
            "out1": [ 3242 ]
          }
        },
        "_6454_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1586, 331 ],
            "out1": [ 3243 ]
          }
        },
        "_6455_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3243, 3242 ],
            "out1": [ 3244 ]
          }
        },
        "_6456_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3244, 3224 ],
            "out1": [ 3245 ]
          }
        },
        "_6457_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3196, 264 ],
            "out1": [ 3246 ]
          }
        },
        "_6458_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3195 ],
            "out1": [ 3247 ]
          }
        },
        "_6459_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3247, 3246 ],
            "out1": [ 3248 ]
          }
        },
        "_6460_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3248, 3245 ],
            "out1": [ 3249 ]
          }
        },
        "_6461_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 85, 3188 ],
            "out1": [ 3250 ]
          }
        },
        "_6462_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1587, 331 ],
            "out1": [ 3251 ]
          }
        },
        "_6463_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3251, 3250 ],
            "out1": [ 3252 ]
          }
        },
        "_6464_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3252, 3224 ],
            "out1": [ 3253 ]
          }
        },
        "_6465_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3198, 264 ],
            "out1": [ 3254 ]
          }
        },
        "_6466_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3197 ],
            "out1": [ 3255 ]
          }
        },
        "_6467_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3255, 3254 ],
            "out1": [ 3256 ]
          }
        },
        "_6468_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3256, 3253 ],
            "out1": [ 3257 ]
          }
        },
        "_6469_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 86, 3188 ],
            "out1": [ 3258 ]
          }
        },
        "_6470_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1588, 331 ],
            "out1": [ 3259 ]
          }
        },
        "_6471_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3259, 3258 ],
            "out1": [ 3260 ]
          }
        },
        "_6472_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3260, 3224 ],
            "out1": [ 3261 ]
          }
        },
        "_6473_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3200, 264 ],
            "out1": [ 3262 ]
          }
        },
        "_6474_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3199 ],
            "out1": [ 3263 ]
          }
        },
        "_6475_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3263, 3262 ],
            "out1": [ 3264 ]
          }
        },
        "_6476_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3264, 3261 ],
            "out1": [ 3265 ]
          }
        },
        "_6477_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 87, 3188 ],
            "out1": [ 3266 ]
          }
        },
        "_6478_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1589, 331 ],
            "out1": [ 3267 ]
          }
        },
        "_6479_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3267, 3266 ],
            "out1": [ 3268 ]
          }
        },
        "_6480_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3268, 3224 ],
            "out1": [ 3269 ]
          }
        },
        "_6481_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3202, 264 ],
            "out1": [ 3270 ]
          }
        },
        "_6482_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3201 ],
            "out1": [ 3271 ]
          }
        },
        "_6483_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3271, 3270 ],
            "out1": [ 3272 ]
          }
        },
        "_6484_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3272, 3269 ],
            "out1": [ 3273 ]
          }
        },
        "_6485_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 88, 3188 ],
            "out1": [ 3274 ]
          }
        },
        "_6486_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1590, 331 ],
            "out1": [ 3275 ]
          }
        },
        "_6487_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3275, 3274 ],
            "out1": [ 3276 ]
          }
        },
        "_6488_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3276, 3224 ],
            "out1": [ 3277 ]
          }
        },
        "_6489_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3204, 264 ],
            "out1": [ 3278 ]
          }
        },
        "_6490_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3203 ],
            "out1": [ 3279 ]
          }
        },
        "_6491_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3279, 3278 ],
            "out1": [ 3280 ]
          }
        },
        "_6492_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3280, 3277 ],
            "out1": [ 3281 ]
          }
        },
        "_6493_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 89, 3188 ],
            "out1": [ 3282 ]
          }
        },
        "_6494_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1591, 331 ],
            "out1": [ 3283 ]
          }
        },
        "_6495_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3283, 3282 ],
            "out1": [ 3284 ]
          }
        },
        "_6496_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3284, 3224 ],
            "out1": [ 3285 ]
          }
        },
        "_6497_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3206, 264 ],
            "out1": [ 3286 ]
          }
        },
        "_6498_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3205 ],
            "out1": [ 3287 ]
          }
        },
        "_6499_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3287, 3286 ],
            "out1": [ 3288 ]
          }
        },
        "_6500_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3288, 3285 ],
            "out1": [ 3289 ]
          }
        },
        "_6501_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1592, 331 ],
            "out1": [ 3290 ]
          }
        },
        "_6502_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 90, 3188 ],
            "out1": [ 3291 ]
          }
        },
        "_6503_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3291, 3290 ],
            "out1": [ 3292 ]
          }
        },
        "_6504_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3292, 3224 ],
            "out1": [ 3293 ]
          }
        },
        "_6505_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3208, 264 ],
            "out1": [ 3294 ]
          }
        },
        "_6506_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3207 ],
            "out1": [ 3295 ]
          }
        },
        "_6507_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3295, 3294 ],
            "out1": [ 3296 ]
          }
        },
        "_6508_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3296, 3293 ],
            "out1": [ 3297 ]
          }
        },
        "_6509_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 91, 3188 ],
            "out1": [ 3298 ]
          }
        },
        "_6510_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1593, 331 ],
            "out1": [ 3299 ]
          }
        },
        "_6511_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3299, 3298 ],
            "out1": [ 3300 ]
          }
        },
        "_6512_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3300, 3224 ],
            "out1": [ 3301 ]
          }
        },
        "_6513_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3210, 264 ],
            "out1": [ 3302 ]
          }
        },
        "_6514_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3209 ],
            "out1": [ 3303 ]
          }
        },
        "_6515_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3303, 3302 ],
            "out1": [ 3304 ]
          }
        },
        "_6516_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3304, 3301 ],
            "out1": [ 3305 ]
          }
        },
        "_6517_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1594, 331 ],
            "out1": [ 3306 ]
          }
        },
        "_6518_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 92, 3188 ],
            "out1": [ 3307 ]
          }
        },
        "_6519_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3307, 3306 ],
            "out1": [ 3308 ]
          }
        },
        "_6520_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3308, 3224 ],
            "out1": [ 3309 ]
          }
        },
        "_6521_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3212, 264 ],
            "out1": [ 3310 ]
          }
        },
        "_6522_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3211 ],
            "out1": [ 3311 ]
          }
        },
        "_6523_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3311, 3310 ],
            "out1": [ 3312 ]
          }
        },
        "_6524_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3312, 3309 ],
            "out1": [ 3313 ]
          }
        },
        "_6525_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 93, 3188 ],
            "out1": [ 3314 ]
          }
        },
        "_6526_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1595, 331 ],
            "out1": [ 3315 ]
          }
        },
        "_6527_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3315, 3314 ],
            "out1": [ 3316 ]
          }
        },
        "_6528_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3316, 3224 ],
            "out1": [ 3317 ]
          }
        },
        "_6529_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3214, 264 ],
            "out1": [ 3318 ]
          }
        },
        "_6530_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3213 ],
            "out1": [ 3319 ]
          }
        },
        "_6531_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3319, 3318 ],
            "out1": [ 3320 ]
          }
        },
        "_6532_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3320, 3317 ],
            "out1": [ 3321 ]
          }
        },
        "_6533_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1596, 331 ],
            "out1": [ 3322 ]
          }
        },
        "_6534_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 94, 3188 ],
            "out1": [ 3323 ]
          }
        },
        "_6535_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3323, 3322 ],
            "out1": [ 3324 ]
          }
        },
        "_6536_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3324, 3224 ],
            "out1": [ 3325 ]
          }
        },
        "_6537_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3216, 264 ],
            "out1": [ 3326 ]
          }
        },
        "_6538_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3215 ],
            "out1": [ 3327 ]
          }
        },
        "_6539_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3327, 3326 ],
            "out1": [ 3328 ]
          }
        },
        "_6540_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3328, 3325 ],
            "out1": [ 3329 ]
          }
        },
        "_6541_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 95, 3188 ],
            "out1": [ 3330 ]
          }
        },
        "_6542_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1597, 331 ],
            "out1": [ 3331 ]
          }
        },
        "_6543_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3331, 3330 ],
            "out1": [ 3332 ]
          }
        },
        "_6544_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3332, 3224 ],
            "out1": [ 3333 ]
          }
        },
        "_6545_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3218, 264 ],
            "out1": [ 3334 ]
          }
        },
        "_6546_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3217 ],
            "out1": [ 3335 ]
          }
        },
        "_6547_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3335, 3334 ],
            "out1": [ 3336 ]
          }
        },
        "_6548_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3336, 3333 ],
            "out1": [ 3337 ]
          }
        },
        "_6549_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1598, 331 ],
            "out1": [ 3338 ]
          }
        },
        "_6550_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 96, 3188 ],
            "out1": [ 3339 ]
          }
        },
        "_6551_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3339, 3338 ],
            "out1": [ 3340 ]
          }
        },
        "_6552_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3340, 3224 ],
            "out1": [ 3341 ]
          }
        },
        "_6553_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3220, 264 ],
            "out1": [ 3342 ]
          }
        },
        "_6554_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3219 ],
            "out1": [ 3343 ]
          }
        },
        "_6555_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3343, 3342 ],
            "out1": [ 3344 ]
          }
        },
        "_6556_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3344, 3341 ],
            "out1": [ 3345 ]
          }
        },
        "_6557_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 97, 3188 ],
            "out1": [ 3346 ]
          }
        },
        "_6558_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1599, 331 ],
            "out1": [ 3347 ]
          }
        },
        "_6559_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3347, 3346 ],
            "out1": [ 3348 ]
          }
        },
        "_6560_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3348, 3224 ],
            "out1": [ 3349 ]
          }
        },
        "_6561_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3222, 264 ],
            "out1": [ 3350 ]
          }
        },
        "_6562_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3230, 3221 ],
            "out1": [ 3351 ]
          }
        },
        "_6563_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3351, 3350 ],
            "out1": [ 3352 ]
          }
        },
        "_6564_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3352, 3349 ],
            "out1": [ 3353 ]
          }
        },
        "_6565_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3223, 3188 ],
            "out1": [ 3354 ]
          }
        },
        "_6566_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3354, 3224 ],
            "out1": [ 3355 ]
          }
        },
        "_6567_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3233 ],
            "E": [ 3355 ],
            "Q": [ 2745 ]
          }
        },
        "_6568_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3241 ],
            "E": [ 3355 ],
            "Q": [ 2749 ]
          }
        },
        "_6569_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3249 ],
            "E": [ 3355 ],
            "Q": [ 2753 ]
          }
        },
        "_6570_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3257 ],
            "E": [ 3355 ],
            "Q": [ 2757 ]
          }
        },
        "_6571_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3265 ],
            "E": [ 3355 ],
            "Q": [ 2761 ]
          }
        },
        "_6572_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3273 ],
            "E": [ 3355 ],
            "Q": [ 2765 ]
          }
        },
        "_6573_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3281 ],
            "E": [ 3355 ],
            "Q": [ 2769 ]
          }
        },
        "_6574_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3289 ],
            "E": [ 3355 ],
            "Q": [ 2773 ]
          }
        },
        "_6575_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3297 ],
            "E": [ 3355 ],
            "Q": [ 2777 ]
          }
        },
        "_6576_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3305 ],
            "E": [ 3355 ],
            "Q": [ 2781 ]
          }
        },
        "_6577_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3313 ],
            "E": [ 3355 ],
            "Q": [ 2785 ]
          }
        },
        "_6578_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3321 ],
            "E": [ 3355 ],
            "Q": [ 2789 ]
          }
        },
        "_6579_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3329 ],
            "E": [ 3355 ],
            "Q": [ 2793 ]
          }
        },
        "_6580_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3337 ],
            "E": [ 3355 ],
            "Q": [ 2797 ]
          }
        },
        "_6581_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3345 ],
            "E": [ 3355 ],
            "Q": [ 2801 ]
          }
        },
        "_6582_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3353 ],
            "E": [ 3355 ],
            "Q": [ 2805 ]
          }
        },
        "_6583_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 330 ],
            "out1": [ 3356 ]
          }
        },
        "_6584_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 330, 1827 ],
            "out1": [ 3357 ]
          }
        },
        "_6585_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3356, 6 ],
            "out1": [ 3358 ]
          }
        },
        "_6586_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3358, 3357 ],
            "out1": [ 3359 ]
          }
        },
        "_6587_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1837, 330 ],
            "out1": [ 3360 ]
          }
        },
        "_6588_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 7, 3356 ],
            "out1": [ 3361 ]
          }
        },
        "_6589_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3361, 3360 ],
            "out1": [ 3362 ]
          }
        },
        "_6590_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1843, 330 ],
            "out1": [ 3363 ]
          }
        },
        "_6591_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 8, 3356 ],
            "out1": [ 3364 ]
          }
        },
        "_6592_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3364, 3363 ],
            "out1": [ 3365 ]
          }
        },
        "_6593_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1847, 330 ],
            "out1": [ 3366 ]
          }
        },
        "_6594_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 9, 3356 ],
            "out1": [ 3367 ]
          }
        },
        "_6595_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3367, 3366 ],
            "out1": [ 3368 ]
          }
        },
        "_6596_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1851, 330 ],
            "out1": [ 3369 ]
          }
        },
        "_6597_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 10, 3356 ],
            "out1": [ 3370 ]
          }
        },
        "_6598_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3370, 3369 ],
            "out1": [ 3371 ]
          }
        },
        "_6599_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1855, 330 ],
            "out1": [ 3372 ]
          }
        },
        "_6600_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 11, 3356 ],
            "out1": [ 3373 ]
          }
        },
        "_6601_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3373, 3372 ],
            "out1": [ 3374 ]
          }
        },
        "_6602_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1859, 330 ],
            "out1": [ 3375 ]
          }
        },
        "_6603_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 12, 3356 ],
            "out1": [ 3376 ]
          }
        },
        "_6604_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3376, 3375 ],
            "out1": [ 3377 ]
          }
        },
        "_6605_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1863, 330 ],
            "out1": [ 3378 ]
          }
        },
        "_6606_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 13, 3356 ],
            "out1": [ 3379 ]
          }
        },
        "_6607_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3379, 3378 ],
            "out1": [ 3380 ]
          }
        },
        "_6608_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1867, 330 ],
            "out1": [ 3381 ]
          }
        },
        "_6609_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 14, 3356 ],
            "out1": [ 3382 ]
          }
        },
        "_6610_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3382, 3381 ],
            "out1": [ 3383 ]
          }
        },
        "_6611_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1871, 330 ],
            "out1": [ 3384 ]
          }
        },
        "_6612_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 15, 3356 ],
            "out1": [ 3385 ]
          }
        },
        "_6613_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3385, 3384 ],
            "out1": [ 3386 ]
          }
        },
        "_6614_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1875, 330 ],
            "out1": [ 3387 ]
          }
        },
        "_6615_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 16, 3356 ],
            "out1": [ 3388 ]
          }
        },
        "_6616_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3388, 3387 ],
            "out1": [ 3389 ]
          }
        },
        "_6617_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1879, 330 ],
            "out1": [ 3390 ]
          }
        },
        "_6618_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 17, 3356 ],
            "out1": [ 3391 ]
          }
        },
        "_6619_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3391, 3390 ],
            "out1": [ 3392 ]
          }
        },
        "_6620_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1883, 330 ],
            "out1": [ 3393 ]
          }
        },
        "_6621_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 18, 3356 ],
            "out1": [ 3394 ]
          }
        },
        "_6622_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3394, 3393 ],
            "out1": [ 3395 ]
          }
        },
        "_6623_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1887, 330 ],
            "out1": [ 3396 ]
          }
        },
        "_6624_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 19, 3356 ],
            "out1": [ 3397 ]
          }
        },
        "_6625_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3397, 3396 ],
            "out1": [ 3398 ]
          }
        },
        "_6626_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1891, 330 ],
            "out1": [ 3399 ]
          }
        },
        "_6627_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 20, 3356 ],
            "out1": [ 3400 ]
          }
        },
        "_6628_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3400, 3399 ],
            "out1": [ 3401 ]
          }
        },
        "_6629_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1894, 330 ],
            "out1": [ 3402 ]
          }
        },
        "_6630_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 21, 3356 ],
            "out1": [ 3403 ]
          }
        },
        "_6631_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3403, 3402 ],
            "out1": [ 3404 ]
          }
        },
        "_6632_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 327, 330 ],
            "out1": [ 3405 ]
          }
        },
        "_6633_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3359 ],
            "E": [ 3405 ],
            "Q": [ 1605 ]
          }
        },
        "_6634_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3362 ],
            "E": [ 3405 ],
            "Q": [ 1610 ]
          }
        },
        "_6635_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3365 ],
            "E": [ 3405 ],
            "Q": [ 1615 ]
          }
        },
        "_6636_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3368 ],
            "E": [ 3405 ],
            "Q": [ 1620 ]
          }
        },
        "_6637_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3371 ],
            "E": [ 3405 ],
            "Q": [ 1625 ]
          }
        },
        "_6638_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3374 ],
            "E": [ 3405 ],
            "Q": [ 1630 ]
          }
        },
        "_6639_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3377 ],
            "E": [ 3405 ],
            "Q": [ 1635 ]
          }
        },
        "_6640_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3380 ],
            "E": [ 3405 ],
            "Q": [ 1640 ]
          }
        },
        "_6641_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3383 ],
            "E": [ 3405 ],
            "Q": [ 1645 ]
          }
        },
        "_6642_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3386 ],
            "E": [ 3405 ],
            "Q": [ 1650 ]
          }
        },
        "_6643_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3389 ],
            "E": [ 3405 ],
            "Q": [ 1655 ]
          }
        },
        "_6644_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3392 ],
            "E": [ 3405 ],
            "Q": [ 1660 ]
          }
        },
        "_6645_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3395 ],
            "E": [ 3405 ],
            "Q": [ 1665 ]
          }
        },
        "_6646_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3398 ],
            "E": [ 3405 ],
            "Q": [ 1670 ]
          }
        },
        "_6647_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3401 ],
            "E": [ 3405 ],
            "Q": [ 1675 ]
          }
        },
        "_6648_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3404 ],
            "E": [ 3405 ],
            "Q": [ 1680 ]
          }
        },
        "_6649_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 249 ],
            "out1": [ 3406 ]
          }
        },
        "_6650_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1738 ],
            "out1": [ 3407 ]
          }
        },
        "_6651_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 139 ],
            "out1": [ 3408 ]
          }
        },
        "_6652_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1602 ],
            "out1": [ 3409 ]
          }
        },
        "_6653_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 236 ],
            "out1": [ 3410 ]
          }
        },
        "_6654_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1748 ],
            "out1": [ 3411 ]
          }
        },
        "_6655_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1608 ],
            "out1": [ 3412 ]
          }
        },
        "_6656_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1754 ],
            "out1": [ 3413 ]
          }
        },
        "_6657_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1613 ],
            "out1": [ 3414 ]
          }
        },
        "_6658_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1758 ],
            "out1": [ 3415 ]
          }
        },
        "_6659_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1618 ],
            "out1": [ 3416 ]
          }
        },
        "_6660_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1762 ],
            "out1": [ 3417 ]
          }
        },
        "_6661_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1623 ],
            "out1": [ 3418 ]
          }
        },
        "_6662_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1766 ],
            "out1": [ 3419 ]
          }
        },
        "_6663_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1628 ],
            "out1": [ 3420 ]
          }
        },
        "_6664_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1770 ],
            "out1": [ 3421 ]
          }
        },
        "_6665_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1633 ],
            "out1": [ 3422 ]
          }
        },
        "_6666_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1774 ],
            "out1": [ 3423 ]
          }
        },
        "_6667_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1638 ],
            "out1": [ 3424 ]
          }
        },
        "_6668_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1778 ],
            "out1": [ 3425 ]
          }
        },
        "_6669_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1643 ],
            "out1": [ 3426 ]
          }
        },
        "_6670_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1782 ],
            "out1": [ 3427 ]
          }
        },
        "_6671_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1648 ],
            "out1": [ 3428 ]
          }
        },
        "_6672_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1786 ],
            "out1": [ 3429 ]
          }
        },
        "_6673_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1653 ],
            "out1": [ 3430 ]
          }
        },
        "_6674_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1790 ],
            "out1": [ 3431 ]
          }
        },
        "_6675_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1658 ],
            "out1": [ 3432 ]
          }
        },
        "_6676_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1794 ],
            "out1": [ 3433 ]
          }
        },
        "_6677_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1663 ],
            "out1": [ 3434 ]
          }
        },
        "_6678_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1798 ],
            "out1": [ 3435 ]
          }
        },
        "_6679_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1668 ],
            "out1": [ 3436 ]
          }
        },
        "_6680_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1802 ],
            "out1": [ 3437 ]
          }
        },
        "_6681_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1673 ],
            "out1": [ 3438 ]
          }
        },
        "_6682_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1805 ],
            "out1": [ 3439 ]
          }
        },
        "_6683_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1678 ],
            "out1": [ 3440 ]
          }
        },
        "_6684_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 98 ],
            "out1": [ 3441 ]
          }
        },
        "_6685_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3410, 3408 ],
            "out1": [ 3442 ]
          }
        },
        "_6686_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 249, 431 ],
            "out1": [ 3443 ]
          }
        },
        "_6687_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3406, 99 ],
            "out1": [ 3444 ]
          }
        },
        "_6688_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3444, 3443 ],
            "out1": [ 3445 ]
          }
        },
        "_6689_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3445, 3442 ],
            "out1": [ 3446 ]
          }
        },
        "_6690_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 236, 3409 ],
            "out1": [ 3447 ]
          }
        },
        "_6691_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 236, 3408 ],
            "out1": [ 3448 ]
          }
        },
        "_6692_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3407 ],
            "out1": [ 3449 ]
          }
        },
        "_6693_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3449, 3447 ],
            "out1": [ 3450 ]
          }
        },
        "_6694_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3450, 3446 ],
            "out1": [ 3451 ]
          }
        },
        "_6695_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 100, 3406 ],
            "out1": [ 3452 ]
          }
        },
        "_6696_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 437, 249 ],
            "out1": [ 3453 ]
          }
        },
        "_6697_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3453, 3452 ],
            "out1": [ 3454 ]
          }
        },
        "_6698_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3454, 3442 ],
            "out1": [ 3455 ]
          }
        },
        "_6699_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3412, 236 ],
            "out1": [ 3456 ]
          }
        },
        "_6700_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3411 ],
            "out1": [ 3457 ]
          }
        },
        "_6701_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3457, 3456 ],
            "out1": [ 3458 ]
          }
        },
        "_6702_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3458, 3455 ],
            "out1": [ 3459 ]
          }
        },
        "_6703_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 101, 3406 ],
            "out1": [ 3460 ]
          }
        },
        "_6704_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 442, 249 ],
            "out1": [ 3461 ]
          }
        },
        "_6705_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3461, 3460 ],
            "out1": [ 3462 ]
          }
        },
        "_6706_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3462, 3442 ],
            "out1": [ 3463 ]
          }
        },
        "_6707_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3414, 236 ],
            "out1": [ 3464 ]
          }
        },
        "_6708_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3413 ],
            "out1": [ 3465 ]
          }
        },
        "_6709_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3465, 3464 ],
            "out1": [ 3466 ]
          }
        },
        "_6710_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3466, 3463 ],
            "out1": [ 3467 ]
          }
        },
        "_6711_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 102, 3406 ],
            "out1": [ 3468 ]
          }
        },
        "_6712_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 447, 249 ],
            "out1": [ 3469 ]
          }
        },
        "_6713_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3469, 3468 ],
            "out1": [ 3470 ]
          }
        },
        "_6714_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3470, 3442 ],
            "out1": [ 3471 ]
          }
        },
        "_6715_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3416, 236 ],
            "out1": [ 3472 ]
          }
        },
        "_6716_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3415 ],
            "out1": [ 3473 ]
          }
        },
        "_6717_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3473, 3472 ],
            "out1": [ 3474 ]
          }
        },
        "_6718_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3474, 3471 ],
            "out1": [ 3475 ]
          }
        },
        "_6719_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 103, 3406 ],
            "out1": [ 3476 ]
          }
        },
        "_6720_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 452, 249 ],
            "out1": [ 3477 ]
          }
        },
        "_6721_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3477, 3476 ],
            "out1": [ 3478 ]
          }
        },
        "_6722_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3478, 3442 ],
            "out1": [ 3479 ]
          }
        },
        "_6723_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3418, 236 ],
            "out1": [ 3480 ]
          }
        },
        "_6724_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3417 ],
            "out1": [ 3481 ]
          }
        },
        "_6725_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3481, 3480 ],
            "out1": [ 3482 ]
          }
        },
        "_6726_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3482, 3479 ],
            "out1": [ 3483 ]
          }
        },
        "_6727_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 104, 3406 ],
            "out1": [ 3484 ]
          }
        },
        "_6728_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 457, 249 ],
            "out1": [ 3485 ]
          }
        },
        "_6729_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3485, 3484 ],
            "out1": [ 3486 ]
          }
        },
        "_6730_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3486, 3442 ],
            "out1": [ 3487 ]
          }
        },
        "_6731_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3420, 236 ],
            "out1": [ 3488 ]
          }
        },
        "_6732_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3419 ],
            "out1": [ 3489 ]
          }
        },
        "_6733_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3489, 3488 ],
            "out1": [ 3490 ]
          }
        },
        "_6734_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3490, 3487 ],
            "out1": [ 3491 ]
          }
        },
        "_6735_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 105, 3406 ],
            "out1": [ 3492 ]
          }
        },
        "_6736_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 462, 249 ],
            "out1": [ 3493 ]
          }
        },
        "_6737_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3493, 3492 ],
            "out1": [ 3494 ]
          }
        },
        "_6738_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3494, 3442 ],
            "out1": [ 3495 ]
          }
        },
        "_6739_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3422, 236 ],
            "out1": [ 3496 ]
          }
        },
        "_6740_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3421 ],
            "out1": [ 3497 ]
          }
        },
        "_6741_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3497, 3496 ],
            "out1": [ 3498 ]
          }
        },
        "_6742_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3498, 3495 ],
            "out1": [ 3499 ]
          }
        },
        "_6743_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 106, 3406 ],
            "out1": [ 3500 ]
          }
        },
        "_6744_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 467, 249 ],
            "out1": [ 3501 ]
          }
        },
        "_6745_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3501, 3500 ],
            "out1": [ 3502 ]
          }
        },
        "_6746_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3502, 3442 ],
            "out1": [ 3503 ]
          }
        },
        "_6747_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3424, 236 ],
            "out1": [ 3504 ]
          }
        },
        "_6748_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3423 ],
            "out1": [ 3505 ]
          }
        },
        "_6749_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3505, 3504 ],
            "out1": [ 3506 ]
          }
        },
        "_6750_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3506, 3503 ],
            "out1": [ 3507 ]
          }
        },
        "_6751_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 472, 249 ],
            "out1": [ 3508 ]
          }
        },
        "_6752_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 107, 3406 ],
            "out1": [ 3509 ]
          }
        },
        "_6753_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3509, 3508 ],
            "out1": [ 3510 ]
          }
        },
        "_6754_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3510, 3442 ],
            "out1": [ 3511 ]
          }
        },
        "_6755_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3426, 236 ],
            "out1": [ 3512 ]
          }
        },
        "_6756_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3425 ],
            "out1": [ 3513 ]
          }
        },
        "_6757_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3513, 3512 ],
            "out1": [ 3514 ]
          }
        },
        "_6758_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3514, 3511 ],
            "out1": [ 3515 ]
          }
        },
        "_6759_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 108, 3406 ],
            "out1": [ 3516 ]
          }
        },
        "_6760_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 477, 249 ],
            "out1": [ 3517 ]
          }
        },
        "_6761_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3517, 3516 ],
            "out1": [ 3518 ]
          }
        },
        "_6762_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3518, 3442 ],
            "out1": [ 3519 ]
          }
        },
        "_6763_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3428, 236 ],
            "out1": [ 3520 ]
          }
        },
        "_6764_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3427 ],
            "out1": [ 3521 ]
          }
        },
        "_6765_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3521, 3520 ],
            "out1": [ 3522 ]
          }
        },
        "_6766_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3522, 3519 ],
            "out1": [ 3523 ]
          }
        },
        "_6767_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 482, 249 ],
            "out1": [ 3524 ]
          }
        },
        "_6768_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 109, 3406 ],
            "out1": [ 3525 ]
          }
        },
        "_6769_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3525, 3524 ],
            "out1": [ 3526 ]
          }
        },
        "_6770_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3526, 3442 ],
            "out1": [ 3527 ]
          }
        },
        "_6771_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3430, 236 ],
            "out1": [ 3528 ]
          }
        },
        "_6772_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3429 ],
            "out1": [ 3529 ]
          }
        },
        "_6773_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3529, 3528 ],
            "out1": [ 3530 ]
          }
        },
        "_6774_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3530, 3527 ],
            "out1": [ 3531 ]
          }
        },
        "_6775_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 110, 3406 ],
            "out1": [ 3532 ]
          }
        },
        "_6776_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 487, 249 ],
            "out1": [ 3533 ]
          }
        },
        "_6777_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3533, 3532 ],
            "out1": [ 3534 ]
          }
        },
        "_6778_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3534, 3442 ],
            "out1": [ 3535 ]
          }
        },
        "_6779_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3432, 236 ],
            "out1": [ 3536 ]
          }
        },
        "_6780_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3431 ],
            "out1": [ 3537 ]
          }
        },
        "_6781_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3537, 3536 ],
            "out1": [ 3538 ]
          }
        },
        "_6782_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3538, 3535 ],
            "out1": [ 3539 ]
          }
        },
        "_6783_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 492, 249 ],
            "out1": [ 3540 ]
          }
        },
        "_6784_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 111, 3406 ],
            "out1": [ 3541 ]
          }
        },
        "_6785_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3541, 3540 ],
            "out1": [ 3542 ]
          }
        },
        "_6786_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3542, 3442 ],
            "out1": [ 3543 ]
          }
        },
        "_6787_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3434, 236 ],
            "out1": [ 3544 ]
          }
        },
        "_6788_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3433 ],
            "out1": [ 3545 ]
          }
        },
        "_6789_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3545, 3544 ],
            "out1": [ 3546 ]
          }
        },
        "_6790_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3546, 3543 ],
            "out1": [ 3547 ]
          }
        },
        "_6791_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 112, 3406 ],
            "out1": [ 3548 ]
          }
        },
        "_6792_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 497, 249 ],
            "out1": [ 3549 ]
          }
        },
        "_6793_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3549, 3548 ],
            "out1": [ 3550 ]
          }
        },
        "_6794_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3550, 3442 ],
            "out1": [ 3551 ]
          }
        },
        "_6795_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3436, 236 ],
            "out1": [ 3552 ]
          }
        },
        "_6796_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3435 ],
            "out1": [ 3553 ]
          }
        },
        "_6797_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3553, 3552 ],
            "out1": [ 3554 ]
          }
        },
        "_6798_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3554, 3551 ],
            "out1": [ 3555 ]
          }
        },
        "_6799_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 502, 249 ],
            "out1": [ 3556 ]
          }
        },
        "_6800_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 113, 3406 ],
            "out1": [ 3557 ]
          }
        },
        "_6801_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3557, 3556 ],
            "out1": [ 3558 ]
          }
        },
        "_6802_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3558, 3442 ],
            "out1": [ 3559 ]
          }
        },
        "_6803_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3438, 236 ],
            "out1": [ 3560 ]
          }
        },
        "_6804_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3437 ],
            "out1": [ 3561 ]
          }
        },
        "_6805_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3561, 3560 ],
            "out1": [ 3562 ]
          }
        },
        "_6806_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3562, 3559 ],
            "out1": [ 3563 ]
          }
        },
        "_6807_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 114, 3406 ],
            "out1": [ 3564 ]
          }
        },
        "_6808_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 507, 249 ],
            "out1": [ 3565 ]
          }
        },
        "_6809_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3565, 3564 ],
            "out1": [ 3566 ]
          }
        },
        "_6810_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3566, 3442 ],
            "out1": [ 3567 ]
          }
        },
        "_6811_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3440, 236 ],
            "out1": [ 3568 ]
          }
        },
        "_6812_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3448, 3439 ],
            "out1": [ 3569 ]
          }
        },
        "_6813_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3569, 3568 ],
            "out1": [ 3570 ]
          }
        },
        "_6814_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3570, 3567 ],
            "out1": [ 3571 ]
          }
        },
        "_6815_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3441, 3406 ],
            "out1": [ 3572 ]
          }
        },
        "_6816_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3572, 3442 ],
            "out1": [ 3573 ]
          }
        },
        "_6817_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3451 ],
            "E": [ 3573 ],
            "Q": [ 6 ]
          }
        },
        "_6818_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3459 ],
            "E": [ 3573 ],
            "Q": [ 7 ]
          }
        },
        "_6819_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3467 ],
            "E": [ 3573 ],
            "Q": [ 8 ]
          }
        },
        "_6820_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3475 ],
            "E": [ 3573 ],
            "Q": [ 9 ]
          }
        },
        "_6821_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3483 ],
            "E": [ 3573 ],
            "Q": [ 10 ]
          }
        },
        "_6822_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3491 ],
            "E": [ 3573 ],
            "Q": [ 11 ]
          }
        },
        "_6823_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3499 ],
            "E": [ 3573 ],
            "Q": [ 12 ]
          }
        },
        "_6824_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3507 ],
            "E": [ 3573 ],
            "Q": [ 13 ]
          }
        },
        "_6825_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3515 ],
            "E": [ 3573 ],
            "Q": [ 14 ]
          }
        },
        "_6826_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3523 ],
            "E": [ 3573 ],
            "Q": [ 15 ]
          }
        },
        "_6827_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3531 ],
            "E": [ 3573 ],
            "Q": [ 16 ]
          }
        },
        "_6828_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3539 ],
            "E": [ 3573 ],
            "Q": [ 17 ]
          }
        },
        "_6829_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3547 ],
            "E": [ 3573 ],
            "Q": [ 18 ]
          }
        },
        "_6830_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3555 ],
            "E": [ 3573 ],
            "Q": [ 19 ]
          }
        },
        "_6831_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3563 ],
            "E": [ 3573 ],
            "Q": [ 20 ]
          }
        },
        "_6832_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3571 ],
            "E": [ 3573 ],
            "Q": [ 21 ]
          }
        },
        "_6833_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 223 ],
            "out1": [ 3574 ]
          }
        },
        "_6834_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1584 ],
            "out1": [ 3575 ]
          }
        },
        "_6835_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 244 ],
            "out1": [ 3576 ]
          }
        },
        "_6836_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1602 ],
            "out1": [ 3577 ]
          }
        },
        "_6837_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 316 ],
            "out1": [ 3578 ]
          }
        },
        "_6838_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1585 ],
            "out1": [ 3579 ]
          }
        },
        "_6839_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1608 ],
            "out1": [ 3580 ]
          }
        },
        "_6840_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1586 ],
            "out1": [ 3581 ]
          }
        },
        "_6841_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1613 ],
            "out1": [ 3582 ]
          }
        },
        "_6842_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1587 ],
            "out1": [ 3583 ]
          }
        },
        "_6843_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1618 ],
            "out1": [ 3584 ]
          }
        },
        "_6844_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1588 ],
            "out1": [ 3585 ]
          }
        },
        "_6845_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1623 ],
            "out1": [ 3586 ]
          }
        },
        "_6846_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1589 ],
            "out1": [ 3587 ]
          }
        },
        "_6847_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1628 ],
            "out1": [ 3588 ]
          }
        },
        "_6848_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1590 ],
            "out1": [ 3589 ]
          }
        },
        "_6849_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1633 ],
            "out1": [ 3590 ]
          }
        },
        "_6850_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1591 ],
            "out1": [ 3591 ]
          }
        },
        "_6851_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1638 ],
            "out1": [ 3592 ]
          }
        },
        "_6852_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1592 ],
            "out1": [ 3593 ]
          }
        },
        "_6853_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1643 ],
            "out1": [ 3594 ]
          }
        },
        "_6854_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1593 ],
            "out1": [ 3595 ]
          }
        },
        "_6855_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1648 ],
            "out1": [ 3596 ]
          }
        },
        "_6856_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1594 ],
            "out1": [ 3597 ]
          }
        },
        "_6857_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1653 ],
            "out1": [ 3598 ]
          }
        },
        "_6858_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1595 ],
            "out1": [ 3599 ]
          }
        },
        "_6859_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1658 ],
            "out1": [ 3600 ]
          }
        },
        "_6860_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1596 ],
            "out1": [ 3601 ]
          }
        },
        "_6861_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1663 ],
            "out1": [ 3602 ]
          }
        },
        "_6862_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1597 ],
            "out1": [ 3603 ]
          }
        },
        "_6863_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1668 ],
            "out1": [ 3604 ]
          }
        },
        "_6864_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1598 ],
            "out1": [ 3605 ]
          }
        },
        "_6865_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1673 ],
            "out1": [ 3606 ]
          }
        },
        "_6866_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1599 ],
            "out1": [ 3607 ]
          }
        },
        "_6867_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 1678 ],
            "out1": [ 3608 ]
          }
        },
        "_6868_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 115 ],
            "out1": [ 3609 ]
          }
        },
        "_6869_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3578, 3576 ],
            "out1": [ 3610 ]
          }
        },
        "_6870_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 223, 1699 ],
            "out1": [ 3611 ]
          }
        },
        "_6871_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3574, 116 ],
            "out1": [ 3612 ]
          }
        },
        "_6872_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3612, 3611 ],
            "out1": [ 3613 ]
          }
        },
        "_6873_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3613, 3610 ],
            "out1": [ 3614 ]
          }
        },
        "_6874_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 316, 3577 ],
            "out1": [ 3615 ]
          }
        },
        "_6875_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 316, 3576 ],
            "out1": [ 3616 ]
          }
        },
        "_6876_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3575 ],
            "out1": [ 3617 ]
          }
        },
        "_6877_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3617, 3615 ],
            "out1": [ 3618 ]
          }
        },
        "_6878_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3618, 3614 ],
            "out1": [ 3619 ]
          }
        },
        "_6879_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 117, 3574 ],
            "out1": [ 3620 ]
          }
        },
        "_6880_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1703, 223 ],
            "out1": [ 3621 ]
          }
        },
        "_6881_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3621, 3620 ],
            "out1": [ 3622 ]
          }
        },
        "_6882_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3622, 3610 ],
            "out1": [ 3623 ]
          }
        },
        "_6883_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3580, 316 ],
            "out1": [ 3624 ]
          }
        },
        "_6884_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3579 ],
            "out1": [ 3625 ]
          }
        },
        "_6885_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3625, 3624 ],
            "out1": [ 3626 ]
          }
        },
        "_6886_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3626, 3623 ],
            "out1": [ 3627 ]
          }
        },
        "_6887_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 118, 3574 ],
            "out1": [ 3628 ]
          }
        },
        "_6888_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1707, 223 ],
            "out1": [ 3629 ]
          }
        },
        "_6889_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3629, 3628 ],
            "out1": [ 3630 ]
          }
        },
        "_6890_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3630, 3610 ],
            "out1": [ 3631 ]
          }
        },
        "_6891_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3582, 316 ],
            "out1": [ 3632 ]
          }
        },
        "_6892_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3581 ],
            "out1": [ 3633 ]
          }
        },
        "_6893_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3633, 3632 ],
            "out1": [ 3634 ]
          }
        },
        "_6894_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3634, 3631 ],
            "out1": [ 3635 ]
          }
        },
        "_6895_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 119, 3574 ],
            "out1": [ 3636 ]
          }
        },
        "_6896_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1709, 223 ],
            "out1": [ 3637 ]
          }
        },
        "_6897_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3637, 3636 ],
            "out1": [ 3638 ]
          }
        },
        "_6898_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3638, 3610 ],
            "out1": [ 3639 ]
          }
        },
        "_6899_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3584, 316 ],
            "out1": [ 3640 ]
          }
        },
        "_6900_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3583 ],
            "out1": [ 3641 ]
          }
        },
        "_6901_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3641, 3640 ],
            "out1": [ 3642 ]
          }
        },
        "_6902_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3642, 3639 ],
            "out1": [ 3643 ]
          }
        },
        "_6903_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 120, 3574 ],
            "out1": [ 3644 ]
          }
        },
        "_6904_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1711, 223 ],
            "out1": [ 3645 ]
          }
        },
        "_6905_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3645, 3644 ],
            "out1": [ 3646 ]
          }
        },
        "_6906_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3646, 3610 ],
            "out1": [ 3647 ]
          }
        },
        "_6907_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3586, 316 ],
            "out1": [ 3648 ]
          }
        },
        "_6908_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3585 ],
            "out1": [ 3649 ]
          }
        },
        "_6909_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3649, 3648 ],
            "out1": [ 3650 ]
          }
        },
        "_6910_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3650, 3647 ],
            "out1": [ 3651 ]
          }
        },
        "_6911_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 121, 3574 ],
            "out1": [ 3652 ]
          }
        },
        "_6912_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1713, 223 ],
            "out1": [ 3653 ]
          }
        },
        "_6913_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3653, 3652 ],
            "out1": [ 3654 ]
          }
        },
        "_6914_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3654, 3610 ],
            "out1": [ 3655 ]
          }
        },
        "_6915_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3588, 316 ],
            "out1": [ 3656 ]
          }
        },
        "_6916_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3587 ],
            "out1": [ 3657 ]
          }
        },
        "_6917_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3657, 3656 ],
            "out1": [ 3658 ]
          }
        },
        "_6918_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3658, 3655 ],
            "out1": [ 3659 ]
          }
        },
        "_6919_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 122, 3574 ],
            "out1": [ 3660 ]
          }
        },
        "_6920_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1715, 223 ],
            "out1": [ 3661 ]
          }
        },
        "_6921_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3661, 3660 ],
            "out1": [ 3662 ]
          }
        },
        "_6922_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3662, 3610 ],
            "out1": [ 3663 ]
          }
        },
        "_6923_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3590, 316 ],
            "out1": [ 3664 ]
          }
        },
        "_6924_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3589 ],
            "out1": [ 3665 ]
          }
        },
        "_6925_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3665, 3664 ],
            "out1": [ 3666 ]
          }
        },
        "_6926_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3666, 3663 ],
            "out1": [ 3667 ]
          }
        },
        "_6927_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 123, 3574 ],
            "out1": [ 3668 ]
          }
        },
        "_6928_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1717, 223 ],
            "out1": [ 3669 ]
          }
        },
        "_6929_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3669, 3668 ],
            "out1": [ 3670 ]
          }
        },
        "_6930_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3670, 3610 ],
            "out1": [ 3671 ]
          }
        },
        "_6931_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3592, 316 ],
            "out1": [ 3672 ]
          }
        },
        "_6932_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3591 ],
            "out1": [ 3673 ]
          }
        },
        "_6933_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3673, 3672 ],
            "out1": [ 3674 ]
          }
        },
        "_6934_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3674, 3671 ],
            "out1": [ 3675 ]
          }
        },
        "_6935_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1719, 223 ],
            "out1": [ 3676 ]
          }
        },
        "_6936_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 124, 3574 ],
            "out1": [ 3677 ]
          }
        },
        "_6937_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3677, 3676 ],
            "out1": [ 3678 ]
          }
        },
        "_6938_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3678, 3610 ],
            "out1": [ 3679 ]
          }
        },
        "_6939_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3594, 316 ],
            "out1": [ 3680 ]
          }
        },
        "_6940_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3593 ],
            "out1": [ 3681 ]
          }
        },
        "_6941_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3681, 3680 ],
            "out1": [ 3682 ]
          }
        },
        "_6942_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3682, 3679 ],
            "out1": [ 3683 ]
          }
        },
        "_6943_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 125, 3574 ],
            "out1": [ 3684 ]
          }
        },
        "_6944_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1721, 223 ],
            "out1": [ 3685 ]
          }
        },
        "_6945_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3685, 3684 ],
            "out1": [ 3686 ]
          }
        },
        "_6946_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3686, 3610 ],
            "out1": [ 3687 ]
          }
        },
        "_6947_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3596, 316 ],
            "out1": [ 3688 ]
          }
        },
        "_6948_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3595 ],
            "out1": [ 3689 ]
          }
        },
        "_6949_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3689, 3688 ],
            "out1": [ 3690 ]
          }
        },
        "_6950_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3690, 3687 ],
            "out1": [ 3691 ]
          }
        },
        "_6951_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1723, 223 ],
            "out1": [ 3692 ]
          }
        },
        "_6952_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 126, 3574 ],
            "out1": [ 3693 ]
          }
        },
        "_6953_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3693, 3692 ],
            "out1": [ 3694 ]
          }
        },
        "_6954_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3694, 3610 ],
            "out1": [ 3695 ]
          }
        },
        "_6955_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3598, 316 ],
            "out1": [ 3696 ]
          }
        },
        "_6956_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3597 ],
            "out1": [ 3697 ]
          }
        },
        "_6957_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3697, 3696 ],
            "out1": [ 3698 ]
          }
        },
        "_6958_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3698, 3695 ],
            "out1": [ 3699 ]
          }
        },
        "_6959_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 127, 3574 ],
            "out1": [ 3700 ]
          }
        },
        "_6960_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1725, 223 ],
            "out1": [ 3701 ]
          }
        },
        "_6961_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3701, 3700 ],
            "out1": [ 3702 ]
          }
        },
        "_6962_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3702, 3610 ],
            "out1": [ 3703 ]
          }
        },
        "_6963_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3600, 316 ],
            "out1": [ 3704 ]
          }
        },
        "_6964_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3599 ],
            "out1": [ 3705 ]
          }
        },
        "_6965_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3705, 3704 ],
            "out1": [ 3706 ]
          }
        },
        "_6966_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3706, 3703 ],
            "out1": [ 3707 ]
          }
        },
        "_6967_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1727, 223 ],
            "out1": [ 3708 ]
          }
        },
        "_6968_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 128, 3574 ],
            "out1": [ 3709 ]
          }
        },
        "_6969_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3709, 3708 ],
            "out1": [ 3710 ]
          }
        },
        "_6970_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3710, 3610 ],
            "out1": [ 3711 ]
          }
        },
        "_6971_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3602, 316 ],
            "out1": [ 3712 ]
          }
        },
        "_6972_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3601 ],
            "out1": [ 3713 ]
          }
        },
        "_6973_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3713, 3712 ],
            "out1": [ 3714 ]
          }
        },
        "_6974_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3714, 3711 ],
            "out1": [ 3715 ]
          }
        },
        "_6975_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 129, 3574 ],
            "out1": [ 3716 ]
          }
        },
        "_6976_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1729, 223 ],
            "out1": [ 3717 ]
          }
        },
        "_6977_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3717, 3716 ],
            "out1": [ 3718 ]
          }
        },
        "_6978_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3718, 3610 ],
            "out1": [ 3719 ]
          }
        },
        "_6979_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3604, 316 ],
            "out1": [ 3720 ]
          }
        },
        "_6980_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3603 ],
            "out1": [ 3721 ]
          }
        },
        "_6981_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3721, 3720 ],
            "out1": [ 3722 ]
          }
        },
        "_6982_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3722, 3719 ],
            "out1": [ 3723 ]
          }
        },
        "_6983_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1731, 223 ],
            "out1": [ 3724 ]
          }
        },
        "_6984_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 130, 3574 ],
            "out1": [ 3725 ]
          }
        },
        "_6985_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3725, 3724 ],
            "out1": [ 3726 ]
          }
        },
        "_6986_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3726, 3610 ],
            "out1": [ 3727 ]
          }
        },
        "_6987_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3606, 316 ],
            "out1": [ 3728 ]
          }
        },
        "_6988_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3605 ],
            "out1": [ 3729 ]
          }
        },
        "_6989_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3729, 3728 ],
            "out1": [ 3730 ]
          }
        },
        "_6990_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3730, 3727 ],
            "out1": [ 3731 ]
          }
        },
        "_6991_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 131, 3574 ],
            "out1": [ 3732 ]
          }
        },
        "_6992_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 1733, 223 ],
            "out1": [ 3733 ]
          }
        },
        "_6993_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3733, 3732 ],
            "out1": [ 3734 ]
          }
        },
        "_6994_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3734, 3610 ],
            "out1": [ 3735 ]
          }
        },
        "_6995_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3608, 316 ],
            "out1": [ 3736 ]
          }
        },
        "_6996_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3616, 3607 ],
            "out1": [ 3737 ]
          }
        },
        "_6997_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3737, 3736 ],
            "out1": [ 3738 ]
          }
        },
        "_6998_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3738, 3735 ],
            "out1": [ 3739 ]
          }
        },
        "_6999_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3609, 3574 ],
            "out1": [ 3740 ]
          }
        },
        "_7000_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 3740, 3610 ],
            "out1": [ 3741 ]
          }
        },
        "_7001_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3619 ],
            "E": [ 3741 ],
            "Q": [ 3742 ]
          }
        },
        "_7002_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3627 ],
            "E": [ 3741 ],
            "Q": [ 3743 ]
          }
        },
        "_7003_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3635 ],
            "E": [ 3741 ],
            "Q": [ 3744 ]
          }
        },
        "_7004_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3643 ],
            "E": [ 3741 ],
            "Q": [ 3745 ]
          }
        },
        "_7005_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3651 ],
            "E": [ 3741 ],
            "Q": [ 3746 ]
          }
        },
        "_7006_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3659 ],
            "E": [ 3741 ],
            "Q": [ 3747 ]
          }
        },
        "_7007_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3667 ],
            "E": [ 3741 ],
            "Q": [ 3748 ]
          }
        },
        "_7008_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3675 ],
            "E": [ 3741 ],
            "Q": [ 3749 ]
          }
        },
        "_7009_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3683 ],
            "E": [ 3741 ],
            "Q": [ 3750 ]
          }
        },
        "_7010_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3691 ],
            "E": [ 3741 ],
            "Q": [ 3751 ]
          }
        },
        "_7011_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3699 ],
            "E": [ 3741 ],
            "Q": [ 3752 ]
          }
        },
        "_7012_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3707 ],
            "E": [ 3741 ],
            "Q": [ 3753 ]
          }
        },
        "_7013_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3715 ],
            "E": [ 3741 ],
            "Q": [ 3754 ]
          }
        },
        "_7014_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3723 ],
            "E": [ 3741 ],
            "Q": [ 3755 ]
          }
        },
        "_7015_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3731 ],
            "E": [ 3741 ],
            "Q": [ 3756 ]
          }
        },
        "_7016_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3739 ],
            "E": [ 3741 ],
            "Q": [ 3757 ]
          }
        },
        "_7017_": {
          "hide_name": 0,
          "type": "notg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:53.31-56.4"
          },
          "connections": {
            "in1": [ 313 ],
            "out1": [ 3758 ]
          }
        },
        "_7018_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 313, 132 ],
            "out1": [ 3759 ]
          }
        },
        "_7019_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3758, 42 ],
            "out1": [ 3760 ]
          }
        },
        "_7020_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3760, 3759 ],
            "out1": [ 3761 ]
          }
        },
        "_7021_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 43, 313 ],
            "out1": [ 3762 ]
          }
        },
        "_7022_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 133, 3758 ],
            "out1": [ 3763 ]
          }
        },
        "_7023_": {
          "hide_name": 0,
          "type": "nand_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:73.39-76.4"
          },
          "connections": {
            "in1": [ 3763, 3762 ],
            "out1": [ 3764 ]
          }
        },
        "_7024_": {
          "hide_name": 0,
          "type": "nor_n",
          "parameters": {
            "n": "00000000000000000000000000000010",
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:93.38-96.4"
          },
          "connections": {
            "in1": [ 397, 313 ],
            "out1": [ 3765 ]
          }
        },
        "_7025_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:63.16-63.53"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3761 ],
            "E": [ 3765 ],
            "Q": [ 1701 ]
          }
        },
        "_7026_": {
          "hide_name": 0,
          "type": "$_DLATCH_N_",
          "parameters": {
          },
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:63.16-63.53"
          },
          "port_directions": {
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 3764 ],
            "E": [ 3765 ],
            "Q": [ 1705 ]
          }
        },
        "_7027_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3742 ],
            "out1": [ 22 ]
          }
        },
        "_7028_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3743 ],
            "out1": [ 23 ]
          }
        },
        "_7029_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3752 ],
            "out1": [ 32 ]
          }
        },
        "_7030_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3753 ],
            "out1": [ 33 ]
          }
        },
        "_7031_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3754 ],
            "out1": [ 34 ]
          }
        },
        "_7032_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3755 ],
            "out1": [ 35 ]
          }
        },
        "_7033_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3756 ],
            "out1": [ 36 ]
          }
        },
        "_7034_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3757 ],
            "out1": [ 37 ]
          }
        },
        "_7035_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3744 ],
            "out1": [ 24 ]
          }
        },
        "_7036_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3745 ],
            "out1": [ 25 ]
          }
        },
        "_7037_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3746 ],
            "out1": [ 26 ]
          }
        },
        "_7038_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3747 ],
            "out1": [ 27 ]
          }
        },
        "_7039_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3748 ],
            "out1": [ 28 ]
          }
        },
        "_7040_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3749 ],
            "out1": [ 29 ]
          }
        },
        "_7041_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3750 ],
            "out1": [ 30 ]
          }
        },
        "_7042_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3751 ],
            "out1": [ 31 ]
          }
        },
        "_7043_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 2 ],
            "out1": [ 400 ]
          }
        },
        "_7044_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 225 ],
            "out1": [ 5 ]
          }
        },
        "_7045_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 3 ],
            "out1": [ 363 ]
          }
        },
        "_7046_": {
          "hide_name": 0,
          "type": "bufg",
          "parameters": {
            "tphl": "00000000000000000000000000000000",
            "tplh": "00000000000000000000000000000000"
          },
          "attributes": {
            "keep": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/Logic_map.v:5.32-8.4"
          },
          "connections": {
            "in1": [ 231 ],
            "out1": [ 4 ]
          }
        }
      },
      "netnames": {
        "$techmap11243\\_5146_.Si": {
          "hide_name": 1,
          "bits": [ 1951 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11244\\_5145_.Si": {
          "hide_name": 1,
          "bits": [ 1950 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11245\\_5153_.Si": {
          "hide_name": 1,
          "bits": [ 1958 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11246\\_5143_.Si": {
          "hide_name": 1,
          "bits": [ 1948 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11247\\_5152_.Si": {
          "hide_name": 1,
          "bits": [ 1957 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11248\\_5142_.Si": {
          "hide_name": 1,
          "bits": [ 1947 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11249\\_5151_.Si": {
          "hide_name": 1,
          "bits": [ 1956 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11250\\_5141_.Si": {
          "hide_name": 1,
          "bits": [ 1946 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11251\\_5150_.Si": {
          "hide_name": 1,
          "bits": [ 1955 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11252\\_5149_.Si": {
          "hide_name": 1,
          "bits": [ 1954 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11253\\_5148_.Si": {
          "hide_name": 1,
          "bits": [ 1953 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11254\\_5147_.Si": {
          "hide_name": 1,
          "bits": [ 1952 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11255\\_5156_.Si": {
          "hide_name": 1,
          "bits": [ 1961 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11256\\_5155_.Si": {
          "hide_name": 1,
          "bits": [ 1960 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11257\\_5154_.Si": {
          "hide_name": 1,
          "bits": [ 1959 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11258\\_5144_.Si": {
          "hide_name": 1,
          "bits": [ 1949 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:69.17-69.57|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11259\\_4908_.Si": {
          "hide_name": 1,
          "bits": [ 1695 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11260\\_4906_.Si": {
          "hide_name": 1,
          "bits": [ 1693 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11261\\_4896_.Si": {
          "hide_name": 1,
          "bits": [ 1683 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11262\\_4901_.Si": {
          "hide_name": 1,
          "bits": [ 1688 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11263\\_4902_.Si": {
          "hide_name": 1,
          "bits": [ 1689 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11264\\_4905_.Si": {
          "hide_name": 1,
          "bits": [ 1692 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11265\\_4897_.Si": {
          "hide_name": 1,
          "bits": [ 1684 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11266\\_4903_.Si": {
          "hide_name": 1,
          "bits": [ 1690 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11267\\_4898_.Si": {
          "hide_name": 1,
          "bits": [ 1685 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11268\\_4911_.Si": {
          "hide_name": 1,
          "bits": [ 1698 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11269\\_4899_.Si": {
          "hide_name": 1,
          "bits": [ 1686 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11270\\_4900_.Si": {
          "hide_name": 1,
          "bits": [ 1687 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11271\\_4909_.Si": {
          "hide_name": 1,
          "bits": [ 1696 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11272\\_4910_.Si": {
          "hide_name": 1,
          "bits": [ 1697 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11273\\_4907_.Si": {
          "hide_name": 1,
          "bits": [ 1694 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11274\\_4904_.Si": {
          "hide_name": 1,
          "bits": [ 1691 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11275\\_3701_.Si": {
          "hide_name": 1,
          "bits": [ 401 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:74.2-79.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11276\\_3702_.Si": {
          "hide_name": 1,
          "bits": [ 402 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:74.2-79.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11277\\_3777_.Si": {
          "hide_name": 1,
          "bits": [ 512 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11278\\_3778_.Si": {
          "hide_name": 1,
          "bits": [ 513 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11279\\_3779_.Si": {
          "hide_name": 1,
          "bits": [ 514 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11280\\_3780_.Si": {
          "hide_name": 1,
          "bits": [ 515 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11281\\_3781_.Si": {
          "hide_name": 1,
          "bits": [ 516 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11282\\_3782_.Si": {
          "hide_name": 1,
          "bits": [ 517 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11283\\_3783_.Si": {
          "hide_name": 1,
          "bits": [ 518 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11284\\_3784_.Si": {
          "hide_name": 1,
          "bits": [ 519 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11285\\_3785_.Si": {
          "hide_name": 1,
          "bits": [ 520 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11286\\_3786_.Si": {
          "hide_name": 1,
          "bits": [ 521 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11287\\_3787_.Si": {
          "hide_name": 1,
          "bits": [ 522 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11288\\_3788_.Si": {
          "hide_name": 1,
          "bits": [ 523 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11289\\_3789_.Si": {
          "hide_name": 1,
          "bits": [ 524 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11290\\_3790_.Si": {
          "hide_name": 1,
          "bits": [ 525 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11291\\_3791_.Si": {
          "hide_name": 1,
          "bits": [ 526 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11292\\_3792_.Si": {
          "hide_name": 1,
          "bits": [ 527 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11293\\_5912_.Si": {
          "hide_name": 1,
          "bits": [ 2737 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11294\\_5913_.Si": {
          "hide_name": 1,
          "bits": [ 2738 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11295\\_5914_.Si": {
          "hide_name": 1,
          "bits": [ 2739 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11296\\_5915_.Si": {
          "hide_name": 1,
          "bits": [ 2740 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11297\\_5967_.Si": {
          "hide_name": 1,
          "bits": [ 2808 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11298\\_5968_.Si": {
          "hide_name": 1,
          "bits": [ 2809 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11299\\_5969_.Si": {
          "hide_name": 1,
          "bits": [ 2810 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11300\\_5970_.Si": {
          "hide_name": 1,
          "bits": [ 2811 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11301\\_5971_.Si": {
          "hide_name": 1,
          "bits": [ 2812 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11302\\_5972_.Si": {
          "hide_name": 1,
          "bits": [ 2813 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11303\\_5973_.Si": {
          "hide_name": 1,
          "bits": [ 2814 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11304\\_5974_.Si": {
          "hide_name": 1,
          "bits": [ 2815 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11305\\_5975_.Si": {
          "hide_name": 1,
          "bits": [ 2816 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11306\\_5976_.Si": {
          "hide_name": 1,
          "bits": [ 2817 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11307\\_5977_.Si": {
          "hide_name": 1,
          "bits": [ 2818 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11308\\_5978_.Si": {
          "hide_name": 1,
          "bits": [ 2819 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11309\\_5979_.Si": {
          "hide_name": 1,
          "bits": [ 2820 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11310\\_5980_.Si": {
          "hide_name": 1,
          "bits": [ 2821 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11311\\_5981_.Si": {
          "hide_name": 1,
          "bits": [ 2822 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11312\\_5982_.Si": {
          "hide_name": 1,
          "bits": [ 2823 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11313\\_5989_.Si": {
          "hide_name": 1,
          "bits": [ 2831 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:75.17-75.62|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11314\\_5996_.Si": {
          "hide_name": 1,
          "bits": [ 2839 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:74.17-74.62|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11315\\_6003_.Si": {
          "hide_name": 1,
          "bits": [ 2847 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:76.17-76.62|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "$techmap11316\\_6010_.Si": {
          "hide_name": 1,
          "bits": [ 2855 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:75.2-82.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:73.17-73.62|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/tech/DFF_map.v:45.17-45.19"
          }
        },
        "CU.ADD": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "hdlname": "CU ADD",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:34.50-34.53"
          }
        },
        "CU.AND": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "hdlname": "CU AND",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:34.40-34.43"
          }
        },
        "CU.INC1": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "hdlname": "CU INC1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:35.25-35.29"
          }
        },
        "CU.INC2": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "hdlname": "CU INC2",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:35.31-35.35"
          }
        },
        "CU.LSB0E": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "hdlname": "CU LSB0E",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:35.80-35.85"
          }
        },
        "CU.MUL": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "hdlname": "CU MUL",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:34.55-34.58"
          }
        },
        "CU.NOT": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "hdlname": "CU NOT",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:34.45-34.48"
          }
        },
        "CU.SE12bits": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "hdlname": "CU SE12bits",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:34.21-34.29"
          }
        },
        "CU.SE4bits": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "hdlname": "CU SE4bits",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:34.31-34.38"
          }
        },
        "CU.SHF[0]": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "hdlname": "CU SHF",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:36.20-36.23"
          }
        },
        "CU.SHF[1]": {
          "hide_name": 0,
          "bits": [ 375 ],
          "offset": 1,
          "attributes": {
            "hdlname": "CU SHF",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:36.20-36.23"
          }
        },
        "CU.conOF": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "hdlname": "CU conOF",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:34.14-34.19"
          }
        },
        "CU.enSKP": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "hdlname": "CU enSKP",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:28.20-28.25"
          }
        },
        "CU.inst[0]": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[10]": {
          "hide_name": 0,
          "bits": [ 358 ],
          "offset": 10,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[11]": {
          "hide_name": 0,
          "bits": [ 369 ],
          "offset": 11,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[12]": {
          "hide_name": 0,
          "bits": [ 209 ],
          "offset": 12,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[13]": {
          "hide_name": 0,
          "bits": [ 239 ],
          "offset": 13,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[14]": {
          "hide_name": 0,
          "bits": [ 355 ],
          "offset": 14,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[15]": {
          "hide_name": 0,
          "bits": [ 152 ],
          "offset": 15,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[1]": {
          "hide_name": 0,
          "bits": [ 185 ],
          "offset": 1,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[2]": {
          "hide_name": 0,
          "bits": [ 270 ],
          "offset": 2,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[3]": {
          "hide_name": 0,
          "bits": [ 272 ],
          "offset": 3,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[4]": {
          "hide_name": 0,
          "bits": [ 172 ],
          "offset": 4,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[5]": {
          "hide_name": 0,
          "bits": [ 175 ],
          "offset": 5,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[6]": {
          "hide_name": 0,
          "bits": [ 178 ],
          "offset": 6,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[7]": {
          "hide_name": 0,
          "bits": [ 197 ],
          "offset": 7,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[8]": {
          "hide_name": 0,
          "bits": [ 165 ],
          "offset": 8,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.inst[9]": {
          "hide_name": 0,
          "bits": [ 357 ],
          "offset": 9,
          "attributes": {
            "hdlname": "CU inst",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:29.16-29.20"
          }
        },
        "CU.ldAC": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "hdlname": "CU ldAC",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:30.38-30.42"
          }
        },
        "CU.ldIN": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "hdlname": "CU ldIN",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:30.32-30.36"
          }
        },
        "CU.ldIR": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "hdlname": "CU ldIR",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:30.14-30.18"
          }
        },
        "CU.ldOF": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "hdlname": "CU ldOF",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:30.20-30.24"
          }
        },
        "CU.ldPC": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "hdlname": "CU ldPC",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:30.26-30.30"
          }
        },
        "CU.ldSR[0]": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "hdlname": "CU ldSR",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:37.20-37.24"
          }
        },
        "CU.ldSR[1]": {
          "hide_name": 0,
          "bits": [ 177 ],
          "offset": 1,
          "attributes": {
            "hdlname": "CU ldSR",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:37.20-37.24"
          }
        },
        "CU.ldSR[2]": {
          "hide_name": 0,
          "bits": [ 196 ],
          "offset": 2,
          "attributes": {
            "hdlname": "CU ldSR",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:37.20-37.24"
          }
        },
        "CU.ldSR[3]": {
          "hide_name": 0,
          "bits": [ 203 ],
          "offset": 3,
          "attributes": {
            "hdlname": "CU ldSR",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:37.20-37.24"
          }
        },
        "CU.nstate[0]": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "hdlname": "CU nstate",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:39.13-39.19"
          }
        },
        "CU.nstate[1]": {
          "hide_name": 0,
          "bits": [ 399 ],
          "offset": 1,
          "attributes": {
            "hdlname": "CU nstate",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:39.13-39.19"
          }
        },
        "CU.pstate[0]": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "hdlname": "CU pstate",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:38.13-38.19"
          }
        },
        "CU.pstate[1]": {
          "hide_name": 0,
          "bits": [ 205 ],
          "offset": 1,
          "attributes": {
            "hdlname": "CU pstate",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:38.13-38.19"
          }
        },
        "CU.sel1_ARU": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "hdlname": "CU sel1_ARU",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:31.71-31.79"
          }
        },
        "CU.selAC_MEM": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "hdlname": "CU selAC_MEM",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:33.25-33.34"
          }
        },
        "CU.selARU_AC": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "hdlname": "CU selARU_AC",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:33.58-33.67"
          }
        },
        "CU.selARU_SR": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "hdlname": "CU selARU_SR",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:35.37-35.46"
          }
        },
        "CU.selIMM_AC": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "hdlname": "CU selIMM_AC",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:33.36-33.45"
          }
        },
        "CU.selIMM_LGU": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "hdlname": "CU selIMM_LGU",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:31.47-31.57"
          }
        },
        "CU.selIMM_OF": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "hdlname": "CU selIMM_OF",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:31.14-31.23"
          }
        },
        "CU.selIMM_PC": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "hdlname": "CU selIMM_PC",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:32.47-32.56"
          }
        },
        "CU.selINC_IN": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "hdlname": "CU selINC_IN",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:31.25-31.34"
          }
        },
        "CU.selINC_PC": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "hdlname": "CU selINC_PC",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:32.25-32.34"
          }
        },
        "CU.selIN_ADR": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "hdlname": "CU selIN_ADR",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:32.58-32.67"
          }
        },
        "CU.selIN_MEM": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "hdlname": "CU selIN_MEM",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:35.58-35.67"
          }
        },
        "CU.selIR_ADR": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "hdlname": "CU selIR_ADR",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:32.69-32.78"
          }
        },
        "CU.selLGU_AC": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "hdlname": "CU selLGU_AC",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:33.69-33.78"
          }
        },
        "CU.selLGU_SR": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "hdlname": "CU selLGU_SR",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:35.48-35.57"
          }
        },
        "CU.selMEM_AC": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "hdlname": "CU selMEM_AC",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:33.47-33.56"
          }
        },
        "CU.selMEM_IN": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "hdlname": "CU selMEM_IN",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:31.36-31.45"
          }
        },
        "CU.selMEM_LGU": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "hdlname": "CU selMEM_LGU",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:31.59-31.69"
          }
        },
        "CU.selMEM_PC": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "hdlname": "CU selMEM_PC",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:32.36-32.45"
          }
        },
        "CU.selPC_MEM": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "hdlname": "CU selPC_MEM",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:35.69-35.78"
          }
        },
        "CU.selPC_OF": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "hdlname": "CU selPC_OF",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:30.64-30.72"
          }
        },
        "CU.selSET_SR": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "hdlname": "CU selSET_SR",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:35.14-35.23"
          }
        },
        "CU.zeroAC": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "hdlname": "CU zeroAC",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:30.44-30.50"
          }
        },
        "DP.AC.in[0]": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[10]": {
          "hide_name": 0,
          "bits": [ 484 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[11]": {
          "hide_name": 0,
          "bits": [ 489 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[12]": {
          "hide_name": 0,
          "bits": [ 494 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[13]": {
          "hide_name": 0,
          "bits": [ 499 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[14]": {
          "hide_name": 0,
          "bits": [ 504 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[15]": {
          "hide_name": 0,
          "bits": [ 509 ],
          "offset": 15,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[1]": {
          "hide_name": 0,
          "bits": [ 439 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[2]": {
          "hide_name": 0,
          "bits": [ 444 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[3]": {
          "hide_name": 0,
          "bits": [ 449 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[4]": {
          "hide_name": 0,
          "bits": [ 454 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[5]": {
          "hide_name": 0,
          "bits": [ 459 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[6]": {
          "hide_name": 0,
          "bits": [ 464 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[7]": {
          "hide_name": 0,
          "bits": [ 469 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[8]": {
          "hide_name": 0,
          "bits": [ 474 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.in[9]": {
          "hide_name": 0,
          "bits": [ 479 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP AC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[0]": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[10]": {
          "hide_name": 0,
          "bits": [ 482 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[11]": {
          "hide_name": 0,
          "bits": [ 487 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[12]": {
          "hide_name": 0,
          "bits": [ 492 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[13]": {
          "hide_name": 0,
          "bits": [ 497 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[14]": {
          "hide_name": 0,
          "bits": [ 502 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[15]": {
          "hide_name": 0,
          "bits": [ 507 ],
          "offset": 15,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[1]": {
          "hide_name": 0,
          "bits": [ 437 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[2]": {
          "hide_name": 0,
          "bits": [ 442 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[3]": {
          "hide_name": 0,
          "bits": [ 447 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[4]": {
          "hide_name": 0,
          "bits": [ 452 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[5]": {
          "hide_name": 0,
          "bits": [ 457 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[6]": {
          "hide_name": 0,
          "bits": [ 462 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[7]": {
          "hide_name": 0,
          "bits": [ 467 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[8]": {
          "hide_name": 0,
          "bits": [ 472 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.AC.out[9]": {
          "hide_name": 0,
          "bits": [ 477 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP AC out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:68.17-68.58"
          }
        },
        "DP.ARU1.C": {
          "hide_name": 0,
          "bits": [ 1512 ],
          "attributes": {
            "hdlname": "DP ARU1 C",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:24.13-24.14|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.N": {
          "hide_name": 0,
          "bits": [ 587 ],
          "attributes": {
            "hdlname": "DP ARU1 N",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:23.12-23.13|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.V": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
            "hdlname": "DP ARU1 V",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:23.15-23.16|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.Z": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "hdlname": "DP ARU1 Z",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:23.9-23.10|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[0]": {
          "hide_name": 0,
          "bits": [ 529 ],
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[10]": {
          "hide_name": 0,
          "bits": [ 1232 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[11]": {
          "hide_name": 0,
          "bits": [ 557 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[12]": {
          "hide_name": 0,
          "bits": [ 1374 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[13]": {
          "hide_name": 0,
          "bits": [ 560 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[14]": {
          "hide_name": 0,
          "bits": [ 563 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[15]": {
          "hide_name": 0,
          "bits": [ 597 ],
          "offset": 15,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[1]": {
          "hide_name": 0,
          "bits": [ 533 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[2]": {
          "hide_name": 0,
          "bits": [ 536 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[3]": {
          "hide_name": 0,
          "bits": [ 539 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[4]": {
          "hide_name": 0,
          "bits": [ 542 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[5]": {
          "hide_name": 0,
          "bits": [ 545 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[6]": {
          "hide_name": 0,
          "bits": [ 548 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[7]": {
          "hide_name": 0,
          "bits": [ 551 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[8]": {
          "hide_name": 0,
          "bits": [ 1044 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.in1[9]": {
          "hide_name": 0,
          "bits": [ 554 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP ARU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:25.27-25.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[0]": {
          "hide_name": 0,
          "bits": [ 584 ],
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[10]": {
          "hide_name": 0,
          "bits": [ 590 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[11]": {
          "hide_name": 0,
          "bits": [ 575 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[12]": {
          "hide_name": 0,
          "bits": [ 588 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[13]": {
          "hide_name": 0,
          "bits": [ 573 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[14]": {
          "hide_name": 0,
          "bits": [ 572 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[1]": {
          "hide_name": 0,
          "bits": [ 569 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[2]": {
          "hide_name": 0,
          "bits": [ 568 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[3]": {
          "hide_name": 0,
          "bits": [ 583 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[4]": {
          "hide_name": 0,
          "bits": [ 566 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[5]": {
          "hide_name": 0,
          "bits": [ 581 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[6]": {
          "hide_name": 0,
          "bits": [ 580 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[7]": {
          "hide_name": 0,
          "bits": [ 565 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[8]": {
          "hide_name": 0,
          "bits": [ 576 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.ARU1.out[9]": {
          "hide_name": 0,
          "bits": [ 591 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP ARU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:26.27-26.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "DP.IMM1.in1[0]": {
          "hide_name": 0,
          "bits": [ 1571 ],
          "attributes": {
            "hdlname": "DP IMM1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:102.15-102.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.in1[1]": {
          "hide_name": 0,
          "bits": [ 1574 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP IMM1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:102.15-102.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.in1[2]": {
          "hide_name": 0,
          "bits": [ 1577 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP IMM1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:102.15-102.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.in1[3]": {
          "hide_name": 0,
          "bits": [ 1580 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP IMM1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:102.15-102.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[0]": {
          "hide_name": 0,
          "bits": [ 1584 ],
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[10]": {
          "hide_name": 0,
          "bits": [ 1594 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[11]": {
          "hide_name": 0,
          "bits": [ 1595 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[12]": {
          "hide_name": 0,
          "bits": [ 1596 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[13]": {
          "hide_name": 0,
          "bits": [ 1597 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[14]": {
          "hide_name": 0,
          "bits": [ 1598 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[15]": {
          "hide_name": 0,
          "bits": [ 1599 ],
          "offset": 15,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[1]": {
          "hide_name": 0,
          "bits": [ 1585 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[2]": {
          "hide_name": 0,
          "bits": [ 1586 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[3]": {
          "hide_name": 0,
          "bits": [ 1587 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[4]": {
          "hide_name": 0,
          "bits": [ 1588 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[5]": {
          "hide_name": 0,
          "bits": [ 1589 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[6]": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[7]": {
          "hide_name": 0,
          "bits": [ 1591 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[8]": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IMM1.out[9]": {
          "hide_name": 0,
          "bits": [ 1593 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP IMM1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:103.20-103.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "DP.IN.in[0]": {
          "hide_name": 0,
          "bits": [ 1605 ],
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[10]": {
          "hide_name": 0,
          "bits": [ 1655 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[11]": {
          "hide_name": 0,
          "bits": [ 1660 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[12]": {
          "hide_name": 0,
          "bits": [ 1665 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[13]": {
          "hide_name": 0,
          "bits": [ 1670 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[14]": {
          "hide_name": 0,
          "bits": [ 1675 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[15]": {
          "hide_name": 0,
          "bits": [ 1680 ],
          "offset": 15,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[1]": {
          "hide_name": 0,
          "bits": [ 1610 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[2]": {
          "hide_name": 0,
          "bits": [ 1615 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[3]": {
          "hide_name": 0,
          "bits": [ 1620 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[4]": {
          "hide_name": 0,
          "bits": [ 1625 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[5]": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[6]": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[7]": {
          "hide_name": 0,
          "bits": [ 1640 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[8]": {
          "hide_name": 0,
          "bits": [ 1645 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.in[9]": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP IN in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[0]": {
          "hide_name": 0,
          "bits": [ 1602 ],
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[10]": {
          "hide_name": 0,
          "bits": [ 1653 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[11]": {
          "hide_name": 0,
          "bits": [ 1658 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[12]": {
          "hide_name": 0,
          "bits": [ 1663 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[13]": {
          "hide_name": 0,
          "bits": [ 1668 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[14]": {
          "hide_name": 0,
          "bits": [ 1673 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[15]": {
          "hide_name": 0,
          "bits": [ 1678 ],
          "offset": 15,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[1]": {
          "hide_name": 0,
          "bits": [ 1608 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[2]": {
          "hide_name": 0,
          "bits": [ 1613 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[3]": {
          "hide_name": 0,
          "bits": [ 1618 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[4]": {
          "hide_name": 0,
          "bits": [ 1623 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[5]": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[6]": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[7]": {
          "hide_name": 0,
          "bits": [ 1638 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[8]": {
          "hide_name": 0,
          "bits": [ 1643 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.IN.out[9]": {
          "hide_name": 0,
          "bits": [ 1648 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP IN out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:71.17-71.56"
          }
        },
        "DP.INC2_out[0]": {
          "hide_name": 0,
          "bits": [ 1827 ],
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[10]": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[11]": {
          "hide_name": 0,
          "bits": [ 1879 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[12]": {
          "hide_name": 0,
          "bits": [ 1883 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[13]": {
          "hide_name": 0,
          "bits": [ 1887 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[14]": {
          "hide_name": 0,
          "bits": [ 1891 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[15]": {
          "hide_name": 0,
          "bits": [ 1894 ],
          "offset": 15,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[1]": {
          "hide_name": 0,
          "bits": [ 1837 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[2]": {
          "hide_name": 0,
          "bits": [ 1843 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[3]": {
          "hide_name": 0,
          "bits": [ 1847 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[4]": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[5]": {
          "hide_name": 0,
          "bits": [ 1855 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[6]": {
          "hide_name": 0,
          "bits": [ 1859 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[7]": {
          "hide_name": 0,
          "bits": [ 1863 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[8]": {
          "hide_name": 0,
          "bits": [ 1867 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC2_out[9]": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP INC2_out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:44.43-44.51"
          }
        },
        "DP.INC_1.in[0]": {
          "hide_name": 0,
          "bits": [ 1699 ],
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[10]": {
          "hide_name": 0,
          "bits": [ 1723 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[11]": {
          "hide_name": 0,
          "bits": [ 1725 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[12]": {
          "hide_name": 0,
          "bits": [ 1727 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[13]": {
          "hide_name": 0,
          "bits": [ 1729 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[14]": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[15]": {
          "hide_name": 0,
          "bits": [ 1733 ],
          "offset": 15,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[1]": {
          "hide_name": 0,
          "bits": [ 1703 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[2]": {
          "hide_name": 0,
          "bits": [ 1707 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[3]": {
          "hide_name": 0,
          "bits": [ 1709 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[4]": {
          "hide_name": 0,
          "bits": [ 1711 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[5]": {
          "hide_name": 0,
          "bits": [ 1713 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[6]": {
          "hide_name": 0,
          "bits": [ 1715 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[7]": {
          "hide_name": 0,
          "bits": [ 1717 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[8]": {
          "hide_name": 0,
          "bits": [ 1719 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.in[9]": {
          "hide_name": 0,
          "bits": [ 1721 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP INC_1 in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:89.16-89.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.inc_val[0]": {
          "hide_name": 0,
          "bits": [ 1701 ],
          "attributes": {
            "hdlname": "DP INC_1 inc_val",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:90.16-90.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.inc_val[1]": {
          "hide_name": 0,
          "bits": [ 1705 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP INC_1 inc_val",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:90.16-90.23|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[0]": {
          "hide_name": 0,
          "bits": [ 1738 ],
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[10]": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[11]": {
          "hide_name": 0,
          "bits": [ 1790 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[12]": {
          "hide_name": 0,
          "bits": [ 1794 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[13]": {
          "hide_name": 0,
          "bits": [ 1798 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[14]": {
          "hide_name": 0,
          "bits": [ 1802 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[15]": {
          "hide_name": 0,
          "bits": [ 1805 ],
          "offset": 15,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[1]": {
          "hide_name": 0,
          "bits": [ 1748 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[2]": {
          "hide_name": 0,
          "bits": [ 1754 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[3]": {
          "hide_name": 0,
          "bits": [ 1758 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[4]": {
          "hide_name": 0,
          "bits": [ 1762 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[5]": {
          "hide_name": 0,
          "bits": [ 1766 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[6]": {
          "hide_name": 0,
          "bits": [ 1770 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[7]": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[8]": {
          "hide_name": 0,
          "bits": [ 1778 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.INC_1.out[9]": {
          "hide_name": 0,
          "bits": [ 1782 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP INC_1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:91.16-91.19|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:80.6-80.35"
          }
        },
        "DP.LGU1.N": {
          "hide_name": 0,
          "bits": [ 2000 ],
          "attributes": {
            "hdlname": "DP LGU1 N",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:45.12-45.13|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.Z": {
          "hide_name": 0,
          "bits": [ 2009 ],
          "attributes": {
            "hdlname": "DP LGU1 Z",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:45.9-45.10|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[0]": {
          "hide_name": 0,
          "bits": [ 1963 ],
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[10]": {
          "hide_name": 0,
          "bits": [ 2017 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[11]": {
          "hide_name": 0,
          "bits": [ 2019 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[12]": {
          "hide_name": 0,
          "bits": [ 2020 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[13]": {
          "hide_name": 0,
          "bits": [ 2014 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[14]": {
          "hide_name": 0,
          "bits": [ 2011 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[15]": {
          "hide_name": 0,
          "bits": [ 2010 ],
          "offset": 15,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[1]": {
          "hide_name": 0,
          "bits": [ 1965 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[2]": {
          "hide_name": 0,
          "bits": [ 1969 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[3]": {
          "hide_name": 0,
          "bits": [ 1971 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[4]": {
          "hide_name": 0,
          "bits": [ 1973 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[5]": {
          "hide_name": 0,
          "bits": [ 2023 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[6]": {
          "hide_name": 0,
          "bits": [ 2024 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[7]": {
          "hide_name": 0,
          "bits": [ 2026 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[8]": {
          "hide_name": 0,
          "bits": [ 2027 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.in1[9]": {
          "hide_name": 0,
          "bits": [ 2016 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP LGU1 in1",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:47.27-47.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[0]": {
          "hide_name": 0,
          "bits": [ 1997 ],
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[10]": {
          "hide_name": 0,
          "bits": [ 2003 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[11]": {
          "hide_name": 0,
          "bits": [ 1988 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[12]": {
          "hide_name": 0,
          "bits": [ 2001 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[13]": {
          "hide_name": 0,
          "bits": [ 1986 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[14]": {
          "hide_name": 0,
          "bits": [ 1985 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[1]": {
          "hide_name": 0,
          "bits": [ 1982 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[2]": {
          "hide_name": 0,
          "bits": [ 1981 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[3]": {
          "hide_name": 0,
          "bits": [ 1996 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[4]": {
          "hide_name": 0,
          "bits": [ 1979 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[5]": {
          "hide_name": 0,
          "bits": [ 1994 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[6]": {
          "hide_name": 0,
          "bits": [ 1993 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[7]": {
          "hide_name": 0,
          "bits": [ 1978 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[8]": {
          "hide_name": 0,
          "bits": [ 1989 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.LGU1.out[9]": {
          "hide_name": 0,
          "bits": [ 2004 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP LGU1 out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:48.27-48.30|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "DP.OF.in[0]": {
          "hide_name": 0,
          "bits": [ 2722 ],
          "attributes": {
            "hdlname": "DP OF in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55"
          }
        },
        "DP.OF.in[1]": {
          "hide_name": 0,
          "bits": [ 2726 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP OF in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55"
          }
        },
        "DP.OF.in[2]": {
          "hide_name": 0,
          "bits": [ 2730 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP OF in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55"
          }
        },
        "DP.OF.in[3]": {
          "hide_name": 0,
          "bits": [ 2734 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP OF in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:72.17-72.55"
          }
        },
        "DP.PC.in[0]": {
          "hide_name": 0,
          "bits": [ 2745 ],
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[10]": {
          "hide_name": 0,
          "bits": [ 2785 ],
          "offset": 10,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[11]": {
          "hide_name": 0,
          "bits": [ 2789 ],
          "offset": 11,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[12]": {
          "hide_name": 0,
          "bits": [ 2793 ],
          "offset": 12,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[13]": {
          "hide_name": 0,
          "bits": [ 2797 ],
          "offset": 13,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[14]": {
          "hide_name": 0,
          "bits": [ 2801 ],
          "offset": 14,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[15]": {
          "hide_name": 0,
          "bits": [ 2805 ],
          "offset": 15,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[1]": {
          "hide_name": 0,
          "bits": [ 2749 ],
          "offset": 1,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[2]": {
          "hide_name": 0,
          "bits": [ 2753 ],
          "offset": 2,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[3]": {
          "hide_name": 0,
          "bits": [ 2757 ],
          "offset": 3,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[4]": {
          "hide_name": 0,
          "bits": [ 2761 ],
          "offset": 4,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[5]": {
          "hide_name": 0,
          "bits": [ 2765 ],
          "offset": 5,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[6]": {
          "hide_name": 0,
          "bits": [ 2769 ],
          "offset": 6,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[7]": {
          "hide_name": 0,
          "bits": [ 2773 ],
          "offset": 7,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[8]": {
          "hide_name": 0,
          "bits": [ 2777 ],
          "offset": 8,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.PC.in[9]": {
          "hide_name": 0,
          "bits": [ 2781 ],
          "offset": 9,
          "attributes": {
            "hdlname": "DP PC in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:70.17-70.56"
          }
        },
        "DP.SR_C.in": {
          "hide_name": 0,
          "bits": [ 2825 ],
          "attributes": {
            "hdlname": "DP SR_C in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:75.17-75.62"
          }
        },
        "DP.SR_C.out": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "hdlname": "DP SR_C out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:75.17-75.62"
          }
        },
        "DP.SR_N.in": {
          "hide_name": 0,
          "bits": [ 2833 ],
          "attributes": {
            "hdlname": "DP SR_N in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:74.17-74.62"
          }
        },
        "DP.SR_N.out": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "hdlname": "DP SR_N out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:74.17-74.62"
          }
        },
        "DP.SR_V.in": {
          "hide_name": 0,
          "bits": [ 2841 ],
          "attributes": {
            "hdlname": "DP SR_V in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:76.17-76.62"
          }
        },
        "DP.SR_V.out": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "hdlname": "DP SR_V out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:76.17-76.62"
          }
        },
        "DP.SR_Z.in": {
          "hide_name": 0,
          "bits": [ 2849 ],
          "attributes": {
            "hdlname": "DP SR_Z in",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:72.16-72.18|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:73.17-73.62"
          }
        },
        "DP.SR_Z.out": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "hdlname": "DP SR_Z out",
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:73.21-73.24|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:73.17-73.62"
          }
        },
        "_0_": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
          }
        },
        "_1000_": {
          "hide_name": 0,
          "bits": [ 1195 ],
          "attributes": {
          }
        },
        "_1001_": {
          "hide_name": 0,
          "bits": [ 1196 ],
          "attributes": {
          }
        },
        "_1002_": {
          "hide_name": 0,
          "bits": [ 1197 ],
          "attributes": {
          }
        },
        "_1003_": {
          "hide_name": 0,
          "bits": [ 1198 ],
          "attributes": {
          }
        },
        "_1004_": {
          "hide_name": 0,
          "bits": [ 1199 ],
          "attributes": {
          }
        },
        "_1005_": {
          "hide_name": 0,
          "bits": [ 1200 ],
          "attributes": {
          }
        },
        "_1006_": {
          "hide_name": 0,
          "bits": [ 1201 ],
          "attributes": {
          }
        },
        "_1007_": {
          "hide_name": 0,
          "bits": [ 1202 ],
          "attributes": {
          }
        },
        "_1008_": {
          "hide_name": 0,
          "bits": [ 1203 ],
          "attributes": {
          }
        },
        "_1009_": {
          "hide_name": 0,
          "bits": [ 1204 ],
          "attributes": {
          }
        },
        "_100_": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
          }
        },
        "_1010_": {
          "hide_name": 0,
          "bits": [ 1205 ],
          "attributes": {
          }
        },
        "_1011_": {
          "hide_name": 0,
          "bits": [ 1206 ],
          "attributes": {
          }
        },
        "_1012_": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
          }
        },
        "_1013_": {
          "hide_name": 0,
          "bits": [ 1207 ],
          "attributes": {
          }
        },
        "_1014_": {
          "hide_name": 0,
          "bits": [ 1208 ],
          "attributes": {
          }
        },
        "_1015_": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
          }
        },
        "_1016_": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
          }
        },
        "_1017_": {
          "hide_name": 0,
          "bits": [ 1211 ],
          "attributes": {
          }
        },
        "_1018_": {
          "hide_name": 0,
          "bits": [ 1212 ],
          "attributes": {
          }
        },
        "_1019_": {
          "hide_name": 0,
          "bits": [ 1213 ],
          "attributes": {
          }
        },
        "_101_": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
          }
        },
        "_1020_": {
          "hide_name": 0,
          "bits": [ 1214 ],
          "attributes": {
          }
        },
        "_1021_": {
          "hide_name": 0,
          "bits": [ 1215 ],
          "attributes": {
          }
        },
        "_1022_": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
          }
        },
        "_1023_": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
          }
        },
        "_1024_": {
          "hide_name": 0,
          "bits": [ 1217 ],
          "attributes": {
          }
        },
        "_1025_": {
          "hide_name": 0,
          "bits": [ 1218 ],
          "attributes": {
          }
        },
        "_1026_": {
          "hide_name": 0,
          "bits": [ 1219 ],
          "attributes": {
          }
        },
        "_1027_": {
          "hide_name": 0,
          "bits": [ 1220 ],
          "attributes": {
          }
        },
        "_1028_": {
          "hide_name": 0,
          "bits": [ 1221 ],
          "attributes": {
          }
        },
        "_1029_": {
          "hide_name": 0,
          "bits": [ 1222 ],
          "attributes": {
          }
        },
        "_102_": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
          }
        },
        "_1030_": {
          "hide_name": 0,
          "bits": [ 1223 ],
          "attributes": {
          }
        },
        "_1031_": {
          "hide_name": 0,
          "bits": [ 1224 ],
          "attributes": {
          }
        },
        "_1032_": {
          "hide_name": 0,
          "bits": [ 1225 ],
          "attributes": {
          }
        },
        "_1033_": {
          "hide_name": 0,
          "bits": [ 1226 ],
          "attributes": {
          }
        },
        "_1034_": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
          }
        },
        "_1035_": {
          "hide_name": 0,
          "bits": [ 1227 ],
          "attributes": {
          }
        },
        "_1036_": {
          "hide_name": 0,
          "bits": [ 1228 ],
          "attributes": {
          }
        },
        "_1037_": {
          "hide_name": 0,
          "bits": [ 1229 ],
          "attributes": {
          }
        },
        "_1038_": {
          "hide_name": 0,
          "bits": [ 1230 ],
          "attributes": {
          }
        },
        "_1039_": {
          "hide_name": 0,
          "bits": [ 1233 ],
          "attributes": {
          }
        },
        "_103_": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
          }
        },
        "_1040_": {
          "hide_name": 0,
          "bits": [ 1234 ],
          "attributes": {
          }
        },
        "_1041_": {
          "hide_name": 0,
          "bits": [ 1235 ],
          "attributes": {
          }
        },
        "_1042_": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
          }
        },
        "_1043_": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
          }
        },
        "_1044_": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
          }
        },
        "_1045_": {
          "hide_name": 0,
          "bits": [ 1238 ],
          "attributes": {
          }
        },
        "_1046_": {
          "hide_name": 0,
          "bits": [ 1239 ],
          "attributes": {
          }
        },
        "_1047_": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
          }
        },
        "_1048_": {
          "hide_name": 0,
          "bits": [ 1241 ],
          "attributes": {
          }
        },
        "_1049_": {
          "hide_name": 0,
          "bits": [ 1242 ],
          "attributes": {
          }
        },
        "_104_": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "_1050_": {
          "hide_name": 0,
          "bits": [ 1243 ],
          "attributes": {
          }
        },
        "_1051_": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
          }
        },
        "_1052_": {
          "hide_name": 0,
          "bits": [ 1245 ],
          "attributes": {
          }
        },
        "_1053_": {
          "hide_name": 0,
          "bits": [ 1246 ],
          "attributes": {
          }
        },
        "_1054_": {
          "hide_name": 0,
          "bits": [ 1247 ],
          "attributes": {
          }
        },
        "_1055_": {
          "hide_name": 0,
          "bits": [ 534 ],
          "attributes": {
          }
        },
        "_1056_": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
          }
        },
        "_1057_": {
          "hide_name": 0,
          "bits": [ 1249 ],
          "attributes": {
          }
        },
        "_1058_": {
          "hide_name": 0,
          "bits": [ 1250 ],
          "attributes": {
          }
        },
        "_1059_": {
          "hide_name": 0,
          "bits": [ 1251 ],
          "attributes": {
          }
        },
        "_105_": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
          }
        },
        "_1060_": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
          }
        },
        "_1061_": {
          "hide_name": 0,
          "bits": [ 1253 ],
          "attributes": {
          }
        },
        "_1062_": {
          "hide_name": 0,
          "bits": [ 1254 ],
          "attributes": {
          }
        },
        "_1063_": {
          "hide_name": 0,
          "bits": [ 1255 ],
          "attributes": {
          }
        },
        "_1064_": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
          }
        },
        "_1065_": {
          "hide_name": 0,
          "bits": [ 1257 ],
          "attributes": {
          }
        },
        "_1066_": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
          }
        },
        "_1067_": {
          "hide_name": 0,
          "bits": [ 1258 ],
          "attributes": {
          }
        },
        "_1068_": {
          "hide_name": 0,
          "bits": [ 1259 ],
          "attributes": {
          }
        },
        "_1069_": {
          "hide_name": 0,
          "bits": [ 1260 ],
          "attributes": {
          }
        },
        "_106_": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
          }
        },
        "_1070_": {
          "hide_name": 0,
          "bits": [ 1261 ],
          "attributes": {
          }
        },
        "_1071_": {
          "hide_name": 0,
          "bits": [ 1262 ],
          "attributes": {
          }
        },
        "_1072_": {
          "hide_name": 0,
          "bits": [ 1263 ],
          "attributes": {
          }
        },
        "_1073_": {
          "hide_name": 0,
          "bits": [ 1264 ],
          "attributes": {
          }
        },
        "_1074_": {
          "hide_name": 0,
          "bits": [ 1265 ],
          "attributes": {
          }
        },
        "_1075_": {
          "hide_name": 0,
          "bits": [ 1266 ],
          "attributes": {
          }
        },
        "_1076_": {
          "hide_name": 0,
          "bits": [ 1267 ],
          "attributes": {
          }
        },
        "_1077_": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
          }
        },
        "_1078_": {
          "hide_name": 0,
          "bits": [ 1268 ],
          "attributes": {
          }
        },
        "_1079_": {
          "hide_name": 0,
          "bits": [ 1269 ],
          "attributes": {
          }
        },
        "_107_": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
          }
        },
        "_1080_": {
          "hide_name": 0,
          "bits": [ 1270 ],
          "attributes": {
          }
        },
        "_1081_": {
          "hide_name": 0,
          "bits": [ 1271 ],
          "attributes": {
          }
        },
        "_1082_": {
          "hide_name": 0,
          "bits": [ 1272 ],
          "attributes": {
          }
        },
        "_1083_": {
          "hide_name": 0,
          "bits": [ 1273 ],
          "attributes": {
          }
        },
        "_1084_": {
          "hide_name": 0,
          "bits": [ 1274 ],
          "attributes": {
          }
        },
        "_1085_": {
          "hide_name": 0,
          "bits": [ 1275 ],
          "attributes": {
          }
        },
        "_1086_": {
          "hide_name": 0,
          "bits": [ 1276 ],
          "attributes": {
          }
        },
        "_1087_": {
          "hide_name": 0,
          "bits": [ 1277 ],
          "attributes": {
          }
        },
        "_1088_": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
          }
        },
        "_1089_": {
          "hide_name": 0,
          "bits": [ 1278 ],
          "attributes": {
          }
        },
        "_108_": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "_1090_": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
          }
        },
        "_1091_": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
          }
        },
        "_1092_": {
          "hide_name": 0,
          "bits": [ 1281 ],
          "attributes": {
          }
        },
        "_1093_": {
          "hide_name": 0,
          "bits": [ 1282 ],
          "attributes": {
          }
        },
        "_1094_": {
          "hide_name": 0,
          "bits": [ 1283 ],
          "attributes": {
          }
        },
        "_1095_": {
          "hide_name": 0,
          "bits": [ 1284 ],
          "attributes": {
          }
        },
        "_1096_": {
          "hide_name": 0,
          "bits": [ 1285 ],
          "attributes": {
          }
        },
        "_1097_": {
          "hide_name": 0,
          "bits": [ 1286 ],
          "attributes": {
          }
        },
        "_1098_": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
          }
        },
        "_1099_": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
          }
        },
        "_109_": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "_10_": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "_1100_": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
          }
        },
        "_1101_": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
          }
        },
        "_1102_": {
          "hide_name": 0,
          "bits": [ 1290 ],
          "attributes": {
          }
        },
        "_1103_": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
          }
        },
        "_1104_": {
          "hide_name": 0,
          "bits": [ 1292 ],
          "attributes": {
          }
        },
        "_1105_": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
          }
        },
        "_1106_": {
          "hide_name": 0,
          "bits": [ 1294 ],
          "attributes": {
          }
        },
        "_1107_": {
          "hide_name": 0,
          "bits": [ 1295 ],
          "attributes": {
          }
        },
        "_1108_": {
          "hide_name": 0,
          "bits": [ 1296 ],
          "attributes": {
          }
        },
        "_1109_": {
          "hide_name": 0,
          "bits": [ 1297 ],
          "attributes": {
          }
        },
        "_110_": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
          }
        },
        "_1110_": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
          }
        },
        "_1111_": {
          "hide_name": 0,
          "bits": [ 1298 ],
          "attributes": {
          }
        },
        "_1112_": {
          "hide_name": 0,
          "bits": [ 1299 ],
          "attributes": {
          }
        },
        "_1113_": {
          "hide_name": 0,
          "bits": [ 1300 ],
          "attributes": {
          }
        },
        "_1114_": {
          "hide_name": 0,
          "bits": [ 1301 ],
          "attributes": {
          }
        },
        "_1115_": {
          "hide_name": 0,
          "bits": [ 1302 ],
          "attributes": {
          }
        },
        "_1116_": {
          "hide_name": 0,
          "bits": [ 1303 ],
          "attributes": {
          }
        },
        "_1117_": {
          "hide_name": 0,
          "bits": [ 1304 ],
          "attributes": {
          }
        },
        "_1118_": {
          "hide_name": 0,
          "bits": [ 1305 ],
          "attributes": {
          }
        },
        "_1119_": {
          "hide_name": 0,
          "bits": [ 1306 ],
          "attributes": {
          }
        },
        "_111_": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "_1120_": {
          "hide_name": 0,
          "bits": [ 1307 ],
          "attributes": {
          }
        },
        "_1121_": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
          }
        },
        "_1122_": {
          "hide_name": 0,
          "bits": [ 1308 ],
          "attributes": {
          }
        },
        "_1123_": {
          "hide_name": 0,
          "bits": [ 1309 ],
          "attributes": {
          }
        },
        "_1124_": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
          }
        },
        "_1125_": {
          "hide_name": 0,
          "bits": [ 1312 ],
          "attributes": {
          }
        },
        "_1126_": {
          "hide_name": 0,
          "bits": [ 1313 ],
          "attributes": {
          }
        },
        "_1127_": {
          "hide_name": 0,
          "bits": [ 1314 ],
          "attributes": {
          }
        },
        "_1128_": {
          "hide_name": 0,
          "bits": [ 1315 ],
          "attributes": {
          }
        },
        "_1129_": {
          "hide_name": 0,
          "bits": [ 1316 ],
          "attributes": {
          }
        },
        "_112_": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
          }
        },
        "_1130_": {
          "hide_name": 0,
          "bits": [ 1317 ],
          "attributes": {
          }
        },
        "_1131_": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
          }
        },
        "_1132_": {
          "hide_name": 0,
          "bits": [ 1318 ],
          "attributes": {
          }
        },
        "_1133_": {
          "hide_name": 0,
          "bits": [ 1319 ],
          "attributes": {
          }
        },
        "_1134_": {
          "hide_name": 0,
          "bits": [ 1320 ],
          "attributes": {
          }
        },
        "_1135_": {
          "hide_name": 0,
          "bits": [ 1321 ],
          "attributes": {
          }
        },
        "_1136_": {
          "hide_name": 0,
          "bits": [ 1322 ],
          "attributes": {
          }
        },
        "_1137_": {
          "hide_name": 0,
          "bits": [ 1323 ],
          "attributes": {
          }
        },
        "_1138_": {
          "hide_name": 0,
          "bits": [ 1324 ],
          "attributes": {
          }
        },
        "_1139_": {
          "hide_name": 0,
          "bits": [ 1325 ],
          "attributes": {
          }
        },
        "_113_": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
          }
        },
        "_1140_": {
          "hide_name": 0,
          "bits": [ 1326 ],
          "attributes": {
          }
        },
        "_1141_": {
          "hide_name": 0,
          "bits": [ 1327 ],
          "attributes": {
          }
        },
        "_1142_": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
          }
        },
        "_1143_": {
          "hide_name": 0,
          "bits": [ 1328 ],
          "attributes": {
          }
        },
        "_1144_": {
          "hide_name": 0,
          "bits": [ 1329 ],
          "attributes": {
          }
        },
        "_1145_": {
          "hide_name": 0,
          "bits": [ 1330 ],
          "attributes": {
          }
        },
        "_1146_": {
          "hide_name": 0,
          "bits": [ 1331 ],
          "attributes": {
          }
        },
        "_1147_": {
          "hide_name": 0,
          "bits": [ 1332 ],
          "attributes": {
          }
        },
        "_1148_": {
          "hide_name": 0,
          "bits": [ 1333 ],
          "attributes": {
          }
        },
        "_1149_": {
          "hide_name": 0,
          "bits": [ 1334 ],
          "attributes": {
          }
        },
        "_114_": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "_1150_": {
          "hide_name": 0,
          "bits": [ 1335 ],
          "attributes": {
          }
        },
        "_1151_": {
          "hide_name": 0,
          "bits": [ 1336 ],
          "attributes": {
          }
        },
        "_1152_": {
          "hide_name": 0,
          "bits": [ 1337 ],
          "attributes": {
          }
        },
        "_1153_": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
          }
        },
        "_1154_": {
          "hide_name": 0,
          "bits": [ 1338 ],
          "attributes": {
          }
        },
        "_1155_": {
          "hide_name": 0,
          "bits": [ 1339 ],
          "attributes": {
          }
        },
        "_1156_": {
          "hide_name": 0,
          "bits": [ 1340 ],
          "attributes": {
          }
        },
        "_1157_": {
          "hide_name": 0,
          "bits": [ 1341 ],
          "attributes": {
          }
        },
        "_1158_": {
          "hide_name": 0,
          "bits": [ 1342 ],
          "attributes": {
          }
        },
        "_1159_": {
          "hide_name": 0,
          "bits": [ 1343 ],
          "attributes": {
          }
        },
        "_115_": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
          }
        },
        "_1160_": {
          "hide_name": 0,
          "bits": [ 1344 ],
          "attributes": {
          }
        },
        "_1161_": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
          }
        },
        "_1162_": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
          }
        },
        "_1163_": {
          "hide_name": 0,
          "bits": [ 1347 ],
          "attributes": {
          }
        },
        "_1164_": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
          }
        },
        "_1165_": {
          "hide_name": 0,
          "bits": [ 1348 ],
          "attributes": {
          }
        },
        "_1166_": {
          "hide_name": 0,
          "bits": [ 1349 ],
          "attributes": {
          }
        },
        "_1167_": {
          "hide_name": 0,
          "bits": [ 1350 ],
          "attributes": {
          }
        },
        "_1168_": {
          "hide_name": 0,
          "bits": [ 1351 ],
          "attributes": {
          }
        },
        "_1169_": {
          "hide_name": 0,
          "bits": [ 1352 ],
          "attributes": {
          }
        },
        "_116_": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
          }
        },
        "_1170_": {
          "hide_name": 0,
          "bits": [ 1353 ],
          "attributes": {
          }
        },
        "_1171_": {
          "hide_name": 0,
          "bits": [ 1354 ],
          "attributes": {
          }
        },
        "_1172_": {
          "hide_name": 0,
          "bits": [ 1355 ],
          "attributes": {
          }
        },
        "_1173_": {
          "hide_name": 0,
          "bits": [ 1356 ],
          "attributes": {
          }
        },
        "_1174_": {
          "hide_name": 0,
          "bits": [ 1357 ],
          "attributes": {
          }
        },
        "_1175_": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
          }
        },
        "_1176_": {
          "hide_name": 0,
          "bits": [ 1358 ],
          "attributes": {
          }
        },
        "_1177_": {
          "hide_name": 0,
          "bits": [ 1359 ],
          "attributes": {
          }
        },
        "_1178_": {
          "hide_name": 0,
          "bits": [ 1360 ],
          "attributes": {
          }
        },
        "_1179_": {
          "hide_name": 0,
          "bits": [ 1361 ],
          "attributes": {
          }
        },
        "_117_": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
          }
        },
        "_1180_": {
          "hide_name": 0,
          "bits": [ 1362 ],
          "attributes": {
          }
        },
        "_1181_": {
          "hide_name": 0,
          "bits": [ 1363 ],
          "attributes": {
          }
        },
        "_1182_": {
          "hide_name": 0,
          "bits": [ 1364 ],
          "attributes": {
          }
        },
        "_1183_": {
          "hide_name": 0,
          "bits": [ 1365 ],
          "attributes": {
          }
        },
        "_1184_": {
          "hide_name": 0,
          "bits": [ 1366 ],
          "attributes": {
          }
        },
        "_1185_": {
          "hide_name": 0,
          "bits": [ 1367 ],
          "attributes": {
          }
        },
        "_1186_": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
          }
        },
        "_1187_": {
          "hide_name": 0,
          "bits": [ 1368 ],
          "attributes": {
          }
        },
        "_1188_": {
          "hide_name": 0,
          "bits": [ 1369 ],
          "attributes": {
          }
        },
        "_1189_": {
          "hide_name": 0,
          "bits": [ 1370 ],
          "attributes": {
          }
        },
        "_118_": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "_1190_": {
          "hide_name": 0,
          "bits": [ 1371 ],
          "attributes": {
          }
        },
        "_1191_": {
          "hide_name": 0,
          "bits": [ 1372 ],
          "attributes": {
          }
        },
        "_1192_": {
          "hide_name": 0,
          "bits": [ 1375 ],
          "attributes": {
          }
        },
        "_1193_": {
          "hide_name": 0,
          "bits": [ 1376 ],
          "attributes": {
          }
        },
        "_1194_": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
          }
        },
        "_1195_": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
          }
        },
        "_1196_": {
          "hide_name": 0,
          "bits": [ 553 ],
          "attributes": {
          }
        },
        "_1197_": {
          "hide_name": 0,
          "bits": [ 1379 ],
          "attributes": {
          }
        },
        "_1198_": {
          "hide_name": 0,
          "bits": [ 1380 ],
          "attributes": {
          }
        },
        "_1199_": {
          "hide_name": 0,
          "bits": [ 1381 ],
          "attributes": {
          }
        },
        "_119_": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
          }
        },
        "_11_": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "_1200_": {
          "hide_name": 0,
          "bits": [ 1382 ],
          "attributes": {
          }
        },
        "_1201_": {
          "hide_name": 0,
          "bits": [ 1383 ],
          "attributes": {
          }
        },
        "_1202_": {
          "hide_name": 0,
          "bits": [ 1384 ],
          "attributes": {
          }
        },
        "_1203_": {
          "hide_name": 0,
          "bits": [ 1385 ],
          "attributes": {
          }
        },
        "_1204_": {
          "hide_name": 0,
          "bits": [ 1386 ],
          "attributes": {
          }
        },
        "_1205_": {
          "hide_name": 0,
          "bits": [ 1387 ],
          "attributes": {
          }
        },
        "_1206_": {
          "hide_name": 0,
          "bits": [ 1388 ],
          "attributes": {
          }
        },
        "_1207_": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
          }
        },
        "_1208_": {
          "hide_name": 0,
          "bits": [ 1389 ],
          "attributes": {
          }
        },
        "_1209_": {
          "hide_name": 0,
          "bits": [ 1390 ],
          "attributes": {
          }
        },
        "_120_": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
          }
        },
        "_1210_": {
          "hide_name": 0,
          "bits": [ 1391 ],
          "attributes": {
          }
        },
        "_1211_": {
          "hide_name": 0,
          "bits": [ 1392 ],
          "attributes": {
          }
        },
        "_1212_": {
          "hide_name": 0,
          "bits": [ 1393 ],
          "attributes": {
          }
        },
        "_1213_": {
          "hide_name": 0,
          "bits": [ 1394 ],
          "attributes": {
          }
        },
        "_1214_": {
          "hide_name": 0,
          "bits": [ 1395 ],
          "attributes": {
          }
        },
        "_1215_": {
          "hide_name": 0,
          "bits": [ 1396 ],
          "attributes": {
          }
        },
        "_1216_": {
          "hide_name": 0,
          "bits": [ 1397 ],
          "attributes": {
          }
        },
        "_1217_": {
          "hide_name": 0,
          "bits": [ 1398 ],
          "attributes": {
          }
        },
        "_1218_": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
          }
        },
        "_1219_": {
          "hide_name": 0,
          "bits": [ 1399 ],
          "attributes": {
          }
        },
        "_121_": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
          }
        },
        "_1220_": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
          }
        },
        "_1221_": {
          "hide_name": 0,
          "bits": [ 1401 ],
          "attributes": {
          }
        },
        "_1222_": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
          }
        },
        "_1223_": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
          }
        },
        "_1224_": {
          "hide_name": 0,
          "bits": [ 1404 ],
          "attributes": {
          }
        },
        "_1225_": {
          "hide_name": 0,
          "bits": [ 1405 ],
          "attributes": {
          }
        },
        "_1226_": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
          }
        },
        "_1227_": {
          "hide_name": 0,
          "bits": [ 1407 ],
          "attributes": {
          }
        },
        "_1228_": {
          "hide_name": 0,
          "bits": [ 1408 ],
          "attributes": {
          }
        },
        "_1229_": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
          }
        },
        "_122_": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
          }
        },
        "_1230_": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
          }
        },
        "_1231_": {
          "hide_name": 0,
          "bits": [ 1410 ],
          "attributes": {
          }
        },
        "_1232_": {
          "hide_name": 0,
          "bits": [ 1411 ],
          "attributes": {
          }
        },
        "_1233_": {
          "hide_name": 0,
          "bits": [ 1412 ],
          "attributes": {
          }
        },
        "_1234_": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
          }
        },
        "_1235_": {
          "hide_name": 0,
          "bits": [ 1414 ],
          "attributes": {
          }
        },
        "_1236_": {
          "hide_name": 0,
          "bits": [ 1415 ],
          "attributes": {
          }
        },
        "_1237_": {
          "hide_name": 0,
          "bits": [ 1416 ],
          "attributes": {
          }
        },
        "_1238_": {
          "hide_name": 0,
          "bits": [ 1417 ],
          "attributes": {
          }
        },
        "_1239_": {
          "hide_name": 0,
          "bits": [ 1418 ],
          "attributes": {
          }
        },
        "_123_": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
          }
        },
        "_1240_": {
          "hide_name": 0,
          "bits": [ 559 ],
          "attributes": {
          }
        },
        "_1241_": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
          }
        },
        "_1242_": {
          "hide_name": 0,
          "bits": [ 1420 ],
          "attributes": {
          }
        },
        "_1243_": {
          "hide_name": 0,
          "bits": [ 1421 ],
          "attributes": {
          }
        },
        "_1244_": {
          "hide_name": 0,
          "bits": [ 1422 ],
          "attributes": {
          }
        },
        "_1245_": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
          }
        },
        "_1246_": {
          "hide_name": 0,
          "bits": [ 1424 ],
          "attributes": {
          }
        },
        "_1247_": {
          "hide_name": 0,
          "bits": [ 1425 ],
          "attributes": {
          }
        },
        "_1248_": {
          "hide_name": 0,
          "bits": [ 1426 ],
          "attributes": {
          }
        },
        "_1249_": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
          }
        },
        "_124_": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
          }
        },
        "_1250_": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
          }
        },
        "_1251_": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
          }
        },
        "_1252_": {
          "hide_name": 0,
          "bits": [ 1430 ],
          "attributes": {
          }
        },
        "_1253_": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
          }
        },
        "_1254_": {
          "hide_name": 0,
          "bits": [ 1432 ],
          "attributes": {
          }
        },
        "_1255_": {
          "hide_name": 0,
          "bits": [ 1433 ],
          "attributes": {
          }
        },
        "_1256_": {
          "hide_name": 0,
          "bits": [ 1434 ],
          "attributes": {
          }
        },
        "_1257_": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
          }
        },
        "_1258_": {
          "hide_name": 0,
          "bits": [ 1436 ],
          "attributes": {
          }
        },
        "_1259_": {
          "hide_name": 0,
          "bits": [ 1437 ],
          "attributes": {
          }
        },
        "_125_": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
          }
        },
        "_1260_": {
          "hide_name": 0,
          "bits": [ 1438 ],
          "attributes": {
          }
        },
        "_1261_": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
          }
        },
        "_1262_": {
          "hide_name": 0,
          "bits": [ 1439 ],
          "attributes": {
          }
        },
        "_1263_": {
          "hide_name": 0,
          "bits": [ 1440 ],
          "attributes": {
          }
        },
        "_1264_": {
          "hide_name": 0,
          "bits": [ 1441 ],
          "attributes": {
          }
        },
        "_1265_": {
          "hide_name": 0,
          "bits": [ 1442 ],
          "attributes": {
          }
        },
        "_1266_": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
          }
        },
        "_1267_": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
          }
        },
        "_1268_": {
          "hide_name": 0,
          "bits": [ 1445 ],
          "attributes": {
          }
        },
        "_1269_": {
          "hide_name": 0,
          "bits": [ 1446 ],
          "attributes": {
          }
        },
        "_126_": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
          }
        },
        "_1270_": {
          "hide_name": 0,
          "bits": [ 1447 ],
          "attributes": {
          }
        },
        "_1271_": {
          "hide_name": 0,
          "bits": [ 1448 ],
          "attributes": {
          }
        },
        "_1272_": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
          }
        },
        "_1273_": {
          "hide_name": 0,
          "bits": [ 1449 ],
          "attributes": {
          }
        },
        "_1274_": {
          "hide_name": 0,
          "bits": [ 1450 ],
          "attributes": {
          }
        },
        "_1275_": {
          "hide_name": 0,
          "bits": [ 1451 ],
          "attributes": {
          }
        },
        "_1276_": {
          "hide_name": 0,
          "bits": [ 1452 ],
          "attributes": {
          }
        },
        "_1277_": {
          "hide_name": 0,
          "bits": [ 1453 ],
          "attributes": {
          }
        },
        "_1278_": {
          "hide_name": 0,
          "bits": [ 1454 ],
          "attributes": {
          }
        },
        "_1279_": {
          "hide_name": 0,
          "bits": [ 1455 ],
          "attributes": {
          }
        },
        "_127_": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
          }
        },
        "_1280_": {
          "hide_name": 0,
          "bits": [ 1456 ],
          "attributes": {
          }
        },
        "_1281_": {
          "hide_name": 0,
          "bits": [ 1457 ],
          "attributes": {
          }
        },
        "_1282_": {
          "hide_name": 0,
          "bits": [ 1458 ],
          "attributes": {
          }
        },
        "_1283_": {
          "hide_name": 0,
          "bits": [ 567 ],
          "attributes": {
          }
        },
        "_1284_": {
          "hide_name": 0,
          "bits": [ 1459 ],
          "attributes": {
          }
        },
        "_1285_": {
          "hide_name": 0,
          "bits": [ 1460 ],
          "attributes": {
          }
        },
        "_1286_": {
          "hide_name": 0,
          "bits": [ 1461 ],
          "attributes": {
          }
        },
        "_1287_": {
          "hide_name": 0,
          "bits": [ 1462 ],
          "attributes": {
          }
        },
        "_1288_": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
          }
        },
        "_1289_": {
          "hide_name": 0,
          "bits": [ 1464 ],
          "attributes": {
          }
        },
        "_128_": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
          }
        },
        "_1290_": {
          "hide_name": 0,
          "bits": [ 1465 ],
          "attributes": {
          }
        },
        "_1291_": {
          "hide_name": 0,
          "bits": [ 1466 ],
          "attributes": {
          }
        },
        "_1292_": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
          }
        },
        "_1293_": {
          "hide_name": 0,
          "bits": [ 1468 ],
          "attributes": {
          }
        },
        "_1294_": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
          }
        },
        "_1295_": {
          "hide_name": 0,
          "bits": [ 1469 ],
          "attributes": {
          }
        },
        "_1296_": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
          }
        },
        "_1297_": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
          }
        },
        "_1298_": {
          "hide_name": 0,
          "bits": [ 1473 ],
          "attributes": {
          }
        },
        "_1299_": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
          }
        },
        "_129_": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
          }
        },
        "_12_": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "_1300_": {
          "hide_name": 0,
          "bits": [ 1475 ],
          "attributes": {
          }
        },
        "_1301_": {
          "hide_name": 0,
          "bits": [ 1476 ],
          "attributes": {
          }
        },
        "_1302_": {
          "hide_name": 0,
          "bits": [ 1477 ],
          "attributes": {
          }
        },
        "_1303_": {
          "hide_name": 0,
          "bits": [ 1478 ],
          "attributes": {
          }
        },
        "_1304_": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
          }
        },
        "_1305_": {
          "hide_name": 0,
          "bits": [ 1479 ],
          "attributes": {
          }
        },
        "_1306_": {
          "hide_name": 0,
          "bits": [ 1480 ],
          "attributes": {
          }
        },
        "_1307_": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
          }
        },
        "_1308_": {
          "hide_name": 0,
          "bits": [ 1482 ],
          "attributes": {
          }
        },
        "_1309_": {
          "hide_name": 0,
          "bits": [ 1483 ],
          "attributes": {
          }
        },
        "_130_": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
          }
        },
        "_1310_": {
          "hide_name": 0,
          "bits": [ 1484 ],
          "attributes": {
          }
        },
        "_1311_": {
          "hide_name": 0,
          "bits": [ 1485 ],
          "attributes": {
          }
        },
        "_1312_": {
          "hide_name": 0,
          "bits": [ 1486 ],
          "attributes": {
          }
        },
        "_1313_": {
          "hide_name": 0,
          "bits": [ 1487 ],
          "attributes": {
          }
        },
        "_1314_": {
          "hide_name": 0,
          "bits": [ 1488 ],
          "attributes": {
          }
        },
        "_1315_": {
          "hide_name": 0,
          "bits": [ 574 ],
          "attributes": {
          }
        },
        "_1316_": {
          "hide_name": 0,
          "bits": [ 1511 ],
          "offset": 16,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:30.15-30.24|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_1317_": {
          "hide_name": 0,
          "bits": [ 1522 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1318_": {
          "hide_name": 0,
          "bits": [ 1565 ],
          "offset": 10,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1319_": {
          "hide_name": 0,
          "bits": [ 1570 ],
          "offset": 11,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_131_": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
          }
        },
        "_1320_": {
          "hide_name": 0,
          "bits": [ 1573 ],
          "offset": 12,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1321_": {
          "hide_name": 0,
          "bits": [ 1576 ],
          "offset": 13,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1322_": {
          "hide_name": 0,
          "bits": [ 1579 ],
          "offset": 14,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1323_": {
          "hide_name": 0,
          "bits": [ 1582 ],
          "offset": 15,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1324_": {
          "hide_name": 0,
          "bits": [ 1523 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1325_": {
          "hide_name": 0,
          "bits": [ 1524 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1326_": {
          "hide_name": 0,
          "bits": [ 1525 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1327_": {
          "hide_name": 0,
          "bits": [ 1533 ],
          "offset": 4,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1328_": {
          "hide_name": 0,
          "bits": [ 1540 ],
          "offset": 5,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1329_": {
          "hide_name": 0,
          "bits": [ 1545 ],
          "offset": 6,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_132_": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
          }
        },
        "_1330_": {
          "hide_name": 0,
          "bits": [ 1550 ],
          "offset": 7,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1331_": {
          "hide_name": 0,
          "bits": [ 1555 ],
          "offset": 8,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1332_": {
          "hide_name": 0,
          "bits": [ 1560 ],
          "offset": 9,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:105.2-114.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:79.6-79.72"
          }
        },
        "_1333_": {
          "hide_name": 0,
          "bits": [ 1583 ],
          "attributes": {
          }
        },
        "_1334_": {
          "hide_name": 0,
          "bits": [ 1578 ],
          "attributes": {
          }
        },
        "_1335_": {
          "hide_name": 0,
          "bits": [ 1581 ],
          "attributes": {
          }
        },
        "_1336_": {
          "hide_name": 0,
          "bits": [ 1513 ],
          "attributes": {
          }
        },
        "_1337_": {
          "hide_name": 0,
          "bits": [ 1514 ],
          "attributes": {
          }
        },
        "_1338_": {
          "hide_name": 0,
          "bits": [ 1515 ],
          "attributes": {
          }
        },
        "_1339_": {
          "hide_name": 0,
          "bits": [ 1516 ],
          "attributes": {
          }
        },
        "_133_": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
          }
        },
        "_1340_": {
          "hide_name": 0,
          "bits": [ 1517 ],
          "attributes": {
          }
        },
        "_1341_": {
          "hide_name": 0,
          "bits": [ 1518 ],
          "attributes": {
          }
        },
        "_1342_": {
          "hide_name": 0,
          "bits": [ 1519 ],
          "attributes": {
          }
        },
        "_1343_": {
          "hide_name": 0,
          "bits": [ 1520 ],
          "attributes": {
          }
        },
        "_1344_": {
          "hide_name": 0,
          "bits": [ 1521 ],
          "attributes": {
          }
        },
        "_1345_": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
          }
        },
        "_1346_": {
          "hide_name": 0,
          "bits": [ 1527 ],
          "attributes": {
          }
        },
        "_1347_": {
          "hide_name": 0,
          "bits": [ 1528 ],
          "attributes": {
          }
        },
        "_1348_": {
          "hide_name": 0,
          "bits": [ 1529 ],
          "attributes": {
          }
        },
        "_1349_": {
          "hide_name": 0,
          "bits": [ 1530 ],
          "attributes": {
          }
        },
        "_134_": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
          }
        },
        "_1350_": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
          }
        },
        "_1351_": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
          }
        },
        "_1352_": {
          "hide_name": 0,
          "bits": [ 1534 ],
          "attributes": {
          }
        },
        "_1353_": {
          "hide_name": 0,
          "bits": [ 1535 ],
          "attributes": {
          }
        },
        "_1354_": {
          "hide_name": 0,
          "bits": [ 1536 ],
          "attributes": {
          }
        },
        "_1355_": {
          "hide_name": 0,
          "bits": [ 1537 ],
          "attributes": {
          }
        },
        "_1356_": {
          "hide_name": 0,
          "bits": [ 1538 ],
          "attributes": {
          }
        },
        "_1357_": {
          "hide_name": 0,
          "bits": [ 1539 ],
          "attributes": {
          }
        },
        "_1358_": {
          "hide_name": 0,
          "bits": [ 1541 ],
          "attributes": {
          }
        },
        "_1359_": {
          "hide_name": 0,
          "bits": [ 1542 ],
          "attributes": {
          }
        },
        "_135_": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
          }
        },
        "_1360_": {
          "hide_name": 0,
          "bits": [ 1543 ],
          "attributes": {
          }
        },
        "_1361_": {
          "hide_name": 0,
          "bits": [ 1544 ],
          "attributes": {
          }
        },
        "_1362_": {
          "hide_name": 0,
          "bits": [ 1546 ],
          "attributes": {
          }
        },
        "_1363_": {
          "hide_name": 0,
          "bits": [ 1547 ],
          "attributes": {
          }
        },
        "_1364_": {
          "hide_name": 0,
          "bits": [ 1548 ],
          "attributes": {
          }
        },
        "_1365_": {
          "hide_name": 0,
          "bits": [ 1549 ],
          "attributes": {
          }
        },
        "_1366_": {
          "hide_name": 0,
          "bits": [ 1551 ],
          "attributes": {
          }
        },
        "_1367_": {
          "hide_name": 0,
          "bits": [ 1552 ],
          "attributes": {
          }
        },
        "_1368_": {
          "hide_name": 0,
          "bits": [ 1553 ],
          "attributes": {
          }
        },
        "_1369_": {
          "hide_name": 0,
          "bits": [ 1554 ],
          "attributes": {
          }
        },
        "_136_": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
          }
        },
        "_1370_": {
          "hide_name": 0,
          "bits": [ 1556 ],
          "attributes": {
          }
        },
        "_1371_": {
          "hide_name": 0,
          "bits": [ 1557 ],
          "attributes": {
          }
        },
        "_1372_": {
          "hide_name": 0,
          "bits": [ 1558 ],
          "attributes": {
          }
        },
        "_1373_": {
          "hide_name": 0,
          "bits": [ 1559 ],
          "attributes": {
          }
        },
        "_1374_": {
          "hide_name": 0,
          "bits": [ 1561 ],
          "attributes": {
          }
        },
        "_1375_": {
          "hide_name": 0,
          "bits": [ 1562 ],
          "attributes": {
          }
        },
        "_1376_": {
          "hide_name": 0,
          "bits": [ 1563 ],
          "attributes": {
          }
        },
        "_1377_": {
          "hide_name": 0,
          "bits": [ 1564 ],
          "attributes": {
          }
        },
        "_1378_": {
          "hide_name": 0,
          "bits": [ 1566 ],
          "attributes": {
          }
        },
        "_1379_": {
          "hide_name": 0,
          "bits": [ 1567 ],
          "attributes": {
          }
        },
        "_137_": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
          }
        },
        "_1380_": {
          "hide_name": 0,
          "bits": [ 1568 ],
          "attributes": {
          }
        },
        "_1381_": {
          "hide_name": 0,
          "bits": [ 1569 ],
          "attributes": {
          }
        },
        "_1382_": {
          "hide_name": 0,
          "bits": [ 1572 ],
          "attributes": {
          }
        },
        "_1383_": {
          "hide_name": 0,
          "bits": [ 1575 ],
          "attributes": {
          }
        },
        "_1384_": {
          "hide_name": 0,
          "bits": [ 1607 ],
          "attributes": {
          }
        },
        "_1385_": {
          "hide_name": 0,
          "bits": [ 1612 ],
          "attributes": {
          }
        },
        "_1386_": {
          "hide_name": 0,
          "bits": [ 1617 ],
          "attributes": {
          }
        },
        "_1387_": {
          "hide_name": 0,
          "bits": [ 1622 ],
          "attributes": {
          }
        },
        "_1388_": {
          "hide_name": 0,
          "bits": [ 1627 ],
          "attributes": {
          }
        },
        "_1389_": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
          }
        },
        "_138_": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
          }
        },
        "_1390_": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
          }
        },
        "_1391_": {
          "hide_name": 0,
          "bits": [ 1642 ],
          "attributes": {
          }
        },
        "_1392_": {
          "hide_name": 0,
          "bits": [ 1647 ],
          "attributes": {
          }
        },
        "_1393_": {
          "hide_name": 0,
          "bits": [ 1652 ],
          "attributes": {
          }
        },
        "_1394_": {
          "hide_name": 0,
          "bits": [ 1657 ],
          "attributes": {
          }
        },
        "_1395_": {
          "hide_name": 0,
          "bits": [ 1662 ],
          "attributes": {
          }
        },
        "_1396_": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
          }
        },
        "_1397_": {
          "hide_name": 0,
          "bits": [ 1672 ],
          "attributes": {
          }
        },
        "_1398_": {
          "hide_name": 0,
          "bits": [ 1677 ],
          "attributes": {
          }
        },
        "_1399_": {
          "hide_name": 0,
          "bits": [ 1682 ],
          "attributes": {
          }
        },
        "_139_": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
          }
        },
        "_13_": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
          }
        },
        "_1400_": {
          "hide_name": 0,
          "bits": [ 1681 ],
          "attributes": {
          }
        },
        "_1401_": {
          "hide_name": 0,
          "bits": [ 1600 ],
          "attributes": {
          }
        },
        "_1402_": {
          "hide_name": 0,
          "bits": [ 1601 ],
          "attributes": {
          }
        },
        "_1403_": {
          "hide_name": 0,
          "bits": [ 1603 ],
          "attributes": {
          }
        },
        "_1404_": {
          "hide_name": 0,
          "bits": [ 1604 ],
          "attributes": {
          }
        },
        "_1405_": {
          "hide_name": 0,
          "bits": [ 1606 ],
          "attributes": {
          }
        },
        "_1406_": {
          "hide_name": 0,
          "bits": [ 1609 ],
          "attributes": {
          }
        },
        "_1407_": {
          "hide_name": 0,
          "bits": [ 1611 ],
          "attributes": {
          }
        },
        "_1408_": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
          }
        },
        "_1409_": {
          "hide_name": 0,
          "bits": [ 1616 ],
          "attributes": {
          }
        },
        "_140_": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
          }
        },
        "_1410_": {
          "hide_name": 0,
          "bits": [ 1619 ],
          "attributes": {
          }
        },
        "_1411_": {
          "hide_name": 0,
          "bits": [ 1621 ],
          "attributes": {
          }
        },
        "_1412_": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
          }
        },
        "_1413_": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
          }
        },
        "_1414_": {
          "hide_name": 0,
          "bits": [ 1629 ],
          "attributes": {
          }
        },
        "_1415_": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
          }
        },
        "_1416_": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
          }
        },
        "_1417_": {
          "hide_name": 0,
          "bits": [ 1636 ],
          "attributes": {
          }
        },
        "_1418_": {
          "hide_name": 0,
          "bits": [ 1639 ],
          "attributes": {
          }
        },
        "_1419_": {
          "hide_name": 0,
          "bits": [ 1641 ],
          "attributes": {
          }
        },
        "_141_": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
          }
        },
        "_1420_": {
          "hide_name": 0,
          "bits": [ 1644 ],
          "attributes": {
          }
        },
        "_1421_": {
          "hide_name": 0,
          "bits": [ 1646 ],
          "attributes": {
          }
        },
        "_1422_": {
          "hide_name": 0,
          "bits": [ 1649 ],
          "attributes": {
          }
        },
        "_1423_": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
          }
        },
        "_1424_": {
          "hide_name": 0,
          "bits": [ 1654 ],
          "attributes": {
          }
        },
        "_1425_": {
          "hide_name": 0,
          "bits": [ 1656 ],
          "attributes": {
          }
        },
        "_1426_": {
          "hide_name": 0,
          "bits": [ 1659 ],
          "attributes": {
          }
        },
        "_1427_": {
          "hide_name": 0,
          "bits": [ 1661 ],
          "attributes": {
          }
        },
        "_1428_": {
          "hide_name": 0,
          "bits": [ 1664 ],
          "attributes": {
          }
        },
        "_1429_": {
          "hide_name": 0,
          "bits": [ 1666 ],
          "attributes": {
          }
        },
        "_142_": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
          }
        },
        "_1430_": {
          "hide_name": 0,
          "bits": [ 1669 ],
          "attributes": {
          }
        },
        "_1431_": {
          "hide_name": 0,
          "bits": [ 1671 ],
          "attributes": {
          }
        },
        "_1432_": {
          "hide_name": 0,
          "bits": [ 1674 ],
          "attributes": {
          }
        },
        "_1433_": {
          "hide_name": 0,
          "bits": [ 1676 ],
          "attributes": {
          }
        },
        "_1434_": {
          "hide_name": 0,
          "bits": [ 1679 ],
          "attributes": {
          }
        },
        "_1435_": {
          "hide_name": 0,
          "bits": [ 1783 ],
          "attributes": {
          }
        },
        "_1436_": {
          "hide_name": 0,
          "bits": [ 1784 ],
          "attributes": {
          }
        },
        "_1437_": {
          "hide_name": 0,
          "bits": [ 1785 ],
          "attributes": {
          }
        },
        "_1438_": {
          "hide_name": 0,
          "bits": [ 1787 ],
          "attributes": {
          }
        },
        "_1439_": {
          "hide_name": 0,
          "bits": [ 1788 ],
          "attributes": {
          }
        },
        "_143_": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "_1440_": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
          }
        },
        "_1441_": {
          "hide_name": 0,
          "bits": [ 1791 ],
          "attributes": {
          }
        },
        "_1442_": {
          "hide_name": 0,
          "bits": [ 1792 ],
          "attributes": {
          }
        },
        "_1443_": {
          "hide_name": 0,
          "bits": [ 1793 ],
          "attributes": {
          }
        },
        "_1444_": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
          }
        },
        "_1445_": {
          "hide_name": 0,
          "bits": [ 1796 ],
          "attributes": {
          }
        },
        "_1446_": {
          "hide_name": 0,
          "bits": [ 1797 ],
          "attributes": {
          }
        },
        "_1447_": {
          "hide_name": 0,
          "bits": [ 1799 ],
          "attributes": {
          }
        },
        "_1448_": {
          "hide_name": 0,
          "bits": [ 1800 ],
          "attributes": {
          }
        },
        "_1449_": {
          "hide_name": 0,
          "bits": [ 1801 ],
          "attributes": {
          }
        },
        "_144_": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "_1450_": {
          "hide_name": 0,
          "bits": [ 1803 ],
          "attributes": {
          }
        },
        "_1451_": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
          }
        },
        "_1452_": {
          "hide_name": 0,
          "bits": [ 1700 ],
          "attributes": {
          }
        },
        "_1453_": {
          "hide_name": 0,
          "bits": [ 1702 ],
          "attributes": {
          }
        },
        "_1454_": {
          "hide_name": 0,
          "bits": [ 1704 ],
          "attributes": {
          }
        },
        "_1455_": {
          "hide_name": 0,
          "bits": [ 1706 ],
          "attributes": {
          }
        },
        "_1456_": {
          "hide_name": 0,
          "bits": [ 1708 ],
          "attributes": {
          }
        },
        "_1457_": {
          "hide_name": 0,
          "bits": [ 1710 ],
          "attributes": {
          }
        },
        "_1458_": {
          "hide_name": 0,
          "bits": [ 1712 ],
          "attributes": {
          }
        },
        "_1459_": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
          }
        },
        "_145_": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
          }
        },
        "_1460_": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
          }
        },
        "_1461_": {
          "hide_name": 0,
          "bits": [ 1718 ],
          "attributes": {
          }
        },
        "_1462_": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
          }
        },
        "_1463_": {
          "hide_name": 0,
          "bits": [ 1722 ],
          "attributes": {
          }
        },
        "_1464_": {
          "hide_name": 0,
          "bits": [ 1724 ],
          "attributes": {
          }
        },
        "_1465_": {
          "hide_name": 0,
          "bits": [ 1726 ],
          "attributes": {
          }
        },
        "_1466_": {
          "hide_name": 0,
          "bits": [ 1728 ],
          "attributes": {
          }
        },
        "_1467_": {
          "hide_name": 0,
          "bits": [ 1730 ],
          "attributes": {
          }
        },
        "_1468_": {
          "hide_name": 0,
          "bits": [ 1732 ],
          "attributes": {
          }
        },
        "_1469_": {
          "hide_name": 0,
          "bits": [ 1734 ],
          "attributes": {
          }
        },
        "_146_": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "_1470_": {
          "hide_name": 0,
          "bits": [ 1735 ],
          "attributes": {
          }
        },
        "_1471_": {
          "hide_name": 0,
          "bits": [ 1736 ],
          "attributes": {
          }
        },
        "_1472_": {
          "hide_name": 0,
          "bits": [ 1737 ],
          "attributes": {
          }
        },
        "_1473_": {
          "hide_name": 0,
          "bits": [ 1739 ],
          "attributes": {
          }
        },
        "_1474_": {
          "hide_name": 0,
          "bits": [ 1740 ],
          "attributes": {
          }
        },
        "_1475_": {
          "hide_name": 0,
          "bits": [ 1741 ],
          "attributes": {
          }
        },
        "_1476_": {
          "hide_name": 0,
          "bits": [ 1742 ],
          "attributes": {
          }
        },
        "_1477_": {
          "hide_name": 0,
          "bits": [ 1743 ],
          "attributes": {
          }
        },
        "_1478_": {
          "hide_name": 0,
          "bits": [ 1744 ],
          "attributes": {
          }
        },
        "_1479_": {
          "hide_name": 0,
          "bits": [ 1745 ],
          "attributes": {
          }
        },
        "_147_": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
          }
        },
        "_1480_": {
          "hide_name": 0,
          "bits": [ 1746 ],
          "attributes": {
          }
        },
        "_1481_": {
          "hide_name": 0,
          "bits": [ 1747 ],
          "attributes": {
          }
        },
        "_1482_": {
          "hide_name": 0,
          "bits": [ 1749 ],
          "attributes": {
          }
        },
        "_1483_": {
          "hide_name": 0,
          "bits": [ 1750 ],
          "attributes": {
          }
        },
        "_1484_": {
          "hide_name": 0,
          "bits": [ 1751 ],
          "attributes": {
          }
        },
        "_1485_": {
          "hide_name": 0,
          "bits": [ 1752 ],
          "attributes": {
          }
        },
        "_1486_": {
          "hide_name": 0,
          "bits": [ 1753 ],
          "attributes": {
          }
        },
        "_1487_": {
          "hide_name": 0,
          "bits": [ 1755 ],
          "attributes": {
          }
        },
        "_1488_": {
          "hide_name": 0,
          "bits": [ 1756 ],
          "attributes": {
          }
        },
        "_1489_": {
          "hide_name": 0,
          "bits": [ 1757 ],
          "attributes": {
          }
        },
        "_148_": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
          }
        },
        "_1490_": {
          "hide_name": 0,
          "bits": [ 1759 ],
          "attributes": {
          }
        },
        "_1491_": {
          "hide_name": 0,
          "bits": [ 1760 ],
          "attributes": {
          }
        },
        "_1492_": {
          "hide_name": 0,
          "bits": [ 1761 ],
          "attributes": {
          }
        },
        "_1493_": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
          }
        },
        "_1494_": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
          }
        },
        "_1495_": {
          "hide_name": 0,
          "bits": [ 1765 ],
          "attributes": {
          }
        },
        "_1496_": {
          "hide_name": 0,
          "bits": [ 1767 ],
          "attributes": {
          }
        },
        "_1497_": {
          "hide_name": 0,
          "bits": [ 1768 ],
          "attributes": {
          }
        },
        "_1498_": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
          }
        },
        "_1499_": {
          "hide_name": 0,
          "bits": [ 1771 ],
          "attributes": {
          }
        },
        "_149_": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
          }
        },
        "_14_": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
          }
        },
        "_1500_": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
          }
        },
        "_1501_": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
          }
        },
        "_1502_": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
          }
        },
        "_1503_": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
          }
        },
        "_1504_": {
          "hide_name": 0,
          "bits": [ 1777 ],
          "attributes": {
          }
        },
        "_1505_": {
          "hide_name": 0,
          "bits": [ 1779 ],
          "attributes": {
          }
        },
        "_1506_": {
          "hide_name": 0,
          "bits": [ 1780 ],
          "attributes": {
          }
        },
        "_1507_": {
          "hide_name": 0,
          "bits": [ 1781 ],
          "attributes": {
          }
        },
        "_1508_": {
          "hide_name": 0,
          "bits": [ 1872 ],
          "attributes": {
          }
        },
        "_1509_": {
          "hide_name": 0,
          "bits": [ 1873 ],
          "attributes": {
          }
        },
        "_150_": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
          }
        },
        "_1510_": {
          "hide_name": 0,
          "bits": [ 1874 ],
          "attributes": {
          }
        },
        "_1511_": {
          "hide_name": 0,
          "bits": [ 1876 ],
          "attributes": {
          }
        },
        "_1512_": {
          "hide_name": 0,
          "bits": [ 1877 ],
          "attributes": {
          }
        },
        "_1513_": {
          "hide_name": 0,
          "bits": [ 1878 ],
          "attributes": {
          }
        },
        "_1514_": {
          "hide_name": 0,
          "bits": [ 1880 ],
          "attributes": {
          }
        },
        "_1515_": {
          "hide_name": 0,
          "bits": [ 1881 ],
          "attributes": {
          }
        },
        "_1516_": {
          "hide_name": 0,
          "bits": [ 1882 ],
          "attributes": {
          }
        },
        "_1517_": {
          "hide_name": 0,
          "bits": [ 1884 ],
          "attributes": {
          }
        },
        "_1518_": {
          "hide_name": 0,
          "bits": [ 1885 ],
          "attributes": {
          }
        },
        "_1519_": {
          "hide_name": 0,
          "bits": [ 1886 ],
          "attributes": {
          }
        },
        "_151_": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
          }
        },
        "_1520_": {
          "hide_name": 0,
          "bits": [ 1888 ],
          "attributes": {
          }
        },
        "_1521_": {
          "hide_name": 0,
          "bits": [ 1889 ],
          "attributes": {
          }
        },
        "_1522_": {
          "hide_name": 0,
          "bits": [ 1890 ],
          "attributes": {
          }
        },
        "_1523_": {
          "hide_name": 0,
          "bits": [ 1892 ],
          "attributes": {
          }
        },
        "_1524_": {
          "hide_name": 0,
          "bits": [ 1893 ],
          "attributes": {
          }
        },
        "_1525_": {
          "hide_name": 0,
          "bits": [ 1806 ],
          "attributes": {
          }
        },
        "_1526_": {
          "hide_name": 0,
          "bits": [ 1807 ],
          "attributes": {
          }
        },
        "_1527_": {
          "hide_name": 0,
          "bits": [ 1808 ],
          "attributes": {
          }
        },
        "_1528_": {
          "hide_name": 0,
          "bits": [ 1809 ],
          "attributes": {
          }
        },
        "_1529_": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
          }
        },
        "_152_": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
          }
        },
        "_1530_": {
          "hide_name": 0,
          "bits": [ 1811 ],
          "attributes": {
          }
        },
        "_1531_": {
          "hide_name": 0,
          "bits": [ 1812 ],
          "attributes": {
          }
        },
        "_1532_": {
          "hide_name": 0,
          "bits": [ 1813 ],
          "attributes": {
          }
        },
        "_1533_": {
          "hide_name": 0,
          "bits": [ 1814 ],
          "attributes": {
          }
        },
        "_1534_": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
          }
        },
        "_1535_": {
          "hide_name": 0,
          "bits": [ 1816 ],
          "attributes": {
          }
        },
        "_1536_": {
          "hide_name": 0,
          "bits": [ 1817 ],
          "attributes": {
          }
        },
        "_1537_": {
          "hide_name": 0,
          "bits": [ 1818 ],
          "attributes": {
          }
        },
        "_1538_": {
          "hide_name": 0,
          "bits": [ 1819 ],
          "attributes": {
          }
        },
        "_1539_": {
          "hide_name": 0,
          "bits": [ 1820 ],
          "attributes": {
          }
        },
        "_153_": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
          }
        },
        "_1540_": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
          }
        },
        "_1541_": {
          "hide_name": 0,
          "bits": [ 1822 ],
          "attributes": {
          }
        },
        "_1542_": {
          "hide_name": 0,
          "bits": [ 1823 ],
          "attributes": {
          }
        },
        "_1543_": {
          "hide_name": 0,
          "bits": [ 1824 ],
          "attributes": {
          }
        },
        "_1544_": {
          "hide_name": 0,
          "bits": [ 1825 ],
          "attributes": {
          }
        },
        "_1545_": {
          "hide_name": 0,
          "bits": [ 1826 ],
          "attributes": {
          }
        },
        "_1546_": {
          "hide_name": 0,
          "bits": [ 1828 ],
          "attributes": {
          }
        },
        "_1547_": {
          "hide_name": 0,
          "bits": [ 1829 ],
          "attributes": {
          }
        },
        "_1548_": {
          "hide_name": 0,
          "bits": [ 1830 ],
          "attributes": {
          }
        },
        "_1549_": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
          }
        },
        "_154_": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
          }
        },
        "_1550_": {
          "hide_name": 0,
          "bits": [ 1832 ],
          "attributes": {
          }
        },
        "_1551_": {
          "hide_name": 0,
          "bits": [ 1833 ],
          "attributes": {
          }
        },
        "_1552_": {
          "hide_name": 0,
          "bits": [ 1834 ],
          "attributes": {
          }
        },
        "_1553_": {
          "hide_name": 0,
          "bits": [ 1835 ],
          "attributes": {
          }
        },
        "_1554_": {
          "hide_name": 0,
          "bits": [ 1836 ],
          "attributes": {
          }
        },
        "_1555_": {
          "hide_name": 0,
          "bits": [ 1838 ],
          "attributes": {
          }
        },
        "_1556_": {
          "hide_name": 0,
          "bits": [ 1839 ],
          "attributes": {
          }
        },
        "_1557_": {
          "hide_name": 0,
          "bits": [ 1840 ],
          "attributes": {
          }
        },
        "_1558_": {
          "hide_name": 0,
          "bits": [ 1841 ],
          "attributes": {
          }
        },
        "_1559_": {
          "hide_name": 0,
          "bits": [ 1842 ],
          "attributes": {
          }
        },
        "_155_": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
          }
        },
        "_1560_": {
          "hide_name": 0,
          "bits": [ 1844 ],
          "attributes": {
          }
        },
        "_1561_": {
          "hide_name": 0,
          "bits": [ 1845 ],
          "attributes": {
          }
        },
        "_1562_": {
          "hide_name": 0,
          "bits": [ 1846 ],
          "attributes": {
          }
        },
        "_1563_": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
          }
        },
        "_1564_": {
          "hide_name": 0,
          "bits": [ 1849 ],
          "attributes": {
          }
        },
        "_1565_": {
          "hide_name": 0,
          "bits": [ 1850 ],
          "attributes": {
          }
        },
        "_1566_": {
          "hide_name": 0,
          "bits": [ 1852 ],
          "attributes": {
          }
        },
        "_1567_": {
          "hide_name": 0,
          "bits": [ 1853 ],
          "attributes": {
          }
        },
        "_1568_": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
          }
        },
        "_1569_": {
          "hide_name": 0,
          "bits": [ 1856 ],
          "attributes": {
          }
        },
        "_156_": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
          }
        },
        "_1570_": {
          "hide_name": 0,
          "bits": [ 1857 ],
          "attributes": {
          }
        },
        "_1571_": {
          "hide_name": 0,
          "bits": [ 1858 ],
          "attributes": {
          }
        },
        "_1572_": {
          "hide_name": 0,
          "bits": [ 1860 ],
          "attributes": {
          }
        },
        "_1573_": {
          "hide_name": 0,
          "bits": [ 1861 ],
          "attributes": {
          }
        },
        "_1574_": {
          "hide_name": 0,
          "bits": [ 1862 ],
          "attributes": {
          }
        },
        "_1575_": {
          "hide_name": 0,
          "bits": [ 1864 ],
          "attributes": {
          }
        },
        "_1576_": {
          "hide_name": 0,
          "bits": [ 1865 ],
          "attributes": {
          }
        },
        "_1577_": {
          "hide_name": 0,
          "bits": [ 1866 ],
          "attributes": {
          }
        },
        "_1578_": {
          "hide_name": 0,
          "bits": [ 1868 ],
          "attributes": {
          }
        },
        "_1579_": {
          "hide_name": 0,
          "bits": [ 1869 ],
          "attributes": {
          }
        },
        "_157_": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
          }
        },
        "_1580_": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
          }
        },
        "_1581_": {
          "hide_name": 0,
          "bits": [ 1900 ],
          "attributes": {
          }
        },
        "_1582_": {
          "hide_name": 0,
          "bits": [ 1903 ],
          "attributes": {
          }
        },
        "_1583_": {
          "hide_name": 0,
          "bits": [ 1906 ],
          "attributes": {
          }
        },
        "_1584_": {
          "hide_name": 0,
          "bits": [ 1909 ],
          "attributes": {
          }
        },
        "_1585_": {
          "hide_name": 0,
          "bits": [ 1912 ],
          "attributes": {
          }
        },
        "_1586_": {
          "hide_name": 0,
          "bits": [ 1915 ],
          "attributes": {
          }
        },
        "_1587_": {
          "hide_name": 0,
          "bits": [ 1918 ],
          "attributes": {
          }
        },
        "_1588_": {
          "hide_name": 0,
          "bits": [ 1921 ],
          "attributes": {
          }
        },
        "_1589_": {
          "hide_name": 0,
          "bits": [ 1924 ],
          "attributes": {
          }
        },
        "_158_": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "_1590_": {
          "hide_name": 0,
          "bits": [ 1927 ],
          "attributes": {
          }
        },
        "_1591_": {
          "hide_name": 0,
          "bits": [ 1930 ],
          "attributes": {
          }
        },
        "_1592_": {
          "hide_name": 0,
          "bits": [ 1933 ],
          "attributes": {
          }
        },
        "_1593_": {
          "hide_name": 0,
          "bits": [ 1936 ],
          "attributes": {
          }
        },
        "_1594_": {
          "hide_name": 0,
          "bits": [ 1939 ],
          "attributes": {
          }
        },
        "_1595_": {
          "hide_name": 0,
          "bits": [ 1942 ],
          "attributes": {
          }
        },
        "_1596_": {
          "hide_name": 0,
          "bits": [ 1945 ],
          "attributes": {
          }
        },
        "_1597_": {
          "hide_name": 0,
          "bits": [ 1944 ],
          "attributes": {
          }
        },
        "_1598_": {
          "hide_name": 0,
          "bits": [ 1895 ],
          "attributes": {
          }
        },
        "_1599_": {
          "hide_name": 0,
          "bits": [ 1896 ],
          "attributes": {
          }
        },
        "_159_": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "_15_": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
          }
        },
        "_1600_": {
          "hide_name": 0,
          "bits": [ 1897 ],
          "attributes": {
          }
        },
        "_1601_": {
          "hide_name": 0,
          "bits": [ 1898 ],
          "attributes": {
          }
        },
        "_1602_": {
          "hide_name": 0,
          "bits": [ 1899 ],
          "attributes": {
          }
        },
        "_1603_": {
          "hide_name": 0,
          "bits": [ 1901 ],
          "attributes": {
          }
        },
        "_1604_": {
          "hide_name": 0,
          "bits": [ 1902 ],
          "attributes": {
          }
        },
        "_1605_": {
          "hide_name": 0,
          "bits": [ 1904 ],
          "attributes": {
          }
        },
        "_1606_": {
          "hide_name": 0,
          "bits": [ 1905 ],
          "attributes": {
          }
        },
        "_1607_": {
          "hide_name": 0,
          "bits": [ 1907 ],
          "attributes": {
          }
        },
        "_1608_": {
          "hide_name": 0,
          "bits": [ 1908 ],
          "attributes": {
          }
        },
        "_1609_": {
          "hide_name": 0,
          "bits": [ 1910 ],
          "attributes": {
          }
        },
        "_160_": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
          }
        },
        "_1610_": {
          "hide_name": 0,
          "bits": [ 1911 ],
          "attributes": {
          }
        },
        "_1611_": {
          "hide_name": 0,
          "bits": [ 1913 ],
          "attributes": {
          }
        },
        "_1612_": {
          "hide_name": 0,
          "bits": [ 1914 ],
          "attributes": {
          }
        },
        "_1613_": {
          "hide_name": 0,
          "bits": [ 1916 ],
          "attributes": {
          }
        },
        "_1614_": {
          "hide_name": 0,
          "bits": [ 1917 ],
          "attributes": {
          }
        },
        "_1615_": {
          "hide_name": 0,
          "bits": [ 1919 ],
          "attributes": {
          }
        },
        "_1616_": {
          "hide_name": 0,
          "bits": [ 1920 ],
          "attributes": {
          }
        },
        "_1617_": {
          "hide_name": 0,
          "bits": [ 1922 ],
          "attributes": {
          }
        },
        "_1618_": {
          "hide_name": 0,
          "bits": [ 1923 ],
          "attributes": {
          }
        },
        "_1619_": {
          "hide_name": 0,
          "bits": [ 1925 ],
          "attributes": {
          }
        },
        "_161_": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
          }
        },
        "_1620_": {
          "hide_name": 0,
          "bits": [ 1926 ],
          "attributes": {
          }
        },
        "_1621_": {
          "hide_name": 0,
          "bits": [ 1928 ],
          "attributes": {
          }
        },
        "_1622_": {
          "hide_name": 0,
          "bits": [ 1929 ],
          "attributes": {
          }
        },
        "_1623_": {
          "hide_name": 0,
          "bits": [ 1931 ],
          "attributes": {
          }
        },
        "_1624_": {
          "hide_name": 0,
          "bits": [ 1932 ],
          "attributes": {
          }
        },
        "_1625_": {
          "hide_name": 0,
          "bits": [ 1934 ],
          "attributes": {
          }
        },
        "_1626_": {
          "hide_name": 0,
          "bits": [ 1935 ],
          "attributes": {
          }
        },
        "_1627_": {
          "hide_name": 0,
          "bits": [ 1937 ],
          "attributes": {
          }
        },
        "_1628_": {
          "hide_name": 0,
          "bits": [ 1938 ],
          "attributes": {
          }
        },
        "_1629_": {
          "hide_name": 0,
          "bits": [ 1940 ],
          "attributes": {
          }
        },
        "_162_": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "_1630_": {
          "hide_name": 0,
          "bits": [ 1941 ],
          "attributes": {
          }
        },
        "_1631_": {
          "hide_name": 0,
          "bits": [ 1943 ],
          "attributes": {
          }
        },
        "_1632_": {
          "hide_name": 0,
          "bits": [ 2147 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1633_": {
          "hide_name": 0,
          "bits": [ 2591 ],
          "offset": 10,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1634_": {
          "hide_name": 0,
          "bits": [ 2617 ],
          "offset": 11,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1635_": {
          "hide_name": 0,
          "bits": [ 2642 ],
          "offset": 12,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1636_": {
          "hide_name": 0,
          "bits": [ 2667 ],
          "offset": 13,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1637_": {
          "hide_name": 0,
          "bits": [ 2692 ],
          "offset": 14,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1638_": {
          "hide_name": 0,
          "bits": [ 2715 ],
          "offset": 15,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1639_": {
          "hide_name": 0,
          "bits": [ 2234 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_163_": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
          }
        },
        "_1640_": {
          "hide_name": 0,
          "bits": [ 2303 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1641_": {
          "hide_name": 0,
          "bits": [ 2352 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1642_": {
          "hide_name": 0,
          "bits": [ 2389 ],
          "offset": 4,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1643_": {
          "hide_name": 0,
          "bits": [ 2429 ],
          "offset": 5,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1644_": {
          "hide_name": 0,
          "bits": [ 2469 ],
          "offset": 6,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1645_": {
          "hide_name": 0,
          "bits": [ 2508 ],
          "offset": 7,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1646_": {
          "hide_name": 0,
          "bits": [ 2537 ],
          "offset": 8,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1647_": {
          "hide_name": 0,
          "bits": [ 2566 ],
          "offset": 9,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:50.2-61.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:47.6-47.54"
          }
        },
        "_1648_": {
          "hide_name": 0,
          "bits": [ 2717 ],
          "attributes": {
          }
        },
        "_1649_": {
          "hide_name": 0,
          "bits": [ 2113 ],
          "attributes": {
          }
        },
        "_164_": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "_1650_": {
          "hide_name": 0,
          "bits": [ 2114 ],
          "attributes": {
          }
        },
        "_1651_": {
          "hide_name": 0,
          "bits": [ 2115 ],
          "attributes": {
          }
        },
        "_1652_": {
          "hide_name": 0,
          "bits": [ 2197 ],
          "attributes": {
          }
        },
        "_1653_": {
          "hide_name": 0,
          "bits": [ 2204 ],
          "attributes": {
          }
        },
        "_1654_": {
          "hide_name": 0,
          "bits": [ 2268 ],
          "attributes": {
          }
        },
        "_1655_": {
          "hide_name": 0,
          "bits": [ 2276 ],
          "attributes": {
          }
        },
        "_1656_": {
          "hide_name": 0,
          "bits": [ 2322 ],
          "attributes": {
          }
        },
        "_1657_": {
          "hide_name": 0,
          "bits": [ 2329 ],
          "attributes": {
          }
        },
        "_1658_": {
          "hide_name": 0,
          "bits": [ 2360 ],
          "attributes": {
          }
        },
        "_1659_": {
          "hide_name": 0,
          "bits": [ 2369 ],
          "attributes": {
          }
        },
        "_165_": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "_1660_": {
          "hide_name": 0,
          "bits": [ 2397 ],
          "attributes": {
          }
        },
        "_1661_": {
          "hide_name": 0,
          "bits": [ 2406 ],
          "attributes": {
          }
        },
        "_1662_": {
          "hide_name": 0,
          "bits": [ 2437 ],
          "attributes": {
          }
        },
        "_1663_": {
          "hide_name": 0,
          "bits": [ 2446 ],
          "attributes": {
          }
        },
        "_1664_": {
          "hide_name": 0,
          "bits": [ 2478 ],
          "attributes": {
          }
        },
        "_1665_": {
          "hide_name": 0,
          "bits": [ 2487 ],
          "attributes": {
          }
        },
        "_1666_": {
          "hide_name": 0,
          "bits": [ 2510 ],
          "attributes": {
          }
        },
        "_1667_": {
          "hide_name": 0,
          "bits": [ 2521 ],
          "attributes": {
          }
        },
        "_1668_": {
          "hide_name": 0,
          "bits": [ 2539 ],
          "attributes": {
          }
        },
        "_1669_": {
          "hide_name": 0,
          "bits": [ 2549 ],
          "attributes": {
          }
        },
        "_166_": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "_1670_": {
          "hide_name": 0,
          "bits": [ 2567 ],
          "attributes": {
          }
        },
        "_1671_": {
          "hide_name": 0,
          "bits": [ 2577 ],
          "attributes": {
          }
        },
        "_1672_": {
          "hide_name": 0,
          "bits": [ 2593 ],
          "attributes": {
          }
        },
        "_1673_": {
          "hide_name": 0,
          "bits": [ 2603 ],
          "attributes": {
          }
        },
        "_1674_": {
          "hide_name": 0,
          "bits": [ 2618 ],
          "attributes": {
          }
        },
        "_1675_": {
          "hide_name": 0,
          "bits": [ 2628 ],
          "attributes": {
          }
        },
        "_1676_": {
          "hide_name": 0,
          "bits": [ 2643 ],
          "attributes": {
          }
        },
        "_1677_": {
          "hide_name": 0,
          "bits": [ 2653 ],
          "attributes": {
          }
        },
        "_1678_": {
          "hide_name": 0,
          "bits": [ 2668 ],
          "attributes": {
          }
        },
        "_1679_": {
          "hide_name": 0,
          "bits": [ 2678 ],
          "attributes": {
          }
        },
        "_167_": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "_1680_": {
          "hide_name": 0,
          "bits": [ 2693 ],
          "attributes": {
          }
        },
        "_1681_": {
          "hide_name": 0,
          "bits": [ 2703 ],
          "attributes": {
          }
        },
        "_1682_": {
          "hide_name": 0,
          "bits": [ 2142 ],
          "attributes": {
          }
        },
        "_1683_": {
          "hide_name": 0,
          "bits": [ 2208 ],
          "attributes": {
          }
        },
        "_1684_": {
          "hide_name": 0,
          "bits": [ 2280 ],
          "attributes": {
          }
        },
        "_1685_": {
          "hide_name": 0,
          "bits": [ 2333 ],
          "attributes": {
          }
        },
        "_1686_": {
          "hide_name": 0,
          "bits": [ 2372 ],
          "attributes": {
          }
        },
        "_1687_": {
          "hide_name": 0,
          "bits": [ 2410 ],
          "attributes": {
          }
        },
        "_1688_": {
          "hide_name": 0,
          "bits": [ 2450 ],
          "attributes": {
          }
        },
        "_1689_": {
          "hide_name": 0,
          "bits": [ 2488 ],
          "attributes": {
          }
        },
        "_168_": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
          }
        },
        "_1690_": {
          "hide_name": 0,
          "bits": [ 2522 ],
          "attributes": {
          }
        },
        "_1691_": {
          "hide_name": 0,
          "bits": [ 2558 ],
          "attributes": {
          }
        },
        "_1692_": {
          "hide_name": 0,
          "bits": [ 2583 ],
          "attributes": {
          }
        },
        "_1693_": {
          "hide_name": 0,
          "bits": [ 2609 ],
          "attributes": {
          }
        },
        "_1694_": {
          "hide_name": 0,
          "bits": [ 2634 ],
          "attributes": {
          }
        },
        "_1695_": {
          "hide_name": 0,
          "bits": [ 2659 ],
          "attributes": {
          }
        },
        "_1696_": {
          "hide_name": 0,
          "bits": [ 2684 ],
          "attributes": {
          }
        },
        "_1697_": {
          "hide_name": 0,
          "bits": [ 2707 ],
          "attributes": {
          }
        },
        "_1698_": {
          "hide_name": 0,
          "bits": [ 1962 ],
          "attributes": {
          }
        },
        "_1699_": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
          }
        },
        "_169_": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
          }
        },
        "_16_": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
          }
        },
        "_1700_": {
          "hide_name": 0,
          "bits": [ 1966 ],
          "attributes": {
          }
        },
        "_1701_": {
          "hide_name": 0,
          "bits": [ 1967 ],
          "attributes": {
          }
        },
        "_1702_": {
          "hide_name": 0,
          "bits": [ 1968 ],
          "attributes": {
          }
        },
        "_1703_": {
          "hide_name": 0,
          "bits": [ 1970 ],
          "attributes": {
          }
        },
        "_1704_": {
          "hide_name": 0,
          "bits": [ 1972 ],
          "attributes": {
          }
        },
        "_1705_": {
          "hide_name": 0,
          "bits": [ 1974 ],
          "attributes": {
          }
        },
        "_1706_": {
          "hide_name": 0,
          "bits": [ 1975 ],
          "attributes": {
          }
        },
        "_1707_": {
          "hide_name": 0,
          "bits": [ 1976 ],
          "attributes": {
          }
        },
        "_1708_": {
          "hide_name": 0,
          "bits": [ 1977 ],
          "attributes": {
          }
        },
        "_1709_": {
          "hide_name": 0,
          "bits": [ 1980 ],
          "attributes": {
          }
        },
        "_170_": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
          }
        },
        "_1710_": {
          "hide_name": 0,
          "bits": [ 1983 ],
          "attributes": {
          }
        },
        "_1711_": {
          "hide_name": 0,
          "bits": [ 1984 ],
          "attributes": {
          }
        },
        "_1712_": {
          "hide_name": 0,
          "bits": [ 1987 ],
          "attributes": {
          }
        },
        "_1713_": {
          "hide_name": 0,
          "bits": [ 1990 ],
          "attributes": {
          }
        },
        "_1714_": {
          "hide_name": 0,
          "bits": [ 1991 ],
          "attributes": {
          }
        },
        "_1715_": {
          "hide_name": 0,
          "bits": [ 1992 ],
          "attributes": {
          }
        },
        "_1716_": {
          "hide_name": 0,
          "bits": [ 1995 ],
          "attributes": {
          }
        },
        "_1717_": {
          "hide_name": 0,
          "bits": [ 1998 ],
          "attributes": {
          }
        },
        "_1718_": {
          "hide_name": 0,
          "bits": [ 1999 ],
          "attributes": {
          }
        },
        "_1719_": {
          "hide_name": 0,
          "bits": [ 2002 ],
          "attributes": {
          }
        },
        "_171_": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "_1720_": {
          "hide_name": 0,
          "bits": [ 2005 ],
          "attributes": {
          }
        },
        "_1721_": {
          "hide_name": 0,
          "bits": [ 2006 ],
          "attributes": {
          }
        },
        "_1722_": {
          "hide_name": 0,
          "bits": [ 2007 ],
          "attributes": {
          }
        },
        "_1723_": {
          "hide_name": 0,
          "bits": [ 2008 ],
          "attributes": {
          }
        },
        "_1724_": {
          "hide_name": 0,
          "bits": [ 2012 ],
          "attributes": {
          }
        },
        "_1725_": {
          "hide_name": 0,
          "bits": [ 2013 ],
          "attributes": {
          }
        },
        "_1726_": {
          "hide_name": 0,
          "bits": [ 2015 ],
          "attributes": {
          }
        },
        "_1727_": {
          "hide_name": 0,
          "bits": [ 2018 ],
          "attributes": {
          }
        },
        "_1728_": {
          "hide_name": 0,
          "bits": [ 2021 ],
          "attributes": {
          }
        },
        "_1729_": {
          "hide_name": 0,
          "bits": [ 2022 ],
          "attributes": {
          }
        },
        "_172_": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
          }
        },
        "_1730_": {
          "hide_name": 0,
          "bits": [ 2025 ],
          "attributes": {
          }
        },
        "_1731_": {
          "hide_name": 0,
          "bits": [ 2028 ],
          "attributes": {
          }
        },
        "_1732_": {
          "hide_name": 0,
          "bits": [ 2029 ],
          "attributes": {
          }
        },
        "_1733_": {
          "hide_name": 0,
          "bits": [ 2030 ],
          "attributes": {
          }
        },
        "_1734_": {
          "hide_name": 0,
          "bits": [ 2031 ],
          "attributes": {
          }
        },
        "_1735_": {
          "hide_name": 0,
          "bits": [ 2032 ],
          "attributes": {
          }
        },
        "_1736_": {
          "hide_name": 0,
          "bits": [ 2033 ],
          "attributes": {
          }
        },
        "_1737_": {
          "hide_name": 0,
          "bits": [ 2034 ],
          "attributes": {
          }
        },
        "_1738_": {
          "hide_name": 0,
          "bits": [ 2035 ],
          "attributes": {
          }
        },
        "_1739_": {
          "hide_name": 0,
          "bits": [ 2036 ],
          "attributes": {
          }
        },
        "_173_": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
          }
        },
        "_1740_": {
          "hide_name": 0,
          "bits": [ 2037 ],
          "attributes": {
          }
        },
        "_1741_": {
          "hide_name": 0,
          "bits": [ 2038 ],
          "attributes": {
          }
        },
        "_1742_": {
          "hide_name": 0,
          "bits": [ 2039 ],
          "attributes": {
          }
        },
        "_1743_": {
          "hide_name": 0,
          "bits": [ 2040 ],
          "attributes": {
          }
        },
        "_1744_": {
          "hide_name": 0,
          "bits": [ 2041 ],
          "attributes": {
          }
        },
        "_1745_": {
          "hide_name": 0,
          "bits": [ 2042 ],
          "attributes": {
          }
        },
        "_1746_": {
          "hide_name": 0,
          "bits": [ 2043 ],
          "attributes": {
          }
        },
        "_1747_": {
          "hide_name": 0,
          "bits": [ 2044 ],
          "attributes": {
          }
        },
        "_1748_": {
          "hide_name": 0,
          "bits": [ 2045 ],
          "attributes": {
          }
        },
        "_1749_": {
          "hide_name": 0,
          "bits": [ 2046 ],
          "attributes": {
          }
        },
        "_174_": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "_1750_": {
          "hide_name": 0,
          "bits": [ 2047 ],
          "attributes": {
          }
        },
        "_1751_": {
          "hide_name": 0,
          "bits": [ 2048 ],
          "attributes": {
          }
        },
        "_1752_": {
          "hide_name": 0,
          "bits": [ 2049 ],
          "attributes": {
          }
        },
        "_1753_": {
          "hide_name": 0,
          "bits": [ 2050 ],
          "attributes": {
          }
        },
        "_1754_": {
          "hide_name": 0,
          "bits": [ 2051 ],
          "attributes": {
          }
        },
        "_1755_": {
          "hide_name": 0,
          "bits": [ 2052 ],
          "attributes": {
          }
        },
        "_1756_": {
          "hide_name": 0,
          "bits": [ 2053 ],
          "attributes": {
          }
        },
        "_1757_": {
          "hide_name": 0,
          "bits": [ 2054 ],
          "attributes": {
          }
        },
        "_1758_": {
          "hide_name": 0,
          "bits": [ 2055 ],
          "attributes": {
          }
        },
        "_1759_": {
          "hide_name": 0,
          "bits": [ 2056 ],
          "attributes": {
          }
        },
        "_175_": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
          }
        },
        "_1760_": {
          "hide_name": 0,
          "bits": [ 2057 ],
          "attributes": {
          }
        },
        "_1761_": {
          "hide_name": 0,
          "bits": [ 2058 ],
          "attributes": {
          }
        },
        "_1762_": {
          "hide_name": 0,
          "bits": [ 2059 ],
          "attributes": {
          }
        },
        "_1763_": {
          "hide_name": 0,
          "bits": [ 2060 ],
          "attributes": {
          }
        },
        "_1764_": {
          "hide_name": 0,
          "bits": [ 2061 ],
          "attributes": {
          }
        },
        "_1765_": {
          "hide_name": 0,
          "bits": [ 2062 ],
          "attributes": {
          }
        },
        "_1766_": {
          "hide_name": 0,
          "bits": [ 2063 ],
          "attributes": {
          }
        },
        "_1767_": {
          "hide_name": 0,
          "bits": [ 2064 ],
          "attributes": {
          }
        },
        "_1768_": {
          "hide_name": 0,
          "bits": [ 2065 ],
          "attributes": {
          }
        },
        "_1769_": {
          "hide_name": 0,
          "bits": [ 2066 ],
          "attributes": {
          }
        },
        "_176_": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
          }
        },
        "_1770_": {
          "hide_name": 0,
          "bits": [ 2067 ],
          "attributes": {
          }
        },
        "_1771_": {
          "hide_name": 0,
          "bits": [ 2068 ],
          "attributes": {
          }
        },
        "_1772_": {
          "hide_name": 0,
          "bits": [ 2069 ],
          "attributes": {
          }
        },
        "_1773_": {
          "hide_name": 0,
          "bits": [ 2070 ],
          "attributes": {
          }
        },
        "_1774_": {
          "hide_name": 0,
          "bits": [ 2071 ],
          "attributes": {
          }
        },
        "_1775_": {
          "hide_name": 0,
          "bits": [ 2072 ],
          "attributes": {
          }
        },
        "_1776_": {
          "hide_name": 0,
          "bits": [ 2073 ],
          "attributes": {
          }
        },
        "_1777_": {
          "hide_name": 0,
          "bits": [ 2074 ],
          "attributes": {
          }
        },
        "_1778_": {
          "hide_name": 0,
          "bits": [ 2075 ],
          "attributes": {
          }
        },
        "_1779_": {
          "hide_name": 0,
          "bits": [ 2076 ],
          "attributes": {
          }
        },
        "_177_": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
          }
        },
        "_1780_": {
          "hide_name": 0,
          "bits": [ 2077 ],
          "attributes": {
          }
        },
        "_1781_": {
          "hide_name": 0,
          "bits": [ 2078 ],
          "attributes": {
          }
        },
        "_1782_": {
          "hide_name": 0,
          "bits": [ 2079 ],
          "attributes": {
          }
        },
        "_1783_": {
          "hide_name": 0,
          "bits": [ 2080 ],
          "attributes": {
          }
        },
        "_1784_": {
          "hide_name": 0,
          "bits": [ 2081 ],
          "attributes": {
          }
        },
        "_1785_": {
          "hide_name": 0,
          "bits": [ 2082 ],
          "attributes": {
          }
        },
        "_1786_": {
          "hide_name": 0,
          "bits": [ 2083 ],
          "attributes": {
          }
        },
        "_1787_": {
          "hide_name": 0,
          "bits": [ 2084 ],
          "attributes": {
          }
        },
        "_1788_": {
          "hide_name": 0,
          "bits": [ 2085 ],
          "attributes": {
          }
        },
        "_1789_": {
          "hide_name": 0,
          "bits": [ 2086 ],
          "attributes": {
          }
        },
        "_178_": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
          }
        },
        "_1790_": {
          "hide_name": 0,
          "bits": [ 2087 ],
          "attributes": {
          }
        },
        "_1791_": {
          "hide_name": 0,
          "bits": [ 2088 ],
          "attributes": {
          }
        },
        "_1792_": {
          "hide_name": 0,
          "bits": [ 2089 ],
          "attributes": {
          }
        },
        "_1793_": {
          "hide_name": 0,
          "bits": [ 2090 ],
          "attributes": {
          }
        },
        "_1794_": {
          "hide_name": 0,
          "bits": [ 2091 ],
          "attributes": {
          }
        },
        "_1795_": {
          "hide_name": 0,
          "bits": [ 2092 ],
          "attributes": {
          }
        },
        "_1796_": {
          "hide_name": 0,
          "bits": [ 2093 ],
          "attributes": {
          }
        },
        "_1797_": {
          "hide_name": 0,
          "bits": [ 2094 ],
          "attributes": {
          }
        },
        "_1798_": {
          "hide_name": 0,
          "bits": [ 2095 ],
          "attributes": {
          }
        },
        "_1799_": {
          "hide_name": 0,
          "bits": [ 2096 ],
          "attributes": {
          }
        },
        "_179_": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
          }
        },
        "_17_": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
          }
        },
        "_1800_": {
          "hide_name": 0,
          "bits": [ 2097 ],
          "attributes": {
          }
        },
        "_1801_": {
          "hide_name": 0,
          "bits": [ 2098 ],
          "attributes": {
          }
        },
        "_1802_": {
          "hide_name": 0,
          "bits": [ 2099 ],
          "attributes": {
          }
        },
        "_1803_": {
          "hide_name": 0,
          "bits": [ 2100 ],
          "attributes": {
          }
        },
        "_1804_": {
          "hide_name": 0,
          "bits": [ 2101 ],
          "attributes": {
          }
        },
        "_1805_": {
          "hide_name": 0,
          "bits": [ 2102 ],
          "attributes": {
          }
        },
        "_1806_": {
          "hide_name": 0,
          "bits": [ 2103 ],
          "attributes": {
          }
        },
        "_1807_": {
          "hide_name": 0,
          "bits": [ 2104 ],
          "attributes": {
          }
        },
        "_1808_": {
          "hide_name": 0,
          "bits": [ 2105 ],
          "attributes": {
          }
        },
        "_1809_": {
          "hide_name": 0,
          "bits": [ 2106 ],
          "attributes": {
          }
        },
        "_180_": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
          }
        },
        "_1810_": {
          "hide_name": 0,
          "bits": [ 2107 ],
          "attributes": {
          }
        },
        "_1811_": {
          "hide_name": 0,
          "bits": [ 2108 ],
          "attributes": {
          }
        },
        "_1812_": {
          "hide_name": 0,
          "bits": [ 2109 ],
          "attributes": {
          }
        },
        "_1813_": {
          "hide_name": 0,
          "bits": [ 2110 ],
          "attributes": {
          }
        },
        "_1814_": {
          "hide_name": 0,
          "bits": [ 2111 ],
          "attributes": {
          }
        },
        "_1815_": {
          "hide_name": 0,
          "bits": [ 2112 ],
          "attributes": {
          }
        },
        "_1816_": {
          "hide_name": 0,
          "bits": [ 2116 ],
          "attributes": {
          }
        },
        "_1817_": {
          "hide_name": 0,
          "bits": [ 2117 ],
          "attributes": {
          }
        },
        "_1818_": {
          "hide_name": 0,
          "bits": [ 2118 ],
          "attributes": {
          }
        },
        "_1819_": {
          "hide_name": 0,
          "bits": [ 2119 ],
          "attributes": {
          }
        },
        "_181_": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "_1820_": {
          "hide_name": 0,
          "bits": [ 2120 ],
          "attributes": {
          }
        },
        "_1821_": {
          "hide_name": 0,
          "bits": [ 2121 ],
          "attributes": {
          }
        },
        "_1822_": {
          "hide_name": 0,
          "bits": [ 2122 ],
          "attributes": {
          }
        },
        "_1823_": {
          "hide_name": 0,
          "bits": [ 2123 ],
          "attributes": {
          }
        },
        "_1824_": {
          "hide_name": 0,
          "bits": [ 2124 ],
          "attributes": {
          }
        },
        "_1825_": {
          "hide_name": 0,
          "bits": [ 2125 ],
          "attributes": {
          }
        },
        "_1826_": {
          "hide_name": 0,
          "bits": [ 2126 ],
          "attributes": {
          }
        },
        "_1827_": {
          "hide_name": 0,
          "bits": [ 2127 ],
          "attributes": {
          }
        },
        "_1828_": {
          "hide_name": 0,
          "bits": [ 2128 ],
          "attributes": {
          }
        },
        "_1829_": {
          "hide_name": 0,
          "bits": [ 2129 ],
          "attributes": {
          }
        },
        "_182_": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
          }
        },
        "_1830_": {
          "hide_name": 0,
          "bits": [ 2130 ],
          "attributes": {
          }
        },
        "_1831_": {
          "hide_name": 0,
          "bits": [ 2131 ],
          "attributes": {
          }
        },
        "_1832_": {
          "hide_name": 0,
          "bits": [ 2132 ],
          "attributes": {
          }
        },
        "_1833_": {
          "hide_name": 0,
          "bits": [ 2133 ],
          "attributes": {
          }
        },
        "_1834_": {
          "hide_name": 0,
          "bits": [ 2134 ],
          "attributes": {
          }
        },
        "_1835_": {
          "hide_name": 0,
          "bits": [ 2135 ],
          "attributes": {
          }
        },
        "_1836_": {
          "hide_name": 0,
          "bits": [ 2136 ],
          "attributes": {
          }
        },
        "_1837_": {
          "hide_name": 0,
          "bits": [ 2137 ],
          "attributes": {
          }
        },
        "_1838_": {
          "hide_name": 0,
          "bits": [ 2138 ],
          "attributes": {
          }
        },
        "_1839_": {
          "hide_name": 0,
          "bits": [ 2139 ],
          "attributes": {
          }
        },
        "_183_": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
          }
        },
        "_1840_": {
          "hide_name": 0,
          "bits": [ 2140 ],
          "attributes": {
          }
        },
        "_1841_": {
          "hide_name": 0,
          "bits": [ 2141 ],
          "attributes": {
          }
        },
        "_1842_": {
          "hide_name": 0,
          "bits": [ 2143 ],
          "attributes": {
          }
        },
        "_1843_": {
          "hide_name": 0,
          "bits": [ 2144 ],
          "attributes": {
          }
        },
        "_1844_": {
          "hide_name": 0,
          "bits": [ 2145 ],
          "attributes": {
          }
        },
        "_1845_": {
          "hide_name": 0,
          "bits": [ 2146 ],
          "attributes": {
          }
        },
        "_1846_": {
          "hide_name": 0,
          "bits": [ 2148 ],
          "attributes": {
          }
        },
        "_1847_": {
          "hide_name": 0,
          "bits": [ 2149 ],
          "attributes": {
          }
        },
        "_1848_": {
          "hide_name": 0,
          "bits": [ 2150 ],
          "attributes": {
          }
        },
        "_1849_": {
          "hide_name": 0,
          "bits": [ 2151 ],
          "attributes": {
          }
        },
        "_184_": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
          }
        },
        "_1850_": {
          "hide_name": 0,
          "bits": [ 2152 ],
          "attributes": {
          }
        },
        "_1851_": {
          "hide_name": 0,
          "bits": [ 2153 ],
          "attributes": {
          }
        },
        "_1852_": {
          "hide_name": 0,
          "bits": [ 2154 ],
          "attributes": {
          }
        },
        "_1853_": {
          "hide_name": 0,
          "bits": [ 2155 ],
          "attributes": {
          }
        },
        "_1854_": {
          "hide_name": 0,
          "bits": [ 2156 ],
          "attributes": {
          }
        },
        "_1855_": {
          "hide_name": 0,
          "bits": [ 2157 ],
          "attributes": {
          }
        },
        "_1856_": {
          "hide_name": 0,
          "bits": [ 2158 ],
          "attributes": {
          }
        },
        "_1857_": {
          "hide_name": 0,
          "bits": [ 2159 ],
          "attributes": {
          }
        },
        "_1858_": {
          "hide_name": 0,
          "bits": [ 2160 ],
          "attributes": {
          }
        },
        "_1859_": {
          "hide_name": 0,
          "bits": [ 2161 ],
          "attributes": {
          }
        },
        "_185_": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
          }
        },
        "_1860_": {
          "hide_name": 0,
          "bits": [ 2162 ],
          "attributes": {
          }
        },
        "_1861_": {
          "hide_name": 0,
          "bits": [ 2163 ],
          "attributes": {
          }
        },
        "_1862_": {
          "hide_name": 0,
          "bits": [ 2164 ],
          "attributes": {
          }
        },
        "_1863_": {
          "hide_name": 0,
          "bits": [ 2165 ],
          "attributes": {
          }
        },
        "_1864_": {
          "hide_name": 0,
          "bits": [ 2166 ],
          "attributes": {
          }
        },
        "_1865_": {
          "hide_name": 0,
          "bits": [ 2167 ],
          "attributes": {
          }
        },
        "_1866_": {
          "hide_name": 0,
          "bits": [ 2168 ],
          "attributes": {
          }
        },
        "_1867_": {
          "hide_name": 0,
          "bits": [ 2169 ],
          "attributes": {
          }
        },
        "_1868_": {
          "hide_name": 0,
          "bits": [ 2170 ],
          "attributes": {
          }
        },
        "_1869_": {
          "hide_name": 0,
          "bits": [ 2171 ],
          "attributes": {
          }
        },
        "_186_": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
          }
        },
        "_1870_": {
          "hide_name": 0,
          "bits": [ 2172 ],
          "attributes": {
          }
        },
        "_1871_": {
          "hide_name": 0,
          "bits": [ 2173 ],
          "attributes": {
          }
        },
        "_1872_": {
          "hide_name": 0,
          "bits": [ 2174 ],
          "attributes": {
          }
        },
        "_1873_": {
          "hide_name": 0,
          "bits": [ 2175 ],
          "attributes": {
          }
        },
        "_1874_": {
          "hide_name": 0,
          "bits": [ 2176 ],
          "attributes": {
          }
        },
        "_1875_": {
          "hide_name": 0,
          "bits": [ 2177 ],
          "attributes": {
          }
        },
        "_1876_": {
          "hide_name": 0,
          "bits": [ 2178 ],
          "attributes": {
          }
        },
        "_1877_": {
          "hide_name": 0,
          "bits": [ 2179 ],
          "attributes": {
          }
        },
        "_1878_": {
          "hide_name": 0,
          "bits": [ 2180 ],
          "attributes": {
          }
        },
        "_1879_": {
          "hide_name": 0,
          "bits": [ 2181 ],
          "attributes": {
          }
        },
        "_187_": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
          }
        },
        "_1880_": {
          "hide_name": 0,
          "bits": [ 2182 ],
          "attributes": {
          }
        },
        "_1881_": {
          "hide_name": 0,
          "bits": [ 2183 ],
          "attributes": {
          }
        },
        "_1882_": {
          "hide_name": 0,
          "bits": [ 2184 ],
          "attributes": {
          }
        },
        "_1883_": {
          "hide_name": 0,
          "bits": [ 2185 ],
          "attributes": {
          }
        },
        "_1884_": {
          "hide_name": 0,
          "bits": [ 2186 ],
          "attributes": {
          }
        },
        "_1885_": {
          "hide_name": 0,
          "bits": [ 2187 ],
          "attributes": {
          }
        },
        "_1886_": {
          "hide_name": 0,
          "bits": [ 2188 ],
          "attributes": {
          }
        },
        "_1887_": {
          "hide_name": 0,
          "bits": [ 2189 ],
          "attributes": {
          }
        },
        "_1888_": {
          "hide_name": 0,
          "bits": [ 2190 ],
          "attributes": {
          }
        },
        "_1889_": {
          "hide_name": 0,
          "bits": [ 2191 ],
          "attributes": {
          }
        },
        "_188_": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
          }
        },
        "_1890_": {
          "hide_name": 0,
          "bits": [ 2192 ],
          "attributes": {
          }
        },
        "_1891_": {
          "hide_name": 0,
          "bits": [ 2193 ],
          "attributes": {
          }
        },
        "_1892_": {
          "hide_name": 0,
          "bits": [ 2194 ],
          "attributes": {
          }
        },
        "_1893_": {
          "hide_name": 0,
          "bits": [ 2195 ],
          "attributes": {
          }
        },
        "_1894_": {
          "hide_name": 0,
          "bits": [ 2196 ],
          "attributes": {
          }
        },
        "_1895_": {
          "hide_name": 0,
          "bits": [ 2198 ],
          "attributes": {
          }
        },
        "_1896_": {
          "hide_name": 0,
          "bits": [ 2199 ],
          "attributes": {
          }
        },
        "_1897_": {
          "hide_name": 0,
          "bits": [ 2200 ],
          "attributes": {
          }
        },
        "_1898_": {
          "hide_name": 0,
          "bits": [ 2201 ],
          "attributes": {
          }
        },
        "_1899_": {
          "hide_name": 0,
          "bits": [ 2202 ],
          "attributes": {
          }
        },
        "_189_": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "_18_": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
          }
        },
        "_1900_": {
          "hide_name": 0,
          "bits": [ 2203 ],
          "attributes": {
          }
        },
        "_1901_": {
          "hide_name": 0,
          "bits": [ 2205 ],
          "attributes": {
          }
        },
        "_1902_": {
          "hide_name": 0,
          "bits": [ 2206 ],
          "attributes": {
          }
        },
        "_1903_": {
          "hide_name": 0,
          "bits": [ 2207 ],
          "attributes": {
          }
        },
        "_1904_": {
          "hide_name": 0,
          "bits": [ 2209 ],
          "attributes": {
          }
        },
        "_1905_": {
          "hide_name": 0,
          "bits": [ 2210 ],
          "attributes": {
          }
        },
        "_1906_": {
          "hide_name": 0,
          "bits": [ 2211 ],
          "attributes": {
          }
        },
        "_1907_": {
          "hide_name": 0,
          "bits": [ 2212 ],
          "attributes": {
          }
        },
        "_1908_": {
          "hide_name": 0,
          "bits": [ 2213 ],
          "attributes": {
          }
        },
        "_1909_": {
          "hide_name": 0,
          "bits": [ 2214 ],
          "attributes": {
          }
        },
        "_190_": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
          }
        },
        "_1910_": {
          "hide_name": 0,
          "bits": [ 2215 ],
          "attributes": {
          }
        },
        "_1911_": {
          "hide_name": 0,
          "bits": [ 2216 ],
          "attributes": {
          }
        },
        "_1912_": {
          "hide_name": 0,
          "bits": [ 2217 ],
          "attributes": {
          }
        },
        "_1913_": {
          "hide_name": 0,
          "bits": [ 2218 ],
          "attributes": {
          }
        },
        "_1914_": {
          "hide_name": 0,
          "bits": [ 2219 ],
          "attributes": {
          }
        },
        "_1915_": {
          "hide_name": 0,
          "bits": [ 2220 ],
          "attributes": {
          }
        },
        "_1916_": {
          "hide_name": 0,
          "bits": [ 2221 ],
          "attributes": {
          }
        },
        "_1917_": {
          "hide_name": 0,
          "bits": [ 2222 ],
          "attributes": {
          }
        },
        "_1918_": {
          "hide_name": 0,
          "bits": [ 2223 ],
          "attributes": {
          }
        },
        "_1919_": {
          "hide_name": 0,
          "bits": [ 2224 ],
          "attributes": {
          }
        },
        "_191_": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
          }
        },
        "_1920_": {
          "hide_name": 0,
          "bits": [ 2225 ],
          "attributes": {
          }
        },
        "_1921_": {
          "hide_name": 0,
          "bits": [ 2226 ],
          "attributes": {
          }
        },
        "_1922_": {
          "hide_name": 0,
          "bits": [ 2227 ],
          "attributes": {
          }
        },
        "_1923_": {
          "hide_name": 0,
          "bits": [ 2228 ],
          "attributes": {
          }
        },
        "_1924_": {
          "hide_name": 0,
          "bits": [ 2229 ],
          "attributes": {
          }
        },
        "_1925_": {
          "hide_name": 0,
          "bits": [ 2230 ],
          "attributes": {
          }
        },
        "_1926_": {
          "hide_name": 0,
          "bits": [ 2231 ],
          "attributes": {
          }
        },
        "_1927_": {
          "hide_name": 0,
          "bits": [ 2232 ],
          "attributes": {
          }
        },
        "_1928_": {
          "hide_name": 0,
          "bits": [ 2233 ],
          "attributes": {
          }
        },
        "_1929_": {
          "hide_name": 0,
          "bits": [ 2235 ],
          "attributes": {
          }
        },
        "_192_": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
          }
        },
        "_1930_": {
          "hide_name": 0,
          "bits": [ 2236 ],
          "attributes": {
          }
        },
        "_1931_": {
          "hide_name": 0,
          "bits": [ 2237 ],
          "attributes": {
          }
        },
        "_1932_": {
          "hide_name": 0,
          "bits": [ 2238 ],
          "attributes": {
          }
        },
        "_1933_": {
          "hide_name": 0,
          "bits": [ 2239 ],
          "attributes": {
          }
        },
        "_1934_": {
          "hide_name": 0,
          "bits": [ 2240 ],
          "attributes": {
          }
        },
        "_1935_": {
          "hide_name": 0,
          "bits": [ 2241 ],
          "attributes": {
          }
        },
        "_1936_": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
          }
        },
        "_1937_": {
          "hide_name": 0,
          "bits": [ 2243 ],
          "attributes": {
          }
        },
        "_1938_": {
          "hide_name": 0,
          "bits": [ 2244 ],
          "attributes": {
          }
        },
        "_1939_": {
          "hide_name": 0,
          "bits": [ 2245 ],
          "attributes": {
          }
        },
        "_193_": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "_1940_": {
          "hide_name": 0,
          "bits": [ 2246 ],
          "attributes": {
          }
        },
        "_1941_": {
          "hide_name": 0,
          "bits": [ 2247 ],
          "attributes": {
          }
        },
        "_1942_": {
          "hide_name": 0,
          "bits": [ 2248 ],
          "attributes": {
          }
        },
        "_1943_": {
          "hide_name": 0,
          "bits": [ 2249 ],
          "attributes": {
          }
        },
        "_1944_": {
          "hide_name": 0,
          "bits": [ 2250 ],
          "attributes": {
          }
        },
        "_1945_": {
          "hide_name": 0,
          "bits": [ 2251 ],
          "attributes": {
          }
        },
        "_1946_": {
          "hide_name": 0,
          "bits": [ 2252 ],
          "attributes": {
          }
        },
        "_1947_": {
          "hide_name": 0,
          "bits": [ 2253 ],
          "attributes": {
          }
        },
        "_1948_": {
          "hide_name": 0,
          "bits": [ 2254 ],
          "attributes": {
          }
        },
        "_1949_": {
          "hide_name": 0,
          "bits": [ 2255 ],
          "attributes": {
          }
        },
        "_194_": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "_1950_": {
          "hide_name": 0,
          "bits": [ 2256 ],
          "attributes": {
          }
        },
        "_1951_": {
          "hide_name": 0,
          "bits": [ 2257 ],
          "attributes": {
          }
        },
        "_1952_": {
          "hide_name": 0,
          "bits": [ 2258 ],
          "attributes": {
          }
        },
        "_1953_": {
          "hide_name": 0,
          "bits": [ 2259 ],
          "attributes": {
          }
        },
        "_1954_": {
          "hide_name": 0,
          "bits": [ 2260 ],
          "attributes": {
          }
        },
        "_1955_": {
          "hide_name": 0,
          "bits": [ 2261 ],
          "attributes": {
          }
        },
        "_1956_": {
          "hide_name": 0,
          "bits": [ 2262 ],
          "attributes": {
          }
        },
        "_1957_": {
          "hide_name": 0,
          "bits": [ 2263 ],
          "attributes": {
          }
        },
        "_1958_": {
          "hide_name": 0,
          "bits": [ 2264 ],
          "attributes": {
          }
        },
        "_1959_": {
          "hide_name": 0,
          "bits": [ 2265 ],
          "attributes": {
          }
        },
        "_195_": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "_1960_": {
          "hide_name": 0,
          "bits": [ 2266 ],
          "attributes": {
          }
        },
        "_1961_": {
          "hide_name": 0,
          "bits": [ 2267 ],
          "attributes": {
          }
        },
        "_1962_": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
          }
        },
        "_1963_": {
          "hide_name": 0,
          "bits": [ 2270 ],
          "attributes": {
          }
        },
        "_1964_": {
          "hide_name": 0,
          "bits": [ 2271 ],
          "attributes": {
          }
        },
        "_1965_": {
          "hide_name": 0,
          "bits": [ 2272 ],
          "attributes": {
          }
        },
        "_1966_": {
          "hide_name": 0,
          "bits": [ 2273 ],
          "attributes": {
          }
        },
        "_1967_": {
          "hide_name": 0,
          "bits": [ 2274 ],
          "attributes": {
          }
        },
        "_1968_": {
          "hide_name": 0,
          "bits": [ 2275 ],
          "attributes": {
          }
        },
        "_1969_": {
          "hide_name": 0,
          "bits": [ 2277 ],
          "attributes": {
          }
        },
        "_196_": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
          }
        },
        "_1970_": {
          "hide_name": 0,
          "bits": [ 2278 ],
          "attributes": {
          }
        },
        "_1971_": {
          "hide_name": 0,
          "bits": [ 2279 ],
          "attributes": {
          }
        },
        "_1972_": {
          "hide_name": 0,
          "bits": [ 2281 ],
          "attributes": {
          }
        },
        "_1973_": {
          "hide_name": 0,
          "bits": [ 2282 ],
          "attributes": {
          }
        },
        "_1974_": {
          "hide_name": 0,
          "bits": [ 2283 ],
          "attributes": {
          }
        },
        "_1975_": {
          "hide_name": 0,
          "bits": [ 2284 ],
          "attributes": {
          }
        },
        "_1976_": {
          "hide_name": 0,
          "bits": [ 2285 ],
          "attributes": {
          }
        },
        "_1977_": {
          "hide_name": 0,
          "bits": [ 2286 ],
          "attributes": {
          }
        },
        "_1978_": {
          "hide_name": 0,
          "bits": [ 2287 ],
          "attributes": {
          }
        },
        "_1979_": {
          "hide_name": 0,
          "bits": [ 2288 ],
          "attributes": {
          }
        },
        "_197_": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
          }
        },
        "_1980_": {
          "hide_name": 0,
          "bits": [ 2289 ],
          "attributes": {
          }
        },
        "_1981_": {
          "hide_name": 0,
          "bits": [ 2290 ],
          "attributes": {
          }
        },
        "_1982_": {
          "hide_name": 0,
          "bits": [ 2291 ],
          "attributes": {
          }
        },
        "_1983_": {
          "hide_name": 0,
          "bits": [ 2292 ],
          "attributes": {
          }
        },
        "_1984_": {
          "hide_name": 0,
          "bits": [ 2293 ],
          "attributes": {
          }
        },
        "_1985_": {
          "hide_name": 0,
          "bits": [ 2294 ],
          "attributes": {
          }
        },
        "_1986_": {
          "hide_name": 0,
          "bits": [ 2295 ],
          "attributes": {
          }
        },
        "_1987_": {
          "hide_name": 0,
          "bits": [ 2296 ],
          "attributes": {
          }
        },
        "_1988_": {
          "hide_name": 0,
          "bits": [ 2297 ],
          "attributes": {
          }
        },
        "_1989_": {
          "hide_name": 0,
          "bits": [ 2298 ],
          "attributes": {
          }
        },
        "_198_": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
          }
        },
        "_1990_": {
          "hide_name": 0,
          "bits": [ 2299 ],
          "attributes": {
          }
        },
        "_1991_": {
          "hide_name": 0,
          "bits": [ 2300 ],
          "attributes": {
          }
        },
        "_1992_": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
          }
        },
        "_1993_": {
          "hide_name": 0,
          "bits": [ 2302 ],
          "attributes": {
          }
        },
        "_1994_": {
          "hide_name": 0,
          "bits": [ 2304 ],
          "attributes": {
          }
        },
        "_1995_": {
          "hide_name": 0,
          "bits": [ 2305 ],
          "attributes": {
          }
        },
        "_1996_": {
          "hide_name": 0,
          "bits": [ 2306 ],
          "attributes": {
          }
        },
        "_1997_": {
          "hide_name": 0,
          "bits": [ 2307 ],
          "attributes": {
          }
        },
        "_1998_": {
          "hide_name": 0,
          "bits": [ 2308 ],
          "attributes": {
          }
        },
        "_1999_": {
          "hide_name": 0,
          "bits": [ 2309 ],
          "attributes": {
          }
        },
        "_199_": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
          }
        },
        "_19_": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "_1_": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
          }
        },
        "_2000_": {
          "hide_name": 0,
          "bits": [ 2310 ],
          "attributes": {
          }
        },
        "_2001_": {
          "hide_name": 0,
          "bits": [ 2311 ],
          "attributes": {
          }
        },
        "_2002_": {
          "hide_name": 0,
          "bits": [ 2312 ],
          "attributes": {
          }
        },
        "_2003_": {
          "hide_name": 0,
          "bits": [ 2313 ],
          "attributes": {
          }
        },
        "_2004_": {
          "hide_name": 0,
          "bits": [ 2314 ],
          "attributes": {
          }
        },
        "_2005_": {
          "hide_name": 0,
          "bits": [ 2315 ],
          "attributes": {
          }
        },
        "_2006_": {
          "hide_name": 0,
          "bits": [ 2316 ],
          "attributes": {
          }
        },
        "_2007_": {
          "hide_name": 0,
          "bits": [ 2317 ],
          "attributes": {
          }
        },
        "_2008_": {
          "hide_name": 0,
          "bits": [ 2318 ],
          "attributes": {
          }
        },
        "_2009_": {
          "hide_name": 0,
          "bits": [ 2319 ],
          "attributes": {
          }
        },
        "_200_": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
          }
        },
        "_2010_": {
          "hide_name": 0,
          "bits": [ 2320 ],
          "attributes": {
          }
        },
        "_2011_": {
          "hide_name": 0,
          "bits": [ 2321 ],
          "attributes": {
          }
        },
        "_2012_": {
          "hide_name": 0,
          "bits": [ 2323 ],
          "attributes": {
          }
        },
        "_2013_": {
          "hide_name": 0,
          "bits": [ 2324 ],
          "attributes": {
          }
        },
        "_2014_": {
          "hide_name": 0,
          "bits": [ 2325 ],
          "attributes": {
          }
        },
        "_2015_": {
          "hide_name": 0,
          "bits": [ 2326 ],
          "attributes": {
          }
        },
        "_2016_": {
          "hide_name": 0,
          "bits": [ 2327 ],
          "attributes": {
          }
        },
        "_2017_": {
          "hide_name": 0,
          "bits": [ 2328 ],
          "attributes": {
          }
        },
        "_2018_": {
          "hide_name": 0,
          "bits": [ 2330 ],
          "attributes": {
          }
        },
        "_2019_": {
          "hide_name": 0,
          "bits": [ 2331 ],
          "attributes": {
          }
        },
        "_201_": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
          }
        },
        "_2020_": {
          "hide_name": 0,
          "bits": [ 2332 ],
          "attributes": {
          }
        },
        "_2021_": {
          "hide_name": 0,
          "bits": [ 2334 ],
          "attributes": {
          }
        },
        "_2022_": {
          "hide_name": 0,
          "bits": [ 2335 ],
          "attributes": {
          }
        },
        "_2023_": {
          "hide_name": 0,
          "bits": [ 2336 ],
          "attributes": {
          }
        },
        "_2024_": {
          "hide_name": 0,
          "bits": [ 2337 ],
          "attributes": {
          }
        },
        "_2025_": {
          "hide_name": 0,
          "bits": [ 2338 ],
          "attributes": {
          }
        },
        "_2026_": {
          "hide_name": 0,
          "bits": [ 2339 ],
          "attributes": {
          }
        },
        "_2027_": {
          "hide_name": 0,
          "bits": [ 2340 ],
          "attributes": {
          }
        },
        "_2028_": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
          }
        },
        "_2029_": {
          "hide_name": 0,
          "bits": [ 2342 ],
          "attributes": {
          }
        },
        "_202_": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
          }
        },
        "_2030_": {
          "hide_name": 0,
          "bits": [ 2343 ],
          "attributes": {
          }
        },
        "_2031_": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
          }
        },
        "_2032_": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
          }
        },
        "_2033_": {
          "hide_name": 0,
          "bits": [ 2346 ],
          "attributes": {
          }
        },
        "_2034_": {
          "hide_name": 0,
          "bits": [ 2347 ],
          "attributes": {
          }
        },
        "_2035_": {
          "hide_name": 0,
          "bits": [ 2348 ],
          "attributes": {
          }
        },
        "_2036_": {
          "hide_name": 0,
          "bits": [ 2349 ],
          "attributes": {
          }
        },
        "_2037_": {
          "hide_name": 0,
          "bits": [ 2350 ],
          "attributes": {
          }
        },
        "_2038_": {
          "hide_name": 0,
          "bits": [ 2351 ],
          "attributes": {
          }
        },
        "_2039_": {
          "hide_name": 0,
          "bits": [ 2353 ],
          "attributes": {
          }
        },
        "_203_": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
          }
        },
        "_2040_": {
          "hide_name": 0,
          "bits": [ 2354 ],
          "attributes": {
          }
        },
        "_2041_": {
          "hide_name": 0,
          "bits": [ 2355 ],
          "attributes": {
          }
        },
        "_2042_": {
          "hide_name": 0,
          "bits": [ 2356 ],
          "attributes": {
          }
        },
        "_2043_": {
          "hide_name": 0,
          "bits": [ 2357 ],
          "attributes": {
          }
        },
        "_2044_": {
          "hide_name": 0,
          "bits": [ 2358 ],
          "attributes": {
          }
        },
        "_2045_": {
          "hide_name": 0,
          "bits": [ 2359 ],
          "attributes": {
          }
        },
        "_2046_": {
          "hide_name": 0,
          "bits": [ 2361 ],
          "attributes": {
          }
        },
        "_2047_": {
          "hide_name": 0,
          "bits": [ 2362 ],
          "attributes": {
          }
        },
        "_2048_": {
          "hide_name": 0,
          "bits": [ 2363 ],
          "attributes": {
          }
        },
        "_2049_": {
          "hide_name": 0,
          "bits": [ 2364 ],
          "attributes": {
          }
        },
        "_204_": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
          }
        },
        "_2050_": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
          }
        },
        "_2051_": {
          "hide_name": 0,
          "bits": [ 2366 ],
          "attributes": {
          }
        },
        "_2052_": {
          "hide_name": 0,
          "bits": [ 2367 ],
          "attributes": {
          }
        },
        "_2053_": {
          "hide_name": 0,
          "bits": [ 2368 ],
          "attributes": {
          }
        },
        "_2054_": {
          "hide_name": 0,
          "bits": [ 2370 ],
          "attributes": {
          }
        },
        "_2055_": {
          "hide_name": 0,
          "bits": [ 2371 ],
          "attributes": {
          }
        },
        "_2056_": {
          "hide_name": 0,
          "bits": [ 2373 ],
          "attributes": {
          }
        },
        "_2057_": {
          "hide_name": 0,
          "bits": [ 2374 ],
          "attributes": {
          }
        },
        "_2058_": {
          "hide_name": 0,
          "bits": [ 2375 ],
          "attributes": {
          }
        },
        "_2059_": {
          "hide_name": 0,
          "bits": [ 2376 ],
          "attributes": {
          }
        },
        "_205_": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
          }
        },
        "_2060_": {
          "hide_name": 0,
          "bits": [ 2377 ],
          "attributes": {
          }
        },
        "_2061_": {
          "hide_name": 0,
          "bits": [ 2378 ],
          "attributes": {
          }
        },
        "_2062_": {
          "hide_name": 0,
          "bits": [ 2379 ],
          "attributes": {
          }
        },
        "_2063_": {
          "hide_name": 0,
          "bits": [ 2380 ],
          "attributes": {
          }
        },
        "_2064_": {
          "hide_name": 0,
          "bits": [ 2381 ],
          "attributes": {
          }
        },
        "_2065_": {
          "hide_name": 0,
          "bits": [ 2382 ],
          "attributes": {
          }
        },
        "_2066_": {
          "hide_name": 0,
          "bits": [ 2383 ],
          "attributes": {
          }
        },
        "_2067_": {
          "hide_name": 0,
          "bits": [ 2384 ],
          "attributes": {
          }
        },
        "_2068_": {
          "hide_name": 0,
          "bits": [ 2385 ],
          "attributes": {
          }
        },
        "_2069_": {
          "hide_name": 0,
          "bits": [ 2386 ],
          "attributes": {
          }
        },
        "_206_": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
          }
        },
        "_2070_": {
          "hide_name": 0,
          "bits": [ 2387 ],
          "attributes": {
          }
        },
        "_2071_": {
          "hide_name": 0,
          "bits": [ 2388 ],
          "attributes": {
          }
        },
        "_2072_": {
          "hide_name": 0,
          "bits": [ 2390 ],
          "attributes": {
          }
        },
        "_2073_": {
          "hide_name": 0,
          "bits": [ 2391 ],
          "attributes": {
          }
        },
        "_2074_": {
          "hide_name": 0,
          "bits": [ 2392 ],
          "attributes": {
          }
        },
        "_2075_": {
          "hide_name": 0,
          "bits": [ 2393 ],
          "attributes": {
          }
        },
        "_2076_": {
          "hide_name": 0,
          "bits": [ 2394 ],
          "attributes": {
          }
        },
        "_2077_": {
          "hide_name": 0,
          "bits": [ 2395 ],
          "attributes": {
          }
        },
        "_2078_": {
          "hide_name": 0,
          "bits": [ 2396 ],
          "attributes": {
          }
        },
        "_2079_": {
          "hide_name": 0,
          "bits": [ 2398 ],
          "attributes": {
          }
        },
        "_207_": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
          }
        },
        "_2080_": {
          "hide_name": 0,
          "bits": [ 2399 ],
          "attributes": {
          }
        },
        "_2081_": {
          "hide_name": 0,
          "bits": [ 2400 ],
          "attributes": {
          }
        },
        "_2082_": {
          "hide_name": 0,
          "bits": [ 2401 ],
          "attributes": {
          }
        },
        "_2083_": {
          "hide_name": 0,
          "bits": [ 2402 ],
          "attributes": {
          }
        },
        "_2084_": {
          "hide_name": 0,
          "bits": [ 2403 ],
          "attributes": {
          }
        },
        "_2085_": {
          "hide_name": 0,
          "bits": [ 2404 ],
          "attributes": {
          }
        },
        "_2086_": {
          "hide_name": 0,
          "bits": [ 2405 ],
          "attributes": {
          }
        },
        "_2087_": {
          "hide_name": 0,
          "bits": [ 2407 ],
          "attributes": {
          }
        },
        "_2088_": {
          "hide_name": 0,
          "bits": [ 2408 ],
          "attributes": {
          }
        },
        "_2089_": {
          "hide_name": 0,
          "bits": [ 2409 ],
          "attributes": {
          }
        },
        "_208_": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
          }
        },
        "_2090_": {
          "hide_name": 0,
          "bits": [ 2411 ],
          "attributes": {
          }
        },
        "_2091_": {
          "hide_name": 0,
          "bits": [ 2412 ],
          "attributes": {
          }
        },
        "_2092_": {
          "hide_name": 0,
          "bits": [ 2413 ],
          "attributes": {
          }
        },
        "_2093_": {
          "hide_name": 0,
          "bits": [ 2414 ],
          "attributes": {
          }
        },
        "_2094_": {
          "hide_name": 0,
          "bits": [ 2415 ],
          "attributes": {
          }
        },
        "_2095_": {
          "hide_name": 0,
          "bits": [ 2416 ],
          "attributes": {
          }
        },
        "_2096_": {
          "hide_name": 0,
          "bits": [ 2417 ],
          "attributes": {
          }
        },
        "_2097_": {
          "hide_name": 0,
          "bits": [ 2418 ],
          "attributes": {
          }
        },
        "_2098_": {
          "hide_name": 0,
          "bits": [ 2419 ],
          "attributes": {
          }
        },
        "_2099_": {
          "hide_name": 0,
          "bits": [ 2420 ],
          "attributes": {
          }
        },
        "_209_": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
          }
        },
        "_20_": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
          }
        },
        "_2100_": {
          "hide_name": 0,
          "bits": [ 2421 ],
          "attributes": {
          }
        },
        "_2101_": {
          "hide_name": 0,
          "bits": [ 2422 ],
          "attributes": {
          }
        },
        "_2102_": {
          "hide_name": 0,
          "bits": [ 2423 ],
          "attributes": {
          }
        },
        "_2103_": {
          "hide_name": 0,
          "bits": [ 2424 ],
          "attributes": {
          }
        },
        "_2104_": {
          "hide_name": 0,
          "bits": [ 2425 ],
          "attributes": {
          }
        },
        "_2105_": {
          "hide_name": 0,
          "bits": [ 2426 ],
          "attributes": {
          }
        },
        "_2106_": {
          "hide_name": 0,
          "bits": [ 2427 ],
          "attributes": {
          }
        },
        "_2107_": {
          "hide_name": 0,
          "bits": [ 2428 ],
          "attributes": {
          }
        },
        "_2108_": {
          "hide_name": 0,
          "bits": [ 2430 ],
          "attributes": {
          }
        },
        "_2109_": {
          "hide_name": 0,
          "bits": [ 2431 ],
          "attributes": {
          }
        },
        "_210_": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
          }
        },
        "_2110_": {
          "hide_name": 0,
          "bits": [ 2432 ],
          "attributes": {
          }
        },
        "_2111_": {
          "hide_name": 0,
          "bits": [ 2433 ],
          "attributes": {
          }
        },
        "_2112_": {
          "hide_name": 0,
          "bits": [ 2434 ],
          "attributes": {
          }
        },
        "_2113_": {
          "hide_name": 0,
          "bits": [ 2435 ],
          "attributes": {
          }
        },
        "_2114_": {
          "hide_name": 0,
          "bits": [ 2436 ],
          "attributes": {
          }
        },
        "_2115_": {
          "hide_name": 0,
          "bits": [ 2438 ],
          "attributes": {
          }
        },
        "_2116_": {
          "hide_name": 0,
          "bits": [ 2439 ],
          "attributes": {
          }
        },
        "_2117_": {
          "hide_name": 0,
          "bits": [ 2440 ],
          "attributes": {
          }
        },
        "_2118_": {
          "hide_name": 0,
          "bits": [ 2441 ],
          "attributes": {
          }
        },
        "_2119_": {
          "hide_name": 0,
          "bits": [ 2442 ],
          "attributes": {
          }
        },
        "_211_": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "_2120_": {
          "hide_name": 0,
          "bits": [ 2443 ],
          "attributes": {
          }
        },
        "_2121_": {
          "hide_name": 0,
          "bits": [ 2444 ],
          "attributes": {
          }
        },
        "_2122_": {
          "hide_name": 0,
          "bits": [ 2445 ],
          "attributes": {
          }
        },
        "_2123_": {
          "hide_name": 0,
          "bits": [ 2447 ],
          "attributes": {
          }
        },
        "_2124_": {
          "hide_name": 0,
          "bits": [ 2448 ],
          "attributes": {
          }
        },
        "_2125_": {
          "hide_name": 0,
          "bits": [ 2449 ],
          "attributes": {
          }
        },
        "_2126_": {
          "hide_name": 0,
          "bits": [ 2451 ],
          "attributes": {
          }
        },
        "_2127_": {
          "hide_name": 0,
          "bits": [ 2452 ],
          "attributes": {
          }
        },
        "_2128_": {
          "hide_name": 0,
          "bits": [ 2453 ],
          "attributes": {
          }
        },
        "_2129_": {
          "hide_name": 0,
          "bits": [ 2454 ],
          "attributes": {
          }
        },
        "_212_": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
          }
        },
        "_2130_": {
          "hide_name": 0,
          "bits": [ 2455 ],
          "attributes": {
          }
        },
        "_2131_": {
          "hide_name": 0,
          "bits": [ 2456 ],
          "attributes": {
          }
        },
        "_2132_": {
          "hide_name": 0,
          "bits": [ 2457 ],
          "attributes": {
          }
        },
        "_2133_": {
          "hide_name": 0,
          "bits": [ 2458 ],
          "attributes": {
          }
        },
        "_2134_": {
          "hide_name": 0,
          "bits": [ 2459 ],
          "attributes": {
          }
        },
        "_2135_": {
          "hide_name": 0,
          "bits": [ 2460 ],
          "attributes": {
          }
        },
        "_2136_": {
          "hide_name": 0,
          "bits": [ 2461 ],
          "attributes": {
          }
        },
        "_2137_": {
          "hide_name": 0,
          "bits": [ 2462 ],
          "attributes": {
          }
        },
        "_2138_": {
          "hide_name": 0,
          "bits": [ 2463 ],
          "attributes": {
          }
        },
        "_2139_": {
          "hide_name": 0,
          "bits": [ 2464 ],
          "attributes": {
          }
        },
        "_213_": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
          }
        },
        "_2140_": {
          "hide_name": 0,
          "bits": [ 2465 ],
          "attributes": {
          }
        },
        "_2141_": {
          "hide_name": 0,
          "bits": [ 2466 ],
          "attributes": {
          }
        },
        "_2142_": {
          "hide_name": 0,
          "bits": [ 2467 ],
          "attributes": {
          }
        },
        "_2143_": {
          "hide_name": 0,
          "bits": [ 2468 ],
          "attributes": {
          }
        },
        "_2144_": {
          "hide_name": 0,
          "bits": [ 2470 ],
          "attributes": {
          }
        },
        "_2145_": {
          "hide_name": 0,
          "bits": [ 2471 ],
          "attributes": {
          }
        },
        "_2146_": {
          "hide_name": 0,
          "bits": [ 2472 ],
          "attributes": {
          }
        },
        "_2147_": {
          "hide_name": 0,
          "bits": [ 2473 ],
          "attributes": {
          }
        },
        "_2148_": {
          "hide_name": 0,
          "bits": [ 2474 ],
          "attributes": {
          }
        },
        "_2149_": {
          "hide_name": 0,
          "bits": [ 2475 ],
          "attributes": {
          }
        },
        "_214_": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
          }
        },
        "_2150_": {
          "hide_name": 0,
          "bits": [ 2476 ],
          "attributes": {
          }
        },
        "_2151_": {
          "hide_name": 0,
          "bits": [ 2477 ],
          "attributes": {
          }
        },
        "_2152_": {
          "hide_name": 0,
          "bits": [ 2479 ],
          "attributes": {
          }
        },
        "_2153_": {
          "hide_name": 0,
          "bits": [ 2480 ],
          "attributes": {
          }
        },
        "_2154_": {
          "hide_name": 0,
          "bits": [ 2481 ],
          "attributes": {
          }
        },
        "_2155_": {
          "hide_name": 0,
          "bits": [ 2482 ],
          "attributes": {
          }
        },
        "_2156_": {
          "hide_name": 0,
          "bits": [ 2483 ],
          "attributes": {
          }
        },
        "_2157_": {
          "hide_name": 0,
          "bits": [ 2484 ],
          "attributes": {
          }
        },
        "_2158_": {
          "hide_name": 0,
          "bits": [ 2485 ],
          "attributes": {
          }
        },
        "_2159_": {
          "hide_name": 0,
          "bits": [ 2486 ],
          "attributes": {
          }
        },
        "_215_": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
          }
        },
        "_2160_": {
          "hide_name": 0,
          "bits": [ 2489 ],
          "attributes": {
          }
        },
        "_2161_": {
          "hide_name": 0,
          "bits": [ 2490 ],
          "attributes": {
          }
        },
        "_2162_": {
          "hide_name": 0,
          "bits": [ 2491 ],
          "attributes": {
          }
        },
        "_2163_": {
          "hide_name": 0,
          "bits": [ 2492 ],
          "attributes": {
          }
        },
        "_2164_": {
          "hide_name": 0,
          "bits": [ 2493 ],
          "attributes": {
          }
        },
        "_2165_": {
          "hide_name": 0,
          "bits": [ 2494 ],
          "attributes": {
          }
        },
        "_2166_": {
          "hide_name": 0,
          "bits": [ 2495 ],
          "attributes": {
          }
        },
        "_2167_": {
          "hide_name": 0,
          "bits": [ 2496 ],
          "attributes": {
          }
        },
        "_2168_": {
          "hide_name": 0,
          "bits": [ 2497 ],
          "attributes": {
          }
        },
        "_2169_": {
          "hide_name": 0,
          "bits": [ 2498 ],
          "attributes": {
          }
        },
        "_216_": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
          }
        },
        "_2170_": {
          "hide_name": 0,
          "bits": [ 2499 ],
          "attributes": {
          }
        },
        "_2171_": {
          "hide_name": 0,
          "bits": [ 2500 ],
          "attributes": {
          }
        },
        "_2172_": {
          "hide_name": 0,
          "bits": [ 2501 ],
          "attributes": {
          }
        },
        "_2173_": {
          "hide_name": 0,
          "bits": [ 2502 ],
          "attributes": {
          }
        },
        "_2174_": {
          "hide_name": 0,
          "bits": [ 2503 ],
          "attributes": {
          }
        },
        "_2175_": {
          "hide_name": 0,
          "bits": [ 2504 ],
          "attributes": {
          }
        },
        "_2176_": {
          "hide_name": 0,
          "bits": [ 2505 ],
          "attributes": {
          }
        },
        "_2177_": {
          "hide_name": 0,
          "bits": [ 2506 ],
          "attributes": {
          }
        },
        "_2178_": {
          "hide_name": 0,
          "bits": [ 2507 ],
          "attributes": {
          }
        },
        "_2179_": {
          "hide_name": 0,
          "bits": [ 2509 ],
          "attributes": {
          }
        },
        "_217_": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
          }
        },
        "_2180_": {
          "hide_name": 0,
          "bits": [ 2511 ],
          "attributes": {
          }
        },
        "_2181_": {
          "hide_name": 0,
          "bits": [ 2512 ],
          "attributes": {
          }
        },
        "_2182_": {
          "hide_name": 0,
          "bits": [ 2513 ],
          "attributes": {
          }
        },
        "_2183_": {
          "hide_name": 0,
          "bits": [ 2514 ],
          "attributes": {
          }
        },
        "_2184_": {
          "hide_name": 0,
          "bits": [ 2515 ],
          "attributes": {
          }
        },
        "_2185_": {
          "hide_name": 0,
          "bits": [ 2516 ],
          "attributes": {
          }
        },
        "_2186_": {
          "hide_name": 0,
          "bits": [ 2517 ],
          "attributes": {
          }
        },
        "_2187_": {
          "hide_name": 0,
          "bits": [ 2518 ],
          "attributes": {
          }
        },
        "_2188_": {
          "hide_name": 0,
          "bits": [ 2519 ],
          "attributes": {
          }
        },
        "_2189_": {
          "hide_name": 0,
          "bits": [ 2520 ],
          "attributes": {
          }
        },
        "_218_": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
          }
        },
        "_2190_": {
          "hide_name": 0,
          "bits": [ 2523 ],
          "attributes": {
          }
        },
        "_2191_": {
          "hide_name": 0,
          "bits": [ 2524 ],
          "attributes": {
          }
        },
        "_2192_": {
          "hide_name": 0,
          "bits": [ 2525 ],
          "attributes": {
          }
        },
        "_2193_": {
          "hide_name": 0,
          "bits": [ 2526 ],
          "attributes": {
          }
        },
        "_2194_": {
          "hide_name": 0,
          "bits": [ 2527 ],
          "attributes": {
          }
        },
        "_2195_": {
          "hide_name": 0,
          "bits": [ 2528 ],
          "attributes": {
          }
        },
        "_2196_": {
          "hide_name": 0,
          "bits": [ 2529 ],
          "attributes": {
          }
        },
        "_2197_": {
          "hide_name": 0,
          "bits": [ 2530 ],
          "attributes": {
          }
        },
        "_2198_": {
          "hide_name": 0,
          "bits": [ 2531 ],
          "attributes": {
          }
        },
        "_2199_": {
          "hide_name": 0,
          "bits": [ 2532 ],
          "attributes": {
          }
        },
        "_219_": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
          }
        },
        "_21_": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
          }
        },
        "_2200_": {
          "hide_name": 0,
          "bits": [ 2533 ],
          "attributes": {
          }
        },
        "_2201_": {
          "hide_name": 0,
          "bits": [ 2534 ],
          "attributes": {
          }
        },
        "_2202_": {
          "hide_name": 0,
          "bits": [ 2535 ],
          "attributes": {
          }
        },
        "_2203_": {
          "hide_name": 0,
          "bits": [ 2536 ],
          "attributes": {
          }
        },
        "_2204_": {
          "hide_name": 0,
          "bits": [ 2538 ],
          "attributes": {
          }
        },
        "_2205_": {
          "hide_name": 0,
          "bits": [ 2540 ],
          "attributes": {
          }
        },
        "_2206_": {
          "hide_name": 0,
          "bits": [ 2541 ],
          "attributes": {
          }
        },
        "_2207_": {
          "hide_name": 0,
          "bits": [ 2542 ],
          "attributes": {
          }
        },
        "_2208_": {
          "hide_name": 0,
          "bits": [ 2543 ],
          "attributes": {
          }
        },
        "_2209_": {
          "hide_name": 0,
          "bits": [ 2544 ],
          "attributes": {
          }
        },
        "_220_": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
          }
        },
        "_2210_": {
          "hide_name": 0,
          "bits": [ 2545 ],
          "attributes": {
          }
        },
        "_2211_": {
          "hide_name": 0,
          "bits": [ 2546 ],
          "attributes": {
          }
        },
        "_2212_": {
          "hide_name": 0,
          "bits": [ 2547 ],
          "attributes": {
          }
        },
        "_2213_": {
          "hide_name": 0,
          "bits": [ 2548 ],
          "attributes": {
          }
        },
        "_2214_": {
          "hide_name": 0,
          "bits": [ 2550 ],
          "attributes": {
          }
        },
        "_2215_": {
          "hide_name": 0,
          "bits": [ 2551 ],
          "attributes": {
          }
        },
        "_2216_": {
          "hide_name": 0,
          "bits": [ 2552 ],
          "attributes": {
          }
        },
        "_2217_": {
          "hide_name": 0,
          "bits": [ 2553 ],
          "attributes": {
          }
        },
        "_2218_": {
          "hide_name": 0,
          "bits": [ 2554 ],
          "attributes": {
          }
        },
        "_2219_": {
          "hide_name": 0,
          "bits": [ 2555 ],
          "attributes": {
          }
        },
        "_221_": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
          }
        },
        "_2220_": {
          "hide_name": 0,
          "bits": [ 2556 ],
          "attributes": {
          }
        },
        "_2221_": {
          "hide_name": 0,
          "bits": [ 2557 ],
          "attributes": {
          }
        },
        "_2222_": {
          "hide_name": 0,
          "bits": [ 2559 ],
          "attributes": {
          }
        },
        "_2223_": {
          "hide_name": 0,
          "bits": [ 2560 ],
          "attributes": {
          }
        },
        "_2224_": {
          "hide_name": 0,
          "bits": [ 2561 ],
          "attributes": {
          }
        },
        "_2225_": {
          "hide_name": 0,
          "bits": [ 2562 ],
          "attributes": {
          }
        },
        "_2226_": {
          "hide_name": 0,
          "bits": [ 2563 ],
          "attributes": {
          }
        },
        "_2227_": {
          "hide_name": 0,
          "bits": [ 2564 ],
          "attributes": {
          }
        },
        "_2228_": {
          "hide_name": 0,
          "bits": [ 2565 ],
          "attributes": {
          }
        },
        "_2229_": {
          "hide_name": 0,
          "bits": [ 2568 ],
          "attributes": {
          }
        },
        "_222_": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
          }
        },
        "_2230_": {
          "hide_name": 0,
          "bits": [ 2569 ],
          "attributes": {
          }
        },
        "_2231_": {
          "hide_name": 0,
          "bits": [ 2570 ],
          "attributes": {
          }
        },
        "_2232_": {
          "hide_name": 0,
          "bits": [ 2571 ],
          "attributes": {
          }
        },
        "_2233_": {
          "hide_name": 0,
          "bits": [ 2572 ],
          "attributes": {
          }
        },
        "_2234_": {
          "hide_name": 0,
          "bits": [ 2573 ],
          "attributes": {
          }
        },
        "_2235_": {
          "hide_name": 0,
          "bits": [ 2574 ],
          "attributes": {
          }
        },
        "_2236_": {
          "hide_name": 0,
          "bits": [ 2575 ],
          "attributes": {
          }
        },
        "_2237_": {
          "hide_name": 0,
          "bits": [ 2576 ],
          "attributes": {
          }
        },
        "_2238_": {
          "hide_name": 0,
          "bits": [ 2578 ],
          "attributes": {
          }
        },
        "_2239_": {
          "hide_name": 0,
          "bits": [ 2579 ],
          "attributes": {
          }
        },
        "_223_": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
          }
        },
        "_2240_": {
          "hide_name": 0,
          "bits": [ 2580 ],
          "attributes": {
          }
        },
        "_2241_": {
          "hide_name": 0,
          "bits": [ 2581 ],
          "attributes": {
          }
        },
        "_2242_": {
          "hide_name": 0,
          "bits": [ 2582 ],
          "attributes": {
          }
        },
        "_2243_": {
          "hide_name": 0,
          "bits": [ 2584 ],
          "attributes": {
          }
        },
        "_2244_": {
          "hide_name": 0,
          "bits": [ 2585 ],
          "attributes": {
          }
        },
        "_2245_": {
          "hide_name": 0,
          "bits": [ 2586 ],
          "attributes": {
          }
        },
        "_2246_": {
          "hide_name": 0,
          "bits": [ 2587 ],
          "attributes": {
          }
        },
        "_2247_": {
          "hide_name": 0,
          "bits": [ 2588 ],
          "attributes": {
          }
        },
        "_2248_": {
          "hide_name": 0,
          "bits": [ 2589 ],
          "attributes": {
          }
        },
        "_2249_": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
          }
        },
        "_224_": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
          }
        },
        "_2250_": {
          "hide_name": 0,
          "bits": [ 2592 ],
          "attributes": {
          }
        },
        "_2251_": {
          "hide_name": 0,
          "bits": [ 2594 ],
          "attributes": {
          }
        },
        "_2252_": {
          "hide_name": 0,
          "bits": [ 2595 ],
          "attributes": {
          }
        },
        "_2253_": {
          "hide_name": 0,
          "bits": [ 2596 ],
          "attributes": {
          }
        },
        "_2254_": {
          "hide_name": 0,
          "bits": [ 2597 ],
          "attributes": {
          }
        },
        "_2255_": {
          "hide_name": 0,
          "bits": [ 2598 ],
          "attributes": {
          }
        },
        "_2256_": {
          "hide_name": 0,
          "bits": [ 2599 ],
          "attributes": {
          }
        },
        "_2257_": {
          "hide_name": 0,
          "bits": [ 2600 ],
          "attributes": {
          }
        },
        "_2258_": {
          "hide_name": 0,
          "bits": [ 2601 ],
          "attributes": {
          }
        },
        "_2259_": {
          "hide_name": 0,
          "bits": [ 2602 ],
          "attributes": {
          }
        },
        "_225_": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
          }
        },
        "_2260_": {
          "hide_name": 0,
          "bits": [ 2604 ],
          "attributes": {
          }
        },
        "_2261_": {
          "hide_name": 0,
          "bits": [ 2605 ],
          "attributes": {
          }
        },
        "_2262_": {
          "hide_name": 0,
          "bits": [ 2606 ],
          "attributes": {
          }
        },
        "_2263_": {
          "hide_name": 0,
          "bits": [ 2607 ],
          "attributes": {
          }
        },
        "_2264_": {
          "hide_name": 0,
          "bits": [ 2608 ],
          "attributes": {
          }
        },
        "_2265_": {
          "hide_name": 0,
          "bits": [ 2610 ],
          "attributes": {
          }
        },
        "_2266_": {
          "hide_name": 0,
          "bits": [ 2611 ],
          "attributes": {
          }
        },
        "_2267_": {
          "hide_name": 0,
          "bits": [ 2612 ],
          "attributes": {
          }
        },
        "_2268_": {
          "hide_name": 0,
          "bits": [ 2613 ],
          "attributes": {
          }
        },
        "_2269_": {
          "hide_name": 0,
          "bits": [ 2614 ],
          "attributes": {
          }
        },
        "_226_": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
          }
        },
        "_2270_": {
          "hide_name": 0,
          "bits": [ 2615 ],
          "attributes": {
          }
        },
        "_2271_": {
          "hide_name": 0,
          "bits": [ 2616 ],
          "attributes": {
          }
        },
        "_2272_": {
          "hide_name": 0,
          "bits": [ 2619 ],
          "attributes": {
          }
        },
        "_2273_": {
          "hide_name": 0,
          "bits": [ 2620 ],
          "attributes": {
          }
        },
        "_2274_": {
          "hide_name": 0,
          "bits": [ 2621 ],
          "attributes": {
          }
        },
        "_2275_": {
          "hide_name": 0,
          "bits": [ 2622 ],
          "attributes": {
          }
        },
        "_2276_": {
          "hide_name": 0,
          "bits": [ 2623 ],
          "attributes": {
          }
        },
        "_2277_": {
          "hide_name": 0,
          "bits": [ 2624 ],
          "attributes": {
          }
        },
        "_2278_": {
          "hide_name": 0,
          "bits": [ 2625 ],
          "attributes": {
          }
        },
        "_2279_": {
          "hide_name": 0,
          "bits": [ 2626 ],
          "attributes": {
          }
        },
        "_227_": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
          }
        },
        "_2280_": {
          "hide_name": 0,
          "bits": [ 2627 ],
          "attributes": {
          }
        },
        "_2281_": {
          "hide_name": 0,
          "bits": [ 2629 ],
          "attributes": {
          }
        },
        "_2282_": {
          "hide_name": 0,
          "bits": [ 2630 ],
          "attributes": {
          }
        },
        "_2283_": {
          "hide_name": 0,
          "bits": [ 2631 ],
          "attributes": {
          }
        },
        "_2284_": {
          "hide_name": 0,
          "bits": [ 2632 ],
          "attributes": {
          }
        },
        "_2285_": {
          "hide_name": 0,
          "bits": [ 2633 ],
          "attributes": {
          }
        },
        "_2286_": {
          "hide_name": 0,
          "bits": [ 2635 ],
          "attributes": {
          }
        },
        "_2287_": {
          "hide_name": 0,
          "bits": [ 2636 ],
          "attributes": {
          }
        },
        "_2288_": {
          "hide_name": 0,
          "bits": [ 2637 ],
          "attributes": {
          }
        },
        "_2289_": {
          "hide_name": 0,
          "bits": [ 2638 ],
          "attributes": {
          }
        },
        "_228_": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
          }
        },
        "_2290_": {
          "hide_name": 0,
          "bits": [ 2639 ],
          "attributes": {
          }
        },
        "_2291_": {
          "hide_name": 0,
          "bits": [ 2640 ],
          "attributes": {
          }
        },
        "_2292_": {
          "hide_name": 0,
          "bits": [ 2641 ],
          "attributes": {
          }
        },
        "_2293_": {
          "hide_name": 0,
          "bits": [ 2644 ],
          "attributes": {
          }
        },
        "_2294_": {
          "hide_name": 0,
          "bits": [ 2645 ],
          "attributes": {
          }
        },
        "_2295_": {
          "hide_name": 0,
          "bits": [ 2646 ],
          "attributes": {
          }
        },
        "_2296_": {
          "hide_name": 0,
          "bits": [ 2647 ],
          "attributes": {
          }
        },
        "_2297_": {
          "hide_name": 0,
          "bits": [ 2648 ],
          "attributes": {
          }
        },
        "_2298_": {
          "hide_name": 0,
          "bits": [ 2649 ],
          "attributes": {
          }
        },
        "_2299_": {
          "hide_name": 0,
          "bits": [ 2650 ],
          "attributes": {
          }
        },
        "_229_": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
          }
        },
        "_22_": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
          }
        },
        "_2300_": {
          "hide_name": 0,
          "bits": [ 2651 ],
          "attributes": {
          }
        },
        "_2301_": {
          "hide_name": 0,
          "bits": [ 2652 ],
          "attributes": {
          }
        },
        "_2302_": {
          "hide_name": 0,
          "bits": [ 2654 ],
          "attributes": {
          }
        },
        "_2303_": {
          "hide_name": 0,
          "bits": [ 2655 ],
          "attributes": {
          }
        },
        "_2304_": {
          "hide_name": 0,
          "bits": [ 2656 ],
          "attributes": {
          }
        },
        "_2305_": {
          "hide_name": 0,
          "bits": [ 2657 ],
          "attributes": {
          }
        },
        "_2306_": {
          "hide_name": 0,
          "bits": [ 2658 ],
          "attributes": {
          }
        },
        "_2307_": {
          "hide_name": 0,
          "bits": [ 2660 ],
          "attributes": {
          }
        },
        "_2308_": {
          "hide_name": 0,
          "bits": [ 2661 ],
          "attributes": {
          }
        },
        "_2309_": {
          "hide_name": 0,
          "bits": [ 2662 ],
          "attributes": {
          }
        },
        "_230_": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
          }
        },
        "_2310_": {
          "hide_name": 0,
          "bits": [ 2663 ],
          "attributes": {
          }
        },
        "_2311_": {
          "hide_name": 0,
          "bits": [ 2664 ],
          "attributes": {
          }
        },
        "_2312_": {
          "hide_name": 0,
          "bits": [ 2665 ],
          "attributes": {
          }
        },
        "_2313_": {
          "hide_name": 0,
          "bits": [ 2666 ],
          "attributes": {
          }
        },
        "_2314_": {
          "hide_name": 0,
          "bits": [ 2669 ],
          "attributes": {
          }
        },
        "_2315_": {
          "hide_name": 0,
          "bits": [ 2670 ],
          "attributes": {
          }
        },
        "_2316_": {
          "hide_name": 0,
          "bits": [ 2671 ],
          "attributes": {
          }
        },
        "_2317_": {
          "hide_name": 0,
          "bits": [ 2672 ],
          "attributes": {
          }
        },
        "_2318_": {
          "hide_name": 0,
          "bits": [ 2673 ],
          "attributes": {
          }
        },
        "_2319_": {
          "hide_name": 0,
          "bits": [ 2674 ],
          "attributes": {
          }
        },
        "_231_": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
          }
        },
        "_2320_": {
          "hide_name": 0,
          "bits": [ 2675 ],
          "attributes": {
          }
        },
        "_2321_": {
          "hide_name": 0,
          "bits": [ 2676 ],
          "attributes": {
          }
        },
        "_2322_": {
          "hide_name": 0,
          "bits": [ 2677 ],
          "attributes": {
          }
        },
        "_2323_": {
          "hide_name": 0,
          "bits": [ 2679 ],
          "attributes": {
          }
        },
        "_2324_": {
          "hide_name": 0,
          "bits": [ 2680 ],
          "attributes": {
          }
        },
        "_2325_": {
          "hide_name": 0,
          "bits": [ 2681 ],
          "attributes": {
          }
        },
        "_2326_": {
          "hide_name": 0,
          "bits": [ 2682 ],
          "attributes": {
          }
        },
        "_2327_": {
          "hide_name": 0,
          "bits": [ 2683 ],
          "attributes": {
          }
        },
        "_2328_": {
          "hide_name": 0,
          "bits": [ 2685 ],
          "attributes": {
          }
        },
        "_2329_": {
          "hide_name": 0,
          "bits": [ 2686 ],
          "attributes": {
          }
        },
        "_232_": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
          }
        },
        "_2330_": {
          "hide_name": 0,
          "bits": [ 2687 ],
          "attributes": {
          }
        },
        "_2331_": {
          "hide_name": 0,
          "bits": [ 2688 ],
          "attributes": {
          }
        },
        "_2332_": {
          "hide_name": 0,
          "bits": [ 2689 ],
          "attributes": {
          }
        },
        "_2333_": {
          "hide_name": 0,
          "bits": [ 2690 ],
          "attributes": {
          }
        },
        "_2334_": {
          "hide_name": 0,
          "bits": [ 2691 ],
          "attributes": {
          }
        },
        "_2335_": {
          "hide_name": 0,
          "bits": [ 2694 ],
          "attributes": {
          }
        },
        "_2336_": {
          "hide_name": 0,
          "bits": [ 2695 ],
          "attributes": {
          }
        },
        "_2337_": {
          "hide_name": 0,
          "bits": [ 2696 ],
          "attributes": {
          }
        },
        "_2338_": {
          "hide_name": 0,
          "bits": [ 2697 ],
          "attributes": {
          }
        },
        "_2339_": {
          "hide_name": 0,
          "bits": [ 2698 ],
          "attributes": {
          }
        },
        "_233_": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
          }
        },
        "_2340_": {
          "hide_name": 0,
          "bits": [ 2699 ],
          "attributes": {
          }
        },
        "_2341_": {
          "hide_name": 0,
          "bits": [ 2700 ],
          "attributes": {
          }
        },
        "_2342_": {
          "hide_name": 0,
          "bits": [ 2701 ],
          "attributes": {
          }
        },
        "_2343_": {
          "hide_name": 0,
          "bits": [ 2702 ],
          "attributes": {
          }
        },
        "_2344_": {
          "hide_name": 0,
          "bits": [ 2704 ],
          "attributes": {
          }
        },
        "_2345_": {
          "hide_name": 0,
          "bits": [ 2705 ],
          "attributes": {
          }
        },
        "_2346_": {
          "hide_name": 0,
          "bits": [ 2706 ],
          "attributes": {
          }
        },
        "_2347_": {
          "hide_name": 0,
          "bits": [ 2708 ],
          "attributes": {
          }
        },
        "_2348_": {
          "hide_name": 0,
          "bits": [ 2709 ],
          "attributes": {
          }
        },
        "_2349_": {
          "hide_name": 0,
          "bits": [ 2710 ],
          "attributes": {
          }
        },
        "_234_": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
          }
        },
        "_2350_": {
          "hide_name": 0,
          "bits": [ 2711 ],
          "attributes": {
          }
        },
        "_2351_": {
          "hide_name": 0,
          "bits": [ 2712 ],
          "attributes": {
          }
        },
        "_2352_": {
          "hide_name": 0,
          "bits": [ 2713 ],
          "attributes": {
          }
        },
        "_2353_": {
          "hide_name": 0,
          "bits": [ 2714 ],
          "attributes": {
          }
        },
        "_2354_": {
          "hide_name": 0,
          "bits": [ 2716 ],
          "attributes": {
          }
        },
        "_2355_": {
          "hide_name": 0,
          "bits": [ 2724 ],
          "attributes": {
          }
        },
        "_2356_": {
          "hide_name": 0,
          "bits": [ 2728 ],
          "attributes": {
          }
        },
        "_2357_": {
          "hide_name": 0,
          "bits": [ 2732 ],
          "attributes": {
          }
        },
        "_2358_": {
          "hide_name": 0,
          "bits": [ 2736 ],
          "attributes": {
          }
        },
        "_2359_": {
          "hide_name": 0,
          "bits": [ 2718 ],
          "attributes": {
          }
        },
        "_235_": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
          }
        },
        "_2360_": {
          "hide_name": 0,
          "bits": [ 2719 ],
          "attributes": {
          }
        },
        "_2361_": {
          "hide_name": 0,
          "bits": [ 2720 ],
          "attributes": {
          }
        },
        "_2362_": {
          "hide_name": 0,
          "bits": [ 2721 ],
          "attributes": {
          }
        },
        "_2363_": {
          "hide_name": 0,
          "bits": [ 2723 ],
          "attributes": {
          }
        },
        "_2364_": {
          "hide_name": 0,
          "bits": [ 2725 ],
          "attributes": {
          }
        },
        "_2365_": {
          "hide_name": 0,
          "bits": [ 2727 ],
          "attributes": {
          }
        },
        "_2366_": {
          "hide_name": 0,
          "bits": [ 2729 ],
          "attributes": {
          }
        },
        "_2367_": {
          "hide_name": 0,
          "bits": [ 2731 ],
          "attributes": {
          }
        },
        "_2368_": {
          "hide_name": 0,
          "bits": [ 2733 ],
          "attributes": {
          }
        },
        "_2369_": {
          "hide_name": 0,
          "bits": [ 2735 ],
          "attributes": {
          }
        },
        "_236_": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
          }
        },
        "_2370_": {
          "hide_name": 0,
          "bits": [ 2747 ],
          "attributes": {
          }
        },
        "_2371_": {
          "hide_name": 0,
          "bits": [ 2751 ],
          "attributes": {
          }
        },
        "_2372_": {
          "hide_name": 0,
          "bits": [ 2755 ],
          "attributes": {
          }
        },
        "_2373_": {
          "hide_name": 0,
          "bits": [ 2759 ],
          "attributes": {
          }
        },
        "_2374_": {
          "hide_name": 0,
          "bits": [ 2763 ],
          "attributes": {
          }
        },
        "_2375_": {
          "hide_name": 0,
          "bits": [ 2767 ],
          "attributes": {
          }
        },
        "_2376_": {
          "hide_name": 0,
          "bits": [ 2771 ],
          "attributes": {
          }
        },
        "_2377_": {
          "hide_name": 0,
          "bits": [ 2775 ],
          "attributes": {
          }
        },
        "_2378_": {
          "hide_name": 0,
          "bits": [ 2779 ],
          "attributes": {
          }
        },
        "_2379_": {
          "hide_name": 0,
          "bits": [ 2783 ],
          "attributes": {
          }
        },
        "_237_": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
          }
        },
        "_2380_": {
          "hide_name": 0,
          "bits": [ 2787 ],
          "attributes": {
          }
        },
        "_2381_": {
          "hide_name": 0,
          "bits": [ 2791 ],
          "attributes": {
          }
        },
        "_2382_": {
          "hide_name": 0,
          "bits": [ 2795 ],
          "attributes": {
          }
        },
        "_2383_": {
          "hide_name": 0,
          "bits": [ 2799 ],
          "attributes": {
          }
        },
        "_2384_": {
          "hide_name": 0,
          "bits": [ 2803 ],
          "attributes": {
          }
        },
        "_2385_": {
          "hide_name": 0,
          "bits": [ 2807 ],
          "attributes": {
          }
        },
        "_2386_": {
          "hide_name": 0,
          "bits": [ 2806 ],
          "attributes": {
          }
        },
        "_2387_": {
          "hide_name": 0,
          "bits": [ 2741 ],
          "attributes": {
          }
        },
        "_2388_": {
          "hide_name": 0,
          "bits": [ 2742 ],
          "attributes": {
          }
        },
        "_2389_": {
          "hide_name": 0,
          "bits": [ 2743 ],
          "attributes": {
          }
        },
        "_238_": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
          }
        },
        "_2390_": {
          "hide_name": 0,
          "bits": [ 2744 ],
          "attributes": {
          }
        },
        "_2391_": {
          "hide_name": 0,
          "bits": [ 2746 ],
          "attributes": {
          }
        },
        "_2392_": {
          "hide_name": 0,
          "bits": [ 2748 ],
          "attributes": {
          }
        },
        "_2393_": {
          "hide_name": 0,
          "bits": [ 2750 ],
          "attributes": {
          }
        },
        "_2394_": {
          "hide_name": 0,
          "bits": [ 2752 ],
          "attributes": {
          }
        },
        "_2395_": {
          "hide_name": 0,
          "bits": [ 2754 ],
          "attributes": {
          }
        },
        "_2396_": {
          "hide_name": 0,
          "bits": [ 2756 ],
          "attributes": {
          }
        },
        "_2397_": {
          "hide_name": 0,
          "bits": [ 2758 ],
          "attributes": {
          }
        },
        "_2398_": {
          "hide_name": 0,
          "bits": [ 2760 ],
          "attributes": {
          }
        },
        "_2399_": {
          "hide_name": 0,
          "bits": [ 2762 ],
          "attributes": {
          }
        },
        "_239_": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
          }
        },
        "_23_": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
          }
        },
        "_2400_": {
          "hide_name": 0,
          "bits": [ 2764 ],
          "attributes": {
          }
        },
        "_2401_": {
          "hide_name": 0,
          "bits": [ 2766 ],
          "attributes": {
          }
        },
        "_2402_": {
          "hide_name": 0,
          "bits": [ 2768 ],
          "attributes": {
          }
        },
        "_2403_": {
          "hide_name": 0,
          "bits": [ 2770 ],
          "attributes": {
          }
        },
        "_2404_": {
          "hide_name": 0,
          "bits": [ 2772 ],
          "attributes": {
          }
        },
        "_2405_": {
          "hide_name": 0,
          "bits": [ 2774 ],
          "attributes": {
          }
        },
        "_2406_": {
          "hide_name": 0,
          "bits": [ 2776 ],
          "attributes": {
          }
        },
        "_2407_": {
          "hide_name": 0,
          "bits": [ 2778 ],
          "attributes": {
          }
        },
        "_2408_": {
          "hide_name": 0,
          "bits": [ 2780 ],
          "attributes": {
          }
        },
        "_2409_": {
          "hide_name": 0,
          "bits": [ 2782 ],
          "attributes": {
          }
        },
        "_240_": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
          }
        },
        "_2410_": {
          "hide_name": 0,
          "bits": [ 2784 ],
          "attributes": {
          }
        },
        "_2411_": {
          "hide_name": 0,
          "bits": [ 2786 ],
          "attributes": {
          }
        },
        "_2412_": {
          "hide_name": 0,
          "bits": [ 2788 ],
          "attributes": {
          }
        },
        "_2413_": {
          "hide_name": 0,
          "bits": [ 2790 ],
          "attributes": {
          }
        },
        "_2414_": {
          "hide_name": 0,
          "bits": [ 2792 ],
          "attributes": {
          }
        },
        "_2415_": {
          "hide_name": 0,
          "bits": [ 2794 ],
          "attributes": {
          }
        },
        "_2416_": {
          "hide_name": 0,
          "bits": [ 2796 ],
          "attributes": {
          }
        },
        "_2417_": {
          "hide_name": 0,
          "bits": [ 2798 ],
          "attributes": {
          }
        },
        "_2418_": {
          "hide_name": 0,
          "bits": [ 2800 ],
          "attributes": {
          }
        },
        "_2419_": {
          "hide_name": 0,
          "bits": [ 2802 ],
          "attributes": {
          }
        },
        "_241_": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
          }
        },
        "_2420_": {
          "hide_name": 0,
          "bits": [ 2804 ],
          "attributes": {
          }
        },
        "_2421_": {
          "hide_name": 0,
          "bits": [ 2830 ],
          "attributes": {
          }
        },
        "_2422_": {
          "hide_name": 0,
          "bits": [ 2829 ],
          "attributes": {
          }
        },
        "_2423_": {
          "hide_name": 0,
          "bits": [ 2824 ],
          "attributes": {
          }
        },
        "_2424_": {
          "hide_name": 0,
          "bits": [ 2826 ],
          "attributes": {
          }
        },
        "_2425_": {
          "hide_name": 0,
          "bits": [ 2827 ],
          "attributes": {
          }
        },
        "_2426_": {
          "hide_name": 0,
          "bits": [ 2828 ],
          "attributes": {
          }
        },
        "_2427_": {
          "hide_name": 0,
          "bits": [ 2838 ],
          "attributes": {
          }
        },
        "_2428_": {
          "hide_name": 0,
          "bits": [ 2837 ],
          "attributes": {
          }
        },
        "_2429_": {
          "hide_name": 0,
          "bits": [ 2832 ],
          "attributes": {
          }
        },
        "_242_": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
          }
        },
        "_2430_": {
          "hide_name": 0,
          "bits": [ 2834 ],
          "attributes": {
          }
        },
        "_2431_": {
          "hide_name": 0,
          "bits": [ 2835 ],
          "attributes": {
          }
        },
        "_2432_": {
          "hide_name": 0,
          "bits": [ 2836 ],
          "attributes": {
          }
        },
        "_2433_": {
          "hide_name": 0,
          "bits": [ 2846 ],
          "attributes": {
          }
        },
        "_2434_": {
          "hide_name": 0,
          "bits": [ 2845 ],
          "attributes": {
          }
        },
        "_2435_": {
          "hide_name": 0,
          "bits": [ 2840 ],
          "attributes": {
          }
        },
        "_2436_": {
          "hide_name": 0,
          "bits": [ 2842 ],
          "attributes": {
          }
        },
        "_2437_": {
          "hide_name": 0,
          "bits": [ 2843 ],
          "attributes": {
          }
        },
        "_2438_": {
          "hide_name": 0,
          "bits": [ 2844 ],
          "attributes": {
          }
        },
        "_2439_": {
          "hide_name": 0,
          "bits": [ 2854 ],
          "attributes": {
          }
        },
        "_243_": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
          }
        },
        "_2440_": {
          "hide_name": 0,
          "bits": [ 2853 ],
          "attributes": {
          }
        },
        "_2441_": {
          "hide_name": 0,
          "bits": [ 2848 ],
          "attributes": {
          }
        },
        "_2442_": {
          "hide_name": 0,
          "bits": [ 2850 ],
          "attributes": {
          }
        },
        "_2443_": {
          "hide_name": 0,
          "bits": [ 2851 ],
          "attributes": {
          }
        },
        "_2444_": {
          "hide_name": 0,
          "bits": [ 2852 ],
          "attributes": {
          }
        },
        "_2445_": {
          "hide_name": 0,
          "bits": [ 2859 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2446_": {
          "hide_name": 0,
          "bits": [ 2889 ],
          "offset": 10,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2447_": {
          "hide_name": 0,
          "bits": [ 2892 ],
          "offset": 11,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2448_": {
          "hide_name": 0,
          "bits": [ 2895 ],
          "offset": 12,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2449_": {
          "hide_name": 0,
          "bits": [ 2898 ],
          "offset": 13,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_244_": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
          }
        },
        "_2450_": {
          "hide_name": 0,
          "bits": [ 2901 ],
          "offset": 14,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2451_": {
          "hide_name": 0,
          "bits": [ 2904 ],
          "offset": 15,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2452_": {
          "hide_name": 0,
          "bits": [ 2862 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2453_": {
          "hide_name": 0,
          "bits": [ 2865 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2454_": {
          "hide_name": 0,
          "bits": [ 2868 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2455_": {
          "hide_name": 0,
          "bits": [ 2871 ],
          "offset": 4,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2456_": {
          "hide_name": 0,
          "bits": [ 2874 ],
          "offset": 5,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2457_": {
          "hide_name": 0,
          "bits": [ 2877 ],
          "offset": 6,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2458_": {
          "hide_name": 0,
          "bits": [ 2880 ],
          "offset": 7,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2459_": {
          "hide_name": 0,
          "bits": [ 2883 ],
          "offset": 8,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_245_": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
          }
        },
        "_2460_": {
          "hide_name": 0,
          "bits": [ 2886 ],
          "offset": 9,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:51.16-51.62"
          }
        },
        "_2461_": {
          "hide_name": 0,
          "bits": [ 2905 ],
          "attributes": {
          }
        },
        "_2462_": {
          "hide_name": 0,
          "bits": [ 2856 ],
          "attributes": {
          }
        },
        "_2463_": {
          "hide_name": 0,
          "bits": [ 2857 ],
          "attributes": {
          }
        },
        "_2464_": {
          "hide_name": 0,
          "bits": [ 2858 ],
          "attributes": {
          }
        },
        "_2465_": {
          "hide_name": 0,
          "bits": [ 2860 ],
          "attributes": {
          }
        },
        "_2466_": {
          "hide_name": 0,
          "bits": [ 2861 ],
          "attributes": {
          }
        },
        "_2467_": {
          "hide_name": 0,
          "bits": [ 2863 ],
          "attributes": {
          }
        },
        "_2468_": {
          "hide_name": 0,
          "bits": [ 2864 ],
          "attributes": {
          }
        },
        "_2469_": {
          "hide_name": 0,
          "bits": [ 2866 ],
          "attributes": {
          }
        },
        "_246_": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
          }
        },
        "_2470_": {
          "hide_name": 0,
          "bits": [ 2867 ],
          "attributes": {
          }
        },
        "_2471_": {
          "hide_name": 0,
          "bits": [ 2869 ],
          "attributes": {
          }
        },
        "_2472_": {
          "hide_name": 0,
          "bits": [ 2870 ],
          "attributes": {
          }
        },
        "_2473_": {
          "hide_name": 0,
          "bits": [ 2872 ],
          "attributes": {
          }
        },
        "_2474_": {
          "hide_name": 0,
          "bits": [ 2873 ],
          "attributes": {
          }
        },
        "_2475_": {
          "hide_name": 0,
          "bits": [ 2875 ],
          "attributes": {
          }
        },
        "_2476_": {
          "hide_name": 0,
          "bits": [ 2876 ],
          "attributes": {
          }
        },
        "_2477_": {
          "hide_name": 0,
          "bits": [ 2878 ],
          "attributes": {
          }
        },
        "_2478_": {
          "hide_name": 0,
          "bits": [ 2879 ],
          "attributes": {
          }
        },
        "_2479_": {
          "hide_name": 0,
          "bits": [ 2881 ],
          "attributes": {
          }
        },
        "_247_": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
          }
        },
        "_2480_": {
          "hide_name": 0,
          "bits": [ 2882 ],
          "attributes": {
          }
        },
        "_2481_": {
          "hide_name": 0,
          "bits": [ 2884 ],
          "attributes": {
          }
        },
        "_2482_": {
          "hide_name": 0,
          "bits": [ 2885 ],
          "attributes": {
          }
        },
        "_2483_": {
          "hide_name": 0,
          "bits": [ 2887 ],
          "attributes": {
          }
        },
        "_2484_": {
          "hide_name": 0,
          "bits": [ 2888 ],
          "attributes": {
          }
        },
        "_2485_": {
          "hide_name": 0,
          "bits": [ 2890 ],
          "attributes": {
          }
        },
        "_2486_": {
          "hide_name": 0,
          "bits": [ 2891 ],
          "attributes": {
          }
        },
        "_2487_": {
          "hide_name": 0,
          "bits": [ 2893 ],
          "attributes": {
          }
        },
        "_2488_": {
          "hide_name": 0,
          "bits": [ 2894 ],
          "attributes": {
          }
        },
        "_2489_": {
          "hide_name": 0,
          "bits": [ 2896 ],
          "attributes": {
          }
        },
        "_248_": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
          }
        },
        "_2490_": {
          "hide_name": 0,
          "bits": [ 2897 ],
          "attributes": {
          }
        },
        "_2491_": {
          "hide_name": 0,
          "bits": [ 2899 ],
          "attributes": {
          }
        },
        "_2492_": {
          "hide_name": 0,
          "bits": [ 2900 ],
          "attributes": {
          }
        },
        "_2493_": {
          "hide_name": 0,
          "bits": [ 2902 ],
          "attributes": {
          }
        },
        "_2494_": {
          "hide_name": 0,
          "bits": [ 2903 ],
          "attributes": {
          }
        },
        "_2495_": {
          "hide_name": 0,
          "bits": [ 2929 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:64.16-65.42"
          }
        },
        "_2496_": {
          "hide_name": 0,
          "bits": [ 2937 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:64.16-65.42"
          }
        },
        "_2497_": {
          "hide_name": 0,
          "bits": [ 2945 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:64.16-65.42"
          }
        },
        "_2498_": {
          "hide_name": 0,
          "bits": [ 2953 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:64.16-65.42"
          }
        },
        "_2499_": {
          "hide_name": 0,
          "bits": [ 2955 ],
          "attributes": {
          }
        },
        "_249_": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
          }
        },
        "_24_": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
          }
        },
        "_2500_": {
          "hide_name": 0,
          "bits": [ 2906 ],
          "attributes": {
          }
        },
        "_2501_": {
          "hide_name": 0,
          "bits": [ 2907 ],
          "attributes": {
          }
        },
        "_2502_": {
          "hide_name": 0,
          "bits": [ 2908 ],
          "attributes": {
          }
        },
        "_2503_": {
          "hide_name": 0,
          "bits": [ 2909 ],
          "attributes": {
          }
        },
        "_2504_": {
          "hide_name": 0,
          "bits": [ 2910 ],
          "attributes": {
          }
        },
        "_2505_": {
          "hide_name": 0,
          "bits": [ 2911 ],
          "attributes": {
          }
        },
        "_2506_": {
          "hide_name": 0,
          "bits": [ 2912 ],
          "attributes": {
          }
        },
        "_2507_": {
          "hide_name": 0,
          "bits": [ 2913 ],
          "attributes": {
          }
        },
        "_2508_": {
          "hide_name": 0,
          "bits": [ 2914 ],
          "attributes": {
          }
        },
        "_2509_": {
          "hide_name": 0,
          "bits": [ 2915 ],
          "attributes": {
          }
        },
        "_250_": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
          }
        },
        "_2510_": {
          "hide_name": 0,
          "bits": [ 2916 ],
          "attributes": {
          }
        },
        "_2511_": {
          "hide_name": 0,
          "bits": [ 2917 ],
          "attributes": {
          }
        },
        "_2512_": {
          "hide_name": 0,
          "bits": [ 2918 ],
          "attributes": {
          }
        },
        "_2513_": {
          "hide_name": 0,
          "bits": [ 2919 ],
          "attributes": {
          }
        },
        "_2514_": {
          "hide_name": 0,
          "bits": [ 2920 ],
          "attributes": {
          }
        },
        "_2515_": {
          "hide_name": 0,
          "bits": [ 2921 ],
          "attributes": {
          }
        },
        "_2516_": {
          "hide_name": 0,
          "bits": [ 2922 ],
          "attributes": {
          }
        },
        "_2517_": {
          "hide_name": 0,
          "bits": [ 2923 ],
          "attributes": {
          }
        },
        "_2518_": {
          "hide_name": 0,
          "bits": [ 2924 ],
          "attributes": {
          }
        },
        "_2519_": {
          "hide_name": 0,
          "bits": [ 2925 ],
          "attributes": {
          }
        },
        "_251_": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
          }
        },
        "_2520_": {
          "hide_name": 0,
          "bits": [ 2926 ],
          "attributes": {
          }
        },
        "_2521_": {
          "hide_name": 0,
          "bits": [ 2927 ],
          "attributes": {
          }
        },
        "_2522_": {
          "hide_name": 0,
          "bits": [ 2928 ],
          "attributes": {
          }
        },
        "_2523_": {
          "hide_name": 0,
          "bits": [ 2930 ],
          "attributes": {
          }
        },
        "_2524_": {
          "hide_name": 0,
          "bits": [ 2931 ],
          "attributes": {
          }
        },
        "_2525_": {
          "hide_name": 0,
          "bits": [ 2932 ],
          "attributes": {
          }
        },
        "_2526_": {
          "hide_name": 0,
          "bits": [ 2933 ],
          "attributes": {
          }
        },
        "_2527_": {
          "hide_name": 0,
          "bits": [ 2934 ],
          "attributes": {
          }
        },
        "_2528_": {
          "hide_name": 0,
          "bits": [ 2935 ],
          "attributes": {
          }
        },
        "_2529_": {
          "hide_name": 0,
          "bits": [ 2936 ],
          "attributes": {
          }
        },
        "_252_": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "_2530_": {
          "hide_name": 0,
          "bits": [ 2938 ],
          "attributes": {
          }
        },
        "_2531_": {
          "hide_name": 0,
          "bits": [ 2939 ],
          "attributes": {
          }
        },
        "_2532_": {
          "hide_name": 0,
          "bits": [ 2940 ],
          "attributes": {
          }
        },
        "_2533_": {
          "hide_name": 0,
          "bits": [ 2941 ],
          "attributes": {
          }
        },
        "_2534_": {
          "hide_name": 0,
          "bits": [ 2942 ],
          "attributes": {
          }
        },
        "_2535_": {
          "hide_name": 0,
          "bits": [ 2943 ],
          "attributes": {
          }
        },
        "_2536_": {
          "hide_name": 0,
          "bits": [ 2944 ],
          "attributes": {
          }
        },
        "_2537_": {
          "hide_name": 0,
          "bits": [ 2946 ],
          "attributes": {
          }
        },
        "_2538_": {
          "hide_name": 0,
          "bits": [ 2947 ],
          "attributes": {
          }
        },
        "_2539_": {
          "hide_name": 0,
          "bits": [ 2948 ],
          "attributes": {
          }
        },
        "_253_": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
          }
        },
        "_2540_": {
          "hide_name": 0,
          "bits": [ 2949 ],
          "attributes": {
          }
        },
        "_2541_": {
          "hide_name": 0,
          "bits": [ 2950 ],
          "attributes": {
          }
        },
        "_2542_": {
          "hide_name": 0,
          "bits": [ 2951 ],
          "attributes": {
          }
        },
        "_2543_": {
          "hide_name": 0,
          "bits": [ 2952 ],
          "attributes": {
          }
        },
        "_2544_": {
          "hide_name": 0,
          "bits": [ 2954 ],
          "attributes": {
          }
        },
        "_2545_": {
          "hide_name": 0,
          "bits": [ 2959 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2546_": {
          "hide_name": 0,
          "bits": [ 2989 ],
          "offset": 10,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2547_": {
          "hide_name": 0,
          "bits": [ 2992 ],
          "offset": 11,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2548_": {
          "hide_name": 0,
          "bits": [ 2995 ],
          "offset": 12,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2549_": {
          "hide_name": 0,
          "bits": [ 2998 ],
          "offset": 13,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_254_": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
          }
        },
        "_2550_": {
          "hide_name": 0,
          "bits": [ 3001 ],
          "offset": 14,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2551_": {
          "hide_name": 0,
          "bits": [ 3004 ],
          "offset": 15,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2552_": {
          "hide_name": 0,
          "bits": [ 2962 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2553_": {
          "hide_name": 0,
          "bits": [ 2965 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2554_": {
          "hide_name": 0,
          "bits": [ 2968 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2555_": {
          "hide_name": 0,
          "bits": [ 2971 ],
          "offset": 4,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2556_": {
          "hide_name": 0,
          "bits": [ 2974 ],
          "offset": 5,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2557_": {
          "hide_name": 0,
          "bits": [ 2977 ],
          "offset": 6,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2558_": {
          "hide_name": 0,
          "bits": [ 2980 ],
          "offset": 7,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2559_": {
          "hide_name": 0,
          "bits": [ 2983 ],
          "offset": 8,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_255_": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
          }
        },
        "_2560_": {
          "hide_name": 0,
          "bits": [ 2986 ],
          "offset": 9,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:52.16-52.66"
          }
        },
        "_2561_": {
          "hide_name": 0,
          "bits": [ 3005 ],
          "attributes": {
          }
        },
        "_2562_": {
          "hide_name": 0,
          "bits": [ 2956 ],
          "attributes": {
          }
        },
        "_2563_": {
          "hide_name": 0,
          "bits": [ 2957 ],
          "attributes": {
          }
        },
        "_2564_": {
          "hide_name": 0,
          "bits": [ 2958 ],
          "attributes": {
          }
        },
        "_2565_": {
          "hide_name": 0,
          "bits": [ 2960 ],
          "attributes": {
          }
        },
        "_2566_": {
          "hide_name": 0,
          "bits": [ 2961 ],
          "attributes": {
          }
        },
        "_2567_": {
          "hide_name": 0,
          "bits": [ 2963 ],
          "attributes": {
          }
        },
        "_2568_": {
          "hide_name": 0,
          "bits": [ 2964 ],
          "attributes": {
          }
        },
        "_2569_": {
          "hide_name": 0,
          "bits": [ 2966 ],
          "attributes": {
          }
        },
        "_256_": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
          }
        },
        "_2570_": {
          "hide_name": 0,
          "bits": [ 2967 ],
          "attributes": {
          }
        },
        "_2571_": {
          "hide_name": 0,
          "bits": [ 2969 ],
          "attributes": {
          }
        },
        "_2572_": {
          "hide_name": 0,
          "bits": [ 2970 ],
          "attributes": {
          }
        },
        "_2573_": {
          "hide_name": 0,
          "bits": [ 2972 ],
          "attributes": {
          }
        },
        "_2574_": {
          "hide_name": 0,
          "bits": [ 2973 ],
          "attributes": {
          }
        },
        "_2575_": {
          "hide_name": 0,
          "bits": [ 2975 ],
          "attributes": {
          }
        },
        "_2576_": {
          "hide_name": 0,
          "bits": [ 2976 ],
          "attributes": {
          }
        },
        "_2577_": {
          "hide_name": 0,
          "bits": [ 2978 ],
          "attributes": {
          }
        },
        "_2578_": {
          "hide_name": 0,
          "bits": [ 2979 ],
          "attributes": {
          }
        },
        "_2579_": {
          "hide_name": 0,
          "bits": [ 2981 ],
          "attributes": {
          }
        },
        "_257_": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
          }
        },
        "_2580_": {
          "hide_name": 0,
          "bits": [ 2982 ],
          "attributes": {
          }
        },
        "_2581_": {
          "hide_name": 0,
          "bits": [ 2984 ],
          "attributes": {
          }
        },
        "_2582_": {
          "hide_name": 0,
          "bits": [ 2985 ],
          "attributes": {
          }
        },
        "_2583_": {
          "hide_name": 0,
          "bits": [ 2987 ],
          "attributes": {
          }
        },
        "_2584_": {
          "hide_name": 0,
          "bits": [ 2988 ],
          "attributes": {
          }
        },
        "_2585_": {
          "hide_name": 0,
          "bits": [ 2990 ],
          "attributes": {
          }
        },
        "_2586_": {
          "hide_name": 0,
          "bits": [ 2991 ],
          "attributes": {
          }
        },
        "_2587_": {
          "hide_name": 0,
          "bits": [ 2993 ],
          "attributes": {
          }
        },
        "_2588_": {
          "hide_name": 0,
          "bits": [ 2994 ],
          "attributes": {
          }
        },
        "_2589_": {
          "hide_name": 0,
          "bits": [ 2996 ],
          "attributes": {
          }
        },
        "_258_": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
          }
        },
        "_2590_": {
          "hide_name": 0,
          "bits": [ 2997 ],
          "attributes": {
          }
        },
        "_2591_": {
          "hide_name": 0,
          "bits": [ 2999 ],
          "attributes": {
          }
        },
        "_2592_": {
          "hide_name": 0,
          "bits": [ 3000 ],
          "attributes": {
          }
        },
        "_2593_": {
          "hide_name": 0,
          "bits": [ 3002 ],
          "attributes": {
          }
        },
        "_2594_": {
          "hide_name": 0,
          "bits": [ 3003 ],
          "attributes": {
          }
        },
        "_2595_": {
          "hide_name": 0,
          "bits": [ 3051 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2596_": {
          "hide_name": 0,
          "bits": [ 3131 ],
          "offset": 10,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2597_": {
          "hide_name": 0,
          "bits": [ 3139 ],
          "offset": 11,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2598_": {
          "hide_name": 0,
          "bits": [ 3147 ],
          "offset": 12,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2599_": {
          "hide_name": 0,
          "bits": [ 3155 ],
          "offset": 13,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_259_": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
          }
        },
        "_25_": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
          }
        },
        "_2600_": {
          "hide_name": 0,
          "bits": [ 3163 ],
          "offset": 14,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2601_": {
          "hide_name": 0,
          "bits": [ 3171 ],
          "offset": 15,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2602_": {
          "hide_name": 0,
          "bits": [ 3059 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2603_": {
          "hide_name": 0,
          "bits": [ 3067 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2604_": {
          "hide_name": 0,
          "bits": [ 3075 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2605_": {
          "hide_name": 0,
          "bits": [ 3083 ],
          "offset": 4,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2606_": {
          "hide_name": 0,
          "bits": [ 3091 ],
          "offset": 5,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2607_": {
          "hide_name": 0,
          "bits": [ 3099 ],
          "offset": 6,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2608_": {
          "hide_name": 0,
          "bits": [ 3107 ],
          "offset": 7,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2609_": {
          "hide_name": 0,
          "bits": [ 3115 ],
          "offset": 8,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_260_": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
          }
        },
        "_2610_": {
          "hide_name": 0,
          "bits": [ 3123 ],
          "offset": 9,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:53.16-54.47"
          }
        },
        "_2611_": {
          "hide_name": 0,
          "bits": [ 3173 ],
          "attributes": {
          }
        },
        "_2612_": {
          "hide_name": 0,
          "bits": [ 3020 ],
          "attributes": {
          }
        },
        "_2613_": {
          "hide_name": 0,
          "bits": [ 3021 ],
          "attributes": {
          }
        },
        "_2614_": {
          "hide_name": 0,
          "bits": [ 3022 ],
          "attributes": {
          }
        },
        "_2615_": {
          "hide_name": 0,
          "bits": [ 3023 ],
          "attributes": {
          }
        },
        "_2616_": {
          "hide_name": 0,
          "bits": [ 3024 ],
          "attributes": {
          }
        },
        "_2617_": {
          "hide_name": 0,
          "bits": [ 3025 ],
          "attributes": {
          }
        },
        "_2618_": {
          "hide_name": 0,
          "bits": [ 3026 ],
          "attributes": {
          }
        },
        "_2619_": {
          "hide_name": 0,
          "bits": [ 3027 ],
          "attributes": {
          }
        },
        "_261_": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
          }
        },
        "_2620_": {
          "hide_name": 0,
          "bits": [ 3028 ],
          "attributes": {
          }
        },
        "_2621_": {
          "hide_name": 0,
          "bits": [ 3029 ],
          "attributes": {
          }
        },
        "_2622_": {
          "hide_name": 0,
          "bits": [ 3030 ],
          "attributes": {
          }
        },
        "_2623_": {
          "hide_name": 0,
          "bits": [ 3031 ],
          "attributes": {
          }
        },
        "_2624_": {
          "hide_name": 0,
          "bits": [ 3032 ],
          "attributes": {
          }
        },
        "_2625_": {
          "hide_name": 0,
          "bits": [ 3033 ],
          "attributes": {
          }
        },
        "_2626_": {
          "hide_name": 0,
          "bits": [ 3034 ],
          "attributes": {
          }
        },
        "_2627_": {
          "hide_name": 0,
          "bits": [ 3035 ],
          "attributes": {
          }
        },
        "_2628_": {
          "hide_name": 0,
          "bits": [ 3036 ],
          "attributes": {
          }
        },
        "_2629_": {
          "hide_name": 0,
          "bits": [ 3037 ],
          "attributes": {
          }
        },
        "_262_": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
          }
        },
        "_2630_": {
          "hide_name": 0,
          "bits": [ 3038 ],
          "attributes": {
          }
        },
        "_2631_": {
          "hide_name": 0,
          "bits": [ 3039 ],
          "attributes": {
          }
        },
        "_2632_": {
          "hide_name": 0,
          "bits": [ 3040 ],
          "attributes": {
          }
        },
        "_2633_": {
          "hide_name": 0,
          "bits": [ 3041 ],
          "attributes": {
          }
        },
        "_2634_": {
          "hide_name": 0,
          "bits": [ 3042 ],
          "attributes": {
          }
        },
        "_2635_": {
          "hide_name": 0,
          "bits": [ 3043 ],
          "attributes": {
          }
        },
        "_2636_": {
          "hide_name": 0,
          "bits": [ 3044 ],
          "attributes": {
          }
        },
        "_2637_": {
          "hide_name": 0,
          "bits": [ 3045 ],
          "attributes": {
          }
        },
        "_2638_": {
          "hide_name": 0,
          "bits": [ 3046 ],
          "attributes": {
          }
        },
        "_2639_": {
          "hide_name": 0,
          "bits": [ 3047 ],
          "attributes": {
          }
        },
        "_263_": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
          }
        },
        "_2640_": {
          "hide_name": 0,
          "bits": [ 3048 ],
          "attributes": {
          }
        },
        "_2641_": {
          "hide_name": 0,
          "bits": [ 3049 ],
          "attributes": {
          }
        },
        "_2642_": {
          "hide_name": 0,
          "bits": [ 3050 ],
          "attributes": {
          }
        },
        "_2643_": {
          "hide_name": 0,
          "bits": [ 3052 ],
          "attributes": {
          }
        },
        "_2644_": {
          "hide_name": 0,
          "bits": [ 3053 ],
          "attributes": {
          }
        },
        "_2645_": {
          "hide_name": 0,
          "bits": [ 3054 ],
          "attributes": {
          }
        },
        "_2646_": {
          "hide_name": 0,
          "bits": [ 3055 ],
          "attributes": {
          }
        },
        "_2647_": {
          "hide_name": 0,
          "bits": [ 3056 ],
          "attributes": {
          }
        },
        "_2648_": {
          "hide_name": 0,
          "bits": [ 3057 ],
          "attributes": {
          }
        },
        "_2649_": {
          "hide_name": 0,
          "bits": [ 3058 ],
          "attributes": {
          }
        },
        "_264_": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
          }
        },
        "_2650_": {
          "hide_name": 0,
          "bits": [ 3060 ],
          "attributes": {
          }
        },
        "_2651_": {
          "hide_name": 0,
          "bits": [ 3061 ],
          "attributes": {
          }
        },
        "_2652_": {
          "hide_name": 0,
          "bits": [ 3062 ],
          "attributes": {
          }
        },
        "_2653_": {
          "hide_name": 0,
          "bits": [ 3063 ],
          "attributes": {
          }
        },
        "_2654_": {
          "hide_name": 0,
          "bits": [ 3064 ],
          "attributes": {
          }
        },
        "_2655_": {
          "hide_name": 0,
          "bits": [ 3065 ],
          "attributes": {
          }
        },
        "_2656_": {
          "hide_name": 0,
          "bits": [ 3066 ],
          "attributes": {
          }
        },
        "_2657_": {
          "hide_name": 0,
          "bits": [ 3068 ],
          "attributes": {
          }
        },
        "_2658_": {
          "hide_name": 0,
          "bits": [ 3069 ],
          "attributes": {
          }
        },
        "_2659_": {
          "hide_name": 0,
          "bits": [ 3070 ],
          "attributes": {
          }
        },
        "_265_": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
          }
        },
        "_2660_": {
          "hide_name": 0,
          "bits": [ 3071 ],
          "attributes": {
          }
        },
        "_2661_": {
          "hide_name": 0,
          "bits": [ 3072 ],
          "attributes": {
          }
        },
        "_2662_": {
          "hide_name": 0,
          "bits": [ 3073 ],
          "attributes": {
          }
        },
        "_2663_": {
          "hide_name": 0,
          "bits": [ 3074 ],
          "attributes": {
          }
        },
        "_2664_": {
          "hide_name": 0,
          "bits": [ 3076 ],
          "attributes": {
          }
        },
        "_2665_": {
          "hide_name": 0,
          "bits": [ 3077 ],
          "attributes": {
          }
        },
        "_2666_": {
          "hide_name": 0,
          "bits": [ 3078 ],
          "attributes": {
          }
        },
        "_2667_": {
          "hide_name": 0,
          "bits": [ 3079 ],
          "attributes": {
          }
        },
        "_2668_": {
          "hide_name": 0,
          "bits": [ 3080 ],
          "attributes": {
          }
        },
        "_2669_": {
          "hide_name": 0,
          "bits": [ 3081 ],
          "attributes": {
          }
        },
        "_266_": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
          }
        },
        "_2670_": {
          "hide_name": 0,
          "bits": [ 3082 ],
          "attributes": {
          }
        },
        "_2671_": {
          "hide_name": 0,
          "bits": [ 3084 ],
          "attributes": {
          }
        },
        "_2672_": {
          "hide_name": 0,
          "bits": [ 3085 ],
          "attributes": {
          }
        },
        "_2673_": {
          "hide_name": 0,
          "bits": [ 3086 ],
          "attributes": {
          }
        },
        "_2674_": {
          "hide_name": 0,
          "bits": [ 3087 ],
          "attributes": {
          }
        },
        "_2675_": {
          "hide_name": 0,
          "bits": [ 3088 ],
          "attributes": {
          }
        },
        "_2676_": {
          "hide_name": 0,
          "bits": [ 3089 ],
          "attributes": {
          }
        },
        "_2677_": {
          "hide_name": 0,
          "bits": [ 3090 ],
          "attributes": {
          }
        },
        "_2678_": {
          "hide_name": 0,
          "bits": [ 3092 ],
          "attributes": {
          }
        },
        "_2679_": {
          "hide_name": 0,
          "bits": [ 3093 ],
          "attributes": {
          }
        },
        "_267_": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
          }
        },
        "_2680_": {
          "hide_name": 0,
          "bits": [ 3094 ],
          "attributes": {
          }
        },
        "_2681_": {
          "hide_name": 0,
          "bits": [ 3095 ],
          "attributes": {
          }
        },
        "_2682_": {
          "hide_name": 0,
          "bits": [ 3096 ],
          "attributes": {
          }
        },
        "_2683_": {
          "hide_name": 0,
          "bits": [ 3097 ],
          "attributes": {
          }
        },
        "_2684_": {
          "hide_name": 0,
          "bits": [ 3098 ],
          "attributes": {
          }
        },
        "_2685_": {
          "hide_name": 0,
          "bits": [ 3100 ],
          "attributes": {
          }
        },
        "_2686_": {
          "hide_name": 0,
          "bits": [ 3101 ],
          "attributes": {
          }
        },
        "_2687_": {
          "hide_name": 0,
          "bits": [ 3102 ],
          "attributes": {
          }
        },
        "_2688_": {
          "hide_name": 0,
          "bits": [ 3103 ],
          "attributes": {
          }
        },
        "_2689_": {
          "hide_name": 0,
          "bits": [ 3104 ],
          "attributes": {
          }
        },
        "_268_": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "_2690_": {
          "hide_name": 0,
          "bits": [ 3105 ],
          "attributes": {
          }
        },
        "_2691_": {
          "hide_name": 0,
          "bits": [ 3106 ],
          "attributes": {
          }
        },
        "_2692_": {
          "hide_name": 0,
          "bits": [ 3108 ],
          "attributes": {
          }
        },
        "_2693_": {
          "hide_name": 0,
          "bits": [ 3109 ],
          "attributes": {
          }
        },
        "_2694_": {
          "hide_name": 0,
          "bits": [ 3110 ],
          "attributes": {
          }
        },
        "_2695_": {
          "hide_name": 0,
          "bits": [ 3111 ],
          "attributes": {
          }
        },
        "_2696_": {
          "hide_name": 0,
          "bits": [ 3112 ],
          "attributes": {
          }
        },
        "_2697_": {
          "hide_name": 0,
          "bits": [ 3113 ],
          "attributes": {
          }
        },
        "_2698_": {
          "hide_name": 0,
          "bits": [ 3114 ],
          "attributes": {
          }
        },
        "_2699_": {
          "hide_name": 0,
          "bits": [ 3116 ],
          "attributes": {
          }
        },
        "_269_": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
          }
        },
        "_26_": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "_2700_": {
          "hide_name": 0,
          "bits": [ 3117 ],
          "attributes": {
          }
        },
        "_2701_": {
          "hide_name": 0,
          "bits": [ 3118 ],
          "attributes": {
          }
        },
        "_2702_": {
          "hide_name": 0,
          "bits": [ 3119 ],
          "attributes": {
          }
        },
        "_2703_": {
          "hide_name": 0,
          "bits": [ 3120 ],
          "attributes": {
          }
        },
        "_2704_": {
          "hide_name": 0,
          "bits": [ 3121 ],
          "attributes": {
          }
        },
        "_2705_": {
          "hide_name": 0,
          "bits": [ 3122 ],
          "attributes": {
          }
        },
        "_2706_": {
          "hide_name": 0,
          "bits": [ 3124 ],
          "attributes": {
          }
        },
        "_2707_": {
          "hide_name": 0,
          "bits": [ 3125 ],
          "attributes": {
          }
        },
        "_2708_": {
          "hide_name": 0,
          "bits": [ 3126 ],
          "attributes": {
          }
        },
        "_2709_": {
          "hide_name": 0,
          "bits": [ 3127 ],
          "attributes": {
          }
        },
        "_270_": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "_2710_": {
          "hide_name": 0,
          "bits": [ 3128 ],
          "attributes": {
          }
        },
        "_2711_": {
          "hide_name": 0,
          "bits": [ 3129 ],
          "attributes": {
          }
        },
        "_2712_": {
          "hide_name": 0,
          "bits": [ 3130 ],
          "attributes": {
          }
        },
        "_2713_": {
          "hide_name": 0,
          "bits": [ 3132 ],
          "attributes": {
          }
        },
        "_2714_": {
          "hide_name": 0,
          "bits": [ 3133 ],
          "attributes": {
          }
        },
        "_2715_": {
          "hide_name": 0,
          "bits": [ 3134 ],
          "attributes": {
          }
        },
        "_2716_": {
          "hide_name": 0,
          "bits": [ 3135 ],
          "attributes": {
          }
        },
        "_2717_": {
          "hide_name": 0,
          "bits": [ 3136 ],
          "attributes": {
          }
        },
        "_2718_": {
          "hide_name": 0,
          "bits": [ 3137 ],
          "attributes": {
          }
        },
        "_2719_": {
          "hide_name": 0,
          "bits": [ 3138 ],
          "attributes": {
          }
        },
        "_271_": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
          }
        },
        "_2720_": {
          "hide_name": 0,
          "bits": [ 3140 ],
          "attributes": {
          }
        },
        "_2721_": {
          "hide_name": 0,
          "bits": [ 3141 ],
          "attributes": {
          }
        },
        "_2722_": {
          "hide_name": 0,
          "bits": [ 3142 ],
          "attributes": {
          }
        },
        "_2723_": {
          "hide_name": 0,
          "bits": [ 3143 ],
          "attributes": {
          }
        },
        "_2724_": {
          "hide_name": 0,
          "bits": [ 3144 ],
          "attributes": {
          }
        },
        "_2725_": {
          "hide_name": 0,
          "bits": [ 3145 ],
          "attributes": {
          }
        },
        "_2726_": {
          "hide_name": 0,
          "bits": [ 3146 ],
          "attributes": {
          }
        },
        "_2727_": {
          "hide_name": 0,
          "bits": [ 3148 ],
          "attributes": {
          }
        },
        "_2728_": {
          "hide_name": 0,
          "bits": [ 3149 ],
          "attributes": {
          }
        },
        "_2729_": {
          "hide_name": 0,
          "bits": [ 3150 ],
          "attributes": {
          }
        },
        "_272_": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
          }
        },
        "_2730_": {
          "hide_name": 0,
          "bits": [ 3151 ],
          "attributes": {
          }
        },
        "_2731_": {
          "hide_name": 0,
          "bits": [ 3152 ],
          "attributes": {
          }
        },
        "_2732_": {
          "hide_name": 0,
          "bits": [ 3153 ],
          "attributes": {
          }
        },
        "_2733_": {
          "hide_name": 0,
          "bits": [ 3154 ],
          "attributes": {
          }
        },
        "_2734_": {
          "hide_name": 0,
          "bits": [ 3156 ],
          "attributes": {
          }
        },
        "_2735_": {
          "hide_name": 0,
          "bits": [ 3157 ],
          "attributes": {
          }
        },
        "_2736_": {
          "hide_name": 0,
          "bits": [ 3158 ],
          "attributes": {
          }
        },
        "_2737_": {
          "hide_name": 0,
          "bits": [ 3159 ],
          "attributes": {
          }
        },
        "_2738_": {
          "hide_name": 0,
          "bits": [ 3160 ],
          "attributes": {
          }
        },
        "_2739_": {
          "hide_name": 0,
          "bits": [ 3161 ],
          "attributes": {
          }
        },
        "_273_": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
          }
        },
        "_2740_": {
          "hide_name": 0,
          "bits": [ 3162 ],
          "attributes": {
          }
        },
        "_2741_": {
          "hide_name": 0,
          "bits": [ 3164 ],
          "attributes": {
          }
        },
        "_2742_": {
          "hide_name": 0,
          "bits": [ 3165 ],
          "attributes": {
          }
        },
        "_2743_": {
          "hide_name": 0,
          "bits": [ 3166 ],
          "attributes": {
          }
        },
        "_2744_": {
          "hide_name": 0,
          "bits": [ 3167 ],
          "attributes": {
          }
        },
        "_2745_": {
          "hide_name": 0,
          "bits": [ 3168 ],
          "attributes": {
          }
        },
        "_2746_": {
          "hide_name": 0,
          "bits": [ 3169 ],
          "attributes": {
          }
        },
        "_2747_": {
          "hide_name": 0,
          "bits": [ 3170 ],
          "attributes": {
          }
        },
        "_2748_": {
          "hide_name": 0,
          "bits": [ 3172 ],
          "attributes": {
          }
        },
        "_2749_": {
          "hide_name": 0,
          "bits": [ 3006 ],
          "attributes": {
          }
        },
        "_274_": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
          }
        },
        "_2750_": {
          "hide_name": 0,
          "bits": [ 3007 ],
          "attributes": {
          }
        },
        "_2751_": {
          "hide_name": 0,
          "bits": [ 3008 ],
          "attributes": {
          }
        },
        "_2752_": {
          "hide_name": 0,
          "bits": [ 3009 ],
          "attributes": {
          }
        },
        "_2753_": {
          "hide_name": 0,
          "bits": [ 3010 ],
          "attributes": {
          }
        },
        "_2754_": {
          "hide_name": 0,
          "bits": [ 3011 ],
          "attributes": {
          }
        },
        "_2755_": {
          "hide_name": 0,
          "bits": [ 3012 ],
          "attributes": {
          }
        },
        "_2756_": {
          "hide_name": 0,
          "bits": [ 3013 ],
          "attributes": {
          }
        },
        "_2757_": {
          "hide_name": 0,
          "bits": [ 3014 ],
          "attributes": {
          }
        },
        "_2758_": {
          "hide_name": 0,
          "bits": [ 3015 ],
          "attributes": {
          }
        },
        "_2759_": {
          "hide_name": 0,
          "bits": [ 3016 ],
          "attributes": {
          }
        },
        "_275_": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
          }
        },
        "_2760_": {
          "hide_name": 0,
          "bits": [ 3017 ],
          "attributes": {
          }
        },
        "_2761_": {
          "hide_name": 0,
          "bits": [ 3018 ],
          "attributes": {
          }
        },
        "_2762_": {
          "hide_name": 0,
          "bits": [ 3019 ],
          "attributes": {
          }
        },
        "_2763_": {
          "hide_name": 0,
          "bits": [ 3177 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:55.16-55.77"
          }
        },
        "_2764_": {
          "hide_name": 0,
          "bits": [ 3180 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:55.16-55.77"
          }
        },
        "_2765_": {
          "hide_name": 0,
          "bits": [ 3183 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:55.16-55.77"
          }
        },
        "_2766_": {
          "hide_name": 0,
          "bits": [ 3186 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:55.16-55.77"
          }
        },
        "_2767_": {
          "hide_name": 0,
          "bits": [ 3187 ],
          "attributes": {
          }
        },
        "_2768_": {
          "hide_name": 0,
          "bits": [ 3174 ],
          "attributes": {
          }
        },
        "_2769_": {
          "hide_name": 0,
          "bits": [ 3175 ],
          "attributes": {
          }
        },
        "_276_": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
          }
        },
        "_2770_": {
          "hide_name": 0,
          "bits": [ 3176 ],
          "attributes": {
          }
        },
        "_2771_": {
          "hide_name": 0,
          "bits": [ 3178 ],
          "attributes": {
          }
        },
        "_2772_": {
          "hide_name": 0,
          "bits": [ 3179 ],
          "attributes": {
          }
        },
        "_2773_": {
          "hide_name": 0,
          "bits": [ 3181 ],
          "attributes": {
          }
        },
        "_2774_": {
          "hide_name": 0,
          "bits": [ 3182 ],
          "attributes": {
          }
        },
        "_2775_": {
          "hide_name": 0,
          "bits": [ 3184 ],
          "attributes": {
          }
        },
        "_2776_": {
          "hide_name": 0,
          "bits": [ 3185 ],
          "attributes": {
          }
        },
        "_2777_": {
          "hide_name": 0,
          "bits": [ 3233 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2778_": {
          "hide_name": 0,
          "bits": [ 3313 ],
          "offset": 10,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2779_": {
          "hide_name": 0,
          "bits": [ 3321 ],
          "offset": 11,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_277_": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "_2780_": {
          "hide_name": 0,
          "bits": [ 3329 ],
          "offset": 12,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2781_": {
          "hide_name": 0,
          "bits": [ 3337 ],
          "offset": 13,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2782_": {
          "hide_name": 0,
          "bits": [ 3345 ],
          "offset": 14,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2783_": {
          "hide_name": 0,
          "bits": [ 3353 ],
          "offset": 15,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2784_": {
          "hide_name": 0,
          "bits": [ 3241 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2785_": {
          "hide_name": 0,
          "bits": [ 3249 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2786_": {
          "hide_name": 0,
          "bits": [ 3257 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2787_": {
          "hide_name": 0,
          "bits": [ 3265 ],
          "offset": 4,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2788_": {
          "hide_name": 0,
          "bits": [ 3273 ],
          "offset": 5,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2789_": {
          "hide_name": 0,
          "bits": [ 3281 ],
          "offset": 6,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_278_": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
          }
        },
        "_2790_": {
          "hide_name": 0,
          "bits": [ 3289 ],
          "offset": 7,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2791_": {
          "hide_name": 0,
          "bits": [ 3297 ],
          "offset": 8,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2792_": {
          "hide_name": 0,
          "bits": [ 3305 ],
          "offset": 9,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:56.16-57.42"
          }
        },
        "_2793_": {
          "hide_name": 0,
          "bits": [ 3355 ],
          "attributes": {
          }
        },
        "_2794_": {
          "hide_name": 0,
          "bits": [ 3202 ],
          "attributes": {
          }
        },
        "_2795_": {
          "hide_name": 0,
          "bits": [ 3203 ],
          "attributes": {
          }
        },
        "_2796_": {
          "hide_name": 0,
          "bits": [ 3204 ],
          "attributes": {
          }
        },
        "_2797_": {
          "hide_name": 0,
          "bits": [ 3205 ],
          "attributes": {
          }
        },
        "_2798_": {
          "hide_name": 0,
          "bits": [ 3206 ],
          "attributes": {
          }
        },
        "_2799_": {
          "hide_name": 0,
          "bits": [ 3207 ],
          "attributes": {
          }
        },
        "_279_": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
          }
        },
        "_27_": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
          }
        },
        "_2800_": {
          "hide_name": 0,
          "bits": [ 3208 ],
          "attributes": {
          }
        },
        "_2801_": {
          "hide_name": 0,
          "bits": [ 3209 ],
          "attributes": {
          }
        },
        "_2802_": {
          "hide_name": 0,
          "bits": [ 3210 ],
          "attributes": {
          }
        },
        "_2803_": {
          "hide_name": 0,
          "bits": [ 3211 ],
          "attributes": {
          }
        },
        "_2804_": {
          "hide_name": 0,
          "bits": [ 3212 ],
          "attributes": {
          }
        },
        "_2805_": {
          "hide_name": 0,
          "bits": [ 3213 ],
          "attributes": {
          }
        },
        "_2806_": {
          "hide_name": 0,
          "bits": [ 3214 ],
          "attributes": {
          }
        },
        "_2807_": {
          "hide_name": 0,
          "bits": [ 3215 ],
          "attributes": {
          }
        },
        "_2808_": {
          "hide_name": 0,
          "bits": [ 3216 ],
          "attributes": {
          }
        },
        "_2809_": {
          "hide_name": 0,
          "bits": [ 3217 ],
          "attributes": {
          }
        },
        "_280_": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
          }
        },
        "_2810_": {
          "hide_name": 0,
          "bits": [ 3218 ],
          "attributes": {
          }
        },
        "_2811_": {
          "hide_name": 0,
          "bits": [ 3219 ],
          "attributes": {
          }
        },
        "_2812_": {
          "hide_name": 0,
          "bits": [ 3220 ],
          "attributes": {
          }
        },
        "_2813_": {
          "hide_name": 0,
          "bits": [ 3221 ],
          "attributes": {
          }
        },
        "_2814_": {
          "hide_name": 0,
          "bits": [ 3222 ],
          "attributes": {
          }
        },
        "_2815_": {
          "hide_name": 0,
          "bits": [ 3223 ],
          "attributes": {
          }
        },
        "_2816_": {
          "hide_name": 0,
          "bits": [ 3224 ],
          "attributes": {
          }
        },
        "_2817_": {
          "hide_name": 0,
          "bits": [ 3225 ],
          "attributes": {
          }
        },
        "_2818_": {
          "hide_name": 0,
          "bits": [ 3226 ],
          "attributes": {
          }
        },
        "_2819_": {
          "hide_name": 0,
          "bits": [ 3227 ],
          "attributes": {
          }
        },
        "_281_": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
          }
        },
        "_2820_": {
          "hide_name": 0,
          "bits": [ 3228 ],
          "attributes": {
          }
        },
        "_2821_": {
          "hide_name": 0,
          "bits": [ 3229 ],
          "attributes": {
          }
        },
        "_2822_": {
          "hide_name": 0,
          "bits": [ 3230 ],
          "attributes": {
          }
        },
        "_2823_": {
          "hide_name": 0,
          "bits": [ 3231 ],
          "attributes": {
          }
        },
        "_2824_": {
          "hide_name": 0,
          "bits": [ 3232 ],
          "attributes": {
          }
        },
        "_2825_": {
          "hide_name": 0,
          "bits": [ 3234 ],
          "attributes": {
          }
        },
        "_2826_": {
          "hide_name": 0,
          "bits": [ 3235 ],
          "attributes": {
          }
        },
        "_2827_": {
          "hide_name": 0,
          "bits": [ 3236 ],
          "attributes": {
          }
        },
        "_2828_": {
          "hide_name": 0,
          "bits": [ 3237 ],
          "attributes": {
          }
        },
        "_2829_": {
          "hide_name": 0,
          "bits": [ 3238 ],
          "attributes": {
          }
        },
        "_282_": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
          }
        },
        "_2830_": {
          "hide_name": 0,
          "bits": [ 3239 ],
          "attributes": {
          }
        },
        "_2831_": {
          "hide_name": 0,
          "bits": [ 3240 ],
          "attributes": {
          }
        },
        "_2832_": {
          "hide_name": 0,
          "bits": [ 3242 ],
          "attributes": {
          }
        },
        "_2833_": {
          "hide_name": 0,
          "bits": [ 3243 ],
          "attributes": {
          }
        },
        "_2834_": {
          "hide_name": 0,
          "bits": [ 3244 ],
          "attributes": {
          }
        },
        "_2835_": {
          "hide_name": 0,
          "bits": [ 3245 ],
          "attributes": {
          }
        },
        "_2836_": {
          "hide_name": 0,
          "bits": [ 3246 ],
          "attributes": {
          }
        },
        "_2837_": {
          "hide_name": 0,
          "bits": [ 3247 ],
          "attributes": {
          }
        },
        "_2838_": {
          "hide_name": 0,
          "bits": [ 3248 ],
          "attributes": {
          }
        },
        "_2839_": {
          "hide_name": 0,
          "bits": [ 3250 ],
          "attributes": {
          }
        },
        "_283_": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
          }
        },
        "_2840_": {
          "hide_name": 0,
          "bits": [ 3251 ],
          "attributes": {
          }
        },
        "_2841_": {
          "hide_name": 0,
          "bits": [ 3252 ],
          "attributes": {
          }
        },
        "_2842_": {
          "hide_name": 0,
          "bits": [ 3253 ],
          "attributes": {
          }
        },
        "_2843_": {
          "hide_name": 0,
          "bits": [ 3254 ],
          "attributes": {
          }
        },
        "_2844_": {
          "hide_name": 0,
          "bits": [ 3255 ],
          "attributes": {
          }
        },
        "_2845_": {
          "hide_name": 0,
          "bits": [ 3256 ],
          "attributes": {
          }
        },
        "_2846_": {
          "hide_name": 0,
          "bits": [ 3258 ],
          "attributes": {
          }
        },
        "_2847_": {
          "hide_name": 0,
          "bits": [ 3259 ],
          "attributes": {
          }
        },
        "_2848_": {
          "hide_name": 0,
          "bits": [ 3260 ],
          "attributes": {
          }
        },
        "_2849_": {
          "hide_name": 0,
          "bits": [ 3261 ],
          "attributes": {
          }
        },
        "_284_": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
          }
        },
        "_2850_": {
          "hide_name": 0,
          "bits": [ 3262 ],
          "attributes": {
          }
        },
        "_2851_": {
          "hide_name": 0,
          "bits": [ 3263 ],
          "attributes": {
          }
        },
        "_2852_": {
          "hide_name": 0,
          "bits": [ 3264 ],
          "attributes": {
          }
        },
        "_2853_": {
          "hide_name": 0,
          "bits": [ 3266 ],
          "attributes": {
          }
        },
        "_2854_": {
          "hide_name": 0,
          "bits": [ 3267 ],
          "attributes": {
          }
        },
        "_2855_": {
          "hide_name": 0,
          "bits": [ 3268 ],
          "attributes": {
          }
        },
        "_2856_": {
          "hide_name": 0,
          "bits": [ 3269 ],
          "attributes": {
          }
        },
        "_2857_": {
          "hide_name": 0,
          "bits": [ 3270 ],
          "attributes": {
          }
        },
        "_2858_": {
          "hide_name": 0,
          "bits": [ 3271 ],
          "attributes": {
          }
        },
        "_2859_": {
          "hide_name": 0,
          "bits": [ 3272 ],
          "attributes": {
          }
        },
        "_285_": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "_2860_": {
          "hide_name": 0,
          "bits": [ 3274 ],
          "attributes": {
          }
        },
        "_2861_": {
          "hide_name": 0,
          "bits": [ 3275 ],
          "attributes": {
          }
        },
        "_2862_": {
          "hide_name": 0,
          "bits": [ 3276 ],
          "attributes": {
          }
        },
        "_2863_": {
          "hide_name": 0,
          "bits": [ 3277 ],
          "attributes": {
          }
        },
        "_2864_": {
          "hide_name": 0,
          "bits": [ 3278 ],
          "attributes": {
          }
        },
        "_2865_": {
          "hide_name": 0,
          "bits": [ 3279 ],
          "attributes": {
          }
        },
        "_2866_": {
          "hide_name": 0,
          "bits": [ 3280 ],
          "attributes": {
          }
        },
        "_2867_": {
          "hide_name": 0,
          "bits": [ 3282 ],
          "attributes": {
          }
        },
        "_2868_": {
          "hide_name": 0,
          "bits": [ 3283 ],
          "attributes": {
          }
        },
        "_2869_": {
          "hide_name": 0,
          "bits": [ 3284 ],
          "attributes": {
          }
        },
        "_286_": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
          }
        },
        "_2870_": {
          "hide_name": 0,
          "bits": [ 3285 ],
          "attributes": {
          }
        },
        "_2871_": {
          "hide_name": 0,
          "bits": [ 3286 ],
          "attributes": {
          }
        },
        "_2872_": {
          "hide_name": 0,
          "bits": [ 3287 ],
          "attributes": {
          }
        },
        "_2873_": {
          "hide_name": 0,
          "bits": [ 3288 ],
          "attributes": {
          }
        },
        "_2874_": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
          }
        },
        "_2875_": {
          "hide_name": 0,
          "bits": [ 3291 ],
          "attributes": {
          }
        },
        "_2876_": {
          "hide_name": 0,
          "bits": [ 3292 ],
          "attributes": {
          }
        },
        "_2877_": {
          "hide_name": 0,
          "bits": [ 3293 ],
          "attributes": {
          }
        },
        "_2878_": {
          "hide_name": 0,
          "bits": [ 3294 ],
          "attributes": {
          }
        },
        "_2879_": {
          "hide_name": 0,
          "bits": [ 3295 ],
          "attributes": {
          }
        },
        "_287_": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
          }
        },
        "_2880_": {
          "hide_name": 0,
          "bits": [ 3296 ],
          "attributes": {
          }
        },
        "_2881_": {
          "hide_name": 0,
          "bits": [ 3298 ],
          "attributes": {
          }
        },
        "_2882_": {
          "hide_name": 0,
          "bits": [ 3299 ],
          "attributes": {
          }
        },
        "_2883_": {
          "hide_name": 0,
          "bits": [ 3300 ],
          "attributes": {
          }
        },
        "_2884_": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
          }
        },
        "_2885_": {
          "hide_name": 0,
          "bits": [ 3302 ],
          "attributes": {
          }
        },
        "_2886_": {
          "hide_name": 0,
          "bits": [ 3303 ],
          "attributes": {
          }
        },
        "_2887_": {
          "hide_name": 0,
          "bits": [ 3304 ],
          "attributes": {
          }
        },
        "_2888_": {
          "hide_name": 0,
          "bits": [ 3306 ],
          "attributes": {
          }
        },
        "_2889_": {
          "hide_name": 0,
          "bits": [ 3307 ],
          "attributes": {
          }
        },
        "_288_": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
          }
        },
        "_2890_": {
          "hide_name": 0,
          "bits": [ 3308 ],
          "attributes": {
          }
        },
        "_2891_": {
          "hide_name": 0,
          "bits": [ 3309 ],
          "attributes": {
          }
        },
        "_2892_": {
          "hide_name": 0,
          "bits": [ 3310 ],
          "attributes": {
          }
        },
        "_2893_": {
          "hide_name": 0,
          "bits": [ 3311 ],
          "attributes": {
          }
        },
        "_2894_": {
          "hide_name": 0,
          "bits": [ 3312 ],
          "attributes": {
          }
        },
        "_2895_": {
          "hide_name": 0,
          "bits": [ 3314 ],
          "attributes": {
          }
        },
        "_2896_": {
          "hide_name": 0,
          "bits": [ 3315 ],
          "attributes": {
          }
        },
        "_2897_": {
          "hide_name": 0,
          "bits": [ 3316 ],
          "attributes": {
          }
        },
        "_2898_": {
          "hide_name": 0,
          "bits": [ 3317 ],
          "attributes": {
          }
        },
        "_2899_": {
          "hide_name": 0,
          "bits": [ 3318 ],
          "attributes": {
          }
        },
        "_289_": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
          }
        },
        "_28_": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "_2900_": {
          "hide_name": 0,
          "bits": [ 3319 ],
          "attributes": {
          }
        },
        "_2901_": {
          "hide_name": 0,
          "bits": [ 3320 ],
          "attributes": {
          }
        },
        "_2902_": {
          "hide_name": 0,
          "bits": [ 3322 ],
          "attributes": {
          }
        },
        "_2903_": {
          "hide_name": 0,
          "bits": [ 3323 ],
          "attributes": {
          }
        },
        "_2904_": {
          "hide_name": 0,
          "bits": [ 3324 ],
          "attributes": {
          }
        },
        "_2905_": {
          "hide_name": 0,
          "bits": [ 3325 ],
          "attributes": {
          }
        },
        "_2906_": {
          "hide_name": 0,
          "bits": [ 3326 ],
          "attributes": {
          }
        },
        "_2907_": {
          "hide_name": 0,
          "bits": [ 3327 ],
          "attributes": {
          }
        },
        "_2908_": {
          "hide_name": 0,
          "bits": [ 3328 ],
          "attributes": {
          }
        },
        "_2909_": {
          "hide_name": 0,
          "bits": [ 3330 ],
          "attributes": {
          }
        },
        "_290_": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
          }
        },
        "_2910_": {
          "hide_name": 0,
          "bits": [ 3331 ],
          "attributes": {
          }
        },
        "_2911_": {
          "hide_name": 0,
          "bits": [ 3332 ],
          "attributes": {
          }
        },
        "_2912_": {
          "hide_name": 0,
          "bits": [ 3333 ],
          "attributes": {
          }
        },
        "_2913_": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
          }
        },
        "_2914_": {
          "hide_name": 0,
          "bits": [ 3335 ],
          "attributes": {
          }
        },
        "_2915_": {
          "hide_name": 0,
          "bits": [ 3336 ],
          "attributes": {
          }
        },
        "_2916_": {
          "hide_name": 0,
          "bits": [ 3338 ],
          "attributes": {
          }
        },
        "_2917_": {
          "hide_name": 0,
          "bits": [ 3339 ],
          "attributes": {
          }
        },
        "_2918_": {
          "hide_name": 0,
          "bits": [ 3340 ],
          "attributes": {
          }
        },
        "_2919_": {
          "hide_name": 0,
          "bits": [ 3341 ],
          "attributes": {
          }
        },
        "_291_": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
          }
        },
        "_2920_": {
          "hide_name": 0,
          "bits": [ 3342 ],
          "attributes": {
          }
        },
        "_2921_": {
          "hide_name": 0,
          "bits": [ 3343 ],
          "attributes": {
          }
        },
        "_2922_": {
          "hide_name": 0,
          "bits": [ 3344 ],
          "attributes": {
          }
        },
        "_2923_": {
          "hide_name": 0,
          "bits": [ 3346 ],
          "attributes": {
          }
        },
        "_2924_": {
          "hide_name": 0,
          "bits": [ 3347 ],
          "attributes": {
          }
        },
        "_2925_": {
          "hide_name": 0,
          "bits": [ 3348 ],
          "attributes": {
          }
        },
        "_2926_": {
          "hide_name": 0,
          "bits": [ 3349 ],
          "attributes": {
          }
        },
        "_2927_": {
          "hide_name": 0,
          "bits": [ 3350 ],
          "attributes": {
          }
        },
        "_2928_": {
          "hide_name": 0,
          "bits": [ 3351 ],
          "attributes": {
          }
        },
        "_2929_": {
          "hide_name": 0,
          "bits": [ 3352 ],
          "attributes": {
          }
        },
        "_292_": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:272.3-301.10|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:0.0-0.0"
          }
        },
        "_2930_": {
          "hide_name": 0,
          "bits": [ 3354 ],
          "attributes": {
          }
        },
        "_2931_": {
          "hide_name": 0,
          "bits": [ 3188 ],
          "attributes": {
          }
        },
        "_2932_": {
          "hide_name": 0,
          "bits": [ 3189 ],
          "attributes": {
          }
        },
        "_2933_": {
          "hide_name": 0,
          "bits": [ 3190 ],
          "attributes": {
          }
        },
        "_2934_": {
          "hide_name": 0,
          "bits": [ 3191 ],
          "attributes": {
          }
        },
        "_2935_": {
          "hide_name": 0,
          "bits": [ 3192 ],
          "attributes": {
          }
        },
        "_2936_": {
          "hide_name": 0,
          "bits": [ 3193 ],
          "attributes": {
          }
        },
        "_2937_": {
          "hide_name": 0,
          "bits": [ 3194 ],
          "attributes": {
          }
        },
        "_2938_": {
          "hide_name": 0,
          "bits": [ 3195 ],
          "attributes": {
          }
        },
        "_2939_": {
          "hide_name": 0,
          "bits": [ 3196 ],
          "attributes": {
          }
        },
        "_293_": {
          "hide_name": 0,
          "bits": [ 143 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:45.13-52.66|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:272.3-301.10|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Controller.v:0.0-0.0"
          }
        },
        "_2940_": {
          "hide_name": 0,
          "bits": [ 3197 ],
          "attributes": {
          }
        },
        "_2941_": {
          "hide_name": 0,
          "bits": [ 3198 ],
          "attributes": {
          }
        },
        "_2942_": {
          "hide_name": 0,
          "bits": [ 3199 ],
          "attributes": {
          }
        },
        "_2943_": {
          "hide_name": 0,
          "bits": [ 3200 ],
          "attributes": {
          }
        },
        "_2944_": {
          "hide_name": 0,
          "bits": [ 3201 ],
          "attributes": {
          }
        },
        "_2945_": {
          "hide_name": 0,
          "bits": [ 3359 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2946_": {
          "hide_name": 0,
          "bits": [ 3389 ],
          "offset": 10,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2947_": {
          "hide_name": 0,
          "bits": [ 3392 ],
          "offset": 11,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2948_": {
          "hide_name": 0,
          "bits": [ 3395 ],
          "offset": 12,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2949_": {
          "hide_name": 0,
          "bits": [ 3398 ],
          "offset": 13,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_294_": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
          }
        },
        "_2950_": {
          "hide_name": 0,
          "bits": [ 3401 ],
          "offset": 14,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2951_": {
          "hide_name": 0,
          "bits": [ 3404 ],
          "offset": 15,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2952_": {
          "hide_name": 0,
          "bits": [ 3362 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2953_": {
          "hide_name": 0,
          "bits": [ 3365 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2954_": {
          "hide_name": 0,
          "bits": [ 3368 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2955_": {
          "hide_name": 0,
          "bits": [ 3371 ],
          "offset": 4,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2956_": {
          "hide_name": 0,
          "bits": [ 3374 ],
          "offset": 5,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2957_": {
          "hide_name": 0,
          "bits": [ 3377 ],
          "offset": 6,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2958_": {
          "hide_name": 0,
          "bits": [ 3380 ],
          "offset": 7,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2959_": {
          "hide_name": 0,
          "bits": [ 3383 ],
          "offset": 8,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_295_": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
          }
        },
        "_2960_": {
          "hide_name": 0,
          "bits": [ 3386 ],
          "offset": 9,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:58.16-58.68"
          }
        },
        "_2961_": {
          "hide_name": 0,
          "bits": [ 3405 ],
          "attributes": {
          }
        },
        "_2962_": {
          "hide_name": 0,
          "bits": [ 3356 ],
          "attributes": {
          }
        },
        "_2963_": {
          "hide_name": 0,
          "bits": [ 3357 ],
          "attributes": {
          }
        },
        "_2964_": {
          "hide_name": 0,
          "bits": [ 3358 ],
          "attributes": {
          }
        },
        "_2965_": {
          "hide_name": 0,
          "bits": [ 3360 ],
          "attributes": {
          }
        },
        "_2966_": {
          "hide_name": 0,
          "bits": [ 3361 ],
          "attributes": {
          }
        },
        "_2967_": {
          "hide_name": 0,
          "bits": [ 3363 ],
          "attributes": {
          }
        },
        "_2968_": {
          "hide_name": 0,
          "bits": [ 3364 ],
          "attributes": {
          }
        },
        "_2969_": {
          "hide_name": 0,
          "bits": [ 3366 ],
          "attributes": {
          }
        },
        "_296_": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
          }
        },
        "_2970_": {
          "hide_name": 0,
          "bits": [ 3367 ],
          "attributes": {
          }
        },
        "_2971_": {
          "hide_name": 0,
          "bits": [ 3369 ],
          "attributes": {
          }
        },
        "_2972_": {
          "hide_name": 0,
          "bits": [ 3370 ],
          "attributes": {
          }
        },
        "_2973_": {
          "hide_name": 0,
          "bits": [ 3372 ],
          "attributes": {
          }
        },
        "_2974_": {
          "hide_name": 0,
          "bits": [ 3373 ],
          "attributes": {
          }
        },
        "_2975_": {
          "hide_name": 0,
          "bits": [ 3375 ],
          "attributes": {
          }
        },
        "_2976_": {
          "hide_name": 0,
          "bits": [ 3376 ],
          "attributes": {
          }
        },
        "_2977_": {
          "hide_name": 0,
          "bits": [ 3378 ],
          "attributes": {
          }
        },
        "_2978_": {
          "hide_name": 0,
          "bits": [ 3379 ],
          "attributes": {
          }
        },
        "_2979_": {
          "hide_name": 0,
          "bits": [ 3381 ],
          "attributes": {
          }
        },
        "_297_": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
          }
        },
        "_2980_": {
          "hide_name": 0,
          "bits": [ 3382 ],
          "attributes": {
          }
        },
        "_2981_": {
          "hide_name": 0,
          "bits": [ 3384 ],
          "attributes": {
          }
        },
        "_2982_": {
          "hide_name": 0,
          "bits": [ 3385 ],
          "attributes": {
          }
        },
        "_2983_": {
          "hide_name": 0,
          "bits": [ 3387 ],
          "attributes": {
          }
        },
        "_2984_": {
          "hide_name": 0,
          "bits": [ 3388 ],
          "attributes": {
          }
        },
        "_2985_": {
          "hide_name": 0,
          "bits": [ 3390 ],
          "attributes": {
          }
        },
        "_2986_": {
          "hide_name": 0,
          "bits": [ 3391 ],
          "attributes": {
          }
        },
        "_2987_": {
          "hide_name": 0,
          "bits": [ 3393 ],
          "attributes": {
          }
        },
        "_2988_": {
          "hide_name": 0,
          "bits": [ 3394 ],
          "attributes": {
          }
        },
        "_2989_": {
          "hide_name": 0,
          "bits": [ 3396 ],
          "attributes": {
          }
        },
        "_298_": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
          }
        },
        "_2990_": {
          "hide_name": 0,
          "bits": [ 3397 ],
          "attributes": {
          }
        },
        "_2991_": {
          "hide_name": 0,
          "bits": [ 3399 ],
          "attributes": {
          }
        },
        "_2992_": {
          "hide_name": 0,
          "bits": [ 3400 ],
          "attributes": {
          }
        },
        "_2993_": {
          "hide_name": 0,
          "bits": [ 3402 ],
          "attributes": {
          }
        },
        "_2994_": {
          "hide_name": 0,
          "bits": [ 3403 ],
          "attributes": {
          }
        },
        "_2995_": {
          "hide_name": 0,
          "bits": [ 3451 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_2996_": {
          "hide_name": 0,
          "bits": [ 3531 ],
          "offset": 10,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_2997_": {
          "hide_name": 0,
          "bits": [ 3539 ],
          "offset": 11,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_2998_": {
          "hide_name": 0,
          "bits": [ 3547 ],
          "offset": 12,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_2999_": {
          "hide_name": 0,
          "bits": [ 3555 ],
          "offset": 13,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_299_": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
          }
        },
        "_29_": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
          }
        },
        "_2_": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
          }
        },
        "_3000_": {
          "hide_name": 0,
          "bits": [ 3563 ],
          "offset": 14,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_3001_": {
          "hide_name": 0,
          "bits": [ 3571 ],
          "offset": 15,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_3002_": {
          "hide_name": 0,
          "bits": [ 3459 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_3003_": {
          "hide_name": 0,
          "bits": [ 3467 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_3004_": {
          "hide_name": 0,
          "bits": [ 3475 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_3005_": {
          "hide_name": 0,
          "bits": [ 3483 ],
          "offset": 4,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_3006_": {
          "hide_name": 0,
          "bits": [ 3491 ],
          "offset": 5,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_3007_": {
          "hide_name": 0,
          "bits": [ 3499 ],
          "offset": 6,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_3008_": {
          "hide_name": 0,
          "bits": [ 3507 ],
          "offset": 7,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_3009_": {
          "hide_name": 0,
          "bits": [ 3515 ],
          "offset": 8,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_300_": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
          }
        },
        "_3010_": {
          "hide_name": 0,
          "bits": [ 3523 ],
          "offset": 9,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:59.16-60.44"
          }
        },
        "_3011_": {
          "hide_name": 0,
          "bits": [ 3573 ],
          "attributes": {
          }
        },
        "_3012_": {
          "hide_name": 0,
          "bits": [ 3420 ],
          "attributes": {
          }
        },
        "_3013_": {
          "hide_name": 0,
          "bits": [ 3421 ],
          "attributes": {
          }
        },
        "_3014_": {
          "hide_name": 0,
          "bits": [ 3422 ],
          "attributes": {
          }
        },
        "_3015_": {
          "hide_name": 0,
          "bits": [ 3423 ],
          "attributes": {
          }
        },
        "_3016_": {
          "hide_name": 0,
          "bits": [ 3424 ],
          "attributes": {
          }
        },
        "_3017_": {
          "hide_name": 0,
          "bits": [ 3425 ],
          "attributes": {
          }
        },
        "_3018_": {
          "hide_name": 0,
          "bits": [ 3426 ],
          "attributes": {
          }
        },
        "_3019_": {
          "hide_name": 0,
          "bits": [ 3427 ],
          "attributes": {
          }
        },
        "_301_": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
          }
        },
        "_3020_": {
          "hide_name": 0,
          "bits": [ 3428 ],
          "attributes": {
          }
        },
        "_3021_": {
          "hide_name": 0,
          "bits": [ 3429 ],
          "attributes": {
          }
        },
        "_3022_": {
          "hide_name": 0,
          "bits": [ 3430 ],
          "attributes": {
          }
        },
        "_3023_": {
          "hide_name": 0,
          "bits": [ 3431 ],
          "attributes": {
          }
        },
        "_3024_": {
          "hide_name": 0,
          "bits": [ 3432 ],
          "attributes": {
          }
        },
        "_3025_": {
          "hide_name": 0,
          "bits": [ 3433 ],
          "attributes": {
          }
        },
        "_3026_": {
          "hide_name": 0,
          "bits": [ 3434 ],
          "attributes": {
          }
        },
        "_3027_": {
          "hide_name": 0,
          "bits": [ 3435 ],
          "attributes": {
          }
        },
        "_3028_": {
          "hide_name": 0,
          "bits": [ 3436 ],
          "attributes": {
          }
        },
        "_3029_": {
          "hide_name": 0,
          "bits": [ 3437 ],
          "attributes": {
          }
        },
        "_302_": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
          }
        },
        "_3030_": {
          "hide_name": 0,
          "bits": [ 3438 ],
          "attributes": {
          }
        },
        "_3031_": {
          "hide_name": 0,
          "bits": [ 3439 ],
          "attributes": {
          }
        },
        "_3032_": {
          "hide_name": 0,
          "bits": [ 3440 ],
          "attributes": {
          }
        },
        "_3033_": {
          "hide_name": 0,
          "bits": [ 3441 ],
          "attributes": {
          }
        },
        "_3034_": {
          "hide_name": 0,
          "bits": [ 3442 ],
          "attributes": {
          }
        },
        "_3035_": {
          "hide_name": 0,
          "bits": [ 3443 ],
          "attributes": {
          }
        },
        "_3036_": {
          "hide_name": 0,
          "bits": [ 3444 ],
          "attributes": {
          }
        },
        "_3037_": {
          "hide_name": 0,
          "bits": [ 3445 ],
          "attributes": {
          }
        },
        "_3038_": {
          "hide_name": 0,
          "bits": [ 3446 ],
          "attributes": {
          }
        },
        "_3039_": {
          "hide_name": 0,
          "bits": [ 3447 ],
          "attributes": {
          }
        },
        "_303_": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
          }
        },
        "_3040_": {
          "hide_name": 0,
          "bits": [ 3448 ],
          "attributes": {
          }
        },
        "_3041_": {
          "hide_name": 0,
          "bits": [ 3449 ],
          "attributes": {
          }
        },
        "_3042_": {
          "hide_name": 0,
          "bits": [ 3450 ],
          "attributes": {
          }
        },
        "_3043_": {
          "hide_name": 0,
          "bits": [ 3452 ],
          "attributes": {
          }
        },
        "_3044_": {
          "hide_name": 0,
          "bits": [ 3453 ],
          "attributes": {
          }
        },
        "_3045_": {
          "hide_name": 0,
          "bits": [ 3454 ],
          "attributes": {
          }
        },
        "_3046_": {
          "hide_name": 0,
          "bits": [ 3455 ],
          "attributes": {
          }
        },
        "_3047_": {
          "hide_name": 0,
          "bits": [ 3456 ],
          "attributes": {
          }
        },
        "_3048_": {
          "hide_name": 0,
          "bits": [ 3457 ],
          "attributes": {
          }
        },
        "_3049_": {
          "hide_name": 0,
          "bits": [ 3458 ],
          "attributes": {
          }
        },
        "_304_": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
          }
        },
        "_3050_": {
          "hide_name": 0,
          "bits": [ 3460 ],
          "attributes": {
          }
        },
        "_3051_": {
          "hide_name": 0,
          "bits": [ 3461 ],
          "attributes": {
          }
        },
        "_3052_": {
          "hide_name": 0,
          "bits": [ 3462 ],
          "attributes": {
          }
        },
        "_3053_": {
          "hide_name": 0,
          "bits": [ 3463 ],
          "attributes": {
          }
        },
        "_3054_": {
          "hide_name": 0,
          "bits": [ 3464 ],
          "attributes": {
          }
        },
        "_3055_": {
          "hide_name": 0,
          "bits": [ 3465 ],
          "attributes": {
          }
        },
        "_3056_": {
          "hide_name": 0,
          "bits": [ 3466 ],
          "attributes": {
          }
        },
        "_3057_": {
          "hide_name": 0,
          "bits": [ 3468 ],
          "attributes": {
          }
        },
        "_3058_": {
          "hide_name": 0,
          "bits": [ 3469 ],
          "attributes": {
          }
        },
        "_3059_": {
          "hide_name": 0,
          "bits": [ 3470 ],
          "attributes": {
          }
        },
        "_305_": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
          }
        },
        "_3060_": {
          "hide_name": 0,
          "bits": [ 3471 ],
          "attributes": {
          }
        },
        "_3061_": {
          "hide_name": 0,
          "bits": [ 3472 ],
          "attributes": {
          }
        },
        "_3062_": {
          "hide_name": 0,
          "bits": [ 3473 ],
          "attributes": {
          }
        },
        "_3063_": {
          "hide_name": 0,
          "bits": [ 3474 ],
          "attributes": {
          }
        },
        "_3064_": {
          "hide_name": 0,
          "bits": [ 3476 ],
          "attributes": {
          }
        },
        "_3065_": {
          "hide_name": 0,
          "bits": [ 3477 ],
          "attributes": {
          }
        },
        "_3066_": {
          "hide_name": 0,
          "bits": [ 3478 ],
          "attributes": {
          }
        },
        "_3067_": {
          "hide_name": 0,
          "bits": [ 3479 ],
          "attributes": {
          }
        },
        "_3068_": {
          "hide_name": 0,
          "bits": [ 3480 ],
          "attributes": {
          }
        },
        "_3069_": {
          "hide_name": 0,
          "bits": [ 3481 ],
          "attributes": {
          }
        },
        "_306_": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
          }
        },
        "_3070_": {
          "hide_name": 0,
          "bits": [ 3482 ],
          "attributes": {
          }
        },
        "_3071_": {
          "hide_name": 0,
          "bits": [ 3484 ],
          "attributes": {
          }
        },
        "_3072_": {
          "hide_name": 0,
          "bits": [ 3485 ],
          "attributes": {
          }
        },
        "_3073_": {
          "hide_name": 0,
          "bits": [ 3486 ],
          "attributes": {
          }
        },
        "_3074_": {
          "hide_name": 0,
          "bits": [ 3487 ],
          "attributes": {
          }
        },
        "_3075_": {
          "hide_name": 0,
          "bits": [ 3488 ],
          "attributes": {
          }
        },
        "_3076_": {
          "hide_name": 0,
          "bits": [ 3489 ],
          "attributes": {
          }
        },
        "_3077_": {
          "hide_name": 0,
          "bits": [ 3490 ],
          "attributes": {
          }
        },
        "_3078_": {
          "hide_name": 0,
          "bits": [ 3492 ],
          "attributes": {
          }
        },
        "_3079_": {
          "hide_name": 0,
          "bits": [ 3493 ],
          "attributes": {
          }
        },
        "_307_": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
          }
        },
        "_3080_": {
          "hide_name": 0,
          "bits": [ 3494 ],
          "attributes": {
          }
        },
        "_3081_": {
          "hide_name": 0,
          "bits": [ 3495 ],
          "attributes": {
          }
        },
        "_3082_": {
          "hide_name": 0,
          "bits": [ 3496 ],
          "attributes": {
          }
        },
        "_3083_": {
          "hide_name": 0,
          "bits": [ 3497 ],
          "attributes": {
          }
        },
        "_3084_": {
          "hide_name": 0,
          "bits": [ 3498 ],
          "attributes": {
          }
        },
        "_3085_": {
          "hide_name": 0,
          "bits": [ 3500 ],
          "attributes": {
          }
        },
        "_3086_": {
          "hide_name": 0,
          "bits": [ 3501 ],
          "attributes": {
          }
        },
        "_3087_": {
          "hide_name": 0,
          "bits": [ 3502 ],
          "attributes": {
          }
        },
        "_3088_": {
          "hide_name": 0,
          "bits": [ 3503 ],
          "attributes": {
          }
        },
        "_3089_": {
          "hide_name": 0,
          "bits": [ 3504 ],
          "attributes": {
          }
        },
        "_308_": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
          }
        },
        "_3090_": {
          "hide_name": 0,
          "bits": [ 3505 ],
          "attributes": {
          }
        },
        "_3091_": {
          "hide_name": 0,
          "bits": [ 3506 ],
          "attributes": {
          }
        },
        "_3092_": {
          "hide_name": 0,
          "bits": [ 3508 ],
          "attributes": {
          }
        },
        "_3093_": {
          "hide_name": 0,
          "bits": [ 3509 ],
          "attributes": {
          }
        },
        "_3094_": {
          "hide_name": 0,
          "bits": [ 3510 ],
          "attributes": {
          }
        },
        "_3095_": {
          "hide_name": 0,
          "bits": [ 3511 ],
          "attributes": {
          }
        },
        "_3096_": {
          "hide_name": 0,
          "bits": [ 3512 ],
          "attributes": {
          }
        },
        "_3097_": {
          "hide_name": 0,
          "bits": [ 3513 ],
          "attributes": {
          }
        },
        "_3098_": {
          "hide_name": 0,
          "bits": [ 3514 ],
          "attributes": {
          }
        },
        "_3099_": {
          "hide_name": 0,
          "bits": [ 3516 ],
          "attributes": {
          }
        },
        "_309_": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
          }
        },
        "_30_": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "_3100_": {
          "hide_name": 0,
          "bits": [ 3517 ],
          "attributes": {
          }
        },
        "_3101_": {
          "hide_name": 0,
          "bits": [ 3518 ],
          "attributes": {
          }
        },
        "_3102_": {
          "hide_name": 0,
          "bits": [ 3519 ],
          "attributes": {
          }
        },
        "_3103_": {
          "hide_name": 0,
          "bits": [ 3520 ],
          "attributes": {
          }
        },
        "_3104_": {
          "hide_name": 0,
          "bits": [ 3521 ],
          "attributes": {
          }
        },
        "_3105_": {
          "hide_name": 0,
          "bits": [ 3522 ],
          "attributes": {
          }
        },
        "_3106_": {
          "hide_name": 0,
          "bits": [ 3524 ],
          "attributes": {
          }
        },
        "_3107_": {
          "hide_name": 0,
          "bits": [ 3525 ],
          "attributes": {
          }
        },
        "_3108_": {
          "hide_name": 0,
          "bits": [ 3526 ],
          "attributes": {
          }
        },
        "_3109_": {
          "hide_name": 0,
          "bits": [ 3527 ],
          "attributes": {
          }
        },
        "_310_": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
          }
        },
        "_3110_": {
          "hide_name": 0,
          "bits": [ 3528 ],
          "attributes": {
          }
        },
        "_3111_": {
          "hide_name": 0,
          "bits": [ 3529 ],
          "attributes": {
          }
        },
        "_3112_": {
          "hide_name": 0,
          "bits": [ 3530 ],
          "attributes": {
          }
        },
        "_3113_": {
          "hide_name": 0,
          "bits": [ 3532 ],
          "attributes": {
          }
        },
        "_3114_": {
          "hide_name": 0,
          "bits": [ 3533 ],
          "attributes": {
          }
        },
        "_3115_": {
          "hide_name": 0,
          "bits": [ 3534 ],
          "attributes": {
          }
        },
        "_3116_": {
          "hide_name": 0,
          "bits": [ 3535 ],
          "attributes": {
          }
        },
        "_3117_": {
          "hide_name": 0,
          "bits": [ 3536 ],
          "attributes": {
          }
        },
        "_3118_": {
          "hide_name": 0,
          "bits": [ 3537 ],
          "attributes": {
          }
        },
        "_3119_": {
          "hide_name": 0,
          "bits": [ 3538 ],
          "attributes": {
          }
        },
        "_311_": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
          }
        },
        "_3120_": {
          "hide_name": 0,
          "bits": [ 3540 ],
          "attributes": {
          }
        },
        "_3121_": {
          "hide_name": 0,
          "bits": [ 3541 ],
          "attributes": {
          }
        },
        "_3122_": {
          "hide_name": 0,
          "bits": [ 3542 ],
          "attributes": {
          }
        },
        "_3123_": {
          "hide_name": 0,
          "bits": [ 3543 ],
          "attributes": {
          }
        },
        "_3124_": {
          "hide_name": 0,
          "bits": [ 3544 ],
          "attributes": {
          }
        },
        "_3125_": {
          "hide_name": 0,
          "bits": [ 3545 ],
          "attributes": {
          }
        },
        "_3126_": {
          "hide_name": 0,
          "bits": [ 3546 ],
          "attributes": {
          }
        },
        "_3127_": {
          "hide_name": 0,
          "bits": [ 3548 ],
          "attributes": {
          }
        },
        "_3128_": {
          "hide_name": 0,
          "bits": [ 3549 ],
          "attributes": {
          }
        },
        "_3129_": {
          "hide_name": 0,
          "bits": [ 3550 ],
          "attributes": {
          }
        },
        "_312_": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
          }
        },
        "_3130_": {
          "hide_name": 0,
          "bits": [ 3551 ],
          "attributes": {
          }
        },
        "_3131_": {
          "hide_name": 0,
          "bits": [ 3552 ],
          "attributes": {
          }
        },
        "_3132_": {
          "hide_name": 0,
          "bits": [ 3553 ],
          "attributes": {
          }
        },
        "_3133_": {
          "hide_name": 0,
          "bits": [ 3554 ],
          "attributes": {
          }
        },
        "_3134_": {
          "hide_name": 0,
          "bits": [ 3556 ],
          "attributes": {
          }
        },
        "_3135_": {
          "hide_name": 0,
          "bits": [ 3557 ],
          "attributes": {
          }
        },
        "_3136_": {
          "hide_name": 0,
          "bits": [ 3558 ],
          "attributes": {
          }
        },
        "_3137_": {
          "hide_name": 0,
          "bits": [ 3559 ],
          "attributes": {
          }
        },
        "_3138_": {
          "hide_name": 0,
          "bits": [ 3560 ],
          "attributes": {
          }
        },
        "_3139_": {
          "hide_name": 0,
          "bits": [ 3561 ],
          "attributes": {
          }
        },
        "_313_": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
          }
        },
        "_3140_": {
          "hide_name": 0,
          "bits": [ 3562 ],
          "attributes": {
          }
        },
        "_3141_": {
          "hide_name": 0,
          "bits": [ 3564 ],
          "attributes": {
          }
        },
        "_3142_": {
          "hide_name": 0,
          "bits": [ 3565 ],
          "attributes": {
          }
        },
        "_3143_": {
          "hide_name": 0,
          "bits": [ 3566 ],
          "attributes": {
          }
        },
        "_3144_": {
          "hide_name": 0,
          "bits": [ 3567 ],
          "attributes": {
          }
        },
        "_3145_": {
          "hide_name": 0,
          "bits": [ 3568 ],
          "attributes": {
          }
        },
        "_3146_": {
          "hide_name": 0,
          "bits": [ 3569 ],
          "attributes": {
          }
        },
        "_3147_": {
          "hide_name": 0,
          "bits": [ 3570 ],
          "attributes": {
          }
        },
        "_3148_": {
          "hide_name": 0,
          "bits": [ 3572 ],
          "attributes": {
          }
        },
        "_3149_": {
          "hide_name": 0,
          "bits": [ 3406 ],
          "attributes": {
          }
        },
        "_314_": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
          }
        },
        "_3150_": {
          "hide_name": 0,
          "bits": [ 3407 ],
          "attributes": {
          }
        },
        "_3151_": {
          "hide_name": 0,
          "bits": [ 3408 ],
          "attributes": {
          }
        },
        "_3152_": {
          "hide_name": 0,
          "bits": [ 3409 ],
          "attributes": {
          }
        },
        "_3153_": {
          "hide_name": 0,
          "bits": [ 3410 ],
          "attributes": {
          }
        },
        "_3154_": {
          "hide_name": 0,
          "bits": [ 3411 ],
          "attributes": {
          }
        },
        "_3155_": {
          "hide_name": 0,
          "bits": [ 3412 ],
          "attributes": {
          }
        },
        "_3156_": {
          "hide_name": 0,
          "bits": [ 3413 ],
          "attributes": {
          }
        },
        "_3157_": {
          "hide_name": 0,
          "bits": [ 3414 ],
          "attributes": {
          }
        },
        "_3158_": {
          "hide_name": 0,
          "bits": [ 3415 ],
          "attributes": {
          }
        },
        "_3159_": {
          "hide_name": 0,
          "bits": [ 3416 ],
          "attributes": {
          }
        },
        "_315_": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
          }
        },
        "_3160_": {
          "hide_name": 0,
          "bits": [ 3417 ],
          "attributes": {
          }
        },
        "_3161_": {
          "hide_name": 0,
          "bits": [ 3418 ],
          "attributes": {
          }
        },
        "_3162_": {
          "hide_name": 0,
          "bits": [ 3419 ],
          "attributes": {
          }
        },
        "_3163_": {
          "hide_name": 0,
          "bits": [ 3619 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3164_": {
          "hide_name": 0,
          "bits": [ 3699 ],
          "offset": 10,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3165_": {
          "hide_name": 0,
          "bits": [ 3707 ],
          "offset": 11,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3166_": {
          "hide_name": 0,
          "bits": [ 3715 ],
          "offset": 12,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3167_": {
          "hide_name": 0,
          "bits": [ 3723 ],
          "offset": 13,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3168_": {
          "hide_name": 0,
          "bits": [ 3731 ],
          "offset": 14,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3169_": {
          "hide_name": 0,
          "bits": [ 3739 ],
          "offset": 15,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_316_": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
          }
        },
        "_3170_": {
          "hide_name": 0,
          "bits": [ 3627 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3171_": {
          "hide_name": 0,
          "bits": [ 3635 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3172_": {
          "hide_name": 0,
          "bits": [ 3643 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3173_": {
          "hide_name": 0,
          "bits": [ 3651 ],
          "offset": 4,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3174_": {
          "hide_name": 0,
          "bits": [ 3659 ],
          "offset": 5,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3175_": {
          "hide_name": 0,
          "bits": [ 3667 ],
          "offset": 6,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3176_": {
          "hide_name": 0,
          "bits": [ 3675 ],
          "offset": 7,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3177_": {
          "hide_name": 0,
          "bits": [ 3683 ],
          "offset": 8,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3178_": {
          "hide_name": 0,
          "bits": [ 3691 ],
          "offset": 9,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:125.2-134.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:61.16-62.45"
          }
        },
        "_3179_": {
          "hide_name": 0,
          "bits": [ 3741 ],
          "attributes": {
          }
        },
        "_317_": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
          }
        },
        "_3180_": {
          "hide_name": 0,
          "bits": [ 3588 ],
          "attributes": {
          }
        },
        "_3181_": {
          "hide_name": 0,
          "bits": [ 3589 ],
          "attributes": {
          }
        },
        "_3182_": {
          "hide_name": 0,
          "bits": [ 3590 ],
          "attributes": {
          }
        },
        "_3183_": {
          "hide_name": 0,
          "bits": [ 3591 ],
          "attributes": {
          }
        },
        "_3184_": {
          "hide_name": 0,
          "bits": [ 3592 ],
          "attributes": {
          }
        },
        "_3185_": {
          "hide_name": 0,
          "bits": [ 3593 ],
          "attributes": {
          }
        },
        "_3186_": {
          "hide_name": 0,
          "bits": [ 3594 ],
          "attributes": {
          }
        },
        "_3187_": {
          "hide_name": 0,
          "bits": [ 3595 ],
          "attributes": {
          }
        },
        "_3188_": {
          "hide_name": 0,
          "bits": [ 3596 ],
          "attributes": {
          }
        },
        "_3189_": {
          "hide_name": 0,
          "bits": [ 3597 ],
          "attributes": {
          }
        },
        "_318_": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
          }
        },
        "_3190_": {
          "hide_name": 0,
          "bits": [ 3598 ],
          "attributes": {
          }
        },
        "_3191_": {
          "hide_name": 0,
          "bits": [ 3599 ],
          "attributes": {
          }
        },
        "_3192_": {
          "hide_name": 0,
          "bits": [ 3600 ],
          "attributes": {
          }
        },
        "_3193_": {
          "hide_name": 0,
          "bits": [ 3601 ],
          "attributes": {
          }
        },
        "_3194_": {
          "hide_name": 0,
          "bits": [ 3602 ],
          "attributes": {
          }
        },
        "_3195_": {
          "hide_name": 0,
          "bits": [ 3603 ],
          "attributes": {
          }
        },
        "_3196_": {
          "hide_name": 0,
          "bits": [ 3604 ],
          "attributes": {
          }
        },
        "_3197_": {
          "hide_name": 0,
          "bits": [ 3605 ],
          "attributes": {
          }
        },
        "_3198_": {
          "hide_name": 0,
          "bits": [ 3606 ],
          "attributes": {
          }
        },
        "_3199_": {
          "hide_name": 0,
          "bits": [ 3607 ],
          "attributes": {
          }
        },
        "_319_": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
          }
        },
        "_31_": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
          }
        },
        "_3200_": {
          "hide_name": 0,
          "bits": [ 3608 ],
          "attributes": {
          }
        },
        "_3201_": {
          "hide_name": 0,
          "bits": [ 3609 ],
          "attributes": {
          }
        },
        "_3202_": {
          "hide_name": 0,
          "bits": [ 3610 ],
          "attributes": {
          }
        },
        "_3203_": {
          "hide_name": 0,
          "bits": [ 3611 ],
          "attributes": {
          }
        },
        "_3204_": {
          "hide_name": 0,
          "bits": [ 3612 ],
          "attributes": {
          }
        },
        "_3205_": {
          "hide_name": 0,
          "bits": [ 3613 ],
          "attributes": {
          }
        },
        "_3206_": {
          "hide_name": 0,
          "bits": [ 3614 ],
          "attributes": {
          }
        },
        "_3207_": {
          "hide_name": 0,
          "bits": [ 3615 ],
          "attributes": {
          }
        },
        "_3208_": {
          "hide_name": 0,
          "bits": [ 3616 ],
          "attributes": {
          }
        },
        "_3209_": {
          "hide_name": 0,
          "bits": [ 3617 ],
          "attributes": {
          }
        },
        "_320_": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
          }
        },
        "_3210_": {
          "hide_name": 0,
          "bits": [ 3618 ],
          "attributes": {
          }
        },
        "_3211_": {
          "hide_name": 0,
          "bits": [ 3620 ],
          "attributes": {
          }
        },
        "_3212_": {
          "hide_name": 0,
          "bits": [ 3621 ],
          "attributes": {
          }
        },
        "_3213_": {
          "hide_name": 0,
          "bits": [ 3622 ],
          "attributes": {
          }
        },
        "_3214_": {
          "hide_name": 0,
          "bits": [ 3623 ],
          "attributes": {
          }
        },
        "_3215_": {
          "hide_name": 0,
          "bits": [ 3624 ],
          "attributes": {
          }
        },
        "_3216_": {
          "hide_name": 0,
          "bits": [ 3625 ],
          "attributes": {
          }
        },
        "_3217_": {
          "hide_name": 0,
          "bits": [ 3626 ],
          "attributes": {
          }
        },
        "_3218_": {
          "hide_name": 0,
          "bits": [ 3628 ],
          "attributes": {
          }
        },
        "_3219_": {
          "hide_name": 0,
          "bits": [ 3629 ],
          "attributes": {
          }
        },
        "_321_": {
          "hide_name": 0,
          "bits": [ 461 ],
          "attributes": {
          }
        },
        "_3220_": {
          "hide_name": 0,
          "bits": [ 3630 ],
          "attributes": {
          }
        },
        "_3221_": {
          "hide_name": 0,
          "bits": [ 3631 ],
          "attributes": {
          }
        },
        "_3222_": {
          "hide_name": 0,
          "bits": [ 3632 ],
          "attributes": {
          }
        },
        "_3223_": {
          "hide_name": 0,
          "bits": [ 3633 ],
          "attributes": {
          }
        },
        "_3224_": {
          "hide_name": 0,
          "bits": [ 3634 ],
          "attributes": {
          }
        },
        "_3225_": {
          "hide_name": 0,
          "bits": [ 3636 ],
          "attributes": {
          }
        },
        "_3226_": {
          "hide_name": 0,
          "bits": [ 3637 ],
          "attributes": {
          }
        },
        "_3227_": {
          "hide_name": 0,
          "bits": [ 3638 ],
          "attributes": {
          }
        },
        "_3228_": {
          "hide_name": 0,
          "bits": [ 3639 ],
          "attributes": {
          }
        },
        "_3229_": {
          "hide_name": 0,
          "bits": [ 3640 ],
          "attributes": {
          }
        },
        "_322_": {
          "hide_name": 0,
          "bits": [ 466 ],
          "attributes": {
          }
        },
        "_3230_": {
          "hide_name": 0,
          "bits": [ 3641 ],
          "attributes": {
          }
        },
        "_3231_": {
          "hide_name": 0,
          "bits": [ 3642 ],
          "attributes": {
          }
        },
        "_3232_": {
          "hide_name": 0,
          "bits": [ 3644 ],
          "attributes": {
          }
        },
        "_3233_": {
          "hide_name": 0,
          "bits": [ 3645 ],
          "attributes": {
          }
        },
        "_3234_": {
          "hide_name": 0,
          "bits": [ 3646 ],
          "attributes": {
          }
        },
        "_3235_": {
          "hide_name": 0,
          "bits": [ 3647 ],
          "attributes": {
          }
        },
        "_3236_": {
          "hide_name": 0,
          "bits": [ 3648 ],
          "attributes": {
          }
        },
        "_3237_": {
          "hide_name": 0,
          "bits": [ 3649 ],
          "attributes": {
          }
        },
        "_3238_": {
          "hide_name": 0,
          "bits": [ 3650 ],
          "attributes": {
          }
        },
        "_3239_": {
          "hide_name": 0,
          "bits": [ 3652 ],
          "attributes": {
          }
        },
        "_323_": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
          }
        },
        "_3240_": {
          "hide_name": 0,
          "bits": [ 3653 ],
          "attributes": {
          }
        },
        "_3241_": {
          "hide_name": 0,
          "bits": [ 3654 ],
          "attributes": {
          }
        },
        "_3242_": {
          "hide_name": 0,
          "bits": [ 3655 ],
          "attributes": {
          }
        },
        "_3243_": {
          "hide_name": 0,
          "bits": [ 3656 ],
          "attributes": {
          }
        },
        "_3244_": {
          "hide_name": 0,
          "bits": [ 3657 ],
          "attributes": {
          }
        },
        "_3245_": {
          "hide_name": 0,
          "bits": [ 3658 ],
          "attributes": {
          }
        },
        "_3246_": {
          "hide_name": 0,
          "bits": [ 3660 ],
          "attributes": {
          }
        },
        "_3247_": {
          "hide_name": 0,
          "bits": [ 3661 ],
          "attributes": {
          }
        },
        "_3248_": {
          "hide_name": 0,
          "bits": [ 3662 ],
          "attributes": {
          }
        },
        "_3249_": {
          "hide_name": 0,
          "bits": [ 3663 ],
          "attributes": {
          }
        },
        "_324_": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
          }
        },
        "_3250_": {
          "hide_name": 0,
          "bits": [ 3664 ],
          "attributes": {
          }
        },
        "_3251_": {
          "hide_name": 0,
          "bits": [ 3665 ],
          "attributes": {
          }
        },
        "_3252_": {
          "hide_name": 0,
          "bits": [ 3666 ],
          "attributes": {
          }
        },
        "_3253_": {
          "hide_name": 0,
          "bits": [ 3668 ],
          "attributes": {
          }
        },
        "_3254_": {
          "hide_name": 0,
          "bits": [ 3669 ],
          "attributes": {
          }
        },
        "_3255_": {
          "hide_name": 0,
          "bits": [ 3670 ],
          "attributes": {
          }
        },
        "_3256_": {
          "hide_name": 0,
          "bits": [ 3671 ],
          "attributes": {
          }
        },
        "_3257_": {
          "hide_name": 0,
          "bits": [ 3672 ],
          "attributes": {
          }
        },
        "_3258_": {
          "hide_name": 0,
          "bits": [ 3673 ],
          "attributes": {
          }
        },
        "_3259_": {
          "hide_name": 0,
          "bits": [ 3674 ],
          "attributes": {
          }
        },
        "_325_": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
          }
        },
        "_3260_": {
          "hide_name": 0,
          "bits": [ 3676 ],
          "attributes": {
          }
        },
        "_3261_": {
          "hide_name": 0,
          "bits": [ 3677 ],
          "attributes": {
          }
        },
        "_3262_": {
          "hide_name": 0,
          "bits": [ 3678 ],
          "attributes": {
          }
        },
        "_3263_": {
          "hide_name": 0,
          "bits": [ 3679 ],
          "attributes": {
          }
        },
        "_3264_": {
          "hide_name": 0,
          "bits": [ 3680 ],
          "attributes": {
          }
        },
        "_3265_": {
          "hide_name": 0,
          "bits": [ 3681 ],
          "attributes": {
          }
        },
        "_3266_": {
          "hide_name": 0,
          "bits": [ 3682 ],
          "attributes": {
          }
        },
        "_3267_": {
          "hide_name": 0,
          "bits": [ 3684 ],
          "attributes": {
          }
        },
        "_3268_": {
          "hide_name": 0,
          "bits": [ 3685 ],
          "attributes": {
          }
        },
        "_3269_": {
          "hide_name": 0,
          "bits": [ 3686 ],
          "attributes": {
          }
        },
        "_326_": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
          }
        },
        "_3270_": {
          "hide_name": 0,
          "bits": [ 3687 ],
          "attributes": {
          }
        },
        "_3271_": {
          "hide_name": 0,
          "bits": [ 3688 ],
          "attributes": {
          }
        },
        "_3272_": {
          "hide_name": 0,
          "bits": [ 3689 ],
          "attributes": {
          }
        },
        "_3273_": {
          "hide_name": 0,
          "bits": [ 3690 ],
          "attributes": {
          }
        },
        "_3274_": {
          "hide_name": 0,
          "bits": [ 3692 ],
          "attributes": {
          }
        },
        "_3275_": {
          "hide_name": 0,
          "bits": [ 3693 ],
          "attributes": {
          }
        },
        "_3276_": {
          "hide_name": 0,
          "bits": [ 3694 ],
          "attributes": {
          }
        },
        "_3277_": {
          "hide_name": 0,
          "bits": [ 3695 ],
          "attributes": {
          }
        },
        "_3278_": {
          "hide_name": 0,
          "bits": [ 3696 ],
          "attributes": {
          }
        },
        "_3279_": {
          "hide_name": 0,
          "bits": [ 3697 ],
          "attributes": {
          }
        },
        "_327_": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
          }
        },
        "_3280_": {
          "hide_name": 0,
          "bits": [ 3698 ],
          "attributes": {
          }
        },
        "_3281_": {
          "hide_name": 0,
          "bits": [ 3700 ],
          "attributes": {
          }
        },
        "_3282_": {
          "hide_name": 0,
          "bits": [ 3701 ],
          "attributes": {
          }
        },
        "_3283_": {
          "hide_name": 0,
          "bits": [ 3702 ],
          "attributes": {
          }
        },
        "_3284_": {
          "hide_name": 0,
          "bits": [ 3703 ],
          "attributes": {
          }
        },
        "_3285_": {
          "hide_name": 0,
          "bits": [ 3704 ],
          "attributes": {
          }
        },
        "_3286_": {
          "hide_name": 0,
          "bits": [ 3705 ],
          "attributes": {
          }
        },
        "_3287_": {
          "hide_name": 0,
          "bits": [ 3706 ],
          "attributes": {
          }
        },
        "_3288_": {
          "hide_name": 0,
          "bits": [ 3708 ],
          "attributes": {
          }
        },
        "_3289_": {
          "hide_name": 0,
          "bits": [ 3709 ],
          "attributes": {
          }
        },
        "_328_": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
          }
        },
        "_3290_": {
          "hide_name": 0,
          "bits": [ 3710 ],
          "attributes": {
          }
        },
        "_3291_": {
          "hide_name": 0,
          "bits": [ 3711 ],
          "attributes": {
          }
        },
        "_3292_": {
          "hide_name": 0,
          "bits": [ 3712 ],
          "attributes": {
          }
        },
        "_3293_": {
          "hide_name": 0,
          "bits": [ 3713 ],
          "attributes": {
          }
        },
        "_3294_": {
          "hide_name": 0,
          "bits": [ 3714 ],
          "attributes": {
          }
        },
        "_3295_": {
          "hide_name": 0,
          "bits": [ 3716 ],
          "attributes": {
          }
        },
        "_3296_": {
          "hide_name": 0,
          "bits": [ 3717 ],
          "attributes": {
          }
        },
        "_3297_": {
          "hide_name": 0,
          "bits": [ 3718 ],
          "attributes": {
          }
        },
        "_3298_": {
          "hide_name": 0,
          "bits": [ 3719 ],
          "attributes": {
          }
        },
        "_3299_": {
          "hide_name": 0,
          "bits": [ 3720 ],
          "attributes": {
          }
        },
        "_329_": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
          }
        },
        "_32_": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
          }
        },
        "_3300_": {
          "hide_name": 0,
          "bits": [ 3721 ],
          "attributes": {
          }
        },
        "_3301_": {
          "hide_name": 0,
          "bits": [ 3722 ],
          "attributes": {
          }
        },
        "_3302_": {
          "hide_name": 0,
          "bits": [ 3724 ],
          "attributes": {
          }
        },
        "_3303_": {
          "hide_name": 0,
          "bits": [ 3725 ],
          "attributes": {
          }
        },
        "_3304_": {
          "hide_name": 0,
          "bits": [ 3726 ],
          "attributes": {
          }
        },
        "_3305_": {
          "hide_name": 0,
          "bits": [ 3727 ],
          "attributes": {
          }
        },
        "_3306_": {
          "hide_name": 0,
          "bits": [ 3728 ],
          "attributes": {
          }
        },
        "_3307_": {
          "hide_name": 0,
          "bits": [ 3729 ],
          "attributes": {
          }
        },
        "_3308_": {
          "hide_name": 0,
          "bits": [ 3730 ],
          "attributes": {
          }
        },
        "_3309_": {
          "hide_name": 0,
          "bits": [ 3732 ],
          "attributes": {
          }
        },
        "_330_": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
          }
        },
        "_3310_": {
          "hide_name": 0,
          "bits": [ 3733 ],
          "attributes": {
          }
        },
        "_3311_": {
          "hide_name": 0,
          "bits": [ 3734 ],
          "attributes": {
          }
        },
        "_3312_": {
          "hide_name": 0,
          "bits": [ 3735 ],
          "attributes": {
          }
        },
        "_3313_": {
          "hide_name": 0,
          "bits": [ 3736 ],
          "attributes": {
          }
        },
        "_3314_": {
          "hide_name": 0,
          "bits": [ 3737 ],
          "attributes": {
          }
        },
        "_3315_": {
          "hide_name": 0,
          "bits": [ 3738 ],
          "attributes": {
          }
        },
        "_3316_": {
          "hide_name": 0,
          "bits": [ 3740 ],
          "attributes": {
          }
        },
        "_3317_": {
          "hide_name": 0,
          "bits": [ 3574 ],
          "attributes": {
          }
        },
        "_3318_": {
          "hide_name": 0,
          "bits": [ 3575 ],
          "attributes": {
          }
        },
        "_3319_": {
          "hide_name": 0,
          "bits": [ 3576 ],
          "attributes": {
          }
        },
        "_331_": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
          }
        },
        "_3320_": {
          "hide_name": 0,
          "bits": [ 3577 ],
          "attributes": {
          }
        },
        "_3321_": {
          "hide_name": 0,
          "bits": [ 3578 ],
          "attributes": {
          }
        },
        "_3322_": {
          "hide_name": 0,
          "bits": [ 3579 ],
          "attributes": {
          }
        },
        "_3323_": {
          "hide_name": 0,
          "bits": [ 3580 ],
          "attributes": {
          }
        },
        "_3324_": {
          "hide_name": 0,
          "bits": [ 3581 ],
          "attributes": {
          }
        },
        "_3325_": {
          "hide_name": 0,
          "bits": [ 3582 ],
          "attributes": {
          }
        },
        "_3326_": {
          "hide_name": 0,
          "bits": [ 3583 ],
          "attributes": {
          }
        },
        "_3327_": {
          "hide_name": 0,
          "bits": [ 3584 ],
          "attributes": {
          }
        },
        "_3328_": {
          "hide_name": 0,
          "bits": [ 3585 ],
          "attributes": {
          }
        },
        "_3329_": {
          "hide_name": 0,
          "bits": [ 3586 ],
          "attributes": {
          }
        },
        "_332_": {
          "hide_name": 0,
          "bits": [ 510 ],
          "attributes": {
          }
        },
        "_3330_": {
          "hide_name": 0,
          "bits": [ 3587 ],
          "attributes": {
          }
        },
        "_3331_": {
          "hide_name": 0,
          "bits": [ 3761 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:63.16-63.53"
          }
        },
        "_3332_": {
          "hide_name": 0,
          "bits": [ 3764 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:145.2-150.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:63.16-63.53"
          }
        },
        "_3333_": {
          "hide_name": 0,
          "bits": [ 3765 ],
          "attributes": {
          }
        },
        "_3334_": {
          "hide_name": 0,
          "bits": [ 3758 ],
          "attributes": {
          }
        },
        "_3335_": {
          "hide_name": 0,
          "bits": [ 3759 ],
          "attributes": {
          }
        },
        "_3336_": {
          "hide_name": 0,
          "bits": [ 3760 ],
          "attributes": {
          }
        },
        "_3337_": {
          "hide_name": 0,
          "bits": [ 3762 ],
          "attributes": {
          }
        },
        "_3338_": {
          "hide_name": 0,
          "bits": [ 3763 ],
          "attributes": {
          }
        },
        "_3339_": {
          "hide_name": 0,
          "bits": [ 3742 ],
          "attributes": {
          }
        },
        "_333_": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
          }
        },
        "_3340_": {
          "hide_name": 0,
          "bits": [ 3752 ],
          "offset": 10,
          "attributes": {
          }
        },
        "_3341_": {
          "hide_name": 0,
          "bits": [ 3753 ],
          "offset": 11,
          "attributes": {
          }
        },
        "_3342_": {
          "hide_name": 0,
          "bits": [ 3754 ],
          "offset": 12,
          "attributes": {
          }
        },
        "_3343_": {
          "hide_name": 0,
          "bits": [ 3755 ],
          "offset": 13,
          "attributes": {
          }
        },
        "_3344_": {
          "hide_name": 0,
          "bits": [ 3756 ],
          "offset": 14,
          "attributes": {
          }
        },
        "_3345_": {
          "hide_name": 0,
          "bits": [ 3757 ],
          "offset": 15,
          "attributes": {
          }
        },
        "_3346_": {
          "hide_name": 0,
          "bits": [ 3743 ],
          "offset": 1,
          "attributes": {
          }
        },
        "_3347_": {
          "hide_name": 0,
          "bits": [ 3744 ],
          "offset": 2,
          "attributes": {
          }
        },
        "_3348_": {
          "hide_name": 0,
          "bits": [ 3745 ],
          "offset": 3,
          "attributes": {
          }
        },
        "_3349_": {
          "hide_name": 0,
          "bits": [ 3746 ],
          "offset": 4,
          "attributes": {
          }
        },
        "_334_": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
          }
        },
        "_3350_": {
          "hide_name": 0,
          "bits": [ 3747 ],
          "offset": 5,
          "attributes": {
          }
        },
        "_3351_": {
          "hide_name": 0,
          "bits": [ 3748 ],
          "offset": 6,
          "attributes": {
          }
        },
        "_3352_": {
          "hide_name": 0,
          "bits": [ 3749 ],
          "offset": 7,
          "attributes": {
          }
        },
        "_3353_": {
          "hide_name": 0,
          "bits": [ 3750 ],
          "offset": 8,
          "attributes": {
          }
        },
        "_3354_": {
          "hide_name": 0,
          "bits": [ 3751 ],
          "offset": 9,
          "attributes": {
          }
        },
        "_3355_": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
          }
        },
        "_3356_": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
          }
        },
        "_3357_": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
          }
        },
        "_3358_": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
          }
        },
        "_335_": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
          }
        },
        "_336_": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
          }
        },
        "_337_": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
          }
        },
        "_338_": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
          }
        },
        "_339_": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
          }
        },
        "_33_": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
          }
        },
        "_340_": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
          }
        },
        "_341_": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
          }
        },
        "_342_": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
          }
        },
        "_343_": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
          }
        },
        "_344_": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
          }
        },
        "_345_": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
          }
        },
        "_346_": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
          }
        },
        "_347_": {
          "hide_name": 0,
          "bits": [ 460 ],
          "attributes": {
          }
        },
        "_348_": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
          }
        },
        "_349_": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
          }
        },
        "_34_": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
          }
        },
        "_350_": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
          }
        },
        "_351_": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
          }
        },
        "_352_": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
          }
        },
        "_353_": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
          }
        },
        "_354_": {
          "hide_name": 0,
          "bits": [ 478 ],
          "attributes": {
          }
        },
        "_355_": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
          }
        },
        "_356_": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
          }
        },
        "_357_": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
          }
        },
        "_358_": {
          "hide_name": 0,
          "bits": [ 488 ],
          "attributes": {
          }
        },
        "_359_": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
          }
        },
        "_35_": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
          }
        },
        "_360_": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
          }
        },
        "_361_": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
          }
        },
        "_362_": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
          }
        },
        "_363_": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
          }
        },
        "_364_": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
          }
        },
        "_365_": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
          }
        },
        "_366_": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
          }
        },
        "_367_": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_368_": {
          "hide_name": 0,
          "bits": [ 1310 ],
          "offset": 10,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_369_": {
          "hide_name": 0,
          "bits": [ 1373 ],
          "offset": 11,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_36_": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "_370_": {
          "hide_name": 0,
          "bits": [ 1429 ],
          "offset": 12,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_371_": {
          "hide_name": 0,
          "bits": [ 1471 ],
          "offset": 13,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_372_": {
          "hide_name": 0,
          "bits": [ 1500 ],
          "offset": 14,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_373_": {
          "hide_name": 0,
          "bits": [ 1509 ],
          "offset": 15,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_374_": {
          "hide_name": 0,
          "bits": [ 627 ],
          "offset": 1,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_375_": {
          "hide_name": 0,
          "bits": [ 654 ],
          "offset": 2,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_376_": {
          "hide_name": 0,
          "bits": [ 699 ],
          "offset": 3,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_377_": {
          "hide_name": 0,
          "bits": [ 761 ],
          "offset": 4,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_378_": {
          "hide_name": 0,
          "bits": [ 840 ],
          "offset": 5,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_379_": {
          "hide_name": 0,
          "bits": [ 936 ],
          "offset": 6,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_37_": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
          }
        },
        "_380_": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "offset": 7,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_381_": {
          "hide_name": 0,
          "bits": [ 1146 ],
          "offset": 8,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_382_": {
          "hide_name": 0,
          "bits": [ 1231 ],
          "offset": 9,
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:37.11-43.76|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/DPComponents.v:28.2-33.5|/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/Datapath.v:48.6-48.59"
          }
        },
        "_383_": {
          "hide_name": 0,
          "bits": [ 1510 ],
          "attributes": {
          }
        },
        "_384_": {
          "hide_name": 0,
          "bits": [ 1489 ],
          "attributes": {
          }
        },
        "_385_": {
          "hide_name": 0,
          "bits": [ 1490 ],
          "attributes": {
          }
        },
        "_386_": {
          "hide_name": 0,
          "bits": [ 1491 ],
          "attributes": {
          }
        },
        "_387_": {
          "hide_name": 0,
          "bits": [ 1492 ],
          "attributes": {
          }
        },
        "_388_": {
          "hide_name": 0,
          "bits": [ 1493 ],
          "attributes": {
          }
        },
        "_389_": {
          "hide_name": 0,
          "bits": [ 1494 ],
          "attributes": {
          }
        },
        "_38_": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
          }
        },
        "_390_": {
          "hide_name": 0,
          "bits": [ 1495 ],
          "attributes": {
          }
        },
        "_391_": {
          "hide_name": 0,
          "bits": [ 1496 ],
          "attributes": {
          }
        },
        "_392_": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
          }
        },
        "_393_": {
          "hide_name": 0,
          "bits": [ 1498 ],
          "attributes": {
          }
        },
        "_394_": {
          "hide_name": 0,
          "bits": [ 577 ],
          "attributes": {
          }
        },
        "_395_": {
          "hide_name": 0,
          "bits": [ 1499 ],
          "attributes": {
          }
        },
        "_396_": {
          "hide_name": 0,
          "bits": [ 1501 ],
          "attributes": {
          }
        },
        "_397_": {
          "hide_name": 0,
          "bits": [ 1502 ],
          "attributes": {
          }
        },
        "_398_": {
          "hide_name": 0,
          "bits": [ 1503 ],
          "attributes": {
          }
        },
        "_399_": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
          }
        },
        "_39_": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
          }
        },
        "_3_": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
          }
        },
        "_400_": {
          "hide_name": 0,
          "bits": [ 1505 ],
          "attributes": {
          }
        },
        "_401_": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
          }
        },
        "_402_": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
          }
        },
        "_403_": {
          "hide_name": 0,
          "bits": [ 1508 ],
          "attributes": {
          }
        },
        "_404_": {
          "hide_name": 0,
          "bits": [ 578 ],
          "attributes": {
          }
        },
        "_405_": {
          "hide_name": 0,
          "bits": [ 579 ],
          "attributes": {
          }
        },
        "_406_": {
          "hide_name": 0,
          "bits": [ 582 ],
          "attributes": {
          }
        },
        "_407_": {
          "hide_name": 0,
          "bits": [ 585 ],
          "attributes": {
          }
        },
        "_408_": {
          "hide_name": 0,
          "bits": [ 586 ],
          "attributes": {
          }
        },
        "_409_": {
          "hide_name": 0,
          "bits": [ 589 ],
          "attributes": {
          }
        },
        "_40_": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "_410_": {
          "hide_name": 0,
          "bits": [ 592 ],
          "attributes": {
          }
        },
        "_411_": {
          "hide_name": 0,
          "bits": [ 593 ],
          "attributes": {
          }
        },
        "_412_": {
          "hide_name": 0,
          "bits": [ 594 ],
          "attributes": {
          }
        },
        "_413_": {
          "hide_name": 0,
          "bits": [ 595 ],
          "attributes": {
          }
        },
        "_414_": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
          }
        },
        "_415_": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
          }
        },
        "_416_": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
          }
        },
        "_417_": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
          }
        },
        "_418_": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
          }
        },
        "_419_": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
          }
        },
        "_41_": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "_420_": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
          }
        },
        "_421_": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
          }
        },
        "_422_": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
          }
        },
        "_423_": {
          "hide_name": 0,
          "bits": [ 608 ],
          "attributes": {
          }
        },
        "_424_": {
          "hide_name": 0,
          "bits": [ 609 ],
          "attributes": {
          }
        },
        "_425_": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
          }
        },
        "_426_": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
          }
        },
        "_427_": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
          }
        },
        "_428_": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
          }
        },
        "_429_": {
          "hide_name": 0,
          "bits": [ 615 ],
          "attributes": {
          }
        },
        "_42_": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "_430_": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
          }
        },
        "_431_": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
          }
        },
        "_432_": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
          }
        },
        "_433_": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
          }
        },
        "_434_": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
          }
        },
        "_435_": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
          }
        },
        "_436_": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
          }
        },
        "_437_": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
          }
        },
        "_438_": {
          "hide_name": 0,
          "bits": [ 624 ],
          "attributes": {
          }
        },
        "_439_": {
          "hide_name": 0,
          "bits": [ 625 ],
          "attributes": {
          }
        },
        "_43_": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
          }
        },
        "_440_": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
          }
        },
        "_441_": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
          }
        },
        "_442_": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
          }
        },
        "_443_": {
          "hide_name": 0,
          "bits": [ 630 ],
          "attributes": {
          }
        },
        "_444_": {
          "hide_name": 0,
          "bits": [ 631 ],
          "attributes": {
          }
        },
        "_445_": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
          }
        },
        "_446_": {
          "hide_name": 0,
          "bits": [ 633 ],
          "attributes": {
          }
        },
        "_447_": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
          }
        },
        "_448_": {
          "hide_name": 0,
          "bits": [ 635 ],
          "attributes": {
          }
        },
        "_449_": {
          "hide_name": 0,
          "bits": [ 636 ],
          "attributes": {
          }
        },
        "_44_": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
          }
        },
        "_450_": {
          "hide_name": 0,
          "bits": [ 637 ],
          "attributes": {
          }
        },
        "_451_": {
          "hide_name": 0,
          "bits": [ 638 ],
          "attributes": {
          }
        },
        "_452_": {
          "hide_name": 0,
          "bits": [ 639 ],
          "attributes": {
          }
        },
        "_453_": {
          "hide_name": 0,
          "bits": [ 640 ],
          "attributes": {
          }
        },
        "_454_": {
          "hide_name": 0,
          "bits": [ 641 ],
          "attributes": {
          }
        },
        "_455_": {
          "hide_name": 0,
          "bits": [ 642 ],
          "attributes": {
          }
        },
        "_456_": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
          }
        },
        "_457_": {
          "hide_name": 0,
          "bits": [ 644 ],
          "attributes": {
          }
        },
        "_458_": {
          "hide_name": 0,
          "bits": [ 645 ],
          "attributes": {
          }
        },
        "_459_": {
          "hide_name": 0,
          "bits": [ 646 ],
          "attributes": {
          }
        },
        "_45_": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
          }
        },
        "_460_": {
          "hide_name": 0,
          "bits": [ 647 ],
          "attributes": {
          }
        },
        "_461_": {
          "hide_name": 0,
          "bits": [ 648 ],
          "attributes": {
          }
        },
        "_462_": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
          }
        },
        "_463_": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
          }
        },
        "_464_": {
          "hide_name": 0,
          "bits": [ 651 ],
          "attributes": {
          }
        },
        "_465_": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
          }
        },
        "_466_": {
          "hide_name": 0,
          "bits": [ 653 ],
          "attributes": {
          }
        },
        "_467_": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
          }
        },
        "_468_": {
          "hide_name": 0,
          "bits": [ 656 ],
          "attributes": {
          }
        },
        "_469_": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
          }
        },
        "_46_": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
          }
        },
        "_470_": {
          "hide_name": 0,
          "bits": [ 658 ],
          "attributes": {
          }
        },
        "_471_": {
          "hide_name": 0,
          "bits": [ 659 ],
          "attributes": {
          }
        },
        "_472_": {
          "hide_name": 0,
          "bits": [ 660 ],
          "attributes": {
          }
        },
        "_473_": {
          "hide_name": 0,
          "bits": [ 661 ],
          "attributes": {
          }
        },
        "_474_": {
          "hide_name": 0,
          "bits": [ 662 ],
          "attributes": {
          }
        },
        "_475_": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
          }
        },
        "_476_": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
          }
        },
        "_477_": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
          }
        },
        "_478_": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
          }
        },
        "_479_": {
          "hide_name": 0,
          "bits": [ 667 ],
          "attributes": {
          }
        },
        "_47_": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
          }
        },
        "_480_": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
          }
        },
        "_481_": {
          "hide_name": 0,
          "bits": [ 669 ],
          "attributes": {
          }
        },
        "_482_": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
          }
        },
        "_483_": {
          "hide_name": 0,
          "bits": [ 671 ],
          "attributes": {
          }
        },
        "_484_": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
          }
        },
        "_485_": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
          }
        },
        "_486_": {
          "hide_name": 0,
          "bits": [ 674 ],
          "attributes": {
          }
        },
        "_487_": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
          }
        },
        "_488_": {
          "hide_name": 0,
          "bits": [ 676 ],
          "attributes": {
          }
        },
        "_489_": {
          "hide_name": 0,
          "bits": [ 677 ],
          "attributes": {
          }
        },
        "_48_": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
          }
        },
        "_490_": {
          "hide_name": 0,
          "bits": [ 678 ],
          "attributes": {
          }
        },
        "_491_": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
          }
        },
        "_492_": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
          }
        },
        "_493_": {
          "hide_name": 0,
          "bits": [ 681 ],
          "attributes": {
          }
        },
        "_494_": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
          }
        },
        "_495_": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
          }
        },
        "_496_": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
          }
        },
        "_497_": {
          "hide_name": 0,
          "bits": [ 685 ],
          "attributes": {
          }
        },
        "_498_": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
          }
        },
        "_499_": {
          "hide_name": 0,
          "bits": [ 687 ],
          "attributes": {
          }
        },
        "_49_": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
          }
        },
        "_4_": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "_500_": {
          "hide_name": 0,
          "bits": [ 688 ],
          "attributes": {
          }
        },
        "_501_": {
          "hide_name": 0,
          "bits": [ 689 ],
          "attributes": {
          }
        },
        "_502_": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
          }
        },
        "_503_": {
          "hide_name": 0,
          "bits": [ 691 ],
          "attributes": {
          }
        },
        "_504_": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
          }
        },
        "_505_": {
          "hide_name": 0,
          "bits": [ 693 ],
          "attributes": {
          }
        },
        "_506_": {
          "hide_name": 0,
          "bits": [ 694 ],
          "attributes": {
          }
        },
        "_507_": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
          }
        },
        "_508_": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
          }
        },
        "_509_": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
          }
        },
        "_50_": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "_510_": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
          }
        },
        "_511_": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
          }
        },
        "_512_": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
          }
        },
        "_513_": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
          }
        },
        "_514_": {
          "hide_name": 0,
          "bits": [ 703 ],
          "attributes": {
          }
        },
        "_515_": {
          "hide_name": 0,
          "bits": [ 704 ],
          "attributes": {
          }
        },
        "_516_": {
          "hide_name": 0,
          "bits": [ 705 ],
          "attributes": {
          }
        },
        "_517_": {
          "hide_name": 0,
          "bits": [ 706 ],
          "attributes": {
          }
        },
        "_518_": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
          }
        },
        "_519_": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
          }
        },
        "_51_": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "_520_": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
          }
        },
        "_521_": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
          }
        },
        "_522_": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
          }
        },
        "_523_": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
          }
        },
        "_524_": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
          }
        },
        "_525_": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
          }
        },
        "_526_": {
          "hide_name": 0,
          "bits": [ 715 ],
          "attributes": {
          }
        },
        "_527_": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
          }
        },
        "_528_": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
          }
        },
        "_529_": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
          }
        },
        "_52_": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "_530_": {
          "hide_name": 0,
          "bits": [ 719 ],
          "attributes": {
          }
        },
        "_531_": {
          "hide_name": 0,
          "bits": [ 720 ],
          "attributes": {
          }
        },
        "_532_": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
          }
        },
        "_533_": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
          }
        },
        "_534_": {
          "hide_name": 0,
          "bits": [ 723 ],
          "attributes": {
          }
        },
        "_535_": {
          "hide_name": 0,
          "bits": [ 724 ],
          "attributes": {
          }
        },
        "_536_": {
          "hide_name": 0,
          "bits": [ 725 ],
          "attributes": {
          }
        },
        "_537_": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
          }
        },
        "_538_": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
          }
        },
        "_539_": {
          "hide_name": 0,
          "bits": [ 728 ],
          "attributes": {
          }
        },
        "_53_": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
          }
        },
        "_540_": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
          }
        },
        "_541_": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
          }
        },
        "_542_": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
          }
        },
        "_543_": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
          }
        },
        "_544_": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
          }
        },
        "_545_": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
          }
        },
        "_546_": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
          }
        },
        "_547_": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
          }
        },
        "_548_": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
          }
        },
        "_549_": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
          }
        },
        "_54_": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
          }
        },
        "_550_": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
          }
        },
        "_551_": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
          }
        },
        "_552_": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
          }
        },
        "_553_": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
          }
        },
        "_554_": {
          "hide_name": 0,
          "bits": [ 743 ],
          "attributes": {
          }
        },
        "_555_": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
          }
        },
        "_556_": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
          }
        },
        "_557_": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
          }
        },
        "_558_": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
          }
        },
        "_559_": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
          }
        },
        "_55_": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
          }
        },
        "_560_": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
          }
        },
        "_561_": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
          }
        },
        "_562_": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
          }
        },
        "_563_": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
          }
        },
        "_564_": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
          }
        },
        "_565_": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
          }
        },
        "_566_": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
          }
        },
        "_567_": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
          }
        },
        "_568_": {
          "hide_name": 0,
          "bits": [ 757 ],
          "attributes": {
          }
        },
        "_569_": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
          }
        },
        "_56_": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
          }
        },
        "_570_": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
          }
        },
        "_571_": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
          }
        },
        "_572_": {
          "hide_name": 0,
          "bits": [ 762 ],
          "attributes": {
          }
        },
        "_573_": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
          }
        },
        "_574_": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
          }
        },
        "_575_": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
          }
        },
        "_576_": {
          "hide_name": 0,
          "bits": [ 766 ],
          "attributes": {
          }
        },
        "_577_": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
          }
        },
        "_578_": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
          }
        },
        "_579_": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
          }
        },
        "_57_": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
          }
        },
        "_580_": {
          "hide_name": 0,
          "bits": [ 770 ],
          "attributes": {
          }
        },
        "_581_": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
          }
        },
        "_582_": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
          }
        },
        "_583_": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
          }
        },
        "_584_": {
          "hide_name": 0,
          "bits": [ 774 ],
          "attributes": {
          }
        },
        "_585_": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
          }
        },
        "_586_": {
          "hide_name": 0,
          "bits": [ 776 ],
          "attributes": {
          }
        },
        "_587_": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
          }
        },
        "_588_": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
          }
        },
        "_589_": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
          }
        },
        "_58_": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
          }
        },
        "_590_": {
          "hide_name": 0,
          "bits": [ 780 ],
          "attributes": {
          }
        },
        "_591_": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
          }
        },
        "_592_": {
          "hide_name": 0,
          "bits": [ 782 ],
          "attributes": {
          }
        },
        "_593_": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
          }
        },
        "_594_": {
          "hide_name": 0,
          "bits": [ 784 ],
          "attributes": {
          }
        },
        "_595_": {
          "hide_name": 0,
          "bits": [ 785 ],
          "attributes": {
          }
        },
        "_596_": {
          "hide_name": 0,
          "bits": [ 786 ],
          "attributes": {
          }
        },
        "_597_": {
          "hide_name": 0,
          "bits": [ 787 ],
          "attributes": {
          }
        },
        "_598_": {
          "hide_name": 0,
          "bits": [ 788 ],
          "attributes": {
          }
        },
        "_599_": {
          "hide_name": 0,
          "bits": [ 789 ],
          "attributes": {
          }
        },
        "_59_": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
          }
        },
        "_5_": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
          }
        },
        "_600_": {
          "hide_name": 0,
          "bits": [ 790 ],
          "attributes": {
          }
        },
        "_601_": {
          "hide_name": 0,
          "bits": [ 791 ],
          "attributes": {
          }
        },
        "_602_": {
          "hide_name": 0,
          "bits": [ 792 ],
          "attributes": {
          }
        },
        "_603_": {
          "hide_name": 0,
          "bits": [ 793 ],
          "attributes": {
          }
        },
        "_604_": {
          "hide_name": 0,
          "bits": [ 794 ],
          "attributes": {
          }
        },
        "_605_": {
          "hide_name": 0,
          "bits": [ 795 ],
          "attributes": {
          }
        },
        "_606_": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
          }
        },
        "_607_": {
          "hide_name": 0,
          "bits": [ 797 ],
          "attributes": {
          }
        },
        "_608_": {
          "hide_name": 0,
          "bits": [ 798 ],
          "attributes": {
          }
        },
        "_609_": {
          "hide_name": 0,
          "bits": [ 799 ],
          "attributes": {
          }
        },
        "_60_": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "_610_": {
          "hide_name": 0,
          "bits": [ 800 ],
          "attributes": {
          }
        },
        "_611_": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
          }
        },
        "_612_": {
          "hide_name": 0,
          "bits": [ 802 ],
          "attributes": {
          }
        },
        "_613_": {
          "hide_name": 0,
          "bits": [ 803 ],
          "attributes": {
          }
        },
        "_614_": {
          "hide_name": 0,
          "bits": [ 804 ],
          "attributes": {
          }
        },
        "_615_": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
          }
        },
        "_616_": {
          "hide_name": 0,
          "bits": [ 806 ],
          "attributes": {
          }
        },
        "_617_": {
          "hide_name": 0,
          "bits": [ 807 ],
          "attributes": {
          }
        },
        "_618_": {
          "hide_name": 0,
          "bits": [ 808 ],
          "attributes": {
          }
        },
        "_619_": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
          }
        },
        "_61_": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
          }
        },
        "_620_": {
          "hide_name": 0,
          "bits": [ 810 ],
          "attributes": {
          }
        },
        "_621_": {
          "hide_name": 0,
          "bits": [ 811 ],
          "attributes": {
          }
        },
        "_622_": {
          "hide_name": 0,
          "bits": [ 812 ],
          "attributes": {
          }
        },
        "_623_": {
          "hide_name": 0,
          "bits": [ 813 ],
          "attributes": {
          }
        },
        "_624_": {
          "hide_name": 0,
          "bits": [ 814 ],
          "attributes": {
          }
        },
        "_625_": {
          "hide_name": 0,
          "bits": [ 815 ],
          "attributes": {
          }
        },
        "_626_": {
          "hide_name": 0,
          "bits": [ 816 ],
          "attributes": {
          }
        },
        "_627_": {
          "hide_name": 0,
          "bits": [ 817 ],
          "attributes": {
          }
        },
        "_628_": {
          "hide_name": 0,
          "bits": [ 818 ],
          "attributes": {
          }
        },
        "_629_": {
          "hide_name": 0,
          "bits": [ 819 ],
          "attributes": {
          }
        },
        "_62_": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
          }
        },
        "_630_": {
          "hide_name": 0,
          "bits": [ 820 ],
          "attributes": {
          }
        },
        "_631_": {
          "hide_name": 0,
          "bits": [ 821 ],
          "attributes": {
          }
        },
        "_632_": {
          "hide_name": 0,
          "bits": [ 822 ],
          "attributes": {
          }
        },
        "_633_": {
          "hide_name": 0,
          "bits": [ 823 ],
          "attributes": {
          }
        },
        "_634_": {
          "hide_name": 0,
          "bits": [ 824 ],
          "attributes": {
          }
        },
        "_635_": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
          }
        },
        "_636_": {
          "hide_name": 0,
          "bits": [ 826 ],
          "attributes": {
          }
        },
        "_637_": {
          "hide_name": 0,
          "bits": [ 827 ],
          "attributes": {
          }
        },
        "_638_": {
          "hide_name": 0,
          "bits": [ 828 ],
          "attributes": {
          }
        },
        "_639_": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
          }
        },
        "_63_": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
          }
        },
        "_640_": {
          "hide_name": 0,
          "bits": [ 830 ],
          "attributes": {
          }
        },
        "_641_": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
          }
        },
        "_642_": {
          "hide_name": 0,
          "bits": [ 832 ],
          "attributes": {
          }
        },
        "_643_": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
          }
        },
        "_644_": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
          }
        },
        "_645_": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
          }
        },
        "_646_": {
          "hide_name": 0,
          "bits": [ 836 ],
          "attributes": {
          }
        },
        "_647_": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
          }
        },
        "_648_": {
          "hide_name": 0,
          "bits": [ 838 ],
          "attributes": {
          }
        },
        "_649_": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
          }
        },
        "_64_": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "_650_": {
          "hide_name": 0,
          "bits": [ 841 ],
          "attributes": {
          }
        },
        "_651_": {
          "hide_name": 0,
          "bits": [ 842 ],
          "attributes": {
          }
        },
        "_652_": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
          }
        },
        "_653_": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
          }
        },
        "_654_": {
          "hide_name": 0,
          "bits": [ 845 ],
          "attributes": {
          }
        },
        "_655_": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
          }
        },
        "_656_": {
          "hide_name": 0,
          "bits": [ 847 ],
          "attributes": {
          }
        },
        "_657_": {
          "hide_name": 0,
          "bits": [ 848 ],
          "attributes": {
          }
        },
        "_658_": {
          "hide_name": 0,
          "bits": [ 849 ],
          "attributes": {
          }
        },
        "_659_": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
          }
        },
        "_65_": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
          }
        },
        "_660_": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
          }
        },
        "_661_": {
          "hide_name": 0,
          "bits": [ 852 ],
          "attributes": {
          }
        },
        "_662_": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
          }
        },
        "_663_": {
          "hide_name": 0,
          "bits": [ 854 ],
          "attributes": {
          }
        },
        "_664_": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
          }
        },
        "_665_": {
          "hide_name": 0,
          "bits": [ 856 ],
          "attributes": {
          }
        },
        "_666_": {
          "hide_name": 0,
          "bits": [ 857 ],
          "attributes": {
          }
        },
        "_667_": {
          "hide_name": 0,
          "bits": [ 858 ],
          "attributes": {
          }
        },
        "_668_": {
          "hide_name": 0,
          "bits": [ 859 ],
          "attributes": {
          }
        },
        "_669_": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
          }
        },
        "_66_": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
          }
        },
        "_670_": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
          }
        },
        "_671_": {
          "hide_name": 0,
          "bits": [ 862 ],
          "attributes": {
          }
        },
        "_672_": {
          "hide_name": 0,
          "bits": [ 863 ],
          "attributes": {
          }
        },
        "_673_": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
          }
        },
        "_674_": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
          }
        },
        "_675_": {
          "hide_name": 0,
          "bits": [ 866 ],
          "attributes": {
          }
        },
        "_676_": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
          }
        },
        "_677_": {
          "hide_name": 0,
          "bits": [ 868 ],
          "attributes": {
          }
        },
        "_678_": {
          "hide_name": 0,
          "bits": [ 869 ],
          "attributes": {
          }
        },
        "_679_": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
          }
        },
        "_67_": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
          }
        },
        "_680_": {
          "hide_name": 0,
          "bits": [ 871 ],
          "attributes": {
          }
        },
        "_681_": {
          "hide_name": 0,
          "bits": [ 872 ],
          "attributes": {
          }
        },
        "_682_": {
          "hide_name": 0,
          "bits": [ 873 ],
          "attributes": {
          }
        },
        "_683_": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
          }
        },
        "_684_": {
          "hide_name": 0,
          "bits": [ 875 ],
          "attributes": {
          }
        },
        "_685_": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
          }
        },
        "_686_": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
          }
        },
        "_687_": {
          "hide_name": 0,
          "bits": [ 878 ],
          "attributes": {
          }
        },
        "_688_": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
          }
        },
        "_689_": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
          }
        },
        "_68_": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
          }
        },
        "_690_": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
          }
        },
        "_691_": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
          }
        },
        "_692_": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
          }
        },
        "_693_": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
          }
        },
        "_694_": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
          }
        },
        "_695_": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
          }
        },
        "_696_": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
          }
        },
        "_697_": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
          }
        },
        "_698_": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
          }
        },
        "_699_": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
          }
        },
        "_69_": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
          }
        },
        "_6_": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
          }
        },
        "_700_": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
          }
        },
        "_701_": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
          }
        },
        "_702_": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
          }
        },
        "_703_": {
          "hide_name": 0,
          "bits": [ 894 ],
          "attributes": {
          }
        },
        "_704_": {
          "hide_name": 0,
          "bits": [ 895 ],
          "attributes": {
          }
        },
        "_705_": {
          "hide_name": 0,
          "bits": [ 896 ],
          "attributes": {
          }
        },
        "_706_": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
          }
        },
        "_707_": {
          "hide_name": 0,
          "bits": [ 898 ],
          "attributes": {
          }
        },
        "_708_": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
          }
        },
        "_709_": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
          }
        },
        "_70_": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "_710_": {
          "hide_name": 0,
          "bits": [ 901 ],
          "attributes": {
          }
        },
        "_711_": {
          "hide_name": 0,
          "bits": [ 902 ],
          "attributes": {
          }
        },
        "_712_": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
          }
        },
        "_713_": {
          "hide_name": 0,
          "bits": [ 904 ],
          "attributes": {
          }
        },
        "_714_": {
          "hide_name": 0,
          "bits": [ 905 ],
          "attributes": {
          }
        },
        "_715_": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
          }
        },
        "_716_": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
          }
        },
        "_717_": {
          "hide_name": 0,
          "bits": [ 908 ],
          "attributes": {
          }
        },
        "_718_": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
          }
        },
        "_719_": {
          "hide_name": 0,
          "bits": [ 910 ],
          "attributes": {
          }
        },
        "_71_": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
          }
        },
        "_720_": {
          "hide_name": 0,
          "bits": [ 911 ],
          "attributes": {
          }
        },
        "_721_": {
          "hide_name": 0,
          "bits": [ 912 ],
          "attributes": {
          }
        },
        "_722_": {
          "hide_name": 0,
          "bits": [ 913 ],
          "attributes": {
          }
        },
        "_723_": {
          "hide_name": 0,
          "bits": [ 914 ],
          "attributes": {
          }
        },
        "_724_": {
          "hide_name": 0,
          "bits": [ 915 ],
          "attributes": {
          }
        },
        "_725_": {
          "hide_name": 0,
          "bits": [ 916 ],
          "attributes": {
          }
        },
        "_726_": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
          }
        },
        "_727_": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
          }
        },
        "_728_": {
          "hide_name": 0,
          "bits": [ 919 ],
          "attributes": {
          }
        },
        "_729_": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
          }
        },
        "_72_": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
          }
        },
        "_730_": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
          }
        },
        "_731_": {
          "hide_name": 0,
          "bits": [ 922 ],
          "attributes": {
          }
        },
        "_732_": {
          "hide_name": 0,
          "bits": [ 923 ],
          "attributes": {
          }
        },
        "_733_": {
          "hide_name": 0,
          "bits": [ 924 ],
          "attributes": {
          }
        },
        "_734_": {
          "hide_name": 0,
          "bits": [ 925 ],
          "attributes": {
          }
        },
        "_735_": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
          }
        },
        "_736_": {
          "hide_name": 0,
          "bits": [ 927 ],
          "attributes": {
          }
        },
        "_737_": {
          "hide_name": 0,
          "bits": [ 928 ],
          "attributes": {
          }
        },
        "_738_": {
          "hide_name": 0,
          "bits": [ 929 ],
          "attributes": {
          }
        },
        "_739_": {
          "hide_name": 0,
          "bits": [ 930 ],
          "attributes": {
          }
        },
        "_73_": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
          }
        },
        "_740_": {
          "hide_name": 0,
          "bits": [ 931 ],
          "attributes": {
          }
        },
        "_741_": {
          "hide_name": 0,
          "bits": [ 932 ],
          "attributes": {
          }
        },
        "_742_": {
          "hide_name": 0,
          "bits": [ 933 ],
          "attributes": {
          }
        },
        "_743_": {
          "hide_name": 0,
          "bits": [ 934 ],
          "attributes": {
          }
        },
        "_744_": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
          }
        },
        "_745_": {
          "hide_name": 0,
          "bits": [ 937 ],
          "attributes": {
          }
        },
        "_746_": {
          "hide_name": 0,
          "bits": [ 938 ],
          "attributes": {
          }
        },
        "_747_": {
          "hide_name": 0,
          "bits": [ 939 ],
          "attributes": {
          }
        },
        "_748_": {
          "hide_name": 0,
          "bits": [ 940 ],
          "attributes": {
          }
        },
        "_749_": {
          "hide_name": 0,
          "bits": [ 941 ],
          "attributes": {
          }
        },
        "_74_": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
          }
        },
        "_750_": {
          "hide_name": 0,
          "bits": [ 942 ],
          "attributes": {
          }
        },
        "_751_": {
          "hide_name": 0,
          "bits": [ 943 ],
          "attributes": {
          }
        },
        "_752_": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
          }
        },
        "_753_": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
          }
        },
        "_754_": {
          "hide_name": 0,
          "bits": [ 946 ],
          "attributes": {
          }
        },
        "_755_": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
          }
        },
        "_756_": {
          "hide_name": 0,
          "bits": [ 948 ],
          "attributes": {
          }
        },
        "_757_": {
          "hide_name": 0,
          "bits": [ 949 ],
          "attributes": {
          }
        },
        "_758_": {
          "hide_name": 0,
          "bits": [ 950 ],
          "attributes": {
          }
        },
        "_759_": {
          "hide_name": 0,
          "bits": [ 951 ],
          "attributes": {
          }
        },
        "_75_": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
          }
        },
        "_760_": {
          "hide_name": 0,
          "bits": [ 952 ],
          "attributes": {
          }
        },
        "_761_": {
          "hide_name": 0,
          "bits": [ 953 ],
          "attributes": {
          }
        },
        "_762_": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
          }
        },
        "_763_": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
          }
        },
        "_764_": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
          }
        },
        "_765_": {
          "hide_name": 0,
          "bits": [ 957 ],
          "attributes": {
          }
        },
        "_766_": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
          }
        },
        "_767_": {
          "hide_name": 0,
          "bits": [ 959 ],
          "attributes": {
          }
        },
        "_768_": {
          "hide_name": 0,
          "bits": [ 960 ],
          "attributes": {
          }
        },
        "_769_": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
          }
        },
        "_76_": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
          }
        },
        "_770_": {
          "hide_name": 0,
          "bits": [ 962 ],
          "attributes": {
          }
        },
        "_771_": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
          }
        },
        "_772_": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
          }
        },
        "_773_": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
          }
        },
        "_774_": {
          "hide_name": 0,
          "bits": [ 966 ],
          "attributes": {
          }
        },
        "_775_": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
          }
        },
        "_776_": {
          "hide_name": 0,
          "bits": [ 968 ],
          "attributes": {
          }
        },
        "_777_": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
          }
        },
        "_778_": {
          "hide_name": 0,
          "bits": [ 970 ],
          "attributes": {
          }
        },
        "_779_": {
          "hide_name": 0,
          "bits": [ 971 ],
          "attributes": {
          }
        },
        "_77_": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
          }
        },
        "_780_": {
          "hide_name": 0,
          "bits": [ 972 ],
          "attributes": {
          }
        },
        "_781_": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
          }
        },
        "_782_": {
          "hide_name": 0,
          "bits": [ 974 ],
          "attributes": {
          }
        },
        "_783_": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
          }
        },
        "_784_": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
          }
        },
        "_785_": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
          }
        },
        "_786_": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
          }
        },
        "_787_": {
          "hide_name": 0,
          "bits": [ 979 ],
          "attributes": {
          }
        },
        "_788_": {
          "hide_name": 0,
          "bits": [ 980 ],
          "attributes": {
          }
        },
        "_789_": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
          }
        },
        "_78_": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "_790_": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
          }
        },
        "_791_": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
          }
        },
        "_792_": {
          "hide_name": 0,
          "bits": [ 984 ],
          "attributes": {
          }
        },
        "_793_": {
          "hide_name": 0,
          "bits": [ 985 ],
          "attributes": {
          }
        },
        "_794_": {
          "hide_name": 0,
          "bits": [ 986 ],
          "attributes": {
          }
        },
        "_795_": {
          "hide_name": 0,
          "bits": [ 987 ],
          "attributes": {
          }
        },
        "_796_": {
          "hide_name": 0,
          "bits": [ 988 ],
          "attributes": {
          }
        },
        "_797_": {
          "hide_name": 0,
          "bits": [ 989 ],
          "attributes": {
          }
        },
        "_798_": {
          "hide_name": 0,
          "bits": [ 990 ],
          "attributes": {
          }
        },
        "_799_": {
          "hide_name": 0,
          "bits": [ 991 ],
          "attributes": {
          }
        },
        "_79_": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "_7_": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
          }
        },
        "_800_": {
          "hide_name": 0,
          "bits": [ 992 ],
          "attributes": {
          }
        },
        "_801_": {
          "hide_name": 0,
          "bits": [ 993 ],
          "attributes": {
          }
        },
        "_802_": {
          "hide_name": 0,
          "bits": [ 994 ],
          "attributes": {
          }
        },
        "_803_": {
          "hide_name": 0,
          "bits": [ 995 ],
          "attributes": {
          }
        },
        "_804_": {
          "hide_name": 0,
          "bits": [ 996 ],
          "attributes": {
          }
        },
        "_805_": {
          "hide_name": 0,
          "bits": [ 997 ],
          "attributes": {
          }
        },
        "_806_": {
          "hide_name": 0,
          "bits": [ 998 ],
          "attributes": {
          }
        },
        "_807_": {
          "hide_name": 0,
          "bits": [ 999 ],
          "attributes": {
          }
        },
        "_808_": {
          "hide_name": 0,
          "bits": [ 1000 ],
          "attributes": {
          }
        },
        "_809_": {
          "hide_name": 0,
          "bits": [ 1001 ],
          "attributes": {
          }
        },
        "_80_": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
          }
        },
        "_810_": {
          "hide_name": 0,
          "bits": [ 1002 ],
          "attributes": {
          }
        },
        "_811_": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
          }
        },
        "_812_": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
          }
        },
        "_813_": {
          "hide_name": 0,
          "bits": [ 1005 ],
          "attributes": {
          }
        },
        "_814_": {
          "hide_name": 0,
          "bits": [ 1006 ],
          "attributes": {
          }
        },
        "_815_": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
          }
        },
        "_816_": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
          }
        },
        "_817_": {
          "hide_name": 0,
          "bits": [ 1009 ],
          "attributes": {
          }
        },
        "_818_": {
          "hide_name": 0,
          "bits": [ 1010 ],
          "attributes": {
          }
        },
        "_819_": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
          }
        },
        "_81_": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
          }
        },
        "_820_": {
          "hide_name": 0,
          "bits": [ 1012 ],
          "attributes": {
          }
        },
        "_821_": {
          "hide_name": 0,
          "bits": [ 1013 ],
          "attributes": {
          }
        },
        "_822_": {
          "hide_name": 0,
          "bits": [ 1014 ],
          "attributes": {
          }
        },
        "_823_": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
          }
        },
        "_824_": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
          }
        },
        "_825_": {
          "hide_name": 0,
          "bits": [ 1017 ],
          "attributes": {
          }
        },
        "_826_": {
          "hide_name": 0,
          "bits": [ 1018 ],
          "attributes": {
          }
        },
        "_827_": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
          }
        },
        "_828_": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
          }
        },
        "_829_": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
          }
        },
        "_82_": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "_830_": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
          }
        },
        "_831_": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
          }
        },
        "_832_": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
          }
        },
        "_833_": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
          }
        },
        "_834_": {
          "hide_name": 0,
          "bits": [ 1026 ],
          "attributes": {
          }
        },
        "_835_": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
          }
        },
        "_836_": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
          }
        },
        "_837_": {
          "hide_name": 0,
          "bits": [ 1029 ],
          "attributes": {
          }
        },
        "_838_": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
          }
        },
        "_839_": {
          "hide_name": 0,
          "bits": [ 1031 ],
          "attributes": {
          }
        },
        "_83_": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
          }
        },
        "_840_": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
          }
        },
        "_841_": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
          }
        },
        "_842_": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
          }
        },
        "_843_": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
          }
        },
        "_844_": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
          }
        },
        "_845_": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
          }
        },
        "_846_": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
          }
        },
        "_847_": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
          }
        },
        "_848_": {
          "hide_name": 0,
          "bits": [ 1040 ],
          "attributes": {
          }
        },
        "_849_": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
          }
        },
        "_84_": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "_850_": {
          "hide_name": 0,
          "bits": [ 1042 ],
          "attributes": {
          }
        },
        "_851_": {
          "hide_name": 0,
          "bits": [ 1045 ],
          "attributes": {
          }
        },
        "_852_": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
          }
        },
        "_853_": {
          "hide_name": 0,
          "bits": [ 1047 ],
          "attributes": {
          }
        },
        "_854_": {
          "hide_name": 0,
          "bits": [ 1048 ],
          "attributes": {
          }
        },
        "_855_": {
          "hide_name": 0,
          "bits": [ 1049 ],
          "attributes": {
          }
        },
        "_856_": {
          "hide_name": 0,
          "bits": [ 1050 ],
          "attributes": {
          }
        },
        "_857_": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
          }
        },
        "_858_": {
          "hide_name": 0,
          "bits": [ 1052 ],
          "attributes": {
          }
        },
        "_859_": {
          "hide_name": 0,
          "bits": [ 1053 ],
          "attributes": {
          }
        },
        "_85_": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "_860_": {
          "hide_name": 0,
          "bits": [ 1054 ],
          "attributes": {
          }
        },
        "_861_": {
          "hide_name": 0,
          "bits": [ 1055 ],
          "attributes": {
          }
        },
        "_862_": {
          "hide_name": 0,
          "bits": [ 1056 ],
          "attributes": {
          }
        },
        "_863_": {
          "hide_name": 0,
          "bits": [ 1057 ],
          "attributes": {
          }
        },
        "_864_": {
          "hide_name": 0,
          "bits": [ 1058 ],
          "attributes": {
          }
        },
        "_865_": {
          "hide_name": 0,
          "bits": [ 1059 ],
          "attributes": {
          }
        },
        "_866_": {
          "hide_name": 0,
          "bits": [ 1060 ],
          "attributes": {
          }
        },
        "_867_": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
          }
        },
        "_868_": {
          "hide_name": 0,
          "bits": [ 1062 ],
          "attributes": {
          }
        },
        "_869_": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
          }
        },
        "_86_": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
          }
        },
        "_870_": {
          "hide_name": 0,
          "bits": [ 1064 ],
          "attributes": {
          }
        },
        "_871_": {
          "hide_name": 0,
          "bits": [ 1065 ],
          "attributes": {
          }
        },
        "_872_": {
          "hide_name": 0,
          "bits": [ 1066 ],
          "attributes": {
          }
        },
        "_873_": {
          "hide_name": 0,
          "bits": [ 1067 ],
          "attributes": {
          }
        },
        "_874_": {
          "hide_name": 0,
          "bits": [ 1068 ],
          "attributes": {
          }
        },
        "_875_": {
          "hide_name": 0,
          "bits": [ 1069 ],
          "attributes": {
          }
        },
        "_876_": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
          }
        },
        "_877_": {
          "hide_name": 0,
          "bits": [ 1071 ],
          "attributes": {
          }
        },
        "_878_": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
          }
        },
        "_879_": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
          }
        },
        "_87_": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
          }
        },
        "_880_": {
          "hide_name": 0,
          "bits": [ 1074 ],
          "attributes": {
          }
        },
        "_881_": {
          "hide_name": 0,
          "bits": [ 1075 ],
          "attributes": {
          }
        },
        "_882_": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
          }
        },
        "_883_": {
          "hide_name": 0,
          "bits": [ 1077 ],
          "attributes": {
          }
        },
        "_884_": {
          "hide_name": 0,
          "bits": [ 1078 ],
          "attributes": {
          }
        },
        "_885_": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
          }
        },
        "_886_": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
          }
        },
        "_887_": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
          }
        },
        "_888_": {
          "hide_name": 0,
          "bits": [ 1082 ],
          "attributes": {
          }
        },
        "_889_": {
          "hide_name": 0,
          "bits": [ 1083 ],
          "attributes": {
          }
        },
        "_88_": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
          }
        },
        "_890_": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
          }
        },
        "_891_": {
          "hide_name": 0,
          "bits": [ 1085 ],
          "attributes": {
          }
        },
        "_892_": {
          "hide_name": 0,
          "bits": [ 1086 ],
          "attributes": {
          }
        },
        "_893_": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
          }
        },
        "_894_": {
          "hide_name": 0,
          "bits": [ 1088 ],
          "attributes": {
          }
        },
        "_895_": {
          "hide_name": 0,
          "bits": [ 1089 ],
          "attributes": {
          }
        },
        "_896_": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
          }
        },
        "_897_": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
          }
        },
        "_898_": {
          "hide_name": 0,
          "bits": [ 1092 ],
          "attributes": {
          }
        },
        "_899_": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
          }
        },
        "_89_": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "_8_": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "_900_": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
          }
        },
        "_901_": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
          }
        },
        "_902_": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
          }
        },
        "_903_": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
          }
        },
        "_904_": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
          }
        },
        "_905_": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
          }
        },
        "_906_": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
          }
        },
        "_907_": {
          "hide_name": 0,
          "bits": [ 1101 ],
          "attributes": {
          }
        },
        "_908_": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
          }
        },
        "_909_": {
          "hide_name": 0,
          "bits": [ 1103 ],
          "attributes": {
          }
        },
        "_90_": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "_910_": {
          "hide_name": 0,
          "bits": [ 1104 ],
          "attributes": {
          }
        },
        "_911_": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
          }
        },
        "_912_": {
          "hide_name": 0,
          "bits": [ 1106 ],
          "attributes": {
          }
        },
        "_913_": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
          }
        },
        "_914_": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
          }
        },
        "_915_": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
          }
        },
        "_916_": {
          "hide_name": 0,
          "bits": [ 1110 ],
          "attributes": {
          }
        },
        "_917_": {
          "hide_name": 0,
          "bits": [ 1111 ],
          "attributes": {
          }
        },
        "_918_": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
          }
        },
        "_919_": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
          }
        },
        "_91_": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "_920_": {
          "hide_name": 0,
          "bits": [ 1114 ],
          "attributes": {
          }
        },
        "_921_": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
          }
        },
        "_922_": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
          }
        },
        "_923_": {
          "hide_name": 0,
          "bits": [ 1117 ],
          "attributes": {
          }
        },
        "_924_": {
          "hide_name": 0,
          "bits": [ 1118 ],
          "attributes": {
          }
        },
        "_925_": {
          "hide_name": 0,
          "bits": [ 1119 ],
          "attributes": {
          }
        },
        "_926_": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
          }
        },
        "_927_": {
          "hide_name": 0,
          "bits": [ 1121 ],
          "attributes": {
          }
        },
        "_928_": {
          "hide_name": 0,
          "bits": [ 1122 ],
          "attributes": {
          }
        },
        "_929_": {
          "hide_name": 0,
          "bits": [ 1123 ],
          "attributes": {
          }
        },
        "_92_": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "_930_": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
          }
        },
        "_931_": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
          }
        },
        "_932_": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
          }
        },
        "_933_": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
          }
        },
        "_934_": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
          }
        },
        "_935_": {
          "hide_name": 0,
          "bits": [ 1129 ],
          "attributes": {
          }
        },
        "_936_": {
          "hide_name": 0,
          "bits": [ 1130 ],
          "attributes": {
          }
        },
        "_937_": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
          }
        },
        "_938_": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
          }
        },
        "_939_": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
          }
        },
        "_93_": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
          }
        },
        "_940_": {
          "hide_name": 0,
          "bits": [ 1134 ],
          "attributes": {
          }
        },
        "_941_": {
          "hide_name": 0,
          "bits": [ 1135 ],
          "attributes": {
          }
        },
        "_942_": {
          "hide_name": 0,
          "bits": [ 1136 ],
          "attributes": {
          }
        },
        "_943_": {
          "hide_name": 0,
          "bits": [ 1137 ],
          "attributes": {
          }
        },
        "_944_": {
          "hide_name": 0,
          "bits": [ 1138 ],
          "attributes": {
          }
        },
        "_945_": {
          "hide_name": 0,
          "bits": [ 1139 ],
          "attributes": {
          }
        },
        "_946_": {
          "hide_name": 0,
          "bits": [ 1140 ],
          "attributes": {
          }
        },
        "_947_": {
          "hide_name": 0,
          "bits": [ 1141 ],
          "attributes": {
          }
        },
        "_948_": {
          "hide_name": 0,
          "bits": [ 1142 ],
          "attributes": {
          }
        },
        "_949_": {
          "hide_name": 0,
          "bits": [ 1143 ],
          "attributes": {
          }
        },
        "_94_": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "_950_": {
          "hide_name": 0,
          "bits": [ 1144 ],
          "attributes": {
          }
        },
        "_951_": {
          "hide_name": 0,
          "bits": [ 1145 ],
          "attributes": {
          }
        },
        "_952_": {
          "hide_name": 0,
          "bits": [ 1147 ],
          "attributes": {
          }
        },
        "_953_": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
          }
        },
        "_954_": {
          "hide_name": 0,
          "bits": [ 1149 ],
          "attributes": {
          }
        },
        "_955_": {
          "hide_name": 0,
          "bits": [ 1150 ],
          "attributes": {
          }
        },
        "_956_": {
          "hide_name": 0,
          "bits": [ 1151 ],
          "attributes": {
          }
        },
        "_957_": {
          "hide_name": 0,
          "bits": [ 1152 ],
          "attributes": {
          }
        },
        "_958_": {
          "hide_name": 0,
          "bits": [ 1153 ],
          "attributes": {
          }
        },
        "_959_": {
          "hide_name": 0,
          "bits": [ 1154 ],
          "attributes": {
          }
        },
        "_95_": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "_960_": {
          "hide_name": 0,
          "bits": [ 1155 ],
          "attributes": {
          }
        },
        "_961_": {
          "hide_name": 0,
          "bits": [ 1156 ],
          "attributes": {
          }
        },
        "_962_": {
          "hide_name": 0,
          "bits": [ 1157 ],
          "attributes": {
          }
        },
        "_963_": {
          "hide_name": 0,
          "bits": [ 1158 ],
          "attributes": {
          }
        },
        "_964_": {
          "hide_name": 0,
          "bits": [ 1159 ],
          "attributes": {
          }
        },
        "_965_": {
          "hide_name": 0,
          "bits": [ 1160 ],
          "attributes": {
          }
        },
        "_966_": {
          "hide_name": 0,
          "bits": [ 1161 ],
          "attributes": {
          }
        },
        "_967_": {
          "hide_name": 0,
          "bits": [ 1162 ],
          "attributes": {
          }
        },
        "_968_": {
          "hide_name": 0,
          "bits": [ 1163 ],
          "attributes": {
          }
        },
        "_969_": {
          "hide_name": 0,
          "bits": [ 1164 ],
          "attributes": {
          }
        },
        "_96_": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
          }
        },
        "_970_": {
          "hide_name": 0,
          "bits": [ 1165 ],
          "attributes": {
          }
        },
        "_971_": {
          "hide_name": 0,
          "bits": [ 1166 ],
          "attributes": {
          }
        },
        "_972_": {
          "hide_name": 0,
          "bits": [ 1167 ],
          "attributes": {
          }
        },
        "_973_": {
          "hide_name": 0,
          "bits": [ 1168 ],
          "attributes": {
          }
        },
        "_974_": {
          "hide_name": 0,
          "bits": [ 1169 ],
          "attributes": {
          }
        },
        "_975_": {
          "hide_name": 0,
          "bits": [ 1170 ],
          "attributes": {
          }
        },
        "_976_": {
          "hide_name": 0,
          "bits": [ 1171 ],
          "attributes": {
          }
        },
        "_977_": {
          "hide_name": 0,
          "bits": [ 1172 ],
          "attributes": {
          }
        },
        "_978_": {
          "hide_name": 0,
          "bits": [ 1173 ],
          "attributes": {
          }
        },
        "_979_": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
          }
        },
        "_97_": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
          }
        },
        "_980_": {
          "hide_name": 0,
          "bits": [ 1175 ],
          "attributes": {
          }
        },
        "_981_": {
          "hide_name": 0,
          "bits": [ 1176 ],
          "attributes": {
          }
        },
        "_982_": {
          "hide_name": 0,
          "bits": [ 1177 ],
          "attributes": {
          }
        },
        "_983_": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
          }
        },
        "_984_": {
          "hide_name": 0,
          "bits": [ 1179 ],
          "attributes": {
          }
        },
        "_985_": {
          "hide_name": 0,
          "bits": [ 1180 ],
          "attributes": {
          }
        },
        "_986_": {
          "hide_name": 0,
          "bits": [ 1181 ],
          "attributes": {
          }
        },
        "_987_": {
          "hide_name": 0,
          "bits": [ 1182 ],
          "attributes": {
          }
        },
        "_988_": {
          "hide_name": 0,
          "bits": [ 1183 ],
          "attributes": {
          }
        },
        "_989_": {
          "hide_name": 0,
          "bits": [ 1184 ],
          "attributes": {
          }
        },
        "_98_": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
          }
        },
        "_990_": {
          "hide_name": 0,
          "bits": [ 1185 ],
          "attributes": {
          }
        },
        "_991_": {
          "hide_name": 0,
          "bits": [ 1186 ],
          "attributes": {
          }
        },
        "_992_": {
          "hide_name": 0,
          "bits": [ 1187 ],
          "attributes": {
          }
        },
        "_993_": {
          "hide_name": 0,
          "bits": [ 1188 ],
          "attributes": {
          }
        },
        "_994_": {
          "hide_name": 0,
          "bits": [ 1189 ],
          "attributes": {
          }
        },
        "_995_": {
          "hide_name": 0,
          "bits": [ 1190 ],
          "attributes": {
          }
        },
        "_996_": {
          "hide_name": 0,
          "bits": [ 1191 ],
          "attributes": {
          }
        },
        "_997_": {
          "hide_name": 0,
          "bits": [ 1192 ],
          "attributes": {
          }
        },
        "_998_": {
          "hide_name": 0,
          "bits": [ 1193 ],
          "attributes": {
          }
        },
        "_999_": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
          }
        },
        "_99_": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
          }
        },
        "_9_": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
          }
        },
        "addrBus": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:25.16-25.23"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:22.8-22.11"
          }
        },
        "dataBus": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:23.16-23.23"
          }
        },
        "readMEM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:24.19-24.26"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:22.13-22.16"
          }
        },
        "writeMEM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/ebinouri/Documents/UNi/NBGen/pypi_package/test/PUNEH_Verilog/TopLevel.v:24.9-24.17"
          }
        }
      }
    }
  }
}
