
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001245                       # Number of seconds simulated
sim_ticks                                  1245468500                       # Number of ticks simulated
final_tick                               2255684617000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               29602405                       # Simulator instruction rate (inst/s)
host_op_rate                                 29602341                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              376279303                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729104                       # Number of bytes of host memory used
host_seconds                                     3.31                       # Real time elapsed on the host
sim_insts                                    97982291                       # Number of instructions simulated
sim_ops                                      97982291                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       445696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1003392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1449088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       445696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        445696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       608128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          608128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         6964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9502                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9502                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    357854093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    805634185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1163488278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    357854093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        357854093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       488272485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            488272485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       488272485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    357854093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    805634185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1651760763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22642                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9502                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22642                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1445056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  606016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1449088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               608128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     63                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              498                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1245436500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22642                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9502                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.245292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.107770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.295724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3670     46.07%     46.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1934     24.28%     70.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          663      8.32%     78.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          345      4.33%     83.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          211      2.65%     85.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          142      1.78%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          117      1.47%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           97      1.22%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          787      9.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7966                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.625000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.713364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.473451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             42      7.19%      7.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           179     30.65%     37.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            71     12.16%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            59     10.10%     60.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            73     12.50%     72.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            52      8.90%     81.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            31      5.31%     86.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            19      3.25%     90.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            15      2.57%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            12      2.05%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             5      0.86%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      1.03%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            5      0.86%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.68%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.51%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.34%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            2      0.34%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           584                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.214041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.200550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.690843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              529     90.58%     90.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.34%     90.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39      6.68%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.88%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           584                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    406191000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               829547250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  112895000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17989.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36739.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1160.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       486.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1163.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    488.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17090                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6977                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38745.54                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 29567160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16132875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                85386600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37532160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             80861040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            808606845                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             33695250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1091781930                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            881.654911                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     50992000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      41340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1146013750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30255120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16508250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                89887200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23515920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             80861040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            824940765                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             19332000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1085300295                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            876.462329                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     27203500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      41340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1169925500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1134525000     91.22%     91.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1261000      0.10%     91.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               107933000      8.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1243719000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          873868000     70.26%     70.26% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            369844000     29.74%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18288                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              200372                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18288                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.956474                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    23.940432                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   488.059568                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.046759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.953241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1187828                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1187828                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       134328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          134328                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58647                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2219                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2219                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2376                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2376                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192975                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192975                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192975                       # number of overall hits
system.cpu.dcache.overall_hits::total          192975                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26792                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26792                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67617                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          404                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          404                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94409                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94409                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94409                       # number of overall misses
system.cpu.dcache.overall_misses::total         94409                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1642665251                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1642665251                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5016126100                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5016126100                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     28531750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28531750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        47001                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        47001                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6658791351                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6658791351                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6658791351                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6658791351                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       161120                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161120                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126264                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126264                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       287384                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287384                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       287384                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287384                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.166286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166286                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.535521                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.535521                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.154022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.154022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000841                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000841                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.328512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.328512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.328512                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.328512                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61311.781539                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61311.781539                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74184.392978                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74184.392978                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 70623.143564                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70623.143564                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 23500.500000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 70531.319588                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70531.319588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 70531.319588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70531.319588                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       392003                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          125                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7612                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.498029                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        11001                       # number of writebacks
system.cpu.dcache.writebacks::total             11001                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17820                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58514                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58514                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          180                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          180                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76334                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76334                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8972                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9103                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18075                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    645300250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    645300250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    776299013                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    776299013                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     15327750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15327750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1421599263                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1421599263                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1421599263                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1421599263                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.085398                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085398                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000841                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000841                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.062895                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062895                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.062895                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062895                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71923.790682                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71923.790682                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 85279.469735                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85279.469735                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 68427.455357                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68427.455357                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 21999.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 78650.028382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78650.028382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 78650.028382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78650.028382                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10156                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.747217                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              362267                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10156                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.670244                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.137276                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   490.609941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.041284                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.958223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999506                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            339085                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           339085                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       152298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          152298                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       152298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           152298                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       152298                       # number of overall hits
system.cpu.icache.overall_hits::total          152298                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12160                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12160                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12160                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12160                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12160                       # number of overall misses
system.cpu.icache.overall_misses::total         12160                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    759809998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    759809998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    759809998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    759809998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    759809998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    759809998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       164458                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       164458                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       164458                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       164458                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       164458                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       164458                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.073940                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.073940                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.073940                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.073940                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.073940                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.073940                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62484.374836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62484.374836                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62484.374836                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62484.374836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62484.374836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62484.374836                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2324                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1991                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1991                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1991                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1991                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1991                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1991                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10169                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10169                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    627368502                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    627368502                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    627368502                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    627368502                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    627368502                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    627368502                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.061833                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061833                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.061833                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061833                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.061833                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061833                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61694.217917                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61694.217917                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61694.217917                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61694.217917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61694.217917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61694.217917                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23769                       # number of replacements
system.l2.tags.tagsinuse                  2401.201906                       # Cycle average of tags in use
system.l2.tags.total_refs                        7333                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23769                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.308511                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      876.182190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        117.080541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        187.982904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   586.827235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   633.129035                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.053478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.035817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.038643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.146558                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          654                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.122009                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    664001                       # Number of tag accesses
system.l2.tags.data_accesses                   664001                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3191                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1890                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5081                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11001                       # number of Writeback hits
system.l2.Writeback_hits::total                 11001                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          720                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   720                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3191                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2610                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5801                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3191                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2610                       # number of overall hits
system.l2.overall_hits::total                    5801                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         6964                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7304                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14268                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8374                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8374                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         6964                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15678                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22642                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         6964                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15678                       # number of overall misses
system.l2.overall_misses::total                 22642                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    583606250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    630716250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1214322500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    758293000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     758293000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    583606250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1389009250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1972615500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    583606250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1389009250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1972615500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10155                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9194                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19349                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11001                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11001                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9094                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10155                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18288                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28443                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10155                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18288                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28443                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.685771                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.794431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.737402                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.818182                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.920827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.920827                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.685771                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.857283                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.796048                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.685771                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.857283                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.796048                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83803.309879                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86352.170044                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85108.109055                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90553.260091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90553.260091                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83803.309879                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88596.074117                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87121.963607                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83803.309879                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88596.074117                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87121.963607                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9502                       # number of writebacks
system.l2.writebacks::total                      9502                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         6964                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14268                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8374                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8374                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         6964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22642                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         6964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22642                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    496237750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    539137250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1035375000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       160508                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       160508                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    654658000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    654658000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    496237750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1193795250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1690033000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    496237750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1193795250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1690033000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.685771                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.794431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.737402                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.920827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.920827                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.685771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.857283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.796048                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.685771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.857283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.796048                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71257.574670                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73813.971796                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72566.232128                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17834.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17834.222222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78177.454024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78177.454024                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71257.574670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76144.613471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74641.506934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71257.574670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76144.613471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74641.506934                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14268                       # Transaction distribution
system.membus.trans_dist::ReadResp              14268                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9502                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8374                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8374                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2057216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2057224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2057224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32155                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32155    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32155                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76140000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          120285991                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          244421                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       202515                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11314                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       173701                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           83525                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     48.085503                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14384                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          498                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               199976                       # DTB read hits
system.switch_cpus.dtb.read_misses               2990                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60844                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136993                       # DTB write hits
system.switch_cpus.dtb.write_misses              1137                       # DTB write misses
system.switch_cpus.dtb.write_acv                   54                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25442                       # DTB write accesses
system.switch_cpus.dtb.data_hits               336969                       # DTB hits
system.switch_cpus.dtb.data_misses               4127                       # DTB misses
system.switch_cpus.dtb.data_acv                    77                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86286                       # DTB accesses
system.switch_cpus.itb.fetch_hits               59455                       # ITB hits
system.switch_cpus.itb.fetch_misses              1091                       # ITB misses
system.switch_cpus.itb.fetch_acv                   32                       # ITB acv
system.switch_cpus.itb.fetch_accesses           60546                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2490937                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       429259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1272709                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              244421                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        97909                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1334657                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32350                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          652                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        33336                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            164459                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1814101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.701565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.018806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1575748     86.86%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16086      0.89%     87.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28563      1.57%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18034      0.99%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45866      2.53%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10533      0.58%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18378      1.01%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8146      0.45%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92747      5.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1814101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.098124                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.510936                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           310773                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1301593                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152207                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34688                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14839                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        12068                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1367                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1079776                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4322                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14839                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           328954                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          500590                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       520444                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            167537                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        281736                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1024026                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1233                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          27881                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          16380                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         204924                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       684989                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1311402                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1308160                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2825                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        494065                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           190916                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31989                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3637                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            235050                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       192568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147272                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34918                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20965                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             936309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            895831                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1562                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       236086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       131430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18546                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1814101                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.493815                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.207561                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1445714     79.69%     79.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       146629      8.08%     87.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73126      4.03%     91.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        60071      3.31%     95.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        46731      2.58%     97.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        23675      1.31%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11734      0.65%     99.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4334      0.24%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2087      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1814101                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1322      4.30%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17982     58.52%     62.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11422     37.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        521219     58.18%     58.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          765      0.09%     58.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1242      0.14%     58.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       212462     23.72%     82.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140122     15.64%     97.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         895831                       # Type of FU issued
system.switch_cpus.iq.rate                   0.359636                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               30726                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034299                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3629376                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1196185                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       834661                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8674                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4468                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4132                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         921570                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4527                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7687                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        54178                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1009                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18445                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34755                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14839                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          222380                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        242638                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       983431                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4270                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        192568                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147272                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21904                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1344                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        240971                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1009                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10150                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13977                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        882662                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        204150                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13168                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19838                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               342701                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           119268                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138551                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.354349                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 846123                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                838793                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            405222                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            542240                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.336738                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.747311                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       232621                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12759                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1773476                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.418487                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.346049                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1502566     84.72%     84.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       126364      7.13%     91.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49833      2.81%     94.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21364      1.20%     95.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22468      1.27%     97.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8195      0.46%     97.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         6909      0.39%     97.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6462      0.36%     98.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29315      1.65%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1773476                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       742177                       # Number of instructions committed
system.switch_cpus.commit.committedOps         742177                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267217                       # Number of memory references committed
system.switch_cpus.commit.loads                138390                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98762                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712953                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433792     58.45%     60.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142578     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129173     17.40%     97.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.60%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       742177                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29315                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2701746                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1990628                       # The number of ROB writes
system.switch_cpus.timesIdled                    6943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  676836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727502                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.423959                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.423959                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.292060                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.292060                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1167331                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          578753                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2718                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25409                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19363                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19363                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11001                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9094                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9094                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 67929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       649920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1874504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2524424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              14                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39472                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39472    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39472                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30737500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16627998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29881509                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016067                       # Number of seconds simulated
sim_ticks                                 16066650500                       # Number of ticks simulated
final_tick                               2272994205500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4668097                       # Simulator instruction rate (inst/s)
host_op_rate                                  4668096                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              721234383                       # Simulator tick rate (ticks/s)
host_mem_usage                                 735248                       # Number of bytes of host memory used
host_seconds                                    22.28                       # Real time elapsed on the host
sim_insts                                   103989274                       # Number of instructions simulated
sim_ops                                     103989274                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      2665536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      8144384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10810496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      2665536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2665536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8062336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8062336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        41649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       127256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              168914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        125974                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             125974                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    165904897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    506912377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           35851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             672853125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    165904897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        165904897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       501805650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            501805650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       501805650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    165904897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    506912377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          35851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1174658775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      168917                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151126                       # Number of write requests accepted
system.mem_ctrls.readBursts                    168917                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151126                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               10785152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8537088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10810688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9672064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    398                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17739                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           25                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7789                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   16066658500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                168917                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151126                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   73835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   41416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   29807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    145                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.936195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.770427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.094379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26537     44.21%     44.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12767     21.27%     65.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4231      7.05%     72.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1802      3.00%     75.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1348      2.25%     77.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          852      1.42%     79.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          907      1.51%     80.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          734      1.22%     81.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10849     18.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60027                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.434962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.931324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1236     16.46%     16.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            867     11.54%     28.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3216     42.82%     70.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           989     13.17%     83.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           408      5.43%     89.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           188      2.50%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           106      1.41%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           112      1.49%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            71      0.95%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            63      0.84%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            49      0.65%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            41      0.55%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           37      0.49%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           25      0.33%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           23      0.31%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           20      0.27%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           16      0.21%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           13      0.17%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           11      0.15%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            5      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            5      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            3      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7511                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.759553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.673732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     19.944102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          7437     99.01%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            31      0.41%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             4      0.05%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             2      0.03%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.04%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.01%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            2      0.03%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            2      0.03%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            5      0.07%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            5      0.07%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            1      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            2      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            2      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            3      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7511                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3882868320                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7042580820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  842590000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23041.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.97                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41791.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       671.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       531.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    672.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    602.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   131564                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  110328                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      50201.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                271978560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                148401000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               813048600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              522495360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1211898480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7294672755                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4734100500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            14996595255                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            808.228571                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   7725602250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     536640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    7808474250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                302672160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                165148500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               850621200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              463916160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1211898480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7380106920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4659186000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            15033549420                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            810.218164                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   7642468500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     536640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7891742000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      116                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      13343                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3343     42.57%     42.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.51%     43.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      16      0.20%     43.28% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4454     56.72%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 7853                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3340     49.58%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      0.59%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       16      0.24%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3340     49.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6736                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              14324515000     89.15%     89.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41157000      0.26%     89.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11045000      0.07%     89.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1691218000     10.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          16067935000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999103                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.749888                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.857761                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.47%      0.47% # number of syscalls executed
system.cpu.kern.syscall::3                          4      1.90%      2.37% # number of syscalls executed
system.cpu.kern.syscall::4                          4      1.90%      4.27% # number of syscalls executed
system.cpu.kern.syscall::6                          1      0.47%      4.74% # number of syscalls executed
system.cpu.kern.syscall::17                        89     42.18%     46.92% # number of syscalls executed
system.cpu.kern.syscall::19                         4      1.90%     48.82% # number of syscalls executed
system.cpu.kern.syscall::45                         2      0.95%     49.76% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.47%     50.24% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.47%     50.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.47%     51.18% # number of syscalls executed
system.cpu.kern.syscall::71                       100     47.39%     98.58% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.47%     99.05% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.47%     99.53% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.47%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    211                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   189      1.93%      1.93% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.10%      2.03% # number of callpals executed
system.cpu.kern.callpal::swpipl                  6700     68.37%     70.41% # number of callpals executed
system.cpu.kern.callpal::rdps                     208      2.12%     72.53% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     72.54% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     72.55% # number of callpals executed
system.cpu.kern.callpal::rti                     1097     11.20%     83.74% # number of callpals executed
system.cpu.kern.callpal::callsys                  237      2.42%     86.16% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.03%     86.19% # number of callpals executed
system.cpu.kern.callpal::rdunique                1352     13.80%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   9799                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1254                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1045                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  32                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1056                      
system.cpu.kern.mode_good::user                  1045                      
system.cpu.kern.mode_good::idle                    11                      
system.cpu.kern.mode_switch_good::kernel     0.842105                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.343750                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.906049                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6250789500     38.90%     38.90% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           2085008500     12.98%     51.88% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7732137000     48.12%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      189                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            141312                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1267915                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            141312                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.972451                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8848112                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8848112                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       728763                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          728763                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       503439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         503439                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        14462                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        14462                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        15373                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        15373                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1232202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1232202                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1232202                       # number of overall hits
system.cpu.dcache.overall_hits::total         1232202                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       143528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        143528                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       769277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       769277                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1855                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1855                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       912805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         912805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       912805                       # number of overall misses
system.cpu.dcache.overall_misses::total        912805                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  10096460353                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10096460353                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  59750393170                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  59750393170                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    113045186                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    113045186                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        80502                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        80502                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  69846853523                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69846853523                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  69846853523                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69846853523                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       872291                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       872291                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      1272716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1272716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        16317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        16317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        15376                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        15376                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2145007                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2145007                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2145007                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2145007                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.164541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.164541                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.604437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.604437                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.113685                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.113685                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000195                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000195                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.425549                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.425549                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.425549                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.425549                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 70344.882901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70344.882901                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 77670.843103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77670.843103                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 60940.801078                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 60940.801078                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        26834                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        26834                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 76518.920824                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76518.920824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 76518.920824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76518.920824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4330789                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          127                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             66023                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.595156                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          127                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       108941                       # number of writebacks
system.cpu.dcache.writebacks::total            108941                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       103437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       103437                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       669211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       669211                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          675                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          675                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       772648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       772648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       772648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       772648                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        40091                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40091                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       100066                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       100066                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1180                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1180                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       140157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       140157                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       140157                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       140157                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1468                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1468                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   3023737647                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3023737647                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9227604889                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9227604889                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     70727814                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     70727814                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        75998                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        75998                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  12251342536                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12251342536                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  12251342536                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12251342536                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    143968000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    143968000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    131547500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    131547500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    275515500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    275515500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.045961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.078624                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.078624                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.072317                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.072317                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000195                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000195                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.065341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.065341                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065341                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75421.856452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75421.856452                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 92215.186867                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92215.186867                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 59938.825424                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59938.825424                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 25332.666667                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 25332.666667                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 87411.563718                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87411.563718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 87411.563718                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87411.563718                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 197216.438356                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 197216.438356                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 178248.644986                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 178248.644986                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 187680.858311                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 187680.858311                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             81442                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.704743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              817693                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             81442                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.040188                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.704743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1941030                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1941030                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       841073                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          841073                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       841073                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           841073                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       841073                       # number of overall hits
system.cpu.icache.overall_hits::total          841073                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        88710                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88710                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        88710                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88710                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        88710                       # number of overall misses
system.cpu.icache.overall_misses::total         88710                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   4602535055                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4602535055                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   4602535055                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4602535055                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   4602535055                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4602535055                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       929783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       929783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       929783                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       929783                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       929783                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       929783                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.095409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.095409                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.095409                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.095409                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.095409                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.095409                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 51882.933773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51882.933773                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 51882.933773                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51882.933773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 51882.933773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51882.933773                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3176                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                71                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.732394                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         7245                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7245                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         7245                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7245                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         7245                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7245                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        81465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        81465                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        81465                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        81465                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        81465                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        81465                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   4089812860                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4089812860                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   4089812860                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4089812860                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   4089812860                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4089812860                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.087617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.087617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.087617                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.087617                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.087617                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.087617                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 50203.312588                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50203.312588                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 50203.312588                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50203.312588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 50203.312588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50203.312588                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25890                       # Transaction distribution
system.iobus.trans_dist::WriteResp                738                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        25152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          960                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               200000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              660000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1248000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           146456061                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2198000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25307820                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                25218                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        25152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        25152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           66                       # number of demand (read+write) misses
system.iocache.demand_misses::total                66                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           66                       # number of overall misses
system.iocache.overall_misses::total               66                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      8961218                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8961218                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   5485946023                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   5485946023                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      8961218                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      8961218                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      8961218                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      8961218                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           66                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           66                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 135776.030303                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 135776.030303                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 218111.721652                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 218111.721652                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 135776.030303                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 135776.030303                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 135776.030303                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 135776.030303                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         51355                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 7969                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.444347                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           66                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           66                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      5480718                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5480718                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   4177902163                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   4177902163                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      5480718                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      5480718                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      5480718                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      5480718                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 83041.181818                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 83041.181818                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 166106.161061                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 166106.161061                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 83041.181818                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 83041.181818                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 83041.181818                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 83041.181818                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    174415                       # number of replacements
system.l2.tags.tagsinuse                  2159.011756                       # Cycle average of tags in use
system.l2.tags.total_refs                       58528                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    174415                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.335567                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      715.958008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          0.020168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1003.899938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   439.133643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.043699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.061273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.026803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.131776                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.078735                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5581550                       # Number of tag accesses
system.l2.tags.data_accesses                  5581550                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        39780                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         9735                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   49515                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           108941                       # number of Writeback hits
system.l2.Writeback_hits::total                108941                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         4317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4317                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         39780                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14052                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53832                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        39780                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14052                       # number of overall hits
system.l2.overall_hits::total                   53832                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        41660                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        31534                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 73194                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 18                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        95730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95730                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        41660                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       127264                       # number of demand (read+write) misses
system.l2.demand_misses::total                 168924                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        41660                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       127264                       # number of overall misses
system.l2.overall_misses::total                168924                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   3590059094                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   2947435458                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6537494552                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   9072784995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9072784995                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   3590059094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  12020220453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15610279547                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   3590059094                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  12020220453                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15610279547                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        81440                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        41269                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              122709                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       108941                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            108941                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               21                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       100047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            100047                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        81440                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       141316                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               222756                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        81440                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       141316                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              222756                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.511542                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.764109                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.596484                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.956850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956850                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.511542                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.900563                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.758336                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.511542                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.900563                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.758336                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86175.206289                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 93468.492992                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89317.355958                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 94774.730962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94774.730962                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86175.206289                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 94451.065918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92410.075223                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86175.206289                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 94451.065918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92410.075223                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               100822                       # number of writebacks
system.l2.writebacks::total                    100822                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        41660                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        31534                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            73194                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            18                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        95730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95730                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        41660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       127264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            168924                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        41660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       127264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           168924                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          730                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          738                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          738                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1468                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1468                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   3066087406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   2553075542                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5619162948                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       325012                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       325012                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   7892452005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7892452005                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   3066087406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  10445527547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13511614953                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   3066087406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  10445527547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13511614953                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    133748000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    133748000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    121952500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    121952500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    255700500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    255700500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.511542                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.764109                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.596484                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.956850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956850                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.511542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.900563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.758336                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.511542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.900563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.758336                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73597.873404                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80962.628972                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76770.813837                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18056.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18056.222222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82444.918051                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82444.918051                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73597.873404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 82077.630335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79986.354532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73597.873404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 82077.630335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79986.354532                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 183216.438356                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 183216.438356                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 165247.289973                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 165247.289973                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 174182.901907                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 174182.901907                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               73989                       # Transaction distribution
system.membus.trans_dist::ReadResp              73985                       # Transaction distribution
system.membus.trans_dist::WriteReq                738                       # Transaction distribution
system.membus.trans_dist::WriteResp               738                       # Transaction distribution
system.membus.trans_dist::Writeback            125974                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               23                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              25                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95725                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95725                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        75531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        75531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       438694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       441632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 517163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3220032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3220032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17262528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17265184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20485216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoop_fanout::samples            321674                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  321674    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              321674                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2567499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           970591176                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25576180                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          895046533                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1038472                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       814909                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        33148                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       665363                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          436527                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     65.607345                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           90220                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1960                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits              1024892                       # DTB read hits
system.switch_cpus.dtb.read_misses               5051                       # DTB read misses
system.switch_cpus.dtb.read_acv                    38                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           454287                       # DTB read accesses
system.switch_cpus.dtb.write_hits             1317386                       # DTB write hits
system.switch_cpus.dtb.write_misses              4734                       # DTB write misses
system.switch_cpus.dtb.write_acv                   64                       # DTB write access violations
system.switch_cpus.dtb.write_accesses          320474                       # DTB write accesses
system.switch_cpus.dtb.data_hits              2342278                       # DTB hits
system.switch_cpus.dtb.data_misses               9785                       # DTB misses
system.switch_cpus.dtb.data_acv                   102                       # DTB access violations
system.switch_cpus.dtb.data_accesses           774761                       # DTB accesses
system.switch_cpus.itb.fetch_hits              341957                       # ITB hits
system.switch_cpus.itb.fetch_misses              7632                       # ITB misses
system.switch_cpus.itb.fetch_acv                  163                       # ITB acv
system.switch_cpus.itb.fetch_accesses          349589                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 17134606                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      3183670                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                7171815                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1038472                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       526747                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               8382815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          107172                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                115                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         3865                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       678548                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        15128                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            929785                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         27632                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     12317818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.582231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.866566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11008296     89.37%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            84754      0.69%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           109907      0.89%     90.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            91708      0.74%     91.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           304417      2.47%     94.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            60461      0.49%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            70497      0.57%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            53056      0.43%     95.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           534722      4.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     12317818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.060607                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.418557                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          2199371                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       9004301                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            801268                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        263518                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          49360                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        72675                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4282                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        6638569                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         13656                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          49360                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          2321832                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         3876351                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      3042837                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            941700                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2085738                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        6461281                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          6296                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          75601                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          48770                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        1749818                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      3850615                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       8310677                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      8179271                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       119110                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       3330796                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           519788                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       170430                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        19664                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1775037                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       988493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1357735                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       136870                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        97043                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            5825278                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       132604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           5783043                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        10707                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       677597                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       321748                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        81502                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     12317818                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.469486                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.258314                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10118783     82.15%     82.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       863427      7.01%     89.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       381895      3.10%     92.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       330529      2.68%     94.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       245488      1.99%     96.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       186021      1.51%     98.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       112742      0.92%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        55734      0.45%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        23199      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12317818                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           12890      6.31%      6.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              8      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             9      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             2      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            2      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          71915     35.22%     41.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        119336     58.45%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        22327      0.39%      0.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3177497     54.95%     55.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         7374      0.13%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        58231      1.01%     56.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp          223      0.00%     56.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        33670      0.58%     57.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          521      0.01%     57.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv        11167      0.19%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1065599     18.43%     75.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1330242     23.00%     98.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        76192      1.32%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        5783043                       # Type of FU issued
system.switch_cpus.iq.rate                   0.337507                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              204163                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035304                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     23748976                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      6462126                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5436828                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       349798                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       177239                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       174361                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        5789705                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses          175174                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        46011                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       137444                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3946                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        67808                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          804                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       129463                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          49360                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          534594                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3198595                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      6351853                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        13899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        988493                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1357735                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       105228                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           4596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       3192480                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3946                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        14589                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        30962                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        45551                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       5741277                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1033341                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        41766                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                393971                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2356136                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           682751                       # Number of branches executed
system.switch_cpus.iew.exec_stores            1322795                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.335069                       # Inst execution rate
system.switch_cpus.iew.wb_sent                5630511                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               5611189                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           2309704                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           2951754                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.327477                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.782485                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       692151                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        51102                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        42265                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     12198305                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.462412                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.466080                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10388969     85.17%     85.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       738297      6.05%     91.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       279267      2.29%     93.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       159281      1.31%     94.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       206328      1.69%     96.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        63429      0.52%     97.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        55867      0.46%     97.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        66622      0.55%     98.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       240245      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     12198305                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      5640647                       # Number of instructions committed
system.switch_cpus.commit.committedOps        5640647                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2140964                       # Number of memory references committed
system.switch_cpus.commit.loads                851037                       # Number of loads committed
system.switch_cpus.commit.membars               22015                       # Number of memory barriers committed
system.switch_cpus.commit.branches             632567                       # Number of branches committed
system.switch_cpus.commit.fp_insts             173746                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           5116432                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        68341                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       382724      6.79%      6.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      2906756     51.53%     58.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         7125      0.13%     58.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     58.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        57931      1.03%     59.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp          169      0.00%     59.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        33644      0.60%     60.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult          460      0.01%     60.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv        11164      0.20%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       873052     15.48%     75.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1291432     22.90%     98.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        76190      1.35%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      5640647                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        240245                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             18244694                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            12786042                       # The number of ROB writes
system.switch_cpus.timesIdled                   58870                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 4816788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             14998695                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             5280250                       # Number of Instructions Simulated
system.switch_cpus.committedOps               5280250                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.245037                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.245037                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.308163                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.308163                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          7837248                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         3468613                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            117788                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           115864                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          366786                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          84062                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             123530                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            123499                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               738                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              738                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           108941                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        25200                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              21                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           100047                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          100047                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       162904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       394594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                557498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      5212096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     16021408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21233504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           25331                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           358480                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.070481                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 333214     92.95%     92.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  25266      7.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             358480                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          275917000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            60000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         130353139                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         228421057                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.685489                       # Number of seconds simulated
sim_ticks                                685488897500                       # Number of ticks simulated
final_tick                               2958483103000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 590202                       # Simulator instruction rate (inst/s)
host_op_rate                                   590202                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              177638733                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746512                       # Number of bytes of host memory used
host_seconds                                  3858.89                       # Real time elapsed on the host
sim_insts                                  2277526465                       # Number of instructions simulated
sim_ops                                    2277526465                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst    181661184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     89301952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          270963520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst    181661184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     181661184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39629760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39629760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst      2838456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1395343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4233805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        619215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             619215                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    265009666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    130274834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             395285060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    265009666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        265009666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        57812402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57812402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        57812402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    265009666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    130274834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            453097462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4233802                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     665423                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4233802                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   665423                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              266834752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4128640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40034944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               270963328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42587072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  64510                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39878                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           52                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            320299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            542951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            230506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            184461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            158561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            296064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            216014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            182326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            164860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            344634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           201935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           114085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           296736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           471476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           305489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           138896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             46782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             57884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             55614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33106                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       226                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  685488808500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4233802                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               665423                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3415613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  494515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  166687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   87352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    859                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1211529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.290353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.729238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.393282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       484753     40.01%     40.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       317131     26.18%     66.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       139391     11.51%     77.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76483      6.31%     84.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48307      3.99%     87.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31858      2.63%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22822      1.88%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15433      1.27%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        75351      6.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1211529                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.187023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.318988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         24928     66.48%     66.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         8683     23.16%     89.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2642      7.05%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          766      2.04%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          205      0.55%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          122      0.33%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           49      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           32      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           16      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           10      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37498                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.682116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.585848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.427495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         37445     99.86%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            29      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             8      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37498                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  43613715804                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            121787959554                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                20846465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10460.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29210.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       389.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        58.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    395.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3151022                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  432281                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     139917.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5279752800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2880817500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             17436010800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2806708320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          45984503760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         391411897515                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          79080705000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           544880395695                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            773.932991                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 121289167250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   22889880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  541306850500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4453928640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2430219000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             16747528200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2232930240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          45984503760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         377034097815                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          91692812250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           540576019905                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            767.819171                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 142381282186                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   22889880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  520214693314                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      374                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     262480                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     8444     33.66%     33.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      29      0.12%     33.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     702      2.80%     36.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15910     63.42%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                25085                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8366     47.91%     47.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       29      0.17%     48.07% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      702      4.02%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8366     47.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17463                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             675341774500     98.52%     98.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                37028500      0.01%     98.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               782576000      0.11%     98.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9310941500      1.36%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         685472320500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990763                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.525833                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.696153                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          7      7.00%      7.00% # number of syscalls executed
system.cpu.kern.syscall::3                         48     48.00%     55.00% # number of syscalls executed
system.cpu.kern.syscall::17                        13     13.00%     68.00% # number of syscalls executed
system.cpu.kern.syscall::71                        24     24.00%     92.00% # number of syscalls executed
system.cpu.kern.syscall::74                         8      8.00%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    100                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   251      0.92%      0.92% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21688     79.16%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdps                    1585      5.79%     85.87% # number of callpals executed
system.cpu.kern.callpal::rti                     2666      9.73%     95.60% # number of callpals executed
system.cpu.kern.callpal::callsys                  232      0.85%     96.45% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 972      3.55%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  27396                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2914                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2557                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2558                      
system.cpu.kern.mode_good::user                  2557                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.877831                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.934600                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        22693869000      3.31%      3.31% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         661966110500     96.57%     99.88% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            812341000      0.12%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      251                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2273574                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           483102188                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2273574                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            212.485799                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1978122346                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1978122346                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    376527748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       376527748                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    106534343                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106534343                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        24140                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        24140                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        28992                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        28992                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    483062091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        483062091                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    483062091                       # number of overall hits
system.cpu.dcache.overall_hits::total       483062091                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7938659                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7938659                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2900640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2900640                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         7671                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         7671                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     10839299                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10839299                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     10839299                       # number of overall misses
system.cpu.dcache.overall_misses::total      10839299                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 421730558803                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 421730558803                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 183322773093                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 183322773093                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    507623749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    507623749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 605053331896                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 605053331896                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 605053331896                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 605053331896                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    384466407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    384466407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    109434983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    109434983                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        31811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        31811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        28992                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        28992                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    493901390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    493901390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    493901390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    493901390                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.020649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020649                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.026506                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026506                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.241143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.241143                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.021946                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021946                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.021946                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021946                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 53123.652093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53123.652093                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 63200.801579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63200.801579                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 66174.390431                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66174.390431                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 55820.337819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55820.337819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 55820.337819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55820.337819                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     15232456                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4812                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            248193                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             100                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.373431                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.120000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       937230                       # number of writebacks
system.cpu.dcache.writebacks::total            937230                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      6232727                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6232727                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2338647                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2338647                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1974                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1974                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      8571374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      8571374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      8571374                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      8571374                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1705932                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1705932                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       561993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       561993                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         5697                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5697                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2267925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2267925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2267925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2267925                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          583                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          583                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2071                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2071                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  91936775104                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  91936775104                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  35125508112                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35125508112                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    361625251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    361625251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 127062283216                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 127062283216                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 127062283216                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 127062283216                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    112732000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    112732000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    302719000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    302719000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    415451000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    415451000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.179089                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.179089                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004592                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 53892.403158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53892.403158                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 62501.682605                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62501.682605                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 63476.435141                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63476.435141                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 56025.787103                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56025.787103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 56025.787103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56025.787103                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 193365.351630                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 193365.351630                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 203440.188172                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 203440.188172                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 200604.056012                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 200604.056012                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          11538525                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.947963                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           189702864                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          11538525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.440824                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.947963                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         415057062                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        415057062                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    189665729                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       189665729                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    189665729                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        189665729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    189665729                       # number of overall hits
system.cpu.icache.overall_hits::total       189665729                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     12093504                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      12093504                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     12093504                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       12093504                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     12093504                       # number of overall misses
system.cpu.icache.overall_misses::total      12093504                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 358139679355                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 358139679355                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 358139679355                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 358139679355                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 358139679355                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 358139679355                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    201759233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    201759233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    201759233                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    201759233                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    201759233                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    201759233                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.059940                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059940                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.059940                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059940                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.059940                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059940                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 29614.219283                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29614.219283                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 29614.219283                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29614.219283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 29614.219283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29614.219283                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        82537                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              2187                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.739826                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       554910                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       554910                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       554910                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       554910                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       554910                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       554910                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     11538594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     11538594                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     11538594                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     11538594                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     11538594                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     11538594                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 321535386217                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 321535386217                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 321535386217                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 321535386217                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 321535386217                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 321535386217                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.057190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.057190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.057190                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.057190                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.057190                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.057190                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 27866.080236                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27866.080236                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 27866.080236                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27866.080236                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 27866.080236                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27866.080236                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 361                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2957312                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        361                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  678                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 678                       # Transaction distribution
system.iobus.trans_dist::WriteReq               47696                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1488                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        46208                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1578                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        92606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        92606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   96748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          578                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          783                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7737                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2958072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2958072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2965809                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1549000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              867000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1131000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           268903102                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2654000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            46422011                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                46303                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                46303                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               416727                       # Number of tag accesses
system.iocache.tags.data_accesses              416727                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        46208                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        46208                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     12132221                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     12132221                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  10303123870                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  10303123870                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     12132221                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     12132221                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     12132221                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     12132221                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        46208                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        46208                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 127707.589474                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 127707.589474                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 222972.729181                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 222972.729181                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 127707.589474                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 127707.589474                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 127707.589474                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 127707.589474                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        103371                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                16109                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.416972                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           46208                       # number of writebacks
system.iocache.writebacks::total                46208                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           95                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        46208                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        46208                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           95                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           95                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      7141721                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      7141721                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   7899786392                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   7899786392                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      7141721                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      7141721                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      7141721                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      7141721                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 75176.010526                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 75176.010526                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 170961.443733                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 170961.443733                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 75176.010526                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 75176.010526                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 75176.010526                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 75176.010526                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4367840                       # number of replacements
system.l2.tags.tagsinuse                  3262.227318                       # Cycle average of tags in use
system.l2.tags.total_refs                     9810107                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4367840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.245986                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      380.646057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1878.486625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1003.094635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.023233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.114654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.061224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.199111                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2866                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          722                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.174927                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 240921777                       # Number of tag accesses
system.l2.tags.data_accesses                240921777                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      8699696                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       722392                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 9422088                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           937230                       # number of Writeback hits
system.l2.Writeback_hits::total                937230                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       155741                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                155741                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       8699696                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        878133                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9577829                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      8699696                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       878133                       # number of overall hits
system.l2.overall_hits::total                 9577829                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst      2838782                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       988115                       # number of ReadReq misses
system.l2.ReadReq_misses::total               3826897                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 35                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       407326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              407326                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst      2838782                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1395441                       # number of demand (read+write) misses
system.l2.demand_misses::total                4234223                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst      2838782                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1395441                       # number of overall misses
system.l2.overall_misses::total               4234223                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst 218630271890                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  82889339250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    301519611140                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  32926968290                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   32926968290                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst 218630271890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 115816307540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     334446579430                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst 218630271890                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 115816307540                       # number of overall miss cycles
system.l2.overall_miss_latency::total    334446579430                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst     11538478                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1710507                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            13248985                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       937230                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            937230                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       563067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            563067                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     11538478                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2273574                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13812052                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     11538478                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2273574                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13812052                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.246027                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.577674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.288845                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.729167                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.729167                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.723406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.723406                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.246027                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.613765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.306560                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.246027                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.613765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.306560                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 77015.519998                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83886.328261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78789.580995                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   899.971429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   899.971429                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 80836.893029                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80836.893029                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 77015.519998                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82996.205171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78986.529389                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 77015.519998                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82996.205171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78986.529389                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               573007                       # number of writebacks
system.l2.writebacks::total                    573007                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst      2838782                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       988115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          3826897                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            35                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       407326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         407326                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst      2838782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1395441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4234223                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst      2838782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1395441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4234223                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          583                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          583                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1488                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1488                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2071                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2071                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst 183083335110                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  70533829250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 253617164360                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       638529                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       638529                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  27893899210                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27893899210                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst 183083335110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  98427728460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 281511063570                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst 183083335110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  98427728460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 281511063570                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    104570000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    104570000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    283375000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    283375000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    387945000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    387945000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.246027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.577674                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.288845                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.729167                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.729167                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.723406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.723406                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.246027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.613765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.306560                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.246027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.613765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.306560                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 64493.622656                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71382.206778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66272.273427                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18243.685714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18243.685714                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 68480.527170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68480.527170                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 64493.622656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70535.213212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66484.704176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 64493.622656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70535.213212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66484.704176                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 179365.351630                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 179365.351630                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 190440.188172                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 190440.188172                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 187322.549493                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 187322.549493                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             3827576                       # Transaction distribution
system.membus.trans_dist::ReadResp            3827577                       # Transaction distribution
system.membus.trans_dist::WriteReq               1488                       # Transaction distribution
system.membus.trans_dist::WriteResp              1488                       # Transaction distribution
system.membus.trans_dist::Writeback            619215                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        46208                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        46208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            407309                       # Transaction distribution
system.membus.trans_dist::ReadExResp           407309                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       138725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       138725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9041115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9045263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9183988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5915008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5915008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    307635648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    307643385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               313558393                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              497                       # Total snoops (count)
system.membus.snoop_fanout::samples           4902074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4902074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4902074                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3846996                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8797441246                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46968989                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        22497534401                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        66226698                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     53026947                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4275116                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     42074498                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        35557289                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     84.510311                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         4650056                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         7904                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            416118430                       # DTB read hits
system.switch_cpus.dtb.read_misses             968238                       # DTB read misses
system.switch_cpus.dtb.read_acv                   174                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        415244647                       # DTB read accesses
system.switch_cpus.dtb.write_hits           110926425                       # DTB write hits
system.switch_cpus.dtb.write_misses             70573                       # DTB write misses
system.switch_cpus.dtb.write_acv                    8                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       108549566                       # DTB write accesses
system.switch_cpus.dtb.data_hits            527044855                       # DTB hits
system.switch_cpus.dtb.data_misses            1038811                       # DTB misses
system.switch_cpus.dtb.data_acv                   182                       # DTB access violations
system.switch_cpus.dtb.data_accesses        523794213                       # DTB accesses
system.switch_cpus.itb.fetch_hits           200126993                       # ITB hits
system.switch_cpus.itb.fetch_misses             92258                       # ITB misses
system.switch_cpus.itb.fetch_acv                 1014                       # ITB acv
system.switch_cpus.itb.fetch_accesses       200219251                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1368744292                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    463501610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2593045361                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            66226698                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     40207345                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             545758442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11255934                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               2596                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        47398                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2622160                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        32952                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         3078                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         201759249                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2601261                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1017596203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.548207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.593948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        652650450     64.14%     64.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          9939283      0.98%     65.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         12573882      1.24%     66.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          6490376      0.64%     66.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         25672530      2.52%     69.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          6066047      0.60%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         11850890      1.16%     71.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4460469      0.44%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        287892276     28.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1017596203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.048385                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.894470                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        410878842                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     263257139                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         285842924                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      52126547                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5490751                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5679053                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        138624                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2537176837                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        411031                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        5490751                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        430920391                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       109549728                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     31298233                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         316883499                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     123453601                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2517541945                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2459507                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       89649535                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       12874897                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        7279526                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2192985169                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3760384585                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3760301693                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        79019                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2013765796                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        179219399                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2813082                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        39079                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         258105357                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    434369442                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    121197641                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    119489190                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     53217940                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2350210339                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      2264389                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2260685636                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       713082                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    178937567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    155022042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      2157673                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1017596203                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.221594                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.454534                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    400188794     39.33%     39.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    131109361     12.88%     52.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    104313092     10.25%     62.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     86178102      8.47%     70.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     75925367      7.46%     78.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     61242324      6.02%     84.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     89750346      8.82%     93.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     37109915      3.65%     96.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     31778902      3.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1017596203                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        58459418     67.82%     67.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         918565      1.07%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       24620067     28.56%     97.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2199043      2.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         2048      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1713090264     75.78%     75.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     13824000      0.61%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     76.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1113298      0.05%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           12      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         3068      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           44      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         1022      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    419130858     18.54%     94.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    111376147      4.93%     99.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      2144875      0.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2260685636                       # Type of FU issued
system.switch_cpus.iq.rate                   1.651649                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            86197093                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038129                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5623472269                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2531080689                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2247100735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      2405381                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1264644                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1181501                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2345673750                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1206931                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     30791954                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     36294521                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        35398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       941952                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     11729511                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       402408                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       594593                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5490751                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        72068525                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       9014039                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2486781113                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2366202                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     434369442                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    121197641                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2210601                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1376492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       7429567                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       941952                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2641529                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1935181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4576710                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2254498878                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     417118956                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6186758                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             134306385                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            528117514                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         49002287                       # Number of branches executed
system.switch_cpus.iew.exec_stores          110998558                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.647129                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2250747002                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2248282236                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1551415329                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1872880302                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.642587                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.828358                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    190949247                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       106716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4400380                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    990351644                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.315323                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.954683                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    445400297     44.97%     44.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    126254802     12.75%     57.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     96452402      9.74%     67.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     56539369      5.71%     73.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     46696871      4.72%     77.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22117401      2.23%     80.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     28651565      2.89%     83.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10988998      1.11%     84.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    157249939     15.88%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    990351644                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2292984090                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2292984090                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              507543063                       # Number of memory references committed
system.switch_cpus.commit.loads             398074933                       # Number of loads committed
system.switch_cpus.commit.membars               40137                       # Number of memory barriers committed
system.switch_cpus.commit.branches           44568598                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1147303                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2170289041                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3186344                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    119448947      5.21%      5.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1649912371     71.95%     77.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     12803594      0.56%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1082874      0.05%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           10      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         3042      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult           44      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv         1022      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    398115070     17.36%     95.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    109472241      4.77%     99.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      2144875      0.09%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2292984090                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     157249939                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3313978148                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4995197791                       # The number of ROB writes
system.switch_cpus.timesIdled                 8528945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               351148089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              2233503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          2173537191                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2173537191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.629731                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.629731                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.587979                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.587979                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3567459123                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2084306361                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             73935                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            73401                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         2691280                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         957246                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           13249779                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          13249729                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1488                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1488                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           937230                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        46336                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              48                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             48                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           563067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          563067                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     23077074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5488662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28565736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    738462720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    205501945                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              943964665                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46590                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14797948                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.003138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055927                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               14751517     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46431      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14797948                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8313732500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            64500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       17905689734                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3615531114                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.695116                       # Number of seconds simulated
sim_ticks                                695115514500                       # Number of ticks simulated
final_tick                               3653598617500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1114898                       # Simulator instruction rate (inst/s)
host_op_rate                                  1114898                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              152039212                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747536                       # Number of bytes of host memory used
host_seconds                                  4571.95                       # Real time elapsed on the host
sim_insts                                  5097254789                       # Number of instructions simulated
sim_ops                                    5097254789                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst    163867840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    102481408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          266349248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst    163867840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     163867840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24728704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24728704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst      2560435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1601272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4161707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        386386                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             386386                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    235741883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    147430759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             383172642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    235741883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        235741883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        35574956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35574956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        35574956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    235741883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    147430759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            418747598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4161707                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     386386                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4161707                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   386386                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              262397248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3952000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24577472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               266349248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24728704                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  61750                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2357                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            335218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            403841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            251946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            248064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            169344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            283260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            229186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            191825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            186356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            278190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           189029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           133375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           324929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           438771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           288277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           148346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            21213                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  695113093000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4161707                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               386386                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3497396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  461307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  100981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   36072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1207968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.569313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.273125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.084240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       487052     40.32%     40.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       327472     27.11%     67.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       146172     12.10%     79.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        79776      6.60%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46405      3.84%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30774      2.55%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20653      1.71%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13290      1.10%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56374      4.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1207968                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     176.812144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    130.524745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.681445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           4044     17.44%     17.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         6183     26.66%     44.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         5908     25.48%     69.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         3186     13.74%     83.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1496      6.45%     89.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          778      3.36%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          441      1.90%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          268      1.16%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          188      0.81%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          126      0.54%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           92      0.40%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           82      0.35%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           69      0.30%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           68      0.29%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           47      0.20%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           42      0.18%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           48      0.21%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           30      0.13%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           27      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           26      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           16      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           11      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            6      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.561282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.536769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.919307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16678     71.93%     71.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              388      1.67%     73.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5782     24.94%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              307      1.32%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23188                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  39798028500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            116672222250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                20499785000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9706.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28456.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       377.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    383.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3040276                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  235747                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     152836.17                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              10173439080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               5550983625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             33915203400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4039962480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          91386197760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         782267201145                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         153295644750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1080628632240                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.341971                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 121057878500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   23211500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  550848070000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               8692624080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4742999250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32248671000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3488456160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          91386197760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         749499781005                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         182038995750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1072097725005                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            766.244799                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 147963474750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   23211500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  523942470000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     414297                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4941     27.38%     27.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       2      0.01%     27.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     712      3.95%     31.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12389     68.66%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18044                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4941     46.63%     46.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        2      0.02%     46.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      712      6.72%     53.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4941     46.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10596                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             687299883500     98.91%     98.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 2389000      0.00%     98.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               817150500      0.12%     99.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6749594000      0.97%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         694869017000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.398822                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.587231                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          6     28.57%     28.57% # number of syscalls executed
system.cpu.kern.syscall::4                          1      4.76%     33.33% # number of syscalls executed
system.cpu.kern.syscall::73                        14     66.67%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     21                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   142      0.73%      0.73% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15998     81.95%     82.68% # number of callpals executed
system.cpu.kern.callpal::rdps                    1441      7.38%     90.06% # number of callpals executed
system.cpu.kern.callpal::rti                     1332      6.82%     96.88% # number of callpals executed
system.cpu.kern.callpal::callsys                   92      0.47%     97.35% # number of callpals executed
system.cpu.kern.callpal::rdunique                 517      2.65%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  19522                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1474                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1327                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1327                      
system.cpu.kern.mode_good::user                  1327                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.900271                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.947519                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        11541491000      1.66%      1.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         683327526000     98.34%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      142                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2846242                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           598708393                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2846754                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            210.312655                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2459572590                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2459572590                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    507832337                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       507832337                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     90834443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       90834443                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9244                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9244                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        12191                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12191                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    598666780                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        598666780                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    598666780                       # number of overall hits
system.cpu.dcache.overall_hits::total       598666780                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     14022240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14022240                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1466841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1466841                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         4291                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4291                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     15489081                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15489081                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     15489081                       # number of overall misses
system.cpu.dcache.overall_misses::total      15489081                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 725114635006                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 725114635006                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  80584315557                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  80584315557                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    290815499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    290815499                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 805698950563                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 805698950563                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 805698950563                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 805698950563                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    521854577                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    521854577                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     92301284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     92301284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        13535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        13535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        12191                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12191                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    614155861                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    614155861                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    614155861                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    614155861                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.026870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026870                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.015892                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015892                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.317030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.317030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.025220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.025220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025220                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 51711.754684                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51711.754684                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 54937.321466                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54937.321466                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 67773.362619                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67773.362619                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 52017.221071                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52017.221071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 52017.221071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52017.221071                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5224438                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        10173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            111602                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             181                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.813122                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.204420                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       743861                       # number of writebacks
system.cpu.dcache.writebacks::total            743861                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     11587112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11587112                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1059389                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1059389                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          617                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          617                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     12646501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     12646501                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     12646501                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     12646501                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2435128                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2435128                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       407452                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       407452                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         3674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2842580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2842580                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2842580                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2842580                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data           69                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           69                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          743                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          743                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          812                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          812                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 123916564109                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 123916564109                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  20656919471                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20656919471                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    241254001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    241254001                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 144573483580                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 144573483580                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 144573483580                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 144573483580                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     15511000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     15511000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    166526500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    166526500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    182037500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    182037500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004666                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.271444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.271444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004628                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004628                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004628                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004628                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50887.084420                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50887.084420                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 50697.798688                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50697.798688                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 65665.215297                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65665.215297                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 50859.952431                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50859.952431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 50859.952431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50859.952431                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224797.101449                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224797.101449                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 224127.187079                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224127.187079                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224184.113300                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224184.113300                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           7251293                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.998811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           231905651                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           7251805                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.979025                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.998811                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         486509228                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        486509228                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    231895984                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       231895984                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    231895984                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        231895984                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    231895984                       # number of overall hits
system.cpu.icache.overall_hits::total       231895984                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      7732977                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7732977                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      7732977                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7732977                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      7732977                       # number of overall misses
system.cpu.icache.overall_misses::total       7732977                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 282971264797                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 282971264797                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 282971264797                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 282971264797                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 282971264797                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 282971264797                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    239628961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    239628961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    239628961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    239628961                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    239628961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    239628961                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.032271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032271                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.032271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.032271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032271                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 36592.797935                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36592.797935                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 36592.797935                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36592.797935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 36592.797935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36592.797935                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        50921                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1593                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.965474                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       481671                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       481671                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       481671                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       481671                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       481671                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       481671                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      7251306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7251306                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      7251306                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7251306                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      7251306                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7251306                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 253322919767                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 253322919767                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 253322919767                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 253322919767                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 253322919767                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 253322919767                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.030261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.030261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.030261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.030261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.030261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.030261                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 34934.799299                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34934.799299                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 34934.799299                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34934.799299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 34934.799299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34934.799299                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   69                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  69                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 743                       # Transaction distribution
system.iobus.trans_dist::WriteResp                743                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     5824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1426000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              115000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              881000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4276783                       # number of replacements
system.l2.tags.tagsinuse                  3840.294921                       # Cycle average of tags in use
system.l2.tags.total_refs                     6157441                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4281236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.438239                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      273.792547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1853.419562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1713.082812                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.016711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.113124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.104558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.234393                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4453                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.271790                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 178149525                       # Number of tag accesses
system.l2.tags.data_accesses                178149525                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      4690849                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1075354                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5766203                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           743861                       # number of Writeback hits
system.l2.Writeback_hits::total                743861                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       169612                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                169612                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       4690849                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1244966                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5935815                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      4690849                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1244966                       # number of overall hits
system.l2.overall_hits::total                 5935815                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst      2560435                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1362122                       # number of ReadReq misses
system.l2.ReadReq_misses::total               3922557                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       239154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              239154                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst      2560435                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1601276                       # number of demand (read+write) misses
system.l2.demand_misses::total                4161711                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst      2560435                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1601276                       # number of overall misses
system.l2.overall_misses::total               4161711                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst 196800866750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 110277946750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    307078813500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  18493745497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18493745497                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst 196800866750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 128771692247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     325572558997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst 196800866750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 128771692247                       # number of overall miss cycles
system.l2.overall_miss_latency::total    325572558997                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      7251284                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      2437476                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             9688760                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       743861                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            743861                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       408766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            408766                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      7251284                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2846242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10097526                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      7251284                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2846242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10097526                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.353101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.558825                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.404856                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.583333                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.585063                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.585063                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.353101                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.562593                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.412152                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.353101                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.562593                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.412152                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 76862.277992                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 80960.403510                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78285.366790                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 77329.860663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77329.860663                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 76862.277992                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 80418.174160                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78230.458337                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 76862.277992                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 80418.174160                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78230.458337                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               386386                       # number of writebacks
system.l2.writebacks::total                    386386                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst      2560435                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1362122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          3922557                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       239154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         239154                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst      2560435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1601276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4161711                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst      2560435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1601276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4161711                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data           69                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           69                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          743                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          743                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          812                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          812                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst 164741208750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  93231639250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 257972848000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       127004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       127004                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  15535229003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15535229003                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst 164741208750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 108766868253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 273508077003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst 164741208750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 108766868253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 273508077003                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     14545000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     14545000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    156867500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    156867500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    171412500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    171412500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.353101                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.558825                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.404856                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.585063                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.585063                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.353101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.562593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.412152                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.353101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.562593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.412152                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 64341.101707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 68445.880215                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65766.500780                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18143.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18143.428571                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 64959.101679                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64959.101679                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 64341.101707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 67925.122373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65720.103343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 64341.101707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 67925.122373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65720.103343                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210797.101449                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210797.101449                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 211127.187079                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211127.187079                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 211099.137931                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211099.137931                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             3922626                       # Transaction distribution
system.membus.trans_dist::ReadResp            3922626                       # Transaction distribution
system.membus.trans_dist::WriteReq                743                       # Transaction distribution
system.membus.trans_dist::WriteResp               743                       # Transaction distribution
system.membus.trans_dist::Writeback            386386                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              11                       # Transaction distribution
system.membus.trans_dist::ReadExReq            239150                       # Transaction distribution
system.membus.trans_dist::ReadExResp           239150                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8709822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8711446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8711446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    291077952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    291083776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               291083776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4548916                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4548916    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4548916                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1620500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7275502500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        22135021493                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        63877626                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     54737550                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      3283906                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     40082679                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        33046646                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.446201                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         2767777                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         6302                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            550116950                       # DTB read hits
system.switch_cpus.dtb.read_misses            2008383                       # DTB read misses
system.switch_cpus.dtb.read_acv                    30                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        551412687                       # DTB read accesses
system.switch_cpus.dtb.write_hits            93645615                       # DTB write hits
system.switch_cpus.dtb.write_misses             93014                       # DTB write misses
system.switch_cpus.dtb.write_acv                    7                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        92831361                       # DTB write accesses
system.switch_cpus.dtb.data_hits            643762565                       # DTB hits
system.switch_cpus.dtb.data_misses            2101397                       # DTB misses
system.switch_cpus.dtb.data_acv                    37                       # DTB access violations
system.switch_cpus.dtb.data_accesses        644244048                       # DTB accesses
system.switch_cpus.itb.fetch_hits           238989078                       # ITB hits
system.switch_cpus.itb.fetch_misses            102913                       # ITB misses
system.switch_cpus.itb.fetch_acv                 1633                       # ITB acv
system.switch_cpus.itb.fetch_accesses       239091991                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1390231029                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    406899747                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3202794751                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            63877626                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     35814423                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             669513787                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         9673172                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               2036                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        46147                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2980108                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         2378                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         239628967                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2102742                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1084280789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.953843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.744094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        644069227     59.40%     59.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         10580578      0.98%     60.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          9585500      0.88%     61.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          7011920      0.65%     61.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         29336580      2.71%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5104208      0.47%     65.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          7667941      0.71%     65.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4266273      0.39%     66.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        366658562     33.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1084280789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.045947                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.303786                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        360123732                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     304959159                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         364214589                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      50253878                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4729431                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      4318894                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        108158                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3152412341                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        298057                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4729431                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        379535638                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       136508720                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     47256585                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         394100366                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     122150049                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3134625646                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2607449                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       84459708                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       18778292                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3135703                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2813257429                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4825001588                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4824924672                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        74639                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2672663028                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        140594367                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      4645980                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        16796                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         251290625                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    565524686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    100466640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    113332671                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     43961091                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2954176485                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3506915                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2888953965                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       834909                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    137955052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    116542574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      3452062                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1084280789                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.664397                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.626987                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    366035915     33.76%     33.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    121001115     11.16%     44.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    112599208     10.38%     55.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     97089617      8.95%     64.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     80318173      7.41%     71.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     76319168      7.04%     78.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    121930095     11.25%     89.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     54863503      5.06%     95.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     54123995      4.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1084280789                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        88956472     70.62%     70.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        1118771      0.89%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       34458346     27.36%     98.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1430870      1.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         1638      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2219674210     76.83%     76.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     16423607      0.57%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       914942      0.03%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         2454      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          818      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    554242778     19.18%     96.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     94039466      3.26%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      3654051      0.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2888953965                       # Type of FU issued
system.switch_cpus.iq.rate                   2.078039                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           125964459                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043602                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6986998596                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3095378641                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2876261010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      1989485                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1062081                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       976204                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3013918424                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses          998362                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     27873927                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     30812841                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        37399                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       808727                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      8151089                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       201661                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       281114                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4729431                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       105412931                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       7133055                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3106830748                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3335483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     565524686                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    100466640                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      3480873                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1986639                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       4797142                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       808727                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2067419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1649711                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3717130                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2883771825                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     552179347                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5182134                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             149147348                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            645919137                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         46406543                       # Number of branches executed
system.switch_cpus.iew.exec_stores           93739790                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.074311                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2880576745                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2877237214                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1917389728                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2317909629                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.069611                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.827206                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    142595421                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        54853                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      3591048                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1063585456                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.781560                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.195568                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    433051523     40.72%     40.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    116455621     10.95%     51.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    109232742     10.27%     61.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     48611065      4.57%     66.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     56793089      5.34%     71.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22686569      2.13%     73.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     32767813      3.08%     77.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11436296      1.08%     78.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    232550738     21.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1063585456                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2958426355                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2958426355                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              627027380                       # Number of memory references committed
system.switch_cpus.commit.loads             534711829                       # Number of loads committed
system.switch_cpus.commit.membars               18446                       # Number of memory barriers committed
system.switch_cpus.commit.branches           43284240                       # Number of branches committed
system.switch_cpus.commit.fp_insts             936781                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2816397959                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1937227                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    138699667      4.69%      4.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2172595501     73.44%     78.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     15537958      0.53%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       888049      0.03%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         2454      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          818      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    534730275     18.07%     96.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     92317581      3.12%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      3654051      0.12%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2958426355                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     232550738                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3926923690                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6222804317                       # The number of ROB writes
system.switch_cpus.timesIdled                 5529363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               305950240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2819728324                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2819728324                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.493037                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.493037                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.028244                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.028244                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4678101497                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2726959972                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             67608                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            66952                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         3264564                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        1528311                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            9688851                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           9688851                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               743                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              743                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           743861                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408766                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     14502590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6437993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20940583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    464082176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    229772416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              693854592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              22                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         10842233                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10842233    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10842233                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6165349000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       11416296684                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4529122623                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
