-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Mon Feb 10 03:35:08 2025
-- Host        : fedora running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /home/bryan/bryan_files_echo/projects/static_delay_100-ui-ie-flat-dd/root.gen/sources_1/bd/design_1/ip/design_1_audio_interface_wrap_0_0/design_1_audio_interface_wrap_0_0_sim_netlist.vhdl
-- Design      : design_1_audio_interface_wrap_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Cin : out STD_LOGIC;
    Mint_0 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    X : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Cin_1_d1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Cin_1_d1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9 : entity is "DSPBlock_17x24_F250_uid9";
end design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9 is
  signal Cin_1_d1_i_2_n_0 : STD_LOGIC;
  signal Cin_1_d1_i_3_n_0 : STD_LOGIC;
  signal Cin_1_d1_i_6_n_0 : STD_LOGIC;
  signal Cin_1_d1_i_7_n_0 : STD_LOGIC;
  signal Cin_1_d1_i_9_n_0 : STD_LOGIC;
  signal Cin_1_d1_reg_i_4_n_0 : STD_LOGIC;
  signal Cin_1_d1_reg_i_4_n_1 : STD_LOGIC;
  signal Cin_1_d1_reg_i_4_n_2 : STD_LOGIC;
  signal Cin_1_d1_reg_i_4_n_3 : STD_LOGIC;
  signal Cin_1_d1_reg_i_8_n_0 : STD_LOGIC;
  signal Cin_1_d1_reg_i_8_n_1 : STD_LOGIC;
  signal Cin_1_d1_reg_i_8_n_2 : STD_LOGIC;
  signal Cin_1_d1_reg_i_8_n_3 : STD_LOGIC;
  signal \^mint_0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \X_1_d1_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \X_1_d1_reg[13]_i_2_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \X_1_d1_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \X_1_d1_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \X_1_d1_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \X_1_d1_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \X_1_d1_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal sigProd : STD_LOGIC_VECTOR ( 22 downto 17 );
  signal \sigProd__0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_Mint_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Mint_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Mint_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Mint_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 41 );
  signal NLW_Mint_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of Cin_1_d1_reg_i_4 : label is 35;
  attribute ADDER_THRESHOLD of Cin_1_d1_reg_i_8 : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Mint : label is "{SYNTH-13 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \X_1_d1_reg[13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \X_1_d1_reg[17]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \X_1_d1_reg[5]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \X_1_d1_reg[9]_i_2\ : label is 35;
begin
  Mint_0(17 downto 0) <= \^mint_0\(17 downto 0);
  P(23 downto 0) <= \^p\(23 downto 0);
Cin_1_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0B0FB00F0B0"
    )
        port map (
      I0 => Cin_1_d1_i_2_n_0,
      I1 => Cin_1_d1_i_3_n_0,
      I2 => sigProd(22),
      I3 => \^mint_0\(0),
      I4 => Cin_1_d1_reg(0),
      I5 => \^mint_0\(1),
      O => Cin
    );
Cin_1_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Cin_1_d1_i_6_n_0,
      I1 => Cin_1_d1_i_7_n_0,
      I2 => \sigProd__0\(3),
      I3 => \sigProd__0\(2),
      I4 => \sigProd__0\(11),
      I5 => \sigProd__0\(10),
      O => Cin_1_d1_i_2_n_0
    );
Cin_1_d1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sigProd__0\(12),
      I1 => sigProd(18),
      I2 => \sigProd__0\(8),
      I3 => \sigProd__0\(9),
      I4 => Cin_1_d1_i_9_n_0,
      O => Cin_1_d1_i_3_n_0
    );
Cin_1_d1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sigProd(19),
      I1 => \sigProd__0\(0),
      I2 => \sigProd__0\(6),
      I3 => sigProd(21),
      I4 => \sigProd__0\(15),
      I5 => sigProd(17),
      O => Cin_1_d1_i_6_n_0
    );
Cin_1_d1_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sigProd__0\(13),
      I1 => \sigProd__0\(7),
      I2 => \sigProd__0\(16),
      I3 => \sigProd__0\(1),
      O => Cin_1_d1_i_7_n_0
    );
Cin_1_d1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sigProd__0\(14),
      I1 => \sigProd__0\(5),
      I2 => sigProd(20),
      I3 => \sigProd__0\(4),
      O => Cin_1_d1_i_9_n_0
    );
Cin_1_d1_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => Cin_1_d1_reg_i_8_n_0,
      CO(3) => Cin_1_d1_reg_i_4_n_0,
      CO(2) => Cin_1_d1_reg_i_4_n_1,
      CO(1) => Cin_1_d1_reg_i_4_n_2,
      CO(0) => Cin_1_d1_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(7 downto 4),
      O(3 downto 2) => \^mint_0\(1 downto 0),
      O(1 downto 0) => sigProd(22 downto 21),
      S(3 downto 0) => Cin_1_d1_reg_0(3 downto 0)
    );
Cin_1_d1_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Cin_1_d1_reg_i_8_n_0,
      CO(2) => Cin_1_d1_reg_i_8_n_1,
      CO(1) => Cin_1_d1_reg_i_8_n_2,
      CO(0) => Cin_1_d1_reg_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(3 downto 0),
      O(3 downto 0) => sigProd(20 downto 17),
      S(3 downto 0) => S(3 downto 0)
    );
Mint: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000100000000000000000000001",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Mint_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 1) => X(15 downto 0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Mint_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Mint_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Mint_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Mint_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Mint_OVERFLOW_UNCONNECTED,
      P(47 downto 41) => NLW_Mint_P_UNCONNECTED(47 downto 41),
      P(40 downto 17) => \^p\(23 downto 0),
      P(16 downto 0) => \sigProd__0\(16 downto 0),
      PATTERNBDETECT => NLW_Mint_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mint_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_Mint_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Mint_UNDERFLOW_UNCONNECTED
    );
\X_1_d1_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \X_1_d1_reg[9]_i_2_n_0\,
      CO(3) => \X_1_d1_reg[13]_i_2_n_0\,
      CO(2) => \X_1_d1_reg[13]_i_2_n_1\,
      CO(1) => \X_1_d1_reg[13]_i_2_n_2\,
      CO(0) => \X_1_d1_reg[13]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(19 downto 16),
      O(3 downto 0) => \^mint_0\(13 downto 10),
      S(3 downto 0) => \X_1_d1_reg[13]\(3 downto 0)
    );
\X_1_d1_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \X_1_d1_reg[13]_i_2_n_0\,
      CO(3) => CO(0),
      CO(2) => \X_1_d1_reg[17]_i_2_n_1\,
      CO(1) => \X_1_d1_reg[17]_i_2_n_2\,
      CO(0) => \X_1_d1_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(23 downto 20),
      O(3 downto 0) => \^mint_0\(17 downto 14),
      S(3 downto 0) => \X_1_d1_reg[17]\(3 downto 0)
    );
\X_1_d1_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => Cin_1_d1_reg_i_4_n_0,
      CO(3) => \X_1_d1_reg[5]_i_2_n_0\,
      CO(2) => \X_1_d1_reg[5]_i_2_n_1\,
      CO(1) => \X_1_d1_reg[5]_i_2_n_2\,
      CO(0) => \X_1_d1_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(11 downto 8),
      O(3 downto 0) => \^mint_0\(5 downto 2),
      S(3 downto 0) => \X_1_d1_reg[5]\(3 downto 0)
    );
\X_1_d1_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \X_1_d1_reg[5]_i_2_n_0\,
      CO(3) => \X_1_d1_reg[9]_i_2_n_0\,
      CO(2) => \X_1_d1_reg[9]_i_2_n_1\,
      CO(1) => \X_1_d1_reg[9]_i_2_n_2\,
      CO(0) => \X_1_d1_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(15 downto 12),
      O(3 downto 0) => \^mint_0\(9 downto 6),
      S(3 downto 0) => \X_1_d1_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Cin : out STD_LOGIC;
    Mint_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Mint_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Mint_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_stored : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    Mint_5 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Cin_1_d1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9_7 : entity is "DSPBlock_17x24_F250_uid9";
end design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9_7;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9_7 is
  signal \Cin_1_d1_i_2__0_n_0\ : STD_LOGIC;
  signal \Cin_1_d1_i_3__0_n_0\ : STD_LOGIC;
  signal \Cin_1_d1_i_6__0_n_0\ : STD_LOGIC;
  signal \Cin_1_d1_i_7__0_n_0\ : STD_LOGIC;
  signal \Cin_1_d1_i_9__0_n_0\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_4__0_n_1\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_4__0_n_2\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_4__0_n_3\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_4__0_n_6\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_4__0_n_7\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_8__0_n_1\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_8__0_n_2\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_8__0_n_3\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_8__0_n_4\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_8__0_n_5\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_8__0_n_6\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_8__0_n_7\ : STD_LOGIC;
  signal \^mint_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Mint_n_100 : STD_LOGIC;
  signal Mint_n_101 : STD_LOGIC;
  signal Mint_n_102 : STD_LOGIC;
  signal Mint_n_103 : STD_LOGIC;
  signal Mint_n_104 : STD_LOGIC;
  signal Mint_n_105 : STD_LOGIC;
  signal Mint_n_89 : STD_LOGIC;
  signal Mint_n_90 : STD_LOGIC;
  signal Mint_n_91 : STD_LOGIC;
  signal Mint_n_92 : STD_LOGIC;
  signal Mint_n_93 : STD_LOGIC;
  signal Mint_n_94 : STD_LOGIC;
  signal Mint_n_95 : STD_LOGIC;
  signal Mint_n_96 : STD_LOGIC;
  signal Mint_n_97 : STD_LOGIC;
  signal Mint_n_98 : STD_LOGIC;
  signal Mint_n_99 : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \X_1_d1_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \X_1_d1_reg[13]_i_2__0_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[13]_i_2__0_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[13]_i_2__0_n_3\ : STD_LOGIC;
  signal \X_1_d1_reg[17]_i_2__0_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[17]_i_2__0_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[17]_i_2__0_n_3\ : STD_LOGIC;
  signal \X_1_d1_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \X_1_d1_reg[5]_i_2__0_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[5]_i_2__0_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[5]_i_2__0_n_3\ : STD_LOGIC;
  signal \X_1_d1_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \X_1_d1_reg[9]_i_2__0_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[9]_i_2__0_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[9]_i_2__0_n_3\ : STD_LOGIC;
  signal NLW_Mint_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Mint_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Mint_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Mint_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 41 );
  signal NLW_Mint_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Cin_1_d1_reg_i_4__0\ : label is 35;
  attribute ADDER_THRESHOLD of \Cin_1_d1_reg_i_8__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Mint : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \X_1_d1_reg[13]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \X_1_d1_reg[17]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \X_1_d1_reg[5]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \X_1_d1_reg[9]_i_2__0\ : label is 35;
begin
  Mint_0(1 downto 0) <= \^mint_0\(1 downto 0);
  P(23 downto 0) <= \^p\(23 downto 0);
\Cin_1_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0B0FB00F0B0"
    )
        port map (
      I0 => \Cin_1_d1_i_2__0_n_0\,
      I1 => \Cin_1_d1_i_3__0_n_0\,
      I2 => \Cin_1_d1_reg_i_4__0_n_6\,
      I3 => \^mint_0\(0),
      I4 => O(0),
      I5 => \^mint_0\(1),
      O => Cin
    );
\Cin_1_d1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Cin_1_d1_i_6__0_n_0\,
      I1 => \Cin_1_d1_i_7__0_n_0\,
      I2 => \Cin_1_d1_reg_i_8__0_n_7\,
      I3 => Mint_n_105,
      I4 => Mint_n_96,
      I5 => Mint_n_98,
      O => \Cin_1_d1_i_2__0_n_0\
    );
\Cin_1_d1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Mint_n_95,
      I1 => \Cin_1_d1_reg_i_8__0_n_5\,
      I2 => Mint_n_90,
      I3 => Mint_n_89,
      I4 => \Cin_1_d1_i_9__0_n_0\,
      O => \Cin_1_d1_i_3__0_n_0\
    );
\Cin_1_d1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Mint_n_100,
      I1 => Mint_n_101,
      I2 => Mint_n_104,
      I3 => Mint_n_94,
      I4 => Mint_n_102,
      I5 => Mint_n_99,
      O => \Cin_1_d1_i_6__0_n_0\
    );
\Cin_1_d1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Cin_1_d1_reg_i_8__0_n_6\,
      I1 => Mint_n_93,
      I2 => Mint_n_97,
      I3 => Mint_n_103,
      O => \Cin_1_d1_i_7__0_n_0\
    );
\Cin_1_d1_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Mint_n_91,
      I1 => Mint_n_92,
      I2 => \Cin_1_d1_reg_i_4__0_n_7\,
      I3 => \Cin_1_d1_reg_i_8__0_n_4\,
      O => \Cin_1_d1_i_9__0_n_0\
    );
\Cin_1_d1_reg_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cin_1_d1_reg_i_8__0_n_0\,
      CO(3) => \Cin_1_d1_reg_i_4__0_n_0\,
      CO(2) => \Cin_1_d1_reg_i_4__0_n_1\,
      CO(1) => \Cin_1_d1_reg_i_4__0_n_2\,
      CO(0) => \Cin_1_d1_reg_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(7 downto 4),
      O(3 downto 2) => \^mint_0\(1 downto 0),
      O(1) => \Cin_1_d1_reg_i_4__0_n_6\,
      O(0) => \Cin_1_d1_reg_i_4__0_n_7\,
      S(3 downto 0) => Cin_1_d1_reg(3 downto 0)
    );
\Cin_1_d1_reg_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cin_1_d1_reg_i_8__0_n_0\,
      CO(2) => \Cin_1_d1_reg_i_8__0_n_1\,
      CO(1) => \Cin_1_d1_reg_i_8__0_n_2\,
      CO(0) => \Cin_1_d1_reg_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(3 downto 0),
      O(3) => \Cin_1_d1_reg_i_8__0_n_4\,
      O(2) => \Cin_1_d1_reg_i_8__0_n_5\,
      O(1) => \Cin_1_d1_reg_i_8__0_n_6\,
      O(0) => \Cin_1_d1_reg_i_8__0_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
Mint: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000111111111111111111111110",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Mint_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => Mint_5(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Mint_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Mint_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Mint_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => is_stored,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => sys_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Mint_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Mint_OVERFLOW_UNCONNECTED,
      P(47 downto 41) => NLW_Mint_P_UNCONNECTED(47 downto 41),
      P(40 downto 17) => \^p\(23 downto 0),
      P(16) => Mint_n_89,
      P(15) => Mint_n_90,
      P(14) => Mint_n_91,
      P(13) => Mint_n_92,
      P(12) => Mint_n_93,
      P(11) => Mint_n_94,
      P(10) => Mint_n_95,
      P(9) => Mint_n_96,
      P(8) => Mint_n_97,
      P(7) => Mint_n_98,
      P(6) => Mint_n_99,
      P(5) => Mint_n_100,
      P(4) => Mint_n_101,
      P(3) => Mint_n_102,
      P(2) => Mint_n_103,
      P(1) => Mint_n_104,
      P(0) => Mint_n_105,
      PATTERNBDETECT => NLW_Mint_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mint_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_Mint_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Mint_UNDERFLOW_UNCONNECTED
    );
\X_1_d1_reg[13]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \X_1_d1_reg[9]_i_2__0_n_0\,
      CO(3) => \X_1_d1_reg[13]_i_2__0_n_0\,
      CO(2) => \X_1_d1_reg[13]_i_2__0_n_1\,
      CO(1) => \X_1_d1_reg[13]_i_2__0_n_2\,
      CO(0) => \X_1_d1_reg[13]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(19 downto 16),
      O(3 downto 0) => Mint_3(3 downto 0),
      S(3 downto 0) => \X_1_d1_reg[13]\(3 downto 0)
    );
\X_1_d1_reg[17]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \X_1_d1_reg[13]_i_2__0_n_0\,
      CO(3) => CO(0),
      CO(2) => \X_1_d1_reg[17]_i_2__0_n_1\,
      CO(1) => \X_1_d1_reg[17]_i_2__0_n_2\,
      CO(0) => \X_1_d1_reg[17]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(23 downto 20),
      O(3 downto 0) => Mint_4(3 downto 0),
      S(3 downto 0) => \X_1_d1_reg[17]\(3 downto 0)
    );
\X_1_d1_reg[5]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cin_1_d1_reg_i_4__0_n_0\,
      CO(3) => \X_1_d1_reg[5]_i_2__0_n_0\,
      CO(2) => \X_1_d1_reg[5]_i_2__0_n_1\,
      CO(1) => \X_1_d1_reg[5]_i_2__0_n_2\,
      CO(0) => \X_1_d1_reg[5]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(11 downto 8),
      O(3 downto 0) => Mint_1(3 downto 0),
      S(3 downto 0) => \X_1_d1_reg[5]\(3 downto 0)
    );
\X_1_d1_reg[9]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \X_1_d1_reg[5]_i_2__0_n_0\,
      CO(3) => \X_1_d1_reg[9]_i_2__0_n_0\,
      CO(2) => \X_1_d1_reg[9]_i_2__0_n_1\,
      CO(1) => \X_1_d1_reg[9]_i_2__0_n_2\,
      CO(0) => \X_1_d1_reg[9]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^p\(15 downto 12),
      O(3 downto 0) => Mint_2(3 downto 0),
      S(3 downto 0) => \X_1_d1_reg[9]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11 is
  port (
    Mint_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Mint_1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    X : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11 : entity is "DSPBlock_7x24_F250_uid11";
end design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11 is
  signal Cin_1_d1_reg_i_5_n_2 : STD_LOGIC;
  signal Cin_1_d1_reg_i_5_n_3 : STD_LOGIC;
  signal \Mint__0\ : STD_LOGIC_VECTOR ( 30 downto 24 );
  signal \X_1_d1_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \X_1_d1_reg[21]_i_2_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal NLW_Cin_1_d1_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Cin_1_d1_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Mint_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Mint_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Mint_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Mint_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_Mint_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of Cin_1_d1_reg_i_5 : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Mint : label is "{SYNTH-13 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \X_1_d1_reg[21]_i_2\ : label is 35;
begin
Cin_1_d1_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => \X_1_d1_reg[21]_i_2_n_0\,
      CO(3 downto 2) => NLW_Cin_1_d1_reg_i_5_CO_UNCONNECTED(3 downto 2),
      CO(1) => Cin_1_d1_reg_i_5_n_2,
      CO(0) => Cin_1_d1_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_Cin_1_d1_reg_i_5_O_UNCONNECTED(3),
      O(2 downto 0) => Mint_1(6 downto 4),
      S(3) => '0',
      S(2 downto 0) => \Mint__0\(30 downto 28)
    );
Mint: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000100000000000000000000001",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Mint_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => X(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Mint_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Mint_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Mint_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Mint_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Mint_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_Mint_P_UNCONNECTED(47 downto 31),
      P(30 downto 24) => \Mint__0\(30 downto 24),
      P(23 downto 0) => Mint_0(23 downto 0),
      PATTERNBDETECT => NLW_Mint_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mint_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_Mint_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Mint_UNDERFLOW_UNCONNECTED
    );
\X_1_d1_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \X_1_d1_reg[21]_i_2_n_0\,
      CO(2) => \X_1_d1_reg[21]_i_2_n_1\,
      CO(1) => \X_1_d1_reg[21]_i_2_n_2\,
      CO(0) => \X_1_d1_reg[21]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Mint_1(3 downto 0),
      S(3 downto 0) => \Mint__0\(27 downto 24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11_8 is
  port (
    Mint_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Mint_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Mint_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11_8 : entity is "DSPBlock_7x24_F250_uid11";
end design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11_8;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11_8 is
  signal \Cin_1_d1_reg_i_5__0_n_2\ : STD_LOGIC;
  signal \Cin_1_d1_reg_i_5__0_n_3\ : STD_LOGIC;
  signal \Mint__0\ : STD_LOGIC_VECTOR ( 30 downto 24 );
  signal \X_1_d1_reg[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \X_1_d1_reg[21]_i_2__0_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[21]_i_2__0_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[21]_i_2__0_n_3\ : STD_LOGIC;
  signal \NLW_Cin_1_d1_reg_i_5__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Cin_1_d1_reg_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Mint_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Mint_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Mint_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Mint_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Mint_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_Mint_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \Cin_1_d1_reg_i_5__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Mint : label is "{SYNTH-13 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \X_1_d1_reg[21]_i_2__0\ : label is 35;
begin
\Cin_1_d1_reg_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \X_1_d1_reg[21]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_Cin_1_d1_reg_i_5__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Cin_1_d1_reg_i_5__0_n_2\,
      CO(0) => \Cin_1_d1_reg_i_5__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Cin_1_d1_reg_i_5__0_O_UNCONNECTED\(3),
      O(2 downto 0) => O(2 downto 0),
      S(3) => '0',
      S(2 downto 0) => \Mint__0\(30 downto 28)
    );
Mint: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000111111111111111111111110",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Mint_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => Mint_2(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Mint_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Mint_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Mint_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Mint_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Mint_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_Mint_P_UNCONNECTED(47 downto 31),
      P(30 downto 24) => \Mint__0\(30 downto 24),
      P(23 downto 0) => Mint_0(23 downto 0),
      PATTERNBDETECT => NLW_Mint_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mint_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_Mint_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Mint_UNDERFLOW_UNCONNECTED
    );
\X_1_d1_reg[21]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \X_1_d1_reg[21]_i_2__0_n_0\,
      CO(2) => \X_1_d1_reg[21]_i_2__0_n_1\,
      CO(1) => \X_1_d1_reg[21]_i_2__0_n_2\,
      CO(0) => \X_1_d1_reg[21]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Mint_1(3 downto 0),
      S(3 downto 0) => \Mint__0\(27 downto 24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2_LZOCS is
  port (
    sozb_d1_reg_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \level3_d1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \level3_d1_reg[19]_0\ : out STD_LOGIC;
    sozb_d1_reg_1 : out STD_LOGIC;
    \level3_d1_reg[2]_0\ : out STD_LOGIC;
    \level3_d1_reg[22]_0\ : out STD_LOGIC;
    \level3_d1_reg[3]_0\ : out STD_LOGIC;
    \level3_d1_reg[4]_0\ : out STD_LOGIC;
    \level3_d1_reg[5]_0\ : out STD_LOGIC;
    \level3_d1_reg[6]_0\ : out STD_LOGIC;
    \level3_d1_reg[7]_0\ : out STD_LOGIC;
    \level3_d1_reg[8]_0\ : out STD_LOGIC;
    \level3_d1_reg[9]_0\ : out STD_LOGIC;
    \level3_d1_reg[10]_0\ : out STD_LOGIC;
    \level3_d1_reg[11]_0\ : out STD_LOGIC;
    \level3_d1_reg[12]_0\ : out STD_LOGIC;
    \level3_d1_reg[13]_0\ : out STD_LOGIC;
    \level3_d1_reg[14]_0\ : out STD_LOGIC;
    \level3_d1_reg[15]_0\ : out STD_LOGIC;
    \level3_d1_reg[16]_0\ : out STD_LOGIC;
    \level3_d1_reg[17]_0\ : out STD_LOGIC;
    \level3_d1_reg[18]_0\ : out STD_LOGIC;
    \level3_d1_reg[19]_1\ : out STD_LOGIC;
    \level3_d1_reg[20]_0\ : out STD_LOGIC;
    \level3_d1_reg[21]_0\ : out STD_LOGIC;
    \level3_d1_reg[20]_1\ : out STD_LOGIC;
    X : out STD_LOGIC_VECTOR ( 21 downto 0 );
    convertedExponentAfterRounding : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \X_1_d1_reg[31]_i_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk : in STD_LOGIC;
    count3_d1_reg_0 : in STD_LOGIC;
    count4_d1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tempConvert0 : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \level3_d1_reg[22]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \level3_d1_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2_LZOCS : entity is "Fix2FP_0_23_S_8_23_F250_uid2_LZOCS";
end design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2_LZOCS;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2_LZOCS is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Mint_i_1__0_n_1\ : STD_LOGIC;
  signal \Mint_i_1__0_n_2\ : STD_LOGIC;
  signal \Mint_i_1__0_n_3\ : STD_LOGIC;
  signal Mint_i_1_n_0 : STD_LOGIC;
  signal Mint_i_1_n_1 : STD_LOGIC;
  signal Mint_i_1_n_2 : STD_LOGIC;
  signal Mint_i_1_n_3 : STD_LOGIC;
  signal \Mint_i_2__0_n_0\ : STD_LOGIC;
  signal \Mint_i_2__0_n_1\ : STD_LOGIC;
  signal \Mint_i_2__0_n_2\ : STD_LOGIC;
  signal \Mint_i_2__0_n_3\ : STD_LOGIC;
  signal Mint_i_2_n_0 : STD_LOGIC;
  signal Mint_i_2_n_1 : STD_LOGIC;
  signal Mint_i_2_n_2 : STD_LOGIC;
  signal Mint_i_2_n_3 : STD_LOGIC;
  signal Mint_i_38_n_0 : STD_LOGIC;
  signal Mint_i_39_n_0 : STD_LOGIC;
  signal Mint_i_3_n_0 : STD_LOGIC;
  signal Mint_i_3_n_1 : STD_LOGIC;
  signal Mint_i_3_n_2 : STD_LOGIC;
  signal Mint_i_3_n_3 : STD_LOGIC;
  signal Mint_i_4_n_0 : STD_LOGIC;
  signal Mint_i_4_n_1 : STD_LOGIC;
  signal Mint_i_4_n_2 : STD_LOGIC;
  signal Mint_i_4_n_3 : STD_LOGIC;
  signal \X_1_d1[27]_i_4_n_0\ : STD_LOGIC;
  signal \X_1_d1[27]_i_6_n_0\ : STD_LOGIC;
  signal \X_1_d1[31]_i_6_n_0\ : STD_LOGIC;
  signal \X_1_d1_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \X_1_d1_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \X_1_d1_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \X_1_d1_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \X_1_d1_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \X_1_d1_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \X__0\ : STD_LOGIC_VECTOR ( 28 downto 24 );
  signal convertedExponentBit : STD_LOGIC_VECTOR ( 7 to 7 );
  signal count3_d1 : STD_LOGIC;
  signal count4_d1 : STD_LOGIC;
  signal \eqOp_carry__0_n_3\ : STD_LOGIC;
  signal eqOp_carry_n_0 : STD_LOGIC;
  signal eqOp_carry_n_1 : STD_LOGIC;
  signal eqOp_carry_n_2 : STD_LOGIC;
  signal eqOp_carry_n_3 : STD_LOGIC;
  signal level3_d1 : STD_LOGIC_VECTOR ( 22 downto 2 );
  signal \^level3_d1_reg[19]_0\ : STD_LOGIC;
  signal \^level3_d1_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^level3_d1_reg[22]_0\ : STD_LOGIC;
  signal \^sozb_d1_reg_0\ : STD_LOGIC;
  signal \^sozb_d1_reg_1\ : STD_LOGIC;
  signal \NLW_Mint_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Mint_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_eqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_eqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_exc_d1_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_exc_d1_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Mint_i_32 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of Mint_i_33 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of Mint_i_34 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of Mint_i_35 : label is "soft_lutpair84";
begin
  CO(0) <= \^co\(0);
  \level3_d1_reg[19]_0\ <= \^level3_d1_reg[19]_0\;
  \level3_d1_reg[1]_0\(1 downto 0) <= \^level3_d1_reg[1]_0\(1 downto 0);
  \level3_d1_reg[22]_0\ <= \^level3_d1_reg[22]_0\;
  sozb_d1_reg_0 <= \^sozb_d1_reg_0\;
  sozb_d1_reg_1 <= \^sozb_d1_reg_1\;
Mint_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => Mint_i_2_n_0,
      CO(3) => Mint_i_1_n_0,
      CO(2) => Mint_i_1_n_1,
      CO(1) => Mint_i_1_n_2,
      CO(0) => Mint_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => X(15 downto 12),
      S(3 downto 0) => tempConvert0(15 downto 12)
    );
Mint_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(21),
      I1 => level3_d1(17),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(19),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(15),
      O => \level3_d1_reg[21]_0\
    );
Mint_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47000000FFFFFF47"
    )
        port map (
      I0 => level3_d1(20),
      I1 => \^level3_d1_reg[19]_0\,
      I2 => level3_d1(16),
      I3 => Mint_i_39_n_0,
      I4 => \^sozb_d1_reg_0\,
      I5 => Mint_i_38_n_0,
      O => \level3_d1_reg[20]_1\
    );
Mint_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(20),
      I1 => level3_d1(16),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(18),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(14),
      O => \level3_d1_reg[20]_0\
    );
Mint_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(19),
      I1 => level3_d1(15),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(17),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(13),
      O => \level3_d1_reg[19]_1\
    );
Mint_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(18),
      I1 => level3_d1(14),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(16),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(12),
      O => \level3_d1_reg[18]_0\
    );
Mint_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(17),
      I1 => level3_d1(13),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(15),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(11),
      O => \level3_d1_reg[17]_0\
    );
Mint_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(16),
      I1 => level3_d1(12),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(14),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(10),
      O => \level3_d1_reg[16]_0\
    );
\Mint_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Mint_i_2__0_n_0\,
      CO(3) => \NLW_Mint_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Mint_i_1__0_n_1\,
      CO(1) => \Mint_i_1__0_n_2\,
      CO(0) => \Mint_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Mint_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => X(21 downto 20),
      S(3) => '0',
      S(2 downto 0) => tempConvert0(22 downto 20)
    );
Mint_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => Mint_i_3_n_0,
      CO(3) => Mint_i_2_n_0,
      CO(2) => Mint_i_2_n_1,
      CO(1) => Mint_i_2_n_2,
      CO(0) => Mint_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => X(11 downto 8),
      S(3 downto 0) => tempConvert0(11 downto 8)
    );
Mint_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(14),
      I1 => level3_d1(10),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(12),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(8),
      O => \level3_d1_reg[14]_0\
    );
Mint_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"676767E6E6E667E6"
    )
        port map (
      I0 => Mint_i_38_n_0,
      I1 => \^sozb_d1_reg_0\,
      I2 => Mint_i_39_n_0,
      I3 => level3_d1(16),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(20),
      O => \^sozb_d1_reg_1\
    );
Mint_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(15),
      I1 => level3_d1(11),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(13),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(9),
      O => \level3_d1_reg[15]_0\
    );
Mint_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(13),
      I1 => level3_d1(9),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(11),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(7),
      O => \level3_d1_reg[13]_0\
    );
Mint_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(12),
      I1 => level3_d1(8),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(10),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(6),
      O => \level3_d1_reg[12]_0\
    );
Mint_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(11),
      I1 => level3_d1(7),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(9),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(5),
      O => \level3_d1_reg[11]_0\
    );
Mint_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(10),
      I1 => level3_d1(6),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(8),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(4),
      O => \level3_d1_reg[10]_0\
    );
Mint_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(9),
      I1 => level3_d1(5),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(7),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(3),
      O => \level3_d1_reg[9]_0\
    );
Mint_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(8),
      I1 => level3_d1(4),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(6),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => level3_d1(2),
      O => \level3_d1_reg[8]_0\
    );
\Mint_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Mint_i_1_n_0,
      CO(3) => \Mint_i_2__0_n_0\,
      CO(2) => \Mint_i_2__0_n_1\,
      CO(1) => \Mint_i_2__0_n_2\,
      CO(0) => \Mint_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => X(19 downto 16),
      S(3 downto 0) => tempConvert0(19 downto 16)
    );
Mint_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => Mint_i_4_n_0,
      CO(3) => Mint_i_3_n_0,
      CO(2) => Mint_i_3_n_1,
      CO(1) => Mint_i_3_n_2,
      CO(0) => Mint_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => X(7 downto 4),
      S(3 downto 0) => tempConvert0(7 downto 4)
    );
Mint_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(7),
      I1 => level3_d1(3),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(5),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => \^level3_d1_reg[1]_0\(1),
      O => \level3_d1_reg[7]_0\
    );
Mint_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => level3_d1(6),
      I1 => level3_d1(2),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(4),
      I4 => \^level3_d1_reg[19]_0\,
      I5 => \^level3_d1_reg[1]_0\(0),
      O => \level3_d1_reg[6]_0\
    );
Mint_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => level3_d1(5),
      I1 => \^level3_d1_reg[1]_0\(1),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(3),
      I4 => \^level3_d1_reg[19]_0\,
      O => \level3_d1_reg[5]_0\
    );
Mint_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => level3_d1(4),
      I1 => \^level3_d1_reg[1]_0\(0),
      I2 => \^level3_d1_reg[22]_0\,
      I3 => level3_d1(2),
      I4 => \^level3_d1_reg[19]_0\,
      O => \level3_d1_reg[4]_0\
    );
Mint_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => level3_d1(3),
      I1 => \^level3_d1_reg[22]_0\,
      I2 => \^level3_d1_reg[1]_0\(1),
      I3 => \^level3_d1_reg[19]_0\,
      O => \level3_d1_reg[3]_0\
    );
Mint_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => level3_d1(2),
      I1 => \^level3_d1_reg[22]_0\,
      I2 => \^level3_d1_reg[1]_0\(0),
      I3 => \^level3_d1_reg[19]_0\,
      O => \level3_d1_reg[2]_0\
    );
Mint_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => level3_d1(19),
      I1 => level3_d1(21),
      I2 => level3_d1(20),
      I3 => \^sozb_d1_reg_0\,
      I4 => level3_d1(22),
      O => \^level3_d1_reg[19]_0\
    );
Mint_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F335FFFFAFFFACC"
    )
        port map (
      I0 => level3_d1(22),
      I1 => level3_d1(18),
      I2 => level3_d1(21),
      I3 => \^level3_d1_reg[19]_0\,
      I4 => level3_d1(17),
      I5 => \^sozb_d1_reg_0\,
      O => \^level3_d1_reg[22]_0\
    );
Mint_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00017FFF0000"
    )
        port map (
      I0 => level3_d1(19),
      I1 => level3_d1(21),
      I2 => level3_d1(20),
      I3 => \^sozb_d1_reg_0\,
      I4 => level3_d1(22),
      I5 => level3_d1(18),
      O => Mint_i_38_n_0
    );
Mint_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCD4CCCCCCC"
    )
        port map (
      I0 => level3_d1(19),
      I1 => level3_d1(21),
      I2 => level3_d1(20),
      I3 => \^sozb_d1_reg_0\,
      I4 => level3_d1(22),
      I5 => level3_d1(17),
      O => Mint_i_39_n_0
    );
Mint_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Mint_i_4_n_0,
      CO(2) => Mint_i_4_n_1,
      CO(1) => Mint_i_4_n_2,
      CO(0) => Mint_i_4_n_3,
      CYINIT => \^sozb_d1_reg_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => X(3 downto 0),
      S(3 downto 0) => tempConvert0(3 downto 0)
    );
\X_1_d1[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^level3_d1_reg[22]_0\,
      I1 => \^level3_d1_reg[19]_0\,
      I2 => count3_d1,
      O => \X__0\(26)
    );
\X_1_d1[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"58F851F1F8A8F1A1"
    )
        port map (
      I0 => \^sozb_d1_reg_0\,
      I1 => level3_d1(17),
      I2 => \^level3_d1_reg[19]_0\,
      I3 => level3_d1(21),
      I4 => level3_d1(18),
      I5 => level3_d1(22),
      O => \X_1_d1[27]_i_4_n_0\
    );
\X_1_d1[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A10108580151"
    )
        port map (
      I0 => \^sozb_d1_reg_0\,
      I1 => level3_d1(17),
      I2 => \^level3_d1_reg[19]_0\,
      I3 => level3_d1(21),
      I4 => level3_d1(18),
      I5 => level3_d1(22),
      O => \X__0\(24)
    );
\X_1_d1[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sozb_d1_reg_1\,
      I1 => \Mint_i_1__0_n_1\,
      O => \X_1_d1[27]_i_6_n_0\
    );
\X_1_d1[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^level3_d1_reg[19]_0\,
      I1 => \^level3_d1_reg[22]_0\,
      I2 => count3_d1,
      I3 => count4_d1,
      O => convertedExponentBit(7)
    );
\X_1_d1[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F010"
    )
        port map (
      I0 => \^level3_d1_reg[22]_0\,
      I1 => \^level3_d1_reg[19]_0\,
      I2 => count4_d1,
      I3 => count3_d1,
      O => \X__0\(28)
    );
\X_1_d1[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F010"
    )
        port map (
      I0 => \^level3_d1_reg[22]_0\,
      I1 => \^level3_d1_reg[19]_0\,
      I2 => count4_d1,
      I3 => count3_d1,
      O => \X_1_d1[31]_i_6_n_0\
    );
\X_1_d1[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => \^level3_d1_reg[19]_0\,
      I1 => \^level3_d1_reg[22]_0\,
      I2 => count3_d1,
      I3 => count4_d1,
      O => \X__0\(27)
    );
\X_1_d1_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \X_1_d1_reg[27]_i_2_n_0\,
      CO(2) => \X_1_d1_reg[27]_i_2_n_1\,
      CO(1) => \X_1_d1_reg[27]_i_2_n_2\,
      CO(0) => \X_1_d1_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^sozb_d1_reg_1\,
      O(3 downto 0) => convertedExponentAfterRounding(3 downto 0),
      S(3) => \X__0\(26),
      S(2) => \X_1_d1[27]_i_4_n_0\,
      S(1) => \X__0\(24),
      S(0) => \X_1_d1[27]_i_6_n_0\
    );
\X_1_d1_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \X_1_d1_reg[27]_i_2_n_0\,
      CO(3) => \X_1_d1_reg[31]_i_2_n_0\,
      CO(2) => \X_1_d1_reg[31]_i_2_n_1\,
      CO(1) => \X_1_d1_reg[31]_i_2_n_2\,
      CO(0) => \X_1_d1_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => convertedExponentAfterRounding(7 downto 4),
      S(3) => convertedExponentBit(7),
      S(2) => \X__0\(28),
      S(1) => \X_1_d1[31]_i_6_n_0\,
      S(0) => \X__0\(27)
    );
count3_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => count3_d1_reg_0,
      Q => count3_d1,
      R => '0'
    );
count4_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \^co\(0),
      Q => count4_d1,
      R => '0'
    );
eqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp_carry_n_0,
      CO(2) => eqOp_carry_n_1,
      CO(1) => eqOp_carry_n_2,
      CO(0) => eqOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_eqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => count4_d1_reg_0(3 downto 0)
    );
\eqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => eqOp_carry_n_0,
      CO(3 downto 2) => \NLW_eqOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \eqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
\exc_d1_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \X_1_d1_reg[31]_i_2_n_0\,
      CO(3 downto 1) => \NLW_exc_d1_reg[1]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \X_1_d1_reg[31]_i_2_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_exc_d1_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\level3_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[7]_1\(0),
      Q => \^level3_d1_reg[1]_0\(0),
      R => count3_d1_reg_0
    );
\level3_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(2),
      Q => level3_d1(10),
      R => '0'
    );
\level3_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(3),
      Q => level3_d1(11),
      R => '0'
    );
\level3_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(4),
      Q => level3_d1(12),
      R => '0'
    );
\level3_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(5),
      Q => level3_d1(13),
      R => '0'
    );
\level3_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(6),
      Q => level3_d1(14),
      R => '0'
    );
\level3_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(7),
      Q => level3_d1(15),
      R => '0'
    );
\level3_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(8),
      Q => level3_d1(16),
      R => '0'
    );
\level3_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(9),
      Q => level3_d1(17),
      R => '0'
    );
\level3_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(10),
      Q => level3_d1(18),
      R => '0'
    );
\level3_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(11),
      Q => level3_d1(19),
      R => '0'
    );
\level3_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[7]_1\(1),
      Q => \^level3_d1_reg[1]_0\(1),
      R => count3_d1_reg_0
    );
\level3_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(12),
      Q => level3_d1(20),
      R => '0'
    );
\level3_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(13),
      Q => level3_d1(21),
      R => '0'
    );
\level3_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(14),
      Q => level3_d1(22),
      R => '0'
    );
\level3_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[7]_1\(2),
      Q => level3_d1(2),
      R => count3_d1_reg_0
    );
\level3_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[7]_1\(3),
      Q => level3_d1(3),
      R => count3_d1_reg_0
    );
\level3_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[7]_1\(4),
      Q => level3_d1(4),
      R => count3_d1_reg_0
    );
\level3_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[7]_1\(5),
      Q => level3_d1(5),
      R => count3_d1_reg_0
    );
\level3_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[7]_1\(6),
      Q => level3_d1(6),
      R => count3_d1_reg_0
    );
\level3_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[7]_1\(7),
      Q => level3_d1(7),
      R => count3_d1_reg_0
    );
\level3_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(0),
      Q => level3_d1(8),
      R => '0'
    );
\level3_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \level3_d1_reg[22]_1\(1),
      Q => level3_d1(9),
      R => '0'
    );
sozb_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => Q(0),
      Q => \^sozb_d1_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2zeroD is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \plusOp_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zeroInput_d1_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2zeroD : entity is "Fix2FP_0_23_S_8_23_F250_uid2zeroD";
end design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2zeroD;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2zeroD is
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal NLW_plusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of plusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__4\ : label is 35;
begin
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => Q(4 downto 1),
      O(3 downto 0) => NLW_plusOp_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \plusOp_carry__0_0\(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(8 downto 5),
      O(3 downto 0) => \NLW_plusOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \plusOp_carry__1_0\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(12 downto 9),
      O(3 downto 0) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \plusOp_carry__2_0\(3 downto 0)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(16 downto 13),
      O(3 downto 0) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \plusOp_carry__3_0\(3 downto 0)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(20 downto 17),
      O(3 downto 0) => \NLW_plusOp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \plusOp_carry__4_0\(3 downto 0)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(22 downto 21),
      O(3) => \NLW_plusOp_carry__4_O_UNCONNECTED\(3),
      O(2) => O(0),
      O(1 downto 0) => \NLW_plusOp_carry__4_O_UNCONNECTED\(1 downto 0),
      S(3) => '0',
      S(2 downto 0) => zeroInput_d1_reg(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \X_1_d1_reg[17]_i_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14 : entity is "IntAdder_32_F250_uid14";
end design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14 is
begin
Cin_1_d1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(7),
      I1 => \X_1_d1_reg[17]_i_2\(7),
      O => Mint(3)
    );
Cin_1_d1_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(6),
      I1 => \X_1_d1_reg[17]_i_2\(6),
      O => Mint(2)
    );
Cin_1_d1_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => \X_1_d1_reg[17]_i_2\(5),
      O => Mint(1)
    );
Cin_1_d1_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => \X_1_d1_reg[17]_i_2\(4),
      O => Mint(0)
    );
Cin_1_d1_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => \X_1_d1_reg[17]_i_2\(3),
      O => S(3)
    );
Cin_1_d1_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => \X_1_d1_reg[17]_i_2\(2),
      O => S(2)
    );
Cin_1_d1_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(1),
      I1 => \X_1_d1_reg[17]_i_2\(1),
      O => S(1)
    );
Cin_1_d1_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => \X_1_d1_reg[17]_i_2\(0),
      O => S(0)
    );
\X_1_d1[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(19),
      I1 => \X_1_d1_reg[17]_i_2\(19),
      O => Mint_2(3)
    );
\X_1_d1[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(18),
      I1 => \X_1_d1_reg[17]_i_2\(18),
      O => Mint_2(2)
    );
\X_1_d1[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(17),
      I1 => \X_1_d1_reg[17]_i_2\(17),
      O => Mint_2(1)
    );
\X_1_d1[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(16),
      I1 => \X_1_d1_reg[17]_i_2\(16),
      O => Mint_2(0)
    );
\X_1_d1[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(23),
      I1 => \X_1_d1_reg[17]_i_2\(23),
      O => Mint_3(3)
    );
\X_1_d1[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(22),
      I1 => \X_1_d1_reg[17]_i_2\(22),
      O => Mint_3(2)
    );
\X_1_d1[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(21),
      I1 => \X_1_d1_reg[17]_i_2\(21),
      O => Mint_3(1)
    );
\X_1_d1[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(20),
      I1 => \X_1_d1_reg[17]_i_2\(20),
      O => Mint_3(0)
    );
\X_1_d1[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(11),
      I1 => \X_1_d1_reg[17]_i_2\(11),
      O => Mint_0(3)
    );
\X_1_d1[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(10),
      I1 => \X_1_d1_reg[17]_i_2\(10),
      O => Mint_0(2)
    );
\X_1_d1[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(9),
      I1 => \X_1_d1_reg[17]_i_2\(9),
      O => Mint_0(1)
    );
\X_1_d1[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(8),
      I1 => \X_1_d1_reg[17]_i_2\(8),
      O => Mint_0(0)
    );
\X_1_d1[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(15),
      I1 => \X_1_d1_reg[17]_i_2\(15),
      O => Mint_1(3)
    );
\X_1_d1[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(14),
      I1 => \X_1_d1_reg[17]_i_2\(14),
      O => Mint_1(2)
    );
\X_1_d1[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(13),
      I1 => \X_1_d1_reg[17]_i_2\(13),
      O => Mint_1(1)
    );
\X_1_d1[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(12),
      I1 => \X_1_d1_reg[17]_i_2\(12),
      O => Mint_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14_6 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    P : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \X_1_d1_reg[17]_i_2__0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14_6 : entity is "IntAdder_32_F250_uid14";
end design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14_6;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14_6 is
begin
Cin_1_d1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(7),
      I1 => \X_1_d1_reg[17]_i_2__0\(7),
      O => Mint(3)
    );
Cin_1_d1_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(6),
      I1 => \X_1_d1_reg[17]_i_2__0\(6),
      O => Mint(2)
    );
Cin_1_d1_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => \X_1_d1_reg[17]_i_2__0\(5),
      O => Mint(1)
    );
Cin_1_d1_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => \X_1_d1_reg[17]_i_2__0\(4),
      O => Mint(0)
    );
Cin_1_d1_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => \X_1_d1_reg[17]_i_2__0\(3),
      O => S(3)
    );
Cin_1_d1_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => \X_1_d1_reg[17]_i_2__0\(2),
      O => S(2)
    );
Cin_1_d1_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(1),
      I1 => \X_1_d1_reg[17]_i_2__0\(1),
      O => S(1)
    );
Cin_1_d1_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => \X_1_d1_reg[17]_i_2__0\(0),
      O => S(0)
    );
\X_1_d1[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(19),
      I1 => \X_1_d1_reg[17]_i_2__0\(19),
      O => Mint_2(3)
    );
\X_1_d1[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(18),
      I1 => \X_1_d1_reg[17]_i_2__0\(18),
      O => Mint_2(2)
    );
\X_1_d1[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(17),
      I1 => \X_1_d1_reg[17]_i_2__0\(17),
      O => Mint_2(1)
    );
\X_1_d1[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(16),
      I1 => \X_1_d1_reg[17]_i_2__0\(16),
      O => Mint_2(0)
    );
\X_1_d1[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(23),
      I1 => \X_1_d1_reg[17]_i_2__0\(23),
      O => Mint_3(3)
    );
\X_1_d1[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(22),
      I1 => \X_1_d1_reg[17]_i_2__0\(22),
      O => Mint_3(2)
    );
\X_1_d1[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(21),
      I1 => \X_1_d1_reg[17]_i_2__0\(21),
      O => Mint_3(1)
    );
\X_1_d1[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(20),
      I1 => \X_1_d1_reg[17]_i_2__0\(20),
      O => Mint_3(0)
    );
\X_1_d1[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(11),
      I1 => \X_1_d1_reg[17]_i_2__0\(11),
      O => Mint_0(3)
    );
\X_1_d1[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(10),
      I1 => \X_1_d1_reg[17]_i_2__0\(10),
      O => Mint_0(2)
    );
\X_1_d1[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(9),
      I1 => \X_1_d1_reg[17]_i_2__0\(9),
      O => Mint_0(1)
    );
\X_1_d1[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(8),
      I1 => \X_1_d1_reg[17]_i_2__0\(8),
      O => Mint_0(0)
    );
\X_1_d1[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(15),
      I1 => \X_1_d1_reg[17]_i_2__0\(15),
      O => Mint_1(3)
    );
\X_1_d1[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(14),
      I1 => \X_1_d1_reg[17]_i_2__0\(14),
      O => Mint_1(2)
    );
\X_1_d1[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(13),
      I1 => \X_1_d1_reg[17]_i_2__0\(13),
      O => Mint_1(1)
    );
\X_1_d1[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(12),
      I1 => \X_1_d1_reg[17]_i_2__0\(12),
      O => Mint_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17 is
  port (
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \X_1_d1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Cin : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    convertedExponentAfterRounding : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sigProd : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17 : entity is "IntAdder_33_F250_uid17";
end design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17 is
  signal Cin_1_d1 : STD_LOGIC;
  signal X_1_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \X_1_d1[10]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[11]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[12]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[13]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[14]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[15]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[16]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[17]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[18]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[19]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[1]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[20]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[21]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[22]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[23]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[24]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[25]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[27]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[29]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[2]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[30]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[31]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[31]_i_3_n_0\ : STD_LOGIC;
  signal \X_1_d1[3]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[4]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[5]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[6]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[7]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[8]_i_1_n_0\ : STD_LOGIC;
  signal \X_1_d1[9]_i_1_n_0\ : STD_LOGIC;
  signal \local_storage[3]_i_2_n_0\ : STD_LOGIC;
  signal \local_storage_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \local_storage_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \local_storage_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \local_storage_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \local_storage_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \local_storage_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \local_storage_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \local_storage_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \local_storage_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \local_storage_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \local_storage_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \local_storage_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \local_storage_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \local_storage_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \local_storage_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \local_storage_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \local_storage_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \local_storage_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \local_storage_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \local_storage_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \local_storage_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \local_storage_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \local_storage_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \local_storage_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \local_storage_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \local_storage_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \local_storage_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \local_storage_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \local_storage_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \local_storage_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \local_storage_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \local_storage_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \NLW_local_storage_reg[33]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_local_storage_reg[33]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \X_1_d1[10]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \X_1_d1[11]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \X_1_d1[12]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \X_1_d1[13]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \X_1_d1[14]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \X_1_d1[15]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \X_1_d1[16]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \X_1_d1[17]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \X_1_d1[18]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \X_1_d1[19]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \X_1_d1[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \X_1_d1[20]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \X_1_d1[21]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \X_1_d1[22]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \X_1_d1[23]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \X_1_d1[24]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \X_1_d1[25]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \X_1_d1[26]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \X_1_d1[28]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \X_1_d1[29]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \X_1_d1[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \X_1_d1[30]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \X_1_d1[31]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \X_1_d1[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \X_1_d1[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \X_1_d1[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \X_1_d1[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \X_1_d1[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \X_1_d1[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \X_1_d1[9]_i_1\ : label is "soft_lutpair78";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \local_storage_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \local_storage_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \local_storage_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \local_storage_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \local_storage_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \local_storage_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \local_storage_reg[33]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \local_storage_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \local_storage_reg[7]_i_1\ : label is 35;
begin
Cin_1_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => Cin,
      Q => Cin_1_d1,
      R => '0'
    );
\X_1_d1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(1),
      I1 => sigProd(24),
      I2 => sigProd(0),
      O => p_0_in
    );
\X_1_d1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(11),
      I1 => sigProd(24),
      I2 => sigProd(10),
      O => \X_1_d1[10]_i_1_n_0\
    );
\X_1_d1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(12),
      I1 => sigProd(24),
      I2 => sigProd(11),
      O => \X_1_d1[11]_i_1_n_0\
    );
\X_1_d1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(13),
      I1 => sigProd(24),
      I2 => sigProd(12),
      O => \X_1_d1[12]_i_1_n_0\
    );
\X_1_d1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(14),
      I1 => sigProd(24),
      I2 => sigProd(13),
      O => \X_1_d1[13]_i_1_n_0\
    );
\X_1_d1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(15),
      I1 => sigProd(24),
      I2 => sigProd(14),
      O => \X_1_d1[14]_i_1_n_0\
    );
\X_1_d1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(16),
      I1 => sigProd(24),
      I2 => sigProd(15),
      O => \X_1_d1[15]_i_1_n_0\
    );
\X_1_d1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(17),
      I1 => sigProd(24),
      I2 => sigProd(16),
      O => \X_1_d1[16]_i_1_n_0\
    );
\X_1_d1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(18),
      I1 => sigProd(24),
      I2 => sigProd(17),
      O => \X_1_d1[17]_i_1_n_0\
    );
\X_1_d1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(19),
      I1 => sigProd(24),
      I2 => sigProd(18),
      O => \X_1_d1[18]_i_1_n_0\
    );
\X_1_d1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(20),
      I1 => sigProd(24),
      I2 => sigProd(19),
      O => \X_1_d1[19]_i_1_n_0\
    );
\X_1_d1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(2),
      I1 => sigProd(24),
      I2 => sigProd(1),
      O => \X_1_d1[1]_i_1_n_0\
    );
\X_1_d1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(21),
      I1 => sigProd(24),
      I2 => sigProd(20),
      O => \X_1_d1[20]_i_1_n_0\
    );
\X_1_d1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(22),
      I1 => sigProd(24),
      I2 => sigProd(21),
      O => \X_1_d1[21]_i_1_n_0\
    );
\X_1_d1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(23),
      I1 => sigProd(24),
      I2 => sigProd(22),
      O => \X_1_d1[22]_i_1_n_0\
    );
\X_1_d1[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => convertedExponentAfterRounding(0),
      I1 => sigProd(24),
      O => \X_1_d1[23]_i_1_n_0\
    );
\X_1_d1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => convertedExponentAfterRounding(1),
      I1 => sigProd(24),
      I2 => convertedExponentAfterRounding(0),
      O => \X_1_d1[24]_i_1_n_0\
    );
\X_1_d1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => convertedExponentAfterRounding(2),
      I1 => sigProd(24),
      I2 => convertedExponentAfterRounding(0),
      I3 => convertedExponentAfterRounding(1),
      O => \X_1_d1[25]_i_1_n_0\
    );
\X_1_d1[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99955555"
    )
        port map (
      I0 => convertedExponentAfterRounding(3),
      I1 => convertedExponentAfterRounding(1),
      I2 => convertedExponentAfterRounding(0),
      I3 => sigProd(24),
      I4 => convertedExponentAfterRounding(2),
      O => \X_1_d1[26]_i_1__0_n_0\
    );
\X_1_d1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656566666666666"
    )
        port map (
      I0 => convertedExponentAfterRounding(4),
      I1 => convertedExponentAfterRounding(3),
      I2 => convertedExponentAfterRounding(1),
      I3 => convertedExponentAfterRounding(0),
      I4 => sigProd(24),
      I5 => convertedExponentAfterRounding(2),
      O => \X_1_d1[27]_i_1_n_0\
    );
\X_1_d1[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => convertedExponentAfterRounding(5),
      I1 => \X_1_d1[31]_i_3_n_0\,
      O => \X_1_d1[28]_i_1__0_n_0\
    );
\X_1_d1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => convertedExponentAfterRounding(6),
      I1 => \X_1_d1[31]_i_3_n_0\,
      I2 => convertedExponentAfterRounding(5),
      O => \X_1_d1[29]_i_1_n_0\
    );
\X_1_d1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(3),
      I1 => sigProd(24),
      I2 => sigProd(2),
      O => \X_1_d1[2]_i_1_n_0\
    );
\X_1_d1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => convertedExponentAfterRounding(7),
      I1 => convertedExponentAfterRounding(6),
      I2 => convertedExponentAfterRounding(5),
      I3 => \X_1_d1[31]_i_3_n_0\,
      O => \X_1_d1[30]_i_1_n_0\
    );
\X_1_d1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => convertedExponentAfterRounding(6),
      I1 => convertedExponentAfterRounding(5),
      I2 => \X_1_d1[31]_i_3_n_0\,
      I3 => convertedExponentAfterRounding(7),
      O => \X_1_d1[31]_i_1_n_0\
    );
\X_1_d1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88800000"
    )
        port map (
      I0 => convertedExponentAfterRounding(4),
      I1 => convertedExponentAfterRounding(2),
      I2 => sigProd(24),
      I3 => convertedExponentAfterRounding(0),
      I4 => convertedExponentAfterRounding(1),
      I5 => convertedExponentAfterRounding(3),
      O => \X_1_d1[31]_i_3_n_0\
    );
\X_1_d1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(4),
      I1 => sigProd(24),
      I2 => sigProd(3),
      O => \X_1_d1[3]_i_1_n_0\
    );
\X_1_d1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(5),
      I1 => sigProd(24),
      I2 => sigProd(4),
      O => \X_1_d1[4]_i_1_n_0\
    );
\X_1_d1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(6),
      I1 => sigProd(24),
      I2 => sigProd(5),
      O => \X_1_d1[5]_i_1_n_0\
    );
\X_1_d1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(7),
      I1 => sigProd(24),
      I2 => sigProd(6),
      O => \X_1_d1[6]_i_1_n_0\
    );
\X_1_d1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(8),
      I1 => sigProd(24),
      I2 => sigProd(7),
      O => \X_1_d1[7]_i_1_n_0\
    );
\X_1_d1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(9),
      I1 => sigProd(24),
      I2 => sigProd(8),
      O => \X_1_d1[8]_i_1_n_0\
    );
\X_1_d1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sigProd(10),
      I1 => sigProd(24),
      I2 => sigProd(9),
      O => \X_1_d1[9]_i_1_n_0\
    );
\X_1_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => p_0_in,
      Q => X_1_d1(0),
      R => '0'
    );
\X_1_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[10]_i_1_n_0\,
      Q => X_1_d1(10),
      R => '0'
    );
\X_1_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[11]_i_1_n_0\,
      Q => X_1_d1(11),
      R => '0'
    );
\X_1_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[12]_i_1_n_0\,
      Q => X_1_d1(12),
      R => '0'
    );
\X_1_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[13]_i_1_n_0\,
      Q => X_1_d1(13),
      R => '0'
    );
\X_1_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[14]_i_1_n_0\,
      Q => X_1_d1(14),
      R => '0'
    );
\X_1_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[15]_i_1_n_0\,
      Q => X_1_d1(15),
      R => '0'
    );
\X_1_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[16]_i_1_n_0\,
      Q => X_1_d1(16),
      R => '0'
    );
\X_1_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[17]_i_1_n_0\,
      Q => X_1_d1(17),
      R => '0'
    );
\X_1_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[18]_i_1_n_0\,
      Q => X_1_d1(18),
      R => '0'
    );
\X_1_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[19]_i_1_n_0\,
      Q => X_1_d1(19),
      R => '0'
    );
\X_1_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[1]_i_1_n_0\,
      Q => X_1_d1(1),
      R => '0'
    );
\X_1_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[20]_i_1_n_0\,
      Q => X_1_d1(20),
      R => '0'
    );
\X_1_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[21]_i_1_n_0\,
      Q => X_1_d1(21),
      R => '0'
    );
\X_1_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[22]_i_1_n_0\,
      Q => X_1_d1(22),
      R => '0'
    );
\X_1_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[23]_i_1_n_0\,
      Q => X_1_d1(23),
      R => '0'
    );
\X_1_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[24]_i_1_n_0\,
      Q => X_1_d1(24),
      R => '0'
    );
\X_1_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[25]_i_1_n_0\,
      Q => X_1_d1(25),
      R => '0'
    );
\X_1_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[26]_i_1__0_n_0\,
      Q => X_1_d1(26),
      R => '0'
    );
\X_1_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[27]_i_1_n_0\,
      Q => X_1_d1(27),
      R => '0'
    );
\X_1_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[28]_i_1__0_n_0\,
      Q => X_1_d1(28),
      R => '0'
    );
\X_1_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[29]_i_1_n_0\,
      Q => X_1_d1(29),
      R => '0'
    );
\X_1_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[2]_i_1_n_0\,
      Q => X_1_d1(2),
      R => '0'
    );
\X_1_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[30]_i_1_n_0\,
      Q => X_1_d1(30),
      R => '0'
    );
\X_1_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[31]_i_1_n_0\,
      Q => X_1_d1(31),
      R => '0'
    );
\X_1_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[3]_i_1_n_0\,
      Q => X_1_d1(3),
      R => '0'
    );
\X_1_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[4]_i_1_n_0\,
      Q => X_1_d1(4),
      R => '0'
    );
\X_1_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[5]_i_1_n_0\,
      Q => X_1_d1(5),
      R => '0'
    );
\X_1_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[6]_i_1_n_0\,
      Q => X_1_d1(6),
      R => '0'
    );
\X_1_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[7]_i_1_n_0\,
      Q => X_1_d1(7),
      R => '0'
    );
\X_1_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[8]_i_1_n_0\,
      Q => X_1_d1(8),
      R => '0'
    );
\X_1_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[9]_i_1_n_0\,
      Q => X_1_d1(9),
      R => '0'
    );
\local_storage[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => X_1_d1(0),
      I1 => Cin_1_d1,
      O => \local_storage[3]_i_2_n_0\
    );
\local_storage_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_storage_reg[7]_i_1_n_0\,
      CO(3) => \local_storage_reg[11]_i_1_n_0\,
      CO(2) => \local_storage_reg[11]_i_1_n_1\,
      CO(1) => \local_storage_reg[11]_i_1_n_2\,
      CO(0) => \local_storage_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => X_1_d1(11 downto 8),
      O(3 downto 0) => D(11 downto 8),
      S(3 downto 0) => X_1_d1(11 downto 8)
    );
\local_storage_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_storage_reg[11]_i_1_n_0\,
      CO(3) => \local_storage_reg[15]_i_1_n_0\,
      CO(2) => \local_storage_reg[15]_i_1_n_1\,
      CO(1) => \local_storage_reg[15]_i_1_n_2\,
      CO(0) => \local_storage_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => X_1_d1(15 downto 12),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => X_1_d1(15 downto 12)
    );
\local_storage_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_storage_reg[15]_i_1_n_0\,
      CO(3) => \local_storage_reg[19]_i_1_n_0\,
      CO(2) => \local_storage_reg[19]_i_1_n_1\,
      CO(1) => \local_storage_reg[19]_i_1_n_2\,
      CO(0) => \local_storage_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => X_1_d1(19 downto 16),
      O(3 downto 0) => D(19 downto 16),
      S(3 downto 0) => X_1_d1(19 downto 16)
    );
\local_storage_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_storage_reg[19]_i_1_n_0\,
      CO(3) => \local_storage_reg[23]_i_1_n_0\,
      CO(2) => \local_storage_reg[23]_i_1_n_1\,
      CO(1) => \local_storage_reg[23]_i_1_n_2\,
      CO(0) => \local_storage_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => X_1_d1(23 downto 20),
      O(3 downto 0) => D(23 downto 20),
      S(3 downto 0) => X_1_d1(23 downto 20)
    );
\local_storage_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_storage_reg[23]_i_1_n_0\,
      CO(3) => \local_storage_reg[27]_i_1_n_0\,
      CO(2) => \local_storage_reg[27]_i_1_n_1\,
      CO(1) => \local_storage_reg[27]_i_1_n_2\,
      CO(0) => \local_storage_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => X_1_d1(27 downto 24),
      O(3 downto 0) => D(27 downto 24),
      S(3 downto 0) => X_1_d1(27 downto 24)
    );
\local_storage_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_storage_reg[27]_i_1_n_0\,
      CO(3) => \local_storage_reg[30]_i_1_n_0\,
      CO(2) => \local_storage_reg[30]_i_1_n_1\,
      CO(1) => \local_storage_reg[30]_i_1_n_2\,
      CO(0) => \local_storage_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => X_1_d1(31 downto 28),
      O(3) => O(0),
      O(2 downto 0) => D(30 downto 28),
      S(3 downto 0) => X_1_d1(31 downto 28)
    );
\local_storage_reg[33]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_storage_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_local_storage_reg[33]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_local_storage_reg[33]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \X_1_d1_reg[31]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => X_1_d1(31)
    );
\local_storage_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \local_storage_reg[3]_i_1_n_0\,
      CO(2) => \local_storage_reg[3]_i_1_n_1\,
      CO(1) => \local_storage_reg[3]_i_1_n_2\,
      CO(0) => \local_storage_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => X_1_d1(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 1) => X_1_d1(3 downto 1),
      S(0) => \local_storage[3]_i_2_n_0\
    );
\local_storage_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_storage_reg[3]_i_1_n_0\,
      CO(3) => \local_storage_reg[7]_i_1_n_0\,
      CO(2) => \local_storage_reg[7]_i_1_n_1\,
      CO(1) => \local_storage_reg[7]_i_1_n_2\,
      CO(0) => \local_storage_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => X_1_d1(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => X_1_d1(7 downto 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17_4 is
  port (
    \X_1_d1_reg[31]_0\ : out STD_LOGIC;
    \X_1_d1_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fA2_d1[14]_i_7_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \X_1_d1_reg[27]_1\ : out STD_LOGIC;
    \X_1_d1_reg[27]_2\ : out STD_LOGIC;
    \X_1_d1_reg[27]_3\ : out STD_LOGIC;
    \X_1_d1_reg[27]_4\ : out STD_LOGIC;
    \X_1_d1_reg[27]_5\ : out STD_LOGIC;
    \X_1_d1_reg[27]_6\ : out STD_LOGIC;
    \X_1_d1_reg[27]_7\ : out STD_LOGIC;
    \X_1_d1_reg[23]_0\ : out STD_LOGIC;
    \X_1_d1_reg[27]_8\ : out STD_LOGIC;
    Cin : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \X_1_d1_reg[21]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[17]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[13]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[9]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_1_d1_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17_4 : entity is "IntAdder_33_F250_uid17";
end design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17_4;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17_4 is
  signal Cin_1_d1_reg_n_0 : STD_LOGIC;
  signal \X_1_d1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \X_1_d1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^x_1_d1_reg[27]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \X_1_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[10]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[11]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[12]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[13]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[14]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[15]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[16]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[17]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[18]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[19]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[20]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[21]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[22]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[23]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[24]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[25]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[26]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[27]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[28]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[29]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[30]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[31]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[7]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[8]\ : STD_LOGIC;
  signal \X_1_d1_reg_n_0_[9]\ : STD_LOGIC;
  signal eA0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fA2_d1[0]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[10]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[10]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1[10]_i_4_n_0\ : STD_LOGIC;
  signal \fA2_d1[10]_i_5_n_0\ : STD_LOGIC;
  signal \fA2_d1[10]_i_7_n_0\ : STD_LOGIC;
  signal \fA2_d1[11]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[11]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1[11]_i_4_n_0\ : STD_LOGIC;
  signal \fA2_d1[11]_i_5_n_0\ : STD_LOGIC;
  signal \fA2_d1[11]_i_6_n_0\ : STD_LOGIC;
  signal \fA2_d1[11]_i_7_n_0\ : STD_LOGIC;
  signal \fA2_d1[11]_i_8_n_0\ : STD_LOGIC;
  signal \fA2_d1[12]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[12]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1[12]_i_4_n_0\ : STD_LOGIC;
  signal \fA2_d1[12]_i_5_n_0\ : STD_LOGIC;
  signal \fA2_d1[12]_i_6_n_0\ : STD_LOGIC;
  signal \fA2_d1[12]_i_7_n_0\ : STD_LOGIC;
  signal \fA2_d1[12]_i_8_n_0\ : STD_LOGIC;
  signal \fA2_d1[13]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[13]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1[13]_i_4_n_0\ : STD_LOGIC;
  signal \fA2_d1[13]_i_5_n_0\ : STD_LOGIC;
  signal \fA2_d1[13]_i_6_n_0\ : STD_LOGIC;
  signal \fA2_d1[13]_i_7_n_0\ : STD_LOGIC;
  signal \fA2_d1[13]_i_8_n_0\ : STD_LOGIC;
  signal \fA2_d1[14]_i_10_n_0\ : STD_LOGIC;
  signal \fA2_d1[14]_i_11_n_0\ : STD_LOGIC;
  signal \fA2_d1[14]_i_12_n_0\ : STD_LOGIC;
  signal \fA2_d1[14]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[14]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1[14]_i_4_n_0\ : STD_LOGIC;
  signal \fA2_d1[14]_i_5_n_0\ : STD_LOGIC;
  signal \fA2_d1[14]_i_6_n_0\ : STD_LOGIC;
  signal \fA2_d1[14]_i_7_n_0\ : STD_LOGIC;
  signal \fA2_d1[14]_i_8_n_0\ : STD_LOGIC;
  signal \fA2_d1[14]_i_9_n_0\ : STD_LOGIC;
  signal \fA2_d1[1]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[2]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[3]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[4]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[4]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1[5]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[5]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1[6]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[6]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1[6]_i_4_n_0\ : STD_LOGIC;
  signal \fA2_d1[7]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[7]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1[7]_i_4_n_0\ : STD_LOGIC;
  signal \fA2_d1[7]_i_5_n_0\ : STD_LOGIC;
  signal \fA2_d1[7]_i_6_n_0\ : STD_LOGIC;
  signal \fA2_d1[8]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[8]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1[8]_i_4_n_0\ : STD_LOGIC;
  signal \fA2_d1[8]_i_5_n_0\ : STD_LOGIC;
  signal \fA2_d1[9]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1[9]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1[9]_i_4_n_0\ : STD_LOGIC;
  signal \fA2_d1[9]_i_5_n_0\ : STD_LOGIC;
  signal \fA2_d1_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \fA2_d1_reg[10]_i_6_n_1\ : STD_LOGIC;
  signal \fA2_d1_reg[10]_i_6_n_2\ : STD_LOGIC;
  signal \fA2_d1_reg[10]_i_6_n_3\ : STD_LOGIC;
  signal \fA2_d1_reg[10]_i_6_n_4\ : STD_LOGIC;
  signal \fA2_d1_reg[10]_i_6_n_5\ : STD_LOGIC;
  signal \fA2_d1_reg[10]_i_6_n_6\ : STD_LOGIC;
  signal \fA2_d1_reg[10]_i_6_n_7\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_13_n_1\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_13_n_2\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_13_n_3\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_13_n_4\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_13_n_5\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_13_n_6\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_13_n_7\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_14_n_0\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_14_n_1\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_14_n_2\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_14_n_3\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_14_n_4\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_14_n_5\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_14_n_6\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_14_n_7\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_15_n_0\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_15_n_1\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_15_n_2\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_15_n_3\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_15_n_4\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_15_n_5\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_15_n_6\ : STD_LOGIC;
  signal \fA2_d1_reg[14]_i_15_n_7\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_2_n_1\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_3_n_1\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_3_n_2\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_3_n_3\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_3_n_4\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_3_n_5\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_3_n_6\ : STD_LOGIC;
  signal \fA2_d1_reg[22]_i_3_n_7\ : STD_LOGIC;
  signal \fA2_d1_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \fA2_d1_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \fA2_d1_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \fA2_d1_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal overFl0_d1_i_3_n_0 : STD_LOGIC;
  signal overFl0_d1_i_4_n_0 : STD_LOGIC;
  signal overFl0_d1_reg_i_2_n_0 : STD_LOGIC;
  signal overFl0_d1_reg_i_2_n_1 : STD_LOGIC;
  signal overFl0_d1_reg_i_2_n_2 : STD_LOGIC;
  signal overFl0_d1_reg_i_2_n_3 : STD_LOGIC;
  signal overFl0_d1_reg_i_2_n_4 : STD_LOGIC;
  signal overFl0_d1_reg_i_5_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal NLW_overFl0_d1_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_overFl0_d1_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \X_1_d1[10]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \X_1_d1[11]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \X_1_d1[12]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \X_1_d1[13]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \X_1_d1[14]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \X_1_d1[15]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \X_1_d1[16]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \X_1_d1[17]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \X_1_d1[18]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \X_1_d1[19]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \X_1_d1[1]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \X_1_d1[20]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \X_1_d1[21]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \X_1_d1[22]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \X_1_d1[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \X_1_d1[3]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \X_1_d1[4]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \X_1_d1[5]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \X_1_d1[6]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \X_1_d1[7]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \X_1_d1[8]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \X_1_d1[9]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \fA2_d1[10]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \fA2_d1[10]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \fA2_d1[10]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \fA2_d1[11]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \fA2_d1[11]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \fA2_d1[12]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \fA2_d1[12]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \fA2_d1[12]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \fA2_d1[13]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \fA2_d1[13]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \fA2_d1[13]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \fA2_d1[14]_i_12\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \fA2_d1[14]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \fA2_d1[14]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \fA2_d1[14]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \fA2_d1[14]_i_5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \fA2_d1[14]_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \fA2_d1[23]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \fA2_d1[5]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \fA2_d1[6]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \fA2_d1[6]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \fA2_d1[7]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \fA2_d1[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \fA2_d1[8]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \fA2_d1[8]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \fA2_d1[9]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \fA2_d1[9]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \fA2_d1[9]_i_4\ : label is "soft_lutpair6";
begin
  \X_1_d1_reg[27]_0\(3 downto 0) <= \^x_1_d1_reg[27]_0\(3 downto 0);
Cin_1_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => Cin,
      Q => Cin_1_d1_reg_n_0,
      R => '0'
    );
\X_1_d1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[1]_0\(1),
      I1 => O(2),
      I2 => \X_1_d1_reg[1]_0\(0),
      O => p_0_in
    );
\X_1_d1[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[13]_0\(1),
      I1 => O(2),
      I2 => \X_1_d1_reg[13]_0\(0),
      O => \X_1_d1[10]_i_1__0_n_0\
    );
\X_1_d1[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[13]_0\(2),
      I1 => O(2),
      I2 => \X_1_d1_reg[13]_0\(1),
      O => \X_1_d1[11]_i_1__0_n_0\
    );
\X_1_d1[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[13]_0\(3),
      I1 => O(2),
      I2 => \X_1_d1_reg[13]_0\(2),
      O => \X_1_d1[12]_i_1__0_n_0\
    );
\X_1_d1[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[17]_0\(0),
      I1 => O(2),
      I2 => \X_1_d1_reg[13]_0\(3),
      O => \X_1_d1[13]_i_1__0_n_0\
    );
\X_1_d1[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[17]_0\(1),
      I1 => O(2),
      I2 => \X_1_d1_reg[17]_0\(0),
      O => \X_1_d1[14]_i_1__0_n_0\
    );
\X_1_d1[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[17]_0\(2),
      I1 => O(2),
      I2 => \X_1_d1_reg[17]_0\(1),
      O => \X_1_d1[15]_i_1__0_n_0\
    );
\X_1_d1[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[17]_0\(3),
      I1 => O(2),
      I2 => \X_1_d1_reg[17]_0\(2),
      O => \X_1_d1[16]_i_1__0_n_0\
    );
\X_1_d1[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[21]_0\(0),
      I1 => O(2),
      I2 => \X_1_d1_reg[17]_0\(3),
      O => \X_1_d1[17]_i_1__0_n_0\
    );
\X_1_d1[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[21]_0\(1),
      I1 => O(2),
      I2 => \X_1_d1_reg[21]_0\(0),
      O => \X_1_d1[18]_i_1__0_n_0\
    );
\X_1_d1[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[21]_0\(2),
      I1 => O(2),
      I2 => \X_1_d1_reg[21]_0\(1),
      O => \X_1_d1[19]_i_1__0_n_0\
    );
\X_1_d1[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[5]_0\(0),
      I1 => O(2),
      I2 => \X_1_d1_reg[1]_0\(1),
      O => \X_1_d1[1]_i_1__0_n_0\
    );
\X_1_d1[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[21]_0\(3),
      I1 => O(2),
      I2 => \X_1_d1_reg[21]_0\(2),
      O => \X_1_d1[20]_i_1__0_n_0\
    );
\X_1_d1[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(0),
      I1 => O(2),
      I2 => \X_1_d1_reg[21]_0\(3),
      O => \X_1_d1[21]_i_1__0_n_0\
    );
\X_1_d1[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(0),
      O => \X_1_d1[22]_i_1__0_n_0\
    );
\X_1_d1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[5]_0\(1),
      I1 => O(2),
      I2 => \X_1_d1_reg[5]_0\(0),
      O => \X_1_d1[2]_i_1__0_n_0\
    );
\X_1_d1[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[5]_0\(2),
      I1 => O(2),
      I2 => \X_1_d1_reg[5]_0\(1),
      O => \X_1_d1[3]_i_1__0_n_0\
    );
\X_1_d1[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[5]_0\(3),
      I1 => O(2),
      I2 => \X_1_d1_reg[5]_0\(2),
      O => \X_1_d1[4]_i_1__0_n_0\
    );
\X_1_d1[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[9]_0\(0),
      I1 => O(2),
      I2 => \X_1_d1_reg[5]_0\(3),
      O => \X_1_d1[5]_i_1__0_n_0\
    );
\X_1_d1[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[9]_0\(1),
      I1 => O(2),
      I2 => \X_1_d1_reg[9]_0\(0),
      O => \X_1_d1[6]_i_1__0_n_0\
    );
\X_1_d1[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[9]_0\(2),
      I1 => O(2),
      I2 => \X_1_d1_reg[9]_0\(1),
      O => \X_1_d1[7]_i_1__0_n_0\
    );
\X_1_d1[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[9]_0\(3),
      I1 => O(2),
      I2 => \X_1_d1_reg[9]_0\(2),
      O => \X_1_d1[8]_i_1__0_n_0\
    );
\X_1_d1[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \X_1_d1_reg[13]_0\(0),
      I1 => O(2),
      I2 => \X_1_d1_reg[9]_0\(3),
      O => \X_1_d1[9]_i_1__0_n_0\
    );
\X_1_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => p_0_in,
      Q => \X_1_d1_reg_n_0_[0]\,
      R => '0'
    );
\X_1_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[10]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[10]\,
      R => '0'
    );
\X_1_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[11]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[11]\,
      R => '0'
    );
\X_1_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[12]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[12]\,
      R => '0'
    );
\X_1_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[13]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[13]\,
      R => '0'
    );
\X_1_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[14]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[14]\,
      R => '0'
    );
\X_1_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[15]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[15]\,
      R => '0'
    );
\X_1_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[16]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[16]\,
      R => '0'
    );
\X_1_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[17]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[17]\,
      R => '0'
    );
\X_1_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[18]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[18]\,
      R => '0'
    );
\X_1_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[19]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[19]\,
      R => '0'
    );
\X_1_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[1]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[1]\,
      R => '0'
    );
\X_1_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[20]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[20]\,
      R => '0'
    );
\X_1_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[21]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[21]\,
      R => '0'
    );
\X_1_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[22]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[22]\,
      R => '0'
    );
\X_1_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(0),
      Q => \X_1_d1_reg_n_0_[23]\,
      R => '0'
    );
\X_1_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(1),
      Q => \X_1_d1_reg_n_0_[24]\,
      R => '0'
    );
\X_1_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(2),
      Q => \X_1_d1_reg_n_0_[25]\,
      R => '0'
    );
\X_1_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(3),
      Q => \X_1_d1_reg_n_0_[26]\,
      R => '0'
    );
\X_1_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(4),
      Q => \X_1_d1_reg_n_0_[27]\,
      R => '0'
    );
\X_1_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(5),
      Q => \X_1_d1_reg_n_0_[28]\,
      R => '0'
    );
\X_1_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(6),
      Q => \X_1_d1_reg_n_0_[29]\,
      R => '0'
    );
\X_1_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[2]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[2]\,
      R => '0'
    );
\X_1_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(7),
      Q => \X_1_d1_reg_n_0_[30]\,
      R => '0'
    );
\X_1_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(8),
      Q => \X_1_d1_reg_n_0_[31]\,
      R => '0'
    );
\X_1_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[3]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[3]\,
      R => '0'
    );
\X_1_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[4]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[4]\,
      R => '0'
    );
\X_1_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[5]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[5]\,
      R => '0'
    );
\X_1_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[6]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[6]\,
      R => '0'
    );
\X_1_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[7]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[7]\,
      R => '0'
    );
\X_1_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[8]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[8]\,
      R => '0'
    );
\X_1_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \X_1_d1[9]_i_1__0_n_0\,
      Q => \X_1_d1_reg_n_0_[9]\,
      R => '0'
    );
\fA2_d1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B800000000"
    )
        port map (
      I0 => \fA2_d1[0]_i_2_n_0\,
      I1 => \fA2_d1[14]_i_4_n_0\,
      I2 => \fA2_d1[8]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[8]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(0)
    );
\fA2_d1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2BFC28302BC0280"
    )
        port map (
      I0 => \fA2_d1[4]_i_3_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(2),
      I4 => \fA2_d1[8]_i_5_n_0\,
      I5 => \fA2_d1[12]_i_7_n_0\,
      O => \fA2_d1[0]_i_2_n_0\
    );
\fA2_d1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFA0C0A000000000"
    )
        port map (
      I0 => \fA2_d1[10]_i_2_n_0\,
      I1 => \fA2_d1[10]_i_3_n_0\,
      I2 => \fA2_d1[14]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[10]_i_4_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(10)
    );
\fA2_d1[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[14]_i_11_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[14]_i_8_n_0\,
      O => \fA2_d1[10]_i_2_n_0\
    );
\fA2_d1[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[10]_i_5_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[14]_i_10_n_0\,
      O => \fA2_d1[10]_i_3_n_0\
    );
\fA2_d1[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B28"
    )
        port map (
      I0 => \fA2_d1[14]_i_9_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => eA0(0),
      O => \fA2_d1[10]_i_4_n_0\
    );
\fA2_d1[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_15_n_5\,
      I1 => \fA2_d1_reg[14]_i_15_n_6\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_15_n_7\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[10]_i_6_n_4\,
      O => \fA2_d1[10]_i_5_n_0\
    );
\fA2_d1[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \X_1_d1_reg_n_0_[0]\,
      I1 => Cin_1_d1_reg_n_0,
      O => \fA2_d1[10]_i_7_n_0\
    );
\fA2_d1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFA0C0A000000000"
    )
        port map (
      I0 => \fA2_d1[11]_i_2_n_0\,
      I1 => \fA2_d1[11]_i_3_n_0\,
      I2 => \fA2_d1[14]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[11]_i_4_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(11)
    );
\fA2_d1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[11]_i_5_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[11]_i_6_n_0\,
      O => \fA2_d1[11]_i_2_n_0\
    );
\fA2_d1[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[11]_i_7_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[11]_i_8_n_0\,
      O => \fA2_d1[11]_i_3_n_0\
    );
\fA2_d1[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF33B8B80000"
    )
        port map (
      I0 => \fA2_d1_reg[22]_i_2_n_7\,
      I1 => eA0(0),
      I2 => \fA2_d1_reg[22]_i_2_n_6\,
      I3 => \fA2_d1_reg[22]_i_2_n_5\,
      I4 => \^x_1_d1_reg[27]_0\(1),
      I5 => \^x_1_d1_reg[27]_0\(0),
      O => \fA2_d1[11]_i_4_n_0\
    );
\fA2_d1[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_13_n_4\,
      I1 => \fA2_d1_reg[14]_i_13_n_5\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_13_n_6\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_13_n_7\,
      O => \fA2_d1[11]_i_5_n_0\
    );
\fA2_d1[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[22]_i_3_n_4\,
      I1 => \fA2_d1_reg[22]_i_3_n_5\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[22]_i_3_n_6\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[22]_i_3_n_7\,
      O => \fA2_d1[11]_i_6_n_0\
    );
\fA2_d1[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_15_n_4\,
      I1 => \fA2_d1_reg[14]_i_15_n_5\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_15_n_6\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_15_n_7\,
      O => \fA2_d1[11]_i_7_n_0\
    );
\fA2_d1[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_14_n_4\,
      I1 => \fA2_d1_reg[14]_i_14_n_5\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_14_n_6\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_14_n_7\,
      O => \fA2_d1[11]_i_8_n_0\
    );
\fA2_d1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFA0C0A000000000"
    )
        port map (
      I0 => \fA2_d1[12]_i_2_n_0\,
      I1 => \fA2_d1[12]_i_3_n_0\,
      I2 => \fA2_d1[14]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[12]_i_4_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(12)
    );
\fA2_d1[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[12]_i_5_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[12]_i_6_n_0\,
      O => \fA2_d1[12]_i_2_n_0\
    );
\fA2_d1[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[12]_i_7_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[12]_i_8_n_0\,
      O => \fA2_d1[12]_i_3_n_0\
    );
\fA2_d1[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCB800"
    )
        port map (
      I0 => \fA2_d1_reg[22]_i_2_n_6\,
      I1 => eA0(0),
      I2 => \fA2_d1_reg[22]_i_2_n_5\,
      I3 => \^x_1_d1_reg[27]_0\(1),
      I4 => \^x_1_d1_reg[27]_0\(0),
      O => \fA2_d1[12]_i_4_n_0\
    );
\fA2_d1[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[22]_i_3_n_7\,
      I1 => \fA2_d1_reg[14]_i_13_n_4\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_13_n_5\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_13_n_6\,
      O => \fA2_d1[12]_i_5_n_0\
    );
\fA2_d1[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[22]_i_2_n_7\,
      I1 => \fA2_d1_reg[22]_i_3_n_4\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[22]_i_3_n_5\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[22]_i_3_n_6\,
      O => \fA2_d1[12]_i_6_n_0\
    );
\fA2_d1[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_14_n_7\,
      I1 => \fA2_d1_reg[14]_i_15_n_4\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_15_n_5\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_15_n_6\,
      O => \fA2_d1[12]_i_7_n_0\
    );
\fA2_d1[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_13_n_7\,
      I1 => \fA2_d1_reg[14]_i_14_n_4\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_14_n_5\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_14_n_6\,
      O => \fA2_d1[12]_i_8_n_0\
    );
\fA2_d1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFA0C0A000000000"
    )
        port map (
      I0 => \fA2_d1[13]_i_2_n_0\,
      I1 => \fA2_d1[13]_i_3_n_0\,
      I2 => \fA2_d1[14]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[13]_i_4_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(13)
    );
\fA2_d1[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[13]_i_5_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[13]_i_6_n_0\,
      O => \fA2_d1[13]_i_2_n_0\
    );
\fA2_d1[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[13]_i_7_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[13]_i_8_n_0\,
      O => \fA2_d1[13]_i_3_n_0\
    );
\fA2_d1[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \fA2_d1_reg[22]_i_2_n_5\,
      I1 => eA0(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(0),
      O => \fA2_d1[13]_i_4_n_0\
    );
\fA2_d1[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[22]_i_3_n_6\,
      I1 => \fA2_d1_reg[22]_i_3_n_7\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_13_n_4\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_13_n_5\,
      O => \fA2_d1[13]_i_5_n_0\
    );
\fA2_d1[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[22]_i_2_n_6\,
      I1 => \fA2_d1_reg[22]_i_2_n_7\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[22]_i_3_n_4\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[22]_i_3_n_5\,
      O => \fA2_d1[13]_i_6_n_0\
    );
\fA2_d1[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_14_n_6\,
      I1 => \fA2_d1_reg[14]_i_14_n_7\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_15_n_4\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_15_n_5\,
      O => \fA2_d1[13]_i_7_n_0\
    );
\fA2_d1[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_13_n_6\,
      I1 => \fA2_d1_reg[14]_i_13_n_7\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_14_n_4\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_14_n_5\,
      O => \fA2_d1[13]_i_8_n_0\
    );
\fA2_d1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFA0C0A000000000"
    )
        port map (
      I0 => \fA2_d1[14]_i_2_n_0\,
      I1 => \fA2_d1[14]_i_3_n_0\,
      I2 => \fA2_d1[14]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[14]_i_6_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(14)
    );
\fA2_d1[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_14_n_5\,
      I1 => \fA2_d1_reg[14]_i_14_n_6\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_14_n_7\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_15_n_4\,
      O => \fA2_d1[14]_i_10_n_0\
    );
\fA2_d1[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_13_n_5\,
      I1 => \fA2_d1_reg[14]_i_13_n_6\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[14]_i_13_n_7\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_14_n_4\,
      O => \fA2_d1[14]_i_11_n_0\
    );
\fA2_d1[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^x_1_d1_reg[27]_0\(0),
      I1 => \^x_1_d1_reg[27]_0\(1),
      I2 => \^x_1_d1_reg[27]_0\(2),
      O => \fA2_d1[14]_i_12_n_0\
    );
\fA2_d1[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[14]_i_8_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[14]_i_9_n_0\,
      O => \fA2_d1[14]_i_2_n_0\
    );
\fA2_d1[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[14]_i_10_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[14]_i_11_n_0\,
      O => \fA2_d1[14]_i_3_n_0\
    );
\fA2_d1[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^x_1_d1_reg[27]_0\(2),
      I1 => \^x_1_d1_reg[27]_0\(1),
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \^x_1_d1_reg[27]_0\(3),
      O => \fA2_d1[14]_i_4_n_0\
    );
\fA2_d1[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^x_1_d1_reg[27]_0\(0),
      I1 => \^x_1_d1_reg[27]_0\(1),
      I2 => \^x_1_d1_reg[27]_0\(2),
      O => \fA2_d1[14]_i_5_n_0\
    );
\fA2_d1[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => eA0(0),
      I1 => \^x_1_d1_reg[27]_0\(1),
      I2 => \^x_1_d1_reg[27]_0\(0),
      O => \fA2_d1[14]_i_6_n_0\
    );
\fA2_d1[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => eA0(6),
      I1 => \^x_1_d1_reg[27]_0\(3),
      I2 => \fA2_d1[14]_i_12_n_0\,
      I3 => eA0(5),
      I4 => eA0(7),
      O => \fA2_d1[14]_i_7_n_0\
    );
\fA2_d1[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[22]_i_3_n_5\,
      I1 => \fA2_d1_reg[22]_i_3_n_6\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[22]_i_3_n_7\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[14]_i_13_n_4\,
      O => \fA2_d1[14]_i_8_n_0\
    );
\fA2_d1[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[22]_i_2_n_5\,
      I1 => \fA2_d1_reg[22]_i_2_n_6\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[22]_i_2_n_7\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[22]_i_3_n_4\,
      O => \fA2_d1[14]_i_9_n_0\
    );
\fA2_d1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE822200000000"
    )
        port map (
      I0 => \fA2_d1[7]_i_4_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(2),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(0),
      I4 => \fA2_d1[7]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \X_1_d1_reg[27]_1\
    );
\fA2_d1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE822200000000"
    )
        port map (
      I0 => \fA2_d1[8]_i_4_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(2),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(0),
      I4 => \fA2_d1[8]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \X_1_d1_reg[27]_2\
    );
\fA2_d1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE822200000000"
    )
        port map (
      I0 => \fA2_d1[9]_i_4_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(2),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(0),
      I4 => \fA2_d1[9]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \X_1_d1_reg[27]_3\
    );
\fA2_d1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE822200000000"
    )
        port map (
      I0 => \fA2_d1[10]_i_4_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(2),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(0),
      I4 => \fA2_d1[10]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \X_1_d1_reg[27]_4\
    );
\fA2_d1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE822200000000"
    )
        port map (
      I0 => \fA2_d1[11]_i_4_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(2),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(0),
      I4 => \fA2_d1[11]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \X_1_d1_reg[27]_5\
    );
\fA2_d1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B800000000"
    )
        port map (
      I0 => \fA2_d1[1]_i_2_n_0\,
      I1 => \fA2_d1[14]_i_4_n_0\,
      I2 => \fA2_d1[9]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[9]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(1)
    );
\fA2_d1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2BFC28302BC0280"
    )
        port map (
      I0 => \fA2_d1[5]_i_3_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(2),
      I4 => \fA2_d1[9]_i_5_n_0\,
      I5 => \fA2_d1[13]_i_7_n_0\,
      O => \fA2_d1[1]_i_2_n_0\
    );
\fA2_d1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE822200000000"
    )
        port map (
      I0 => \fA2_d1[12]_i_4_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(2),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(0),
      I4 => \fA2_d1[12]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \X_1_d1_reg[27]_6\
    );
\fA2_d1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEE822200000000"
    )
        port map (
      I0 => \fA2_d1[13]_i_4_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(2),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(0),
      I4 => \fA2_d1[13]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \X_1_d1_reg[27]_7\
    );
\fA2_d1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CEC002000000000"
    )
        port map (
      I0 => eA0(0),
      I1 => \^x_1_d1_reg[27]_0\(2),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(0),
      I4 => \fA2_d1[14]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \X_1_d1_reg[23]_0\
    );
\fA2_d1[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => \^x_1_d1_reg[27]_0\(0),
      I1 => \^x_1_d1_reg[27]_0\(1),
      I2 => \^x_1_d1_reg[27]_0\(2),
      I3 => \fA2_d1[7]_i_4_n_0\,
      I4 => \fA2_d1[14]_i_7_n_0\,
      O => \X_1_d1_reg[27]_8\
    );
\fA2_d1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B800000000"
    )
        port map (
      I0 => \fA2_d1[2]_i_2_n_0\,
      I1 => \fA2_d1[14]_i_4_n_0\,
      I2 => \fA2_d1[10]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[10]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(2)
    );
\fA2_d1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2BFC28302BC0280"
    )
        port map (
      I0 => \fA2_d1[6]_i_3_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(2),
      I4 => \fA2_d1[10]_i_5_n_0\,
      I5 => \fA2_d1[14]_i_10_n_0\,
      O => \fA2_d1[2]_i_2_n_0\
    );
\fA2_d1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B800000000"
    )
        port map (
      I0 => \fA2_d1[3]_i_2_n_0\,
      I1 => \fA2_d1[14]_i_4_n_0\,
      I2 => \fA2_d1[11]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[11]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(3)
    );
\fA2_d1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2BFC28302BC0280"
    )
        port map (
      I0 => \fA2_d1[7]_i_5_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(2),
      I4 => \fA2_d1[11]_i_7_n_0\,
      I5 => \fA2_d1[11]_i_8_n_0\,
      O => \fA2_d1[3]_i_2_n_0\
    );
\fA2_d1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B800000000"
    )
        port map (
      I0 => \fA2_d1[4]_i_2_n_0\,
      I1 => \fA2_d1[14]_i_4_n_0\,
      I2 => \fA2_d1[12]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[12]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(4)
    );
\fA2_d1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fA2_d1[4]_i_3_n_0\,
      I1 => \fA2_d1[8]_i_5_n_0\,
      I2 => \fA2_d1[14]_i_5_n_0\,
      I3 => \fA2_d1[12]_i_7_n_0\,
      I4 => \fA2_d1[6]_i_4_n_0\,
      I5 => \fA2_d1[12]_i_8_n_0\,
      O => \fA2_d1[4]_i_2_n_0\
    );
\fA2_d1[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => eA0(0),
      I1 => \fA2_d1_reg[10]_i_6_n_7\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      O => \fA2_d1[4]_i_3_n_0\
    );
\fA2_d1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B800000000"
    )
        port map (
      I0 => \fA2_d1[5]_i_2_n_0\,
      I1 => \fA2_d1[14]_i_4_n_0\,
      I2 => \fA2_d1[13]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[13]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(5)
    );
\fA2_d1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fA2_d1[5]_i_3_n_0\,
      I1 => \fA2_d1[9]_i_5_n_0\,
      I2 => \fA2_d1[14]_i_5_n_0\,
      I3 => \fA2_d1[13]_i_7_n_0\,
      I4 => \fA2_d1[6]_i_4_n_0\,
      I5 => \fA2_d1[13]_i_8_n_0\,
      O => \fA2_d1[5]_i_2_n_0\
    );
\fA2_d1[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \fA2_d1_reg[10]_i_6_n_7\,
      I1 => eA0(0),
      I2 => \fA2_d1_reg[10]_i_6_n_6\,
      I3 => \^x_1_d1_reg[27]_0\(0),
      O => \fA2_d1[5]_i_3_n_0\
    );
\fA2_d1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B800000000"
    )
        port map (
      I0 => \fA2_d1[6]_i_2_n_0\,
      I1 => \fA2_d1[14]_i_4_n_0\,
      I2 => \fA2_d1[14]_i_6_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[14]_i_2_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(6)
    );
\fA2_d1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fA2_d1[6]_i_3_n_0\,
      I1 => \fA2_d1[10]_i_5_n_0\,
      I2 => \fA2_d1[14]_i_5_n_0\,
      I3 => \fA2_d1[14]_i_10_n_0\,
      I4 => \fA2_d1[6]_i_4_n_0\,
      I5 => \fA2_d1[14]_i_11_n_0\,
      O => \fA2_d1[6]_i_2_n_0\
    );
\fA2_d1[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[10]_i_6_n_5\,
      I1 => \fA2_d1_reg[10]_i_6_n_6\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[10]_i_6_n_7\,
      I4 => eA0(0),
      O => \fA2_d1[6]_i_3_n_0\
    );
\fA2_d1[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^x_1_d1_reg[27]_0\(0),
      I1 => \^x_1_d1_reg[27]_0\(1),
      O => \fA2_d1[6]_i_4_n_0\
    );
\fA2_d1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFA0C0A000000000"
    )
        port map (
      I0 => \fA2_d1[7]_i_2_n_0\,
      I1 => \fA2_d1[7]_i_3_n_0\,
      I2 => \fA2_d1[14]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[7]_i_4_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(7)
    );
\fA2_d1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[11]_i_8_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[11]_i_5_n_0\,
      O => \fA2_d1[7]_i_2_n_0\
    );
\fA2_d1[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[7]_i_5_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[11]_i_7_n_0\,
      O => \fA2_d1[7]_i_3_n_0\
    );
\fA2_d1[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[11]_i_6_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[7]_i_6_n_0\,
      O => \fA2_d1[7]_i_4_n_0\
    );
\fA2_d1[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[10]_i_6_n_4\,
      I1 => \fA2_d1_reg[10]_i_6_n_5\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[10]_i_6_n_6\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[10]_i_6_n_7\,
      O => \fA2_d1[7]_i_5_n_0\
    );
\fA2_d1[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFC88FC"
    )
        port map (
      I0 => \fA2_d1_reg[22]_i_2_n_5\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \fA2_d1_reg[22]_i_2_n_6\,
      I3 => eA0(0),
      I4 => \fA2_d1_reg[22]_i_2_n_7\,
      O => \fA2_d1[7]_i_6_n_0\
    );
\fA2_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFA0C0A000000000"
    )
        port map (
      I0 => \fA2_d1[8]_i_2_n_0\,
      I1 => \fA2_d1[8]_i_3_n_0\,
      I2 => \fA2_d1[14]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[8]_i_4_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(8)
    );
\fA2_d1[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[12]_i_8_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[12]_i_5_n_0\,
      O => \fA2_d1[8]_i_2_n_0\
    );
\fA2_d1[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[8]_i_5_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[12]_i_7_n_0\,
      O => \fA2_d1[8]_i_3_n_0\
    );
\fA2_d1[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEB2B28E8E82B28"
    )
        port map (
      I0 => \fA2_d1[12]_i_6_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1_reg[22]_i_2_n_5\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[22]_i_2_n_6\,
      O => \fA2_d1[8]_i_4_n_0\
    );
\fA2_d1[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_15_n_7\,
      I1 => \fA2_d1_reg[10]_i_6_n_4\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[10]_i_6_n_5\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[10]_i_6_n_6\,
      O => \fA2_d1[8]_i_5_n_0\
    );
\fA2_d1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFA0C0A000000000"
    )
        port map (
      I0 => \fA2_d1[9]_i_2_n_0\,
      I1 => \fA2_d1[9]_i_3_n_0\,
      I2 => \fA2_d1[14]_i_4_n_0\,
      I3 => \fA2_d1[14]_i_5_n_0\,
      I4 => \fA2_d1[9]_i_4_n_0\,
      I5 => \fA2_d1[14]_i_7_n_0\,
      O => \fA2_d1[14]_i_7_0\(9)
    );
\fA2_d1[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[13]_i_8_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[13]_i_5_n_0\,
      O => \fA2_d1[9]_i_2_n_0\
    );
\fA2_d1[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \fA2_d1[9]_i_5_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \fA2_d1[13]_i_7_n_0\,
      O => \fA2_d1[9]_i_3_n_0\
    );
\fA2_d1[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2B2B282B"
    )
        port map (
      I0 => \fA2_d1[13]_i_6_n_0\,
      I1 => \^x_1_d1_reg[27]_0\(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => eA0(0),
      I4 => \fA2_d1_reg[22]_i_2_n_5\,
      O => \fA2_d1[9]_i_4_n_0\
    );
\fA2_d1[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \fA2_d1_reg[14]_i_15_n_6\,
      I1 => \fA2_d1_reg[14]_i_15_n_7\,
      I2 => \^x_1_d1_reg[27]_0\(0),
      I3 => \fA2_d1_reg[10]_i_6_n_4\,
      I4 => eA0(0),
      I5 => \fA2_d1_reg[10]_i_6_n_5\,
      O => \fA2_d1[9]_i_5_n_0\
    );
\fA2_d1_reg[10]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fA2_d1_reg[10]_i_6_n_0\,
      CO(2) => \fA2_d1_reg[10]_i_6_n_1\,
      CO(1) => \fA2_d1_reg[10]_i_6_n_2\,
      CO(0) => \fA2_d1_reg[10]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \X_1_d1_reg_n_0_[3]\,
      DI(2) => \X_1_d1_reg_n_0_[2]\,
      DI(1) => \X_1_d1_reg_n_0_[1]\,
      DI(0) => \X_1_d1_reg_n_0_[0]\,
      O(3) => \fA2_d1_reg[10]_i_6_n_4\,
      O(2) => \fA2_d1_reg[10]_i_6_n_5\,
      O(1) => \fA2_d1_reg[10]_i_6_n_6\,
      O(0) => \fA2_d1_reg[10]_i_6_n_7\,
      S(3) => \X_1_d1_reg_n_0_[3]\,
      S(2) => \X_1_d1_reg_n_0_[2]\,
      S(1) => \X_1_d1_reg_n_0_[1]\,
      S(0) => \fA2_d1[10]_i_7_n_0\
    );
\fA2_d1_reg[14]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \fA2_d1_reg[14]_i_14_n_0\,
      CO(3) => \fA2_d1_reg[14]_i_13_n_0\,
      CO(2) => \fA2_d1_reg[14]_i_13_n_1\,
      CO(1) => \fA2_d1_reg[14]_i_13_n_2\,
      CO(0) => \fA2_d1_reg[14]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \X_1_d1_reg_n_0_[15]\,
      DI(2) => \X_1_d1_reg_n_0_[14]\,
      DI(1) => \X_1_d1_reg_n_0_[13]\,
      DI(0) => \X_1_d1_reg_n_0_[12]\,
      O(3) => \fA2_d1_reg[14]_i_13_n_4\,
      O(2) => \fA2_d1_reg[14]_i_13_n_5\,
      O(1) => \fA2_d1_reg[14]_i_13_n_6\,
      O(0) => \fA2_d1_reg[14]_i_13_n_7\,
      S(3) => \X_1_d1_reg_n_0_[15]\,
      S(2) => \X_1_d1_reg_n_0_[14]\,
      S(1) => \X_1_d1_reg_n_0_[13]\,
      S(0) => \X_1_d1_reg_n_0_[12]\
    );
\fA2_d1_reg[14]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \fA2_d1_reg[14]_i_15_n_0\,
      CO(3) => \fA2_d1_reg[14]_i_14_n_0\,
      CO(2) => \fA2_d1_reg[14]_i_14_n_1\,
      CO(1) => \fA2_d1_reg[14]_i_14_n_2\,
      CO(0) => \fA2_d1_reg[14]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \X_1_d1_reg_n_0_[11]\,
      DI(2) => \X_1_d1_reg_n_0_[10]\,
      DI(1) => \X_1_d1_reg_n_0_[9]\,
      DI(0) => \X_1_d1_reg_n_0_[8]\,
      O(3) => \fA2_d1_reg[14]_i_14_n_4\,
      O(2) => \fA2_d1_reg[14]_i_14_n_5\,
      O(1) => \fA2_d1_reg[14]_i_14_n_6\,
      O(0) => \fA2_d1_reg[14]_i_14_n_7\,
      S(3) => \X_1_d1_reg_n_0_[11]\,
      S(2) => \X_1_d1_reg_n_0_[10]\,
      S(1) => \X_1_d1_reg_n_0_[9]\,
      S(0) => \X_1_d1_reg_n_0_[8]\
    );
\fA2_d1_reg[14]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \fA2_d1_reg[10]_i_6_n_0\,
      CO(3) => \fA2_d1_reg[14]_i_15_n_0\,
      CO(2) => \fA2_d1_reg[14]_i_15_n_1\,
      CO(1) => \fA2_d1_reg[14]_i_15_n_2\,
      CO(0) => \fA2_d1_reg[14]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \X_1_d1_reg_n_0_[7]\,
      DI(2) => \X_1_d1_reg_n_0_[6]\,
      DI(1) => \X_1_d1_reg_n_0_[5]\,
      DI(0) => \X_1_d1_reg_n_0_[4]\,
      O(3) => \fA2_d1_reg[14]_i_15_n_4\,
      O(2) => \fA2_d1_reg[14]_i_15_n_5\,
      O(1) => \fA2_d1_reg[14]_i_15_n_6\,
      O(0) => \fA2_d1_reg[14]_i_15_n_7\,
      S(3) => \X_1_d1_reg_n_0_[7]\,
      S(2) => \X_1_d1_reg_n_0_[6]\,
      S(1) => \X_1_d1_reg_n_0_[5]\,
      S(0) => \X_1_d1_reg_n_0_[4]\
    );
\fA2_d1_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fA2_d1_reg[22]_i_3_n_0\,
      CO(3) => \fA2_d1_reg[22]_i_2_n_0\,
      CO(2) => \fA2_d1_reg[22]_i_2_n_1\,
      CO(1) => \fA2_d1_reg[22]_i_2_n_2\,
      CO(0) => \fA2_d1_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \X_1_d1_reg_n_0_[23]\,
      DI(2) => \X_1_d1_reg_n_0_[22]\,
      DI(1) => \X_1_d1_reg_n_0_[21]\,
      DI(0) => \X_1_d1_reg_n_0_[20]\,
      O(3) => eA0(0),
      O(2) => \fA2_d1_reg[22]_i_2_n_5\,
      O(1) => \fA2_d1_reg[22]_i_2_n_6\,
      O(0) => \fA2_d1_reg[22]_i_2_n_7\,
      S(3) => \X_1_d1_reg_n_0_[23]\,
      S(2) => \X_1_d1_reg_n_0_[22]\,
      S(1) => \X_1_d1_reg_n_0_[21]\,
      S(0) => \X_1_d1_reg_n_0_[20]\
    );
\fA2_d1_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \fA2_d1_reg[14]_i_13_n_0\,
      CO(3) => \fA2_d1_reg[22]_i_3_n_0\,
      CO(2) => \fA2_d1_reg[22]_i_3_n_1\,
      CO(1) => \fA2_d1_reg[22]_i_3_n_2\,
      CO(0) => \fA2_d1_reg[22]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \X_1_d1_reg_n_0_[19]\,
      DI(2) => \X_1_d1_reg_n_0_[18]\,
      DI(1) => \X_1_d1_reg_n_0_[17]\,
      DI(0) => \X_1_d1_reg_n_0_[16]\,
      O(3) => \fA2_d1_reg[22]_i_3_n_4\,
      O(2) => \fA2_d1_reg[22]_i_3_n_5\,
      O(1) => \fA2_d1_reg[22]_i_3_n_6\,
      O(0) => \fA2_d1_reg[22]_i_3_n_7\,
      S(3) => \X_1_d1_reg_n_0_[19]\,
      S(2) => \X_1_d1_reg_n_0_[18]\,
      S(1) => \X_1_d1_reg_n_0_[17]\,
      S(0) => \X_1_d1_reg_n_0_[16]\
    );
\fA2_d1_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \fA2_d1_reg[22]_i_2_n_0\,
      CO(3) => \fA2_d1_reg[23]_i_3_n_0\,
      CO(2) => \fA2_d1_reg[23]_i_3_n_1\,
      CO(1) => \fA2_d1_reg[23]_i_3_n_2\,
      CO(0) => \fA2_d1_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \X_1_d1_reg_n_0_[27]\,
      DI(2) => \X_1_d1_reg_n_0_[26]\,
      DI(1) => \X_1_d1_reg_n_0_[25]\,
      DI(0) => \X_1_d1_reg_n_0_[24]\,
      O(3 downto 0) => \^x_1_d1_reg[27]_0\(3 downto 0),
      S(3) => \X_1_d1_reg_n_0_[27]\,
      S(2) => \X_1_d1_reg_n_0_[26]\,
      S(1) => \X_1_d1_reg_n_0_[25]\,
      S(0) => \X_1_d1_reg_n_0_[24]\
    );
overFl0_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => eA0(5),
      I1 => overFl0_d1_i_3_n_0,
      I2 => eA0(6),
      I3 => eA0(7),
      I4 => overFl0_d1_i_4_n_0,
      O => \X_1_d1_reg[31]_0\
    );
overFl0_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF800000"
    )
        port map (
      I0 => \^x_1_d1_reg[27]_0\(0),
      I1 => eA0(0),
      I2 => \^x_1_d1_reg[27]_0\(1),
      I3 => \^x_1_d1_reg[27]_0\(2),
      I4 => \^x_1_d1_reg[27]_0\(3),
      I5 => overFl0_d1_i_4_n_0,
      O => overFl0_d1_i_3_n_0
    );
overFl0_d1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => overFl0_d1_reg_i_5_n_3,
      I1 => overFl0_d1_reg_i_2_n_4,
      I2 => Q(0),
      I3 => Q(1),
      O => overFl0_d1_i_4_n_0
    );
overFl0_d1_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => \fA2_d1_reg[23]_i_3_n_0\,
      CO(3) => overFl0_d1_reg_i_2_n_0,
      CO(2) => overFl0_d1_reg_i_2_n_1,
      CO(1) => overFl0_d1_reg_i_2_n_2,
      CO(0) => overFl0_d1_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => \X_1_d1_reg_n_0_[31]\,
      DI(2) => \X_1_d1_reg_n_0_[30]\,
      DI(1) => \X_1_d1_reg_n_0_[29]\,
      DI(0) => \X_1_d1_reg_n_0_[28]\,
      O(3) => overFl0_d1_reg_i_2_n_4,
      O(2 downto 0) => eA0(7 downto 5),
      S(3) => \X_1_d1_reg_n_0_[31]\,
      S(2) => \X_1_d1_reg_n_0_[30]\,
      S(1) => \X_1_d1_reg_n_0_[29]\,
      S(0) => \X_1_d1_reg_n_0_[28]\
    );
overFl0_d1_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => overFl0_d1_reg_i_2_n_0,
      CO(3 downto 1) => NLW_overFl0_d1_reg_i_5_CO_UNCONNECTED(3 downto 1),
      CO(0) => overFl0_d1_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_overFl0_d1_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_fifo_n3 is
  port (
    reset_0 : out STD_LOGIC;
    \data_count_reg[0]_0\ : out STD_LOGIC;
    ip2bus_mstwr_src_rdy_n : out STD_LOGIC;
    ip2bus_mstwr_req : out STD_LOGIC;
    ip2bus_mstrd_req : out STD_LOGIC;
    ip2bus_mst_reset : out STD_LOGIC;
    ip2bus_mstwr_eof_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_count_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    debug_static_delay_out_valid : out STD_LOGIC;
    cache_present_reg_0 : out STD_LOGIC;
    \FSM_sequential_axiFSM_currentState_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    out_valid_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_valid_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_valid_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_valid_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_valid_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_valid_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_valid_reg_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_address_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \write_address_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[13]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[29]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_address_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \read_address_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_address_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[13]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[29]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_address_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_cmd_reg : out STD_LOGIC;
    sig_llink2wr_strm_tlast : out STD_LOGIC;
    debug_static_delay_out_data : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \ip2bus_mst_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \ip2bus_mstwr_d_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sys_clk : in STD_LOGIC;
    \data_count_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_count_reg[30]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \write_address_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \write_address_reg[9]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[13]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[17]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[21]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[25]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[29]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \write_address_reg[31]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \read_address_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_address_reg[9]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[13]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[17]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[21]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[25]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[29]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \read_address_reg[31]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cache_present_reg_1 : in STD_LOGIC;
    \data_count_reg[0]_1\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    bus2ip_mst_cmplt : in STD_LOGIC;
    \temp_data_reg[33]\ : in STD_LOGIC;
    is_stored : in STD_LOGIC;
    bus2ip_mst_cmdack : in STD_LOGIC;
    sig_cmd_empty_reg : in STD_LOGIC;
    \ram_out_reg[33]_0\ : in STD_LOGIC;
    cache_fresh_reg_0 : in STD_LOGIC;
    ip2bus_mstwr_src_rdy_n_i_reg_0 : in STD_LOGIC;
    \write_segment_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    debug_static_delay_in_data : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_fifo_n3 : entity is "axi_fifo_n3";
end design_1_audio_interface_wrap_0_0_axi_fifo_n3;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_fifo_n3 is
  signal \FSM_onehot_mainFSM_currentState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_mainFSM_currentState_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_sequential_axiFSM_currentState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_axiFSM_currentState[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_axifsm_currentstate_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \axiFSM_currentState__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axiFSM_prevState : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \axiFSM_prevState_reg_n_0_[0]\ : STD_LOGIC;
  signal \axiFSM_prevState_reg_n_0_[1]\ : STD_LOGIC;
  signal \axiFSM_prevState_reg_n_0_[2]\ : STD_LOGIC;
  signal \buffer_out_data[33]_i_1_n_0\ : STD_LOGIC;
  signal cache_fresh : STD_LOGIC;
  signal cache_fresh_i_10_n_0 : STD_LOGIC;
  signal cache_fresh_i_1_n_0 : STD_LOGIC;
  signal cache_fresh_i_3_n_0 : STD_LOGIC;
  signal cache_fresh_i_4_n_0 : STD_LOGIC;
  signal cache_fresh_i_5_n_0 : STD_LOGIC;
  signal cache_fresh_i_6_n_0 : STD_LOGIC;
  signal cache_fresh_i_7_n_0 : STD_LOGIC;
  signal cache_fresh_i_8_n_0 : STD_LOGIC;
  signal cache_fresh_i_9_n_0 : STD_LOGIC;
  signal cache_fresh_reg_n_0 : STD_LOGIC;
  signal cache_present_i_1_n_0 : STD_LOGIC;
  signal \^cache_present_reg_0\ : STD_LOGIC;
  signal cache_present_reg_n_0 : STD_LOGIC;
  signal data_count : STD_LOGIC;
  signal data_count_reg : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal \^data_count_reg[0]_0\ : STD_LOGIC;
  signal debug_static_delay_out_valid_INST_0_i_2_n_0 : STD_LOGIC;
  signal debug_static_delay_out_valid_INST_0_i_3_n_0 : STD_LOGIC;
  signal debug_static_delay_out_valid_INST_0_i_4_n_0 : STD_LOGIC;
  signal debug_static_delay_out_valid_INST_0_i_5_n_0 : STD_LOGIC;
  signal debug_static_delay_out_valid_INST_0_i_6_n_0 : STD_LOGIC;
  signal debug_static_delay_out_valid_INST_0_i_7_n_0 : STD_LOGIC;
  signal debug_static_delay_out_valid_INST_0_i_8_n_0 : STD_LOGIC;
  signal debug_static_delay_out_valid_INST_0_i_9_n_0 : STD_LOGIC;
  signal \i___150_carry_i_10_n_0\ : STD_LOGIC;
  signal \i___150_carry_i_11_n_0\ : STD_LOGIC;
  signal \i___150_carry_i_12_n_0\ : STD_LOGIC;
  signal \i___150_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___150_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___150_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___150_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___150_carry_i_9_n_0\ : STD_LOGIC;
  signal \i___91_carry_i_10_n_0\ : STD_LOGIC;
  signal \i___91_carry_i_11_n_0\ : STD_LOGIC;
  signal \i___91_carry_i_12_n_0\ : STD_LOGIC;
  signal \i___91_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___91_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___91_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___91_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___91_carry_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_1\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_2\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_4\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_5\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_6\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_7\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_1\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_2\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_3\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_4\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_5\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_6\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_7\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_1\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_2\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_3\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_4\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_5\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_6\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_7\ : STD_LOGIC;
  signal \i__carry__3_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_9_n_1\ : STD_LOGIC;
  signal \i__carry__3_i_9_n_2\ : STD_LOGIC;
  signal \i__carry__3_i_9_n_3\ : STD_LOGIC;
  signal \i__carry__3_i_9_n_4\ : STD_LOGIC;
  signal \i__carry__3_i_9_n_5\ : STD_LOGIC;
  signal \i__carry__3_i_9_n_6\ : STD_LOGIC;
  signal \i__carry__3_i_9_n_7\ : STD_LOGIC;
  signal \i__carry__4_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_9_n_1\ : STD_LOGIC;
  signal \i__carry__4_i_9_n_2\ : STD_LOGIC;
  signal \i__carry__4_i_9_n_3\ : STD_LOGIC;
  signal \i__carry__4_i_9_n_4\ : STD_LOGIC;
  signal \i__carry__4_i_9_n_5\ : STD_LOGIC;
  signal \i__carry__4_i_9_n_6\ : STD_LOGIC;
  signal \i__carry__4_i_9_n_7\ : STD_LOGIC;
  signal \i__carry__5_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_9_n_1\ : STD_LOGIC;
  signal \i__carry__5_i_9_n_2\ : STD_LOGIC;
  signal \i__carry__5_i_9_n_3\ : STD_LOGIC;
  signal \i__carry__5_i_9_n_4\ : STD_LOGIC;
  signal \i__carry__5_i_9_n_5\ : STD_LOGIC;
  signal \i__carry__5_i_9_n_6\ : STD_LOGIC;
  signal \i__carry__5_i_9_n_7\ : STD_LOGIC;
  signal \i__carry__6_i_6_n_3\ : STD_LOGIC;
  signal \i__carry__6_i_6_n_6\ : STD_LOGIC;
  signal \i__carry__6_i_6_n_7\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_1\ : STD_LOGIC;
  signal \i__carry_i_9_n_2\ : STD_LOGIC;
  signal \i__carry_i_9_n_3\ : STD_LOGIC;
  signal \i__carry_i_9_n_4\ : STD_LOGIC;
  signal \i__carry_i_9_n_5\ : STD_LOGIC;
  signal \i__carry_i_9_n_6\ : STD_LOGIC;
  signal \i__carry_i_9_n_7\ : STD_LOGIC;
  signal ip2bus_mst_addr0 : STD_LOGIC;
  signal \ip2bus_mst_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[12]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[13]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[14]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[16]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[17]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[18]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[19]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[20]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[21]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[22]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[23]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[24]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[25]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[26]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[27]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[28]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[29]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[30]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[31]_i_2_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal ip2bus_mst_length_i : STD_LOGIC;
  signal \^ip2bus_mst_reset\ : STD_LOGIC;
  signal ip2bus_mst_reset_i_1_n_0 : STD_LOGIC;
  signal \^ip2bus_mstrd_req\ : STD_LOGIC;
  signal ip2bus_mstrd_req_i_1_n_0 : STD_LOGIC;
  signal \ip2bus_mstwr_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[10]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[11]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[12]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[13]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[14]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[15]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[16]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[17]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[18]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[19]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[20]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[21]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[22]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[23]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[24]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[25]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[26]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[27]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[28]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[29]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[30]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[31]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[4]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[6]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[8]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mstwr_d[9]_i_1_n_0\ : STD_LOGIC;
  signal \^ip2bus_mstwr_eof_n\ : STD_LOGIC;
  signal ip2bus_mstwr_eof_n_i_i_1_n_0 : STD_LOGIC;
  signal \^ip2bus_mstwr_req\ : STD_LOGIC;
  signal ip2bus_mstwr_req_i_1_n_0 : STD_LOGIC;
  signal \^ip2bus_mstwr_src_rdy_n\ : STD_LOGIC;
  signal ip2bus_mstwr_src_rdy_n_i_i_1_n_0 : STD_LOGIC;
  signal ip2bus_mstwr_src_rdy_n_i_i_3_n_0 : STD_LOGIC;
  signal is_large_ram : STD_LOGIC;
  signal mainFSM_prevState : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mainFSM_prevState_reg_n_0_[0]\ : STD_LOGIC;
  signal \mainFSM_prevState_reg_n_0_[1]\ : STD_LOGIC;
  signal \mainFSM_prevState_reg_n_0_[2]\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_4\ : STD_LOGIC;
  signal \plusOp_carry__4_n_5\ : STD_LOGIC;
  signal \plusOp_carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_4\ : STD_LOGIC;
  signal \plusOp_carry__5_n_5\ : STD_LOGIC;
  signal \plusOp_carry__5_n_6\ : STD_LOGIC;
  signal \plusOp_carry__5_n_7\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_n_6\ : STD_LOGIC;
  signal \plusOp_carry__6_n_7\ : STD_LOGIC;
  signal plusOp_carry_i_1_n_0 : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal ram : STD_LOGIC;
  signal \ram[33]_i_2_n_0\ : STD_LOGIC;
  signal \ram[33]_i_3_n_0\ : STD_LOGIC;
  signal \ram__0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal ram_out : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \ram_out[32]_i_1_n_0\ : STD_LOGIC;
  signal \ram_out[33]_i_1_n_0\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[16]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[17]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[18]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[19]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[20]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[21]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[22]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[23]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[24]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[25]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[26]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[27]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[28]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[29]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[30]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[31]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[32]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[33]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \ram_out_reg_n_0_[9]\ : STD_LOGIC;
  signal read_address : STD_LOGIC;
  signal read_address_reg : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \read_segment[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_segment[1]_i_1_n_0\ : STD_LOGIC;
  signal \read_segment[1]_i_2_n_0\ : STD_LOGIC;
  signal \read_segment_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_segment_reg_n_0_[1]\ : STD_LOGIC;
  signal \^reset_0\ : STD_LOGIC;
  signal reset_count : STD_LOGIC;
  signal \reset_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \reset_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \reset_count[3]_i_4_n_0\ : STD_LOGIC;
  signal \reset_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \reset_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \reset_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \reset_count_reg_n_0_[3]\ : STD_LOGIC;
  signal reset_done_i_1_n_0 : STD_LOGIC;
  signal reset_done_i_2_n_0 : STD_LOGIC;
  signal reset_done_reg_n_0 : STD_LOGIC;
  signal write_address_reg : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \write_segment[0]_i_1_n_0\ : STD_LOGIC;
  signal \write_segment[0]_i_2_n_0\ : STD_LOGIC;
  signal \write_segment[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_segment[1]_i_2_n_0\ : STD_LOGIC;
  signal \write_segment[1]_i_3_n_0\ : STD_LOGIC;
  signal \write_segment_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_segment_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_i__carry__6_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i__carry__6_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_plusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_plusOp_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_mainFSM_currentState[0]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \FSM_onehot_mainFSM_currentState[0]_i_5\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \FSM_onehot_mainFSM_currentState[2]_i_1\ : label is "soft_lutpair140";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_mainFSM_currentState_reg[0]\ : label is "fsm_receive_hs:01000,fsm_idle:00001,fsm_receive_axi:10000,fsm_send_axi:00010,fsm_send_hs:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mainFSM_currentState_reg[1]\ : label is "fsm_receive_hs:01000,fsm_idle:00001,fsm_receive_axi:10000,fsm_send_axi:00010,fsm_send_hs:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mainFSM_currentState_reg[2]\ : label is "fsm_receive_hs:01000,fsm_idle:00001,fsm_receive_axi:10000,fsm_send_axi:00010,fsm_send_hs:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mainFSM_currentState_reg[3]\ : label is "fsm_receive_hs:01000,fsm_idle:00001,fsm_receive_axi:10000,fsm_send_axi:00010,fsm_send_hs:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_mainFSM_currentState_reg[4]\ : label is "fsm_receive_hs:01000,fsm_idle:00001,fsm_receive_axi:10000,fsm_send_axi:00010,fsm_send_hs:00100";
  attribute SOFT_HLUTNM of \FSM_sequential_axiFSM_currentState[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \FSM_sequential_axiFSM_currentState[2]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \FSM_sequential_axiFSM_currentState[2]_i_3\ : label is "soft_lutpair166";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axiFSM_currentState_reg[0]\ : label is "axi_fsm_send_read_request1:001,axi_fsm_send_write_request1:100,axi_fsm_wait_for_read_ack1:010,axi_fsm_wait_for_write_ack1:101,axi_fsm_wait_for_read_cmplt1:011,axi_fsm_wait_for_write_cmplt1:110,axi_fsm_idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axiFSM_currentState_reg[1]\ : label is "axi_fsm_send_read_request1:001,axi_fsm_send_write_request1:100,axi_fsm_wait_for_read_ack1:010,axi_fsm_wait_for_write_ack1:101,axi_fsm_wait_for_read_cmplt1:011,axi_fsm_wait_for_write_cmplt1:110,axi_fsm_idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_axiFSM_currentState_reg[2]\ : label is "axi_fsm_send_read_request1:001,axi_fsm_send_write_request1:100,axi_fsm_wait_for_read_ack1:010,axi_fsm_wait_for_write_ack1:101,axi_fsm_wait_for_read_cmplt1:011,axi_fsm_wait_for_write_cmplt1:110,axi_fsm_idle:000";
  attribute SOFT_HLUTNM of \axiFSM_prevState[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \axiFSM_prevState[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of debug_static_delay_out_valid_INST_0 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of debug_static_delay_out_valid_INST_0_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of debug_static_delay_out_valid_INST_0_i_8 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i___150_carry_i_12\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i___150_carry_i_6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i___91_carry_i_12\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i___91_carry_i_6\ : label is "soft_lutpair138";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i__carry__0_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__1_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__2_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__3_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__4_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__5_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry__6_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \i__carry_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[10]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[11]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[13]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[14]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[15]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[16]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[17]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[18]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[19]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[20]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[21]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[22]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[23]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[24]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[25]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[26]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[27]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[28]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[29]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[30]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[31]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[5]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[6]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[8]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ip2bus_mstwr_d[9]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of ip2bus_mstwr_eof_n_i_i_1 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of ip2bus_mstwr_src_rdy_n_i_i_3 : label is "soft_lutpair146";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of is_large_ram_reg : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of is_large_ram_reg : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of is_large_ram_reg : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM of \mainFSM_prevState[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mainFSM_prevState[1]_i_1\ : label is "soft_lutpair165";
  attribute ADDER_THRESHOLD of plusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__0/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__0/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__0/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__0/i__carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__0/i__carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__0/i__carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__0/i__carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \ram[33]_i_3\ : label is "soft_lutpair137";
  attribute RAM_STYLE : string;
  attribute RAM_STYLE of \ram_reg[0]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[10]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[11]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[12]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[13]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[14]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[15]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[16]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[17]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[18]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[19]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[1]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[20]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[21]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[22]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[23]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[24]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[25]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[26]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[27]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[28]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[29]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[2]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[30]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[31]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[32]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[33]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[3]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[4]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[5]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[6]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[7]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[8]\ : label is "block";
  attribute RAM_STYLE of \ram_reg[9]\ : label is "block";
  attribute SOFT_HLUTNM of \read_segment[1]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \reset_count[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \reset_count[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \reset_count[3]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \reset_count[3]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \reset_count[3]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of reset_done_i_2 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_last_skid_reg_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \temp_data[33]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \write_segment[0]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \write_segment[1]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \write_segment[1]_i_3\ : label is "soft_lutpair142";
begin
  \FSM_sequential_axiFSM_currentState_reg[2]_0\(2 downto 0) <= \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2 downto 0);
  Q(0) <= \^q\(0);
  cache_present_reg_0 <= \^cache_present_reg_0\;
  \data_count_reg[0]_0\ <= \^data_count_reg[0]_0\;
  ip2bus_mst_reset <= \^ip2bus_mst_reset\;
  ip2bus_mstrd_req <= \^ip2bus_mstrd_req\;
  ip2bus_mstwr_eof_n <= \^ip2bus_mstwr_eof_n\;
  ip2bus_mstwr_req <= \^ip2bus_mstwr_req\;
  ip2bus_mstwr_src_rdy_n <= \^ip2bus_mstwr_src_rdy_n\;
  reset_0 <= \^reset_0\;
\FSM_onehot_mainFSM_currentState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0404FF04"
    )
        port map (
      I0 => \FSM_onehot_mainFSM_currentState[0]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \data_count_reg[0]_1\,
      I3 => \FSM_onehot_mainFSM_currentState_reg_n_0_[4]\,
      I4 => \FSM_onehot_mainFSM_currentState[0]_i_3_n_0\,
      I5 => cache_fresh,
      O => \FSM_onehot_mainFSM_currentState[0]_i_1_n_0\
    );
\FSM_onehot_mainFSM_currentState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000B"
    )
        port map (
      I0 => \FSM_onehot_mainFSM_currentState[0]_i_4_n_0\,
      I1 => debug_static_delay_out_valid_INST_0_i_4_n_0,
      I2 => \mainFSM_prevState_reg_n_0_[0]\,
      I3 => \mainFSM_prevState_reg_n_0_[1]\,
      I4 => \mainFSM_prevState_reg_n_0_[2]\,
      I5 => \FSM_onehot_mainFSM_currentState[0]_i_5_n_0\,
      O => \FSM_onehot_mainFSM_currentState[0]_i_2_n_0\
    );
\FSM_onehot_mainFSM_currentState[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \write_segment_reg_n_0_[0]\,
      I1 => \write_segment_reg_n_0_[1]\,
      I2 => is_large_ram,
      I3 => bus2ip_mst_cmplt,
      O => \FSM_onehot_mainFSM_currentState[0]_i_3_n_0\
    );
\FSM_onehot_mainFSM_currentState[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => debug_static_delay_out_valid_INST_0_i_5_n_0,
      I1 => data_count_reg(25),
      I2 => data_count_reg(23),
      I3 => data_count_reg(17),
      I4 => data_count_reg(14),
      I5 => debug_static_delay_out_valid_INST_0_i_3_n_0,
      O => \FSM_onehot_mainFSM_currentState[0]_i_4_n_0\
    );
\FSM_onehot_mainFSM_currentState[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_fresh_reg_n_0,
      I1 => cache_present_reg_n_0,
      O => \FSM_onehot_mainFSM_currentState[0]_i_5_n_0\
    );
\FSM_onehot_mainFSM_currentState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F888F8F8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_mainFSM_currentState[0]_i_2_n_0\,
      I2 => \FSM_onehot_mainFSM_currentState_reg_n_0_[1]\,
      I3 => is_large_ram,
      I4 => bus2ip_mst_cmplt,
      I5 => \FSM_onehot_mainFSM_currentState[1]_i_2_n_0\,
      O => \FSM_onehot_mainFSM_currentState[1]_i_1_n_0\
    );
\FSM_onehot_mainFSM_currentState[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \read_segment_reg_n_0_[0]\,
      I1 => bus2ip_mst_cmplt,
      I2 => \read_segment_reg_n_0_[1]\,
      O => \FSM_onehot_mainFSM_currentState[1]_i_2_n_0\
    );
\FSM_onehot_mainFSM_currentState[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080A0A0"
    )
        port map (
      I0 => \FSM_onehot_mainFSM_currentState_reg_n_0_[1]\,
      I1 => \read_segment_reg_n_0_[0]\,
      I2 => bus2ip_mst_cmplt,
      I3 => \read_segment_reg_n_0_[1]\,
      I4 => is_large_ram,
      O => \FSM_onehot_mainFSM_currentState[2]_i_1_n_0\
    );
\FSM_onehot_mainFSM_currentState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808880"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_count_reg[0]_1\,
      I2 => \FSM_onehot_mainFSM_currentState[3]_i_2_n_0\,
      I3 => debug_static_delay_out_valid_INST_0_i_4_n_0,
      I4 => debug_static_delay_out_valid_INST_0_i_3_n_0,
      I5 => debug_static_delay_out_valid_INST_0_i_2_n_0,
      O => \FSM_onehot_mainFSM_currentState[3]_i_1_n_0\
    );
\FSM_onehot_mainFSM_currentState[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => cache_present_reg_n_0,
      I1 => cache_fresh_reg_n_0,
      I2 => \mainFSM_prevState_reg_n_0_[2]\,
      I3 => \mainFSM_prevState_reg_n_0_[1]\,
      I4 => \mainFSM_prevState_reg_n_0_[0]\,
      O => \FSM_onehot_mainFSM_currentState[3]_i_2_n_0\
    );
\FSM_onehot_mainFSM_currentState[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFFFAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_mainFSM_currentState_reg_n_0_[3]\,
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      I4 => bus2ip_mst_cmplt,
      I5 => \FSM_onehot_mainFSM_currentState_reg_n_0_[4]\,
      O => \FSM_onehot_mainFSM_currentState[4]_i_1_n_0\
    );
\FSM_onehot_mainFSM_currentState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \FSM_onehot_mainFSM_currentState[0]_i_1_n_0\,
      PRE => \^reset_0\,
      Q => \^q\(0)
    );
\FSM_onehot_mainFSM_currentState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \FSM_onehot_mainFSM_currentState[1]_i_1_n_0\,
      Q => \FSM_onehot_mainFSM_currentState_reg_n_0_[1]\
    );
\FSM_onehot_mainFSM_currentState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \FSM_onehot_mainFSM_currentState[2]_i_1_n_0\,
      Q => cache_fresh
    );
\FSM_onehot_mainFSM_currentState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \FSM_onehot_mainFSM_currentState[3]_i_1_n_0\,
      Q => \FSM_onehot_mainFSM_currentState_reg_n_0_[3]\
    );
\FSM_onehot_mainFSM_currentState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \FSM_onehot_mainFSM_currentState[4]_i_1_n_0\,
      Q => \FSM_onehot_mainFSM_currentState_reg_n_0_[4]\
    );
\FSM_sequential_axiFSM_currentState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"037303700F430F40"
    )
        port map (
      I0 => bus2ip_mst_cmplt,
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I3 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I4 => \FSM_sequential_axiFSM_currentState[2]_i_2_n_0\,
      I5 => bus2ip_mst_cmdack,
      O => \axiFSM_currentState__0\(0)
    );
\FSM_sequential_axiFSM_currentState[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3414FCDC"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I3 => bus2ip_mst_cmdack,
      I4 => bus2ip_mst_cmplt,
      O => \axiFSM_currentState__0\(1)
    );
\FSM_sequential_axiFSM_currentState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FF04FF04"
    )
        port map (
      I0 => \FSM_sequential_axiFSM_currentState[2]_i_2_n_0\,
      I1 => \FSM_sequential_axiFSM_currentState[2]_i_3_n_0\,
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I3 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I4 => bus2ip_mst_cmplt,
      I5 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      O => \axiFSM_currentState__0\(2)
    );
\FSM_sequential_axiFSM_currentState[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_mainFSM_currentState_reg_n_0_[1]\,
      I1 => reset_done_reg_n_0,
      O => \FSM_sequential_axiFSM_currentState[2]_i_2_n_0\
    );
\FSM_sequential_axiFSM_currentState[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reset_done_reg_n_0,
      I1 => \FSM_onehot_mainFSM_currentState_reg_n_0_[4]\,
      O => \FSM_sequential_axiFSM_currentState[2]_i_3_n_0\
    );
\FSM_sequential_axiFSM_currentState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset,
      D => \axiFSM_currentState__0\(0),
      Q => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      R => '0'
    );
\FSM_sequential_axiFSM_currentState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset,
      D => \axiFSM_currentState__0\(1),
      Q => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      R => '0'
    );
\FSM_sequential_axiFSM_currentState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset,
      D => \axiFSM_currentState__0\(2),
      Q => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      R => '0'
    );
\axiFSM_prevState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      O => axiFSM_prevState(0)
    );
\axiFSM_prevState[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      O => axiFSM_prevState(1)
    );
\axiFSM_prevState[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      O => axiFSM_prevState(2)
    );
\axiFSM_prevState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset,
      D => axiFSM_prevState(0),
      Q => \axiFSM_prevState_reg_n_0_[0]\,
      R => '0'
    );
\axiFSM_prevState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset,
      D => axiFSM_prevState(1),
      Q => \axiFSM_prevState_reg_n_0_[1]\,
      R => '0'
    );
\axiFSM_prevState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset,
      D => axiFSM_prevState(2),
      Q => \axiFSM_prevState_reg_n_0_[2]\,
      R => '0'
    );
\buffer_out_data[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => cache_fresh,
      I1 => \^q\(0),
      I2 => \data_count_reg[0]_1\,
      I3 => cache_present_reg_1,
      O => \buffer_out_data[33]_i_1_n_0\
    );
\buffer_out_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[0]\,
      Q => debug_static_delay_out_data(0)
    );
\buffer_out_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[10]\,
      Q => debug_static_delay_out_data(10)
    );
\buffer_out_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[11]\,
      Q => debug_static_delay_out_data(11)
    );
\buffer_out_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[12]\,
      Q => debug_static_delay_out_data(12)
    );
\buffer_out_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[13]\,
      Q => debug_static_delay_out_data(13)
    );
\buffer_out_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[14]\,
      Q => debug_static_delay_out_data(14)
    );
\buffer_out_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[15]\,
      Q => debug_static_delay_out_data(15)
    );
\buffer_out_data_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[16]\,
      Q => debug_static_delay_out_data(16)
    );
\buffer_out_data_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[17]\,
      Q => debug_static_delay_out_data(17)
    );
\buffer_out_data_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[18]\,
      Q => debug_static_delay_out_data(18)
    );
\buffer_out_data_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[19]\,
      Q => debug_static_delay_out_data(19)
    );
\buffer_out_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[1]\,
      Q => debug_static_delay_out_data(1)
    );
\buffer_out_data_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[20]\,
      Q => debug_static_delay_out_data(20)
    );
\buffer_out_data_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[21]\,
      Q => debug_static_delay_out_data(21)
    );
\buffer_out_data_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[22]\,
      Q => debug_static_delay_out_data(22)
    );
\buffer_out_data_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[23]\,
      Q => debug_static_delay_out_data(23)
    );
\buffer_out_data_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[24]\,
      Q => debug_static_delay_out_data(24)
    );
\buffer_out_data_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[25]\,
      Q => debug_static_delay_out_data(25)
    );
\buffer_out_data_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[26]\,
      Q => debug_static_delay_out_data(26)
    );
\buffer_out_data_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[27]\,
      Q => debug_static_delay_out_data(27)
    );
\buffer_out_data_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[28]\,
      Q => debug_static_delay_out_data(28)
    );
\buffer_out_data_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[29]\,
      Q => debug_static_delay_out_data(29)
    );
\buffer_out_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[2]\,
      Q => debug_static_delay_out_data(2)
    );
\buffer_out_data_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[30]\,
      Q => debug_static_delay_out_data(30)
    );
\buffer_out_data_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[31]\,
      Q => debug_static_delay_out_data(31)
    );
\buffer_out_data_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[32]\,
      Q => debug_static_delay_out_data(32)
    );
\buffer_out_data_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[33]\,
      Q => debug_static_delay_out_data(33)
    );
\buffer_out_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[3]\,
      Q => debug_static_delay_out_data(3)
    );
\buffer_out_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[4]\,
      Q => debug_static_delay_out_data(4)
    );
\buffer_out_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[5]\,
      Q => debug_static_delay_out_data(5)
    );
\buffer_out_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[6]\,
      Q => debug_static_delay_out_data(6)
    );
\buffer_out_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[7]\,
      Q => debug_static_delay_out_data(7)
    );
\buffer_out_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[8]\,
      Q => debug_static_delay_out_data(8)
    );
\buffer_out_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => \buffer_out_data[33]_i_1_n_0\,
      CLR => \^reset_0\,
      D => \ram_out_reg_n_0_[9]\,
      Q => debug_static_delay_out_data(9)
    );
cache_fresh_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF777FAAAA0000"
    )
        port map (
      I0 => reset,
      I1 => cache_fresh_reg_0,
      I2 => cache_fresh_i_3_n_0,
      I3 => cache_fresh_i_4_n_0,
      I4 => cache_fresh,
      I5 => cache_fresh_reg_n_0,
      O => cache_fresh_i_1_n_0
    );
cache_fresh_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i__carry__4_i_9_n_4\,
      I1 => \i__carry__4_i_9_n_7\,
      I2 => \i__carry__4_i_9_n_6\,
      I3 => \i__carry__0_i_9_n_5\,
      O => cache_fresh_i_10_n_0
    );
cache_fresh_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cache_fresh_i_5_n_0,
      I1 => cache_fresh_i_6_n_0,
      I2 => \i__carry__6_i_6_n_7\,
      I3 => \i__carry__0_i_9_n_4\,
      I4 => \i__carry__6_i_6_n_6\,
      I5 => \i__carry__5_i_9_n_7\,
      O => cache_fresh_i_3_n_0
    );
cache_fresh_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cache_fresh_i_7_n_0,
      I1 => cache_fresh_i_8_n_0,
      I2 => cache_fresh_i_9_n_0,
      I3 => cache_fresh_i_10_n_0,
      O => cache_fresh_i_4_n_0
    );
cache_fresh_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEE000000000000"
    )
        port map (
      I0 => \i__carry_i_9_n_5\,
      I1 => \i__carry_i_9_n_4\,
      I2 => \i__carry_i_9_n_7\,
      I3 => \i__carry_i_9_n_6\,
      I4 => \i__carry__0_i_9_n_6\,
      I5 => \i__carry__0_i_9_n_7\,
      O => cache_fresh_i_5_n_0
    );
cache_fresh_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i__carry__5_i_9_n_4\,
      I1 => \i__carry__5_i_9_n_5\,
      I2 => \i__carry__3_i_9_n_5\,
      I3 => \i__carry__2_i_9_n_5\,
      O => cache_fresh_i_6_n_0
    );
cache_fresh_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i__carry__5_i_9_n_6\,
      I1 => \i__carry__2_i_9_n_6\,
      I2 => \i__carry__3_i_9_n_7\,
      I3 => \i__carry__1_i_9_n_5\,
      O => cache_fresh_i_7_n_0
    );
cache_fresh_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i__carry__2_i_9_n_4\,
      I1 => \i__carry__1_i_9_n_7\,
      I2 => \i__carry__4_i_9_n_5\,
      I3 => \i__carry__1_i_9_n_6\,
      O => cache_fresh_i_8_n_0
    );
cache_fresh_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i__carry__3_i_9_n_4\,
      I1 => \i__carry__1_i_9_n_4\,
      I2 => \i__carry__3_i_9_n_6\,
      I3 => \i__carry__2_i_9_n_7\,
      O => cache_fresh_i_9_n_0
    );
cache_fresh_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => cache_fresh_i_1_n_0,
      Q => cache_fresh_reg_n_0,
      R => '0'
    );
cache_present_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFF0F00000"
    )
        port map (
      I0 => \^cache_present_reg_0\,
      I1 => \^q\(0),
      I2 => reset,
      I3 => cache_present_reg_1,
      I4 => cache_fresh,
      I5 => cache_present_reg_n_0,
      O => cache_present_i_1_n_0
    );
cache_present_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => cache_present_i_1_n_0,
      Q => cache_present_reg_n_0,
      R => '0'
    );
\data_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C0"
    )
        port map (
      I0 => \^cache_present_reg_0\,
      I1 => \^q\(0),
      I2 => \data_count_reg[0]_1\,
      I3 => cache_present_reg_1,
      O => data_count
    );
\data_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => O(0),
      Q => \^data_count_reg[0]_0\
    );
\data_count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[11]_1\(2),
      Q => data_count_reg(10)
    );
\data_count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[11]_1\(3),
      Q => data_count_reg(11)
    );
\data_count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[15]_1\(0),
      Q => data_count_reg(12)
    );
\data_count_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[15]_1\(1),
      Q => data_count_reg(13)
    );
\data_count_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[15]_1\(2),
      Q => data_count_reg(14)
    );
\data_count_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[15]_1\(3),
      Q => data_count_reg(15)
    );
\data_count_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[19]_1\(0),
      Q => data_count_reg(16)
    );
\data_count_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[19]_1\(1),
      Q => data_count_reg(17)
    );
\data_count_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[19]_1\(2),
      Q => data_count_reg(18)
    );
\data_count_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[19]_1\(3),
      Q => data_count_reg(19)
    );
\data_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => O(1),
      Q => data_count_reg(1)
    );
\data_count_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[23]_1\(0),
      Q => data_count_reg(20)
    );
\data_count_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[23]_1\(1),
      Q => data_count_reg(21)
    );
\data_count_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[23]_1\(2),
      Q => data_count_reg(22)
    );
\data_count_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[23]_1\(3),
      Q => data_count_reg(23)
    );
\data_count_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[27]_1\(0),
      Q => data_count_reg(24)
    );
\data_count_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[27]_1\(1),
      Q => data_count_reg(25)
    );
\data_count_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[27]_1\(2),
      Q => data_count_reg(26)
    );
\data_count_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[27]_1\(3),
      Q => data_count_reg(27)
    );
\data_count_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[30]_0\(0),
      Q => data_count_reg(28)
    );
\data_count_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[30]_0\(1),
      Q => data_count_reg(29)
    );
\data_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => O(2),
      Q => data_count_reg(2)
    );
\data_count_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[30]_0\(2),
      Q => data_count_reg(30)
    );
\data_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => O(3),
      Q => data_count_reg(3)
    );
\data_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[7]_1\(0),
      Q => data_count_reg(4)
    );
\data_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[7]_1\(1),
      Q => data_count_reg(5)
    );
\data_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[7]_1\(2),
      Q => data_count_reg(6)
    );
\data_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[7]_1\(3),
      Q => data_count_reg(7)
    );
\data_count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[11]_1\(0),
      Q => data_count_reg(8)
    );
\data_count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => data_count,
      CLR => \^reset_0\,
      D => \data_count_reg[11]_1\(1),
      Q => data_count_reg(9)
    );
debug_static_delay_out_valid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cache_present_reg_0\,
      I1 => \^q\(0),
      O => debug_static_delay_out_valid
    );
debug_static_delay_out_valid_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => cache_present_reg_n_0,
      I1 => cache_fresh_reg_n_0,
      I2 => debug_static_delay_out_valid_INST_0_i_2_n_0,
      I3 => debug_static_delay_out_valid_INST_0_i_3_n_0,
      I4 => debug_static_delay_out_valid_INST_0_i_4_n_0,
      O => \^cache_present_reg_0\
    );
debug_static_delay_out_valid_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_count_reg(14),
      I1 => data_count_reg(17),
      I2 => data_count_reg(23),
      I3 => data_count_reg(25),
      I4 => debug_static_delay_out_valid_INST_0_i_5_n_0,
      O => debug_static_delay_out_valid_INST_0_i_2_n_0
    );
debug_static_delay_out_valid_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_count_reg(9),
      I1 => data_count_reg(15),
      I2 => data_count_reg(27),
      I3 => data_count_reg(29),
      I4 => debug_static_delay_out_valid_INST_0_i_6_n_0,
      O => debug_static_delay_out_valid_INST_0_i_3_n_0
    );
debug_static_delay_out_valid_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => debug_static_delay_out_valid_INST_0_i_7_n_0,
      I1 => debug_static_delay_out_valid_INST_0_i_8_n_0,
      I2 => debug_static_delay_out_valid_INST_0_i_9_n_0,
      I3 => data_count_reg(5),
      I4 => data_count_reg(13),
      I5 => data_count_reg(11),
      O => debug_static_delay_out_valid_INST_0_i_4_n_0
    );
debug_static_delay_out_valid_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data_count_reg(30),
      I1 => data_count_reg(16),
      I2 => data_count_reg(24),
      I3 => data_count_reg(21),
      O => debug_static_delay_out_valid_INST_0_i_5_n_0
    );
debug_static_delay_out_valid_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data_count_reg(22),
      I1 => data_count_reg(20),
      I2 => data_count_reg(28),
      I3 => data_count_reg(26),
      O => debug_static_delay_out_valid_INST_0_i_6_n_0
    );
debug_static_delay_out_valid_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data_count_reg(12),
      I1 => data_count_reg(10),
      I2 => data_count_reg(8),
      I3 => data_count_reg(7),
      O => debug_static_delay_out_valid_INST_0_i_7_n_0
    );
debug_static_delay_out_valid_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data_count_reg(4),
      I1 => data_count_reg(2),
      I2 => data_count_reg(6),
      I3 => data_count_reg(1),
      O => debug_static_delay_out_valid_INST_0_i_8_n_0
    );
debug_static_delay_out_valid_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^data_count_reg[0]_0\,
      I1 => data_count_reg(19),
      I2 => data_count_reg(18),
      I3 => data_count_reg(3),
      O => debug_static_delay_out_valid_INST_0_i_9_n_0
    );
\i___150_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(9),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[9]_0\(3)
    );
\i___150_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(8),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[9]_0\(2)
    );
\i___150_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(7),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[9]_0\(1)
    );
\i___150_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(6),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[9]_0\(0)
    );
\i___150_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(13),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[13]_0\(3)
    );
\i___150_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(12),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[13]_0\(2)
    );
\i___150_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(11),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[13]_0\(1)
    );
\i___150_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(10),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[13]_0\(0)
    );
\i___150_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(17),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[17]_0\(3)
    );
\i___150_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(16),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[17]_0\(2)
    );
\i___150_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(15),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[17]_0\(1)
    );
\i___150_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(14),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[17]_0\(0)
    );
\i___150_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(21),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[21]_0\(3)
    );
\i___150_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(20),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[21]_0\(2)
    );
\i___150_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => read_address_reg(19),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[21]_0\(1)
    );
\i___150_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(18),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[21]_0\(0)
    );
\i___150_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(25),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[25]_0\(3)
    );
\i___150_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(24),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[25]_0\(2)
    );
\i___150_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(23),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[25]_0\(1)
    );
\i___150_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(22),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[25]_0\(0)
    );
\i___150_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(29),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[29]_0\(3)
    );
\i___150_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(28),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[29]_0\(2)
    );
\i___150_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(27),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[29]_0\(1)
    );
\i___150_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(26),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[29]_0\(0)
    );
\i___150_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(31),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[31]_0\(1)
    );
\i___150_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(30),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[31]_0\(0)
    );
\i___150_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F7FFFF"
    )
        port map (
      I0 => plusOp(10),
      I1 => plusOp(9),
      I2 => \i___150_carry_i_5_n_0\,
      I3 => \i___150_carry_i_6_n_0\,
      I4 => plusOp(19),
      I5 => \i___150_carry_i_7_n_0\,
      O => \read_address_reg[13]_1\(0)
    );
\i___150_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => plusOp(20),
      I1 => plusOp(28),
      I2 => plusOp(21),
      I3 => plusOp(29),
      O => \i___150_carry_i_10_n_0\
    );
\i___150_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => plusOp(23),
      I1 => plusOp(27),
      I2 => plusOp(24),
      I3 => plusOp(26),
      O => \i___150_carry_i_11_n_0\
    );
\i___150_carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => plusOp(15),
      I1 => plusOp(16),
      I2 => plusOp(17),
      I3 => plusOp(18),
      O => \i___150_carry_i_12_n_0\
    );
\i___150_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(5),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[5]_0\(2)
    );
\i___150_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => read_address_reg(4),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[5]_0\(1)
    );
\i___150_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => read_address_reg(3),
      I1 => \i___150_carry_i_7_n_0\,
      I2 => \i___150_carry_i_8_n_0\,
      O => \read_address_reg[5]_0\(0)
    );
\i___150_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001F"
    )
        port map (
      I0 => plusOp(4),
      I1 => plusOp(5),
      I2 => plusOp(6),
      I3 => plusOp(7),
      I4 => plusOp(8),
      O => \i___150_carry_i_5_n_0\
    );
\i___150_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => plusOp(18),
      I1 => plusOp(17),
      I2 => plusOp(16),
      I3 => plusOp(15),
      I4 => \i___150_carry_i_9_n_0\,
      O => \i___150_carry_i_6_n_0\
    );
\i___150_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => plusOp(25),
      I1 => plusOp(22),
      I2 => plusOp(31),
      I3 => plusOp(30),
      I4 => \i___150_carry_i_10_n_0\,
      I5 => \i___150_carry_i_11_n_0\,
      O => \i___150_carry_i_7_n_0\
    );
\i___150_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8A8A8A8"
    )
        port map (
      I0 => plusOp(19),
      I1 => \i___150_carry_i_12_n_0\,
      I2 => \i___150_carry_i_9_n_0\,
      I3 => \i___150_carry_i_5_n_0\,
      I4 => plusOp(9),
      I5 => plusOp(10),
      O => \i___150_carry_i_8_n_0\
    );
\i___150_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => plusOp(11),
      I1 => plusOp(12),
      I2 => plusOp(13),
      I3 => plusOp(14),
      O => \i___150_carry_i_9_n_0\
    );
\i___91_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(9),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[9]_0\(3)
    );
\i___91_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(8),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[9]_0\(2)
    );
\i___91_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(7),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[9]_0\(1)
    );
\i___91_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(6),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[9]_0\(0)
    );
\i___91_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(13),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[13]_0\(3)
    );
\i___91_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(12),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[13]_0\(2)
    );
\i___91_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(11),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[13]_0\(1)
    );
\i___91_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(10),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[13]_0\(0)
    );
\i___91_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(17),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[17]_0\(3)
    );
\i___91_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(16),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[17]_0\(2)
    );
\i___91_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(15),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[17]_0\(1)
    );
\i___91_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(14),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[17]_0\(0)
    );
\i___91_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(21),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[21]_0\(3)
    );
\i___91_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(20),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[21]_0\(2)
    );
\i___91_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => write_address_reg(19),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[21]_0\(1)
    );
\i___91_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(18),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[21]_0\(0)
    );
\i___91_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(25),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[25]_0\(3)
    );
\i___91_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(24),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[25]_0\(2)
    );
\i___91_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(23),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[25]_0\(1)
    );
\i___91_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(22),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[25]_0\(0)
    );
\i___91_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(29),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[29]_0\(3)
    );
\i___91_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(28),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[29]_0\(2)
    );
\i___91_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(27),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[29]_0\(1)
    );
\i___91_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(26),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[29]_0\(0)
    );
\i___91_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(31),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[31]_0\(1)
    );
\i___91_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(30),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[31]_0\(0)
    );
\i___91_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F7FFFF"
    )
        port map (
      I0 => \plusOp_carry__1_n_7\,
      I1 => \plusOp_carry__0_n_4\,
      I2 => \i___91_carry_i_5_n_0\,
      I3 => \i___91_carry_i_6_n_0\,
      I4 => \plusOp_carry__3_n_6\,
      I5 => \i___91_carry_i_7_n_0\,
      O => \write_address_reg[13]_1\(0)
    );
\i___91_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \plusOp_carry__4_n_7\,
      I1 => \plusOp_carry__6_n_7\,
      I2 => \plusOp_carry__3_n_5\,
      I3 => \plusOp_carry__6_n_6\,
      O => \i___91_carry_i_10_n_0\
    );
\i___91_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \plusOp_carry__5_n_7\,
      I1 => \plusOp_carry__5_n_5\,
      I2 => \plusOp_carry__4_n_6\,
      I3 => \plusOp_carry__4_n_4\,
      O => \i___91_carry_i_11_n_0\
    );
\i___91_carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \plusOp_carry__2_n_6\,
      I1 => \plusOp_carry__2_n_5\,
      I2 => \plusOp_carry__2_n_4\,
      I3 => \plusOp_carry__3_n_7\,
      O => \i___91_carry_i_12_n_0\
    );
\i___91_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(5),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[5]_0\(2)
    );
\i___91_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_address_reg(4),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[5]_0\(1)
    );
\i___91_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => write_address_reg(3),
      I1 => \i___91_carry_i_7_n_0\,
      I2 => \i___91_carry_i_8_n_0\,
      O => \write_address_reg[5]_0\(0)
    );
\i___91_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001F"
    )
        port map (
      I0 => plusOp_carry_n_5,
      I1 => plusOp_carry_n_4,
      I2 => \plusOp_carry__0_n_7\,
      I3 => \plusOp_carry__0_n_6\,
      I4 => \plusOp_carry__0_n_5\,
      O => \i___91_carry_i_5_n_0\
    );
\i___91_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \plusOp_carry__3_n_7\,
      I1 => \plusOp_carry__2_n_4\,
      I2 => \plusOp_carry__2_n_5\,
      I3 => \plusOp_carry__2_n_6\,
      I4 => \i___91_carry_i_9_n_0\,
      O => \i___91_carry_i_6_n_0\
    );
\i___91_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \plusOp_carry__5_n_4\,
      I1 => \plusOp_carry__3_n_4\,
      I2 => \plusOp_carry__5_n_6\,
      I3 => \plusOp_carry__4_n_5\,
      I4 => \i___91_carry_i_10_n_0\,
      I5 => \i___91_carry_i_11_n_0\,
      O => \i___91_carry_i_7_n_0\
    );
\i___91_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8A8A8A8"
    )
        port map (
      I0 => \plusOp_carry__3_n_6\,
      I1 => \i___91_carry_i_12_n_0\,
      I2 => \i___91_carry_i_9_n_0\,
      I3 => \i___91_carry_i_5_n_0\,
      I4 => \plusOp_carry__0_n_4\,
      I5 => \plusOp_carry__1_n_7\,
      O => \i___91_carry_i_8_n_0\
    );
\i___91_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \plusOp_carry__1_n_6\,
      I1 => \plusOp_carry__1_n_5\,
      I2 => \plusOp_carry__1_n_4\,
      I3 => \plusOp_carry__2_n_7\,
      O => \i___91_carry_i_9_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__0_i_9_n_5\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(7),
      O => out_valid_reg(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__0_i_9_n_6\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(6),
      O => out_valid_reg(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__0_i_9_n_7\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(5),
      O => out_valid_reg(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry_i_9_n_4\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(4),
      O => out_valid_reg(0)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(7),
      I1 => \i__carry__0_i_9_n_5\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[7]_0\(3)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(6),
      I1 => \i__carry__0_i_9_n_6\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[7]_0\(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(5),
      I1 => \i__carry__0_i_9_n_7\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[7]_0\(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(4),
      I1 => \i__carry_i_9_n_4\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[7]_0\(0)
    );
\i__carry__0_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry_i_9_n_0\,
      CO(3) => \i__carry__0_i_9_n_0\,
      CO(2) => \i__carry__0_i_9_n_1\,
      CO(1) => \i__carry__0_i_9_n_2\,
      CO(0) => \i__carry__0_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__0_i_9_n_4\,
      O(2) => \i__carry__0_i_9_n_5\,
      O(1) => \i__carry__0_i_9_n_6\,
      O(0) => \i__carry__0_i_9_n_7\,
      S(3 downto 0) => data_count_reg(8 downto 5)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__1_i_9_n_5\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(11),
      O => out_valid_reg_0(3)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__1_i_9_n_6\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(10),
      O => out_valid_reg_0(2)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__1_i_9_n_7\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(9),
      O => out_valid_reg_0(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__0_i_9_n_4\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(8),
      O => out_valid_reg_0(0)
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(11),
      I1 => \i__carry__1_i_9_n_5\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[11]_0\(3)
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(10),
      I1 => \i__carry__1_i_9_n_6\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[11]_0\(2)
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(9),
      I1 => \i__carry__1_i_9_n_7\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[11]_0\(1)
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(8),
      I1 => \i__carry__0_i_9_n_4\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[11]_0\(0)
    );
\i__carry__1_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__0_i_9_n_0\,
      CO(3) => \i__carry__1_i_9_n_0\,
      CO(2) => \i__carry__1_i_9_n_1\,
      CO(1) => \i__carry__1_i_9_n_2\,
      CO(0) => \i__carry__1_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__1_i_9_n_4\,
      O(2) => \i__carry__1_i_9_n_5\,
      O(1) => \i__carry__1_i_9_n_6\,
      O(0) => \i__carry__1_i_9_n_7\,
      S(3 downto 0) => data_count_reg(12 downto 9)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__2_i_9_n_5\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(15),
      O => out_valid_reg_1(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__2_i_9_n_6\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(14),
      O => out_valid_reg_1(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__2_i_9_n_7\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(13),
      O => out_valid_reg_1(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__1_i_9_n_4\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(12),
      O => out_valid_reg_1(0)
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(15),
      I1 => \i__carry__2_i_9_n_5\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[15]_0\(3)
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(14),
      I1 => \i__carry__2_i_9_n_6\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[15]_0\(2)
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(13),
      I1 => \i__carry__2_i_9_n_7\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[15]_0\(1)
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(12),
      I1 => \i__carry__1_i_9_n_4\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[15]_0\(0)
    );
\i__carry__2_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__1_i_9_n_0\,
      CO(3) => \i__carry__2_i_9_n_0\,
      CO(2) => \i__carry__2_i_9_n_1\,
      CO(1) => \i__carry__2_i_9_n_2\,
      CO(0) => \i__carry__2_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__2_i_9_n_4\,
      O(2) => \i__carry__2_i_9_n_5\,
      O(1) => \i__carry__2_i_9_n_6\,
      O(0) => \i__carry__2_i_9_n_7\,
      S(3 downto 0) => data_count_reg(16 downto 13)
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__3_i_9_n_5\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(19),
      O => out_valid_reg_2(3)
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__3_i_9_n_6\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(18),
      O => out_valid_reg_2(2)
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__3_i_9_n_7\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(17),
      O => out_valid_reg_2(1)
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__2_i_9_n_4\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(16),
      O => out_valid_reg_2(0)
    );
\i__carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(19),
      I1 => \i__carry__3_i_9_n_5\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[19]_0\(3)
    );
\i__carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(18),
      I1 => \i__carry__3_i_9_n_6\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[19]_0\(2)
    );
\i__carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(17),
      I1 => \i__carry__3_i_9_n_7\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[19]_0\(1)
    );
\i__carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(16),
      I1 => \i__carry__2_i_9_n_4\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[19]_0\(0)
    );
\i__carry__3_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__2_i_9_n_0\,
      CO(3) => \i__carry__3_i_9_n_0\,
      CO(2) => \i__carry__3_i_9_n_1\,
      CO(1) => \i__carry__3_i_9_n_2\,
      CO(0) => \i__carry__3_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__3_i_9_n_4\,
      O(2) => \i__carry__3_i_9_n_5\,
      O(1) => \i__carry__3_i_9_n_6\,
      O(0) => \i__carry__3_i_9_n_7\,
      S(3 downto 0) => data_count_reg(20 downto 17)
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__4_i_9_n_5\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(23),
      O => out_valid_reg_3(3)
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__4_i_9_n_6\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(22),
      O => out_valid_reg_3(2)
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__4_i_9_n_7\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(21),
      O => out_valid_reg_3(1)
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__3_i_9_n_4\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(20),
      O => out_valid_reg_3(0)
    );
\i__carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(23),
      I1 => \i__carry__4_i_9_n_5\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[23]_0\(3)
    );
\i__carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(22),
      I1 => \i__carry__4_i_9_n_6\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[23]_0\(2)
    );
\i__carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(21),
      I1 => \i__carry__4_i_9_n_7\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[23]_0\(1)
    );
\i__carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(20),
      I1 => \i__carry__3_i_9_n_4\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[23]_0\(0)
    );
\i__carry__4_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__3_i_9_n_0\,
      CO(3) => \i__carry__4_i_9_n_0\,
      CO(2) => \i__carry__4_i_9_n_1\,
      CO(1) => \i__carry__4_i_9_n_2\,
      CO(0) => \i__carry__4_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__4_i_9_n_4\,
      O(2) => \i__carry__4_i_9_n_5\,
      O(1) => \i__carry__4_i_9_n_6\,
      O(0) => \i__carry__4_i_9_n_7\,
      S(3 downto 0) => data_count_reg(24 downto 21)
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__5_i_9_n_5\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(27),
      O => out_valid_reg_4(3)
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__5_i_9_n_6\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(26),
      O => out_valid_reg_4(2)
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__5_i_9_n_7\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(25),
      O => out_valid_reg_4(1)
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__4_i_9_n_4\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(24),
      O => out_valid_reg_4(0)
    );
\i__carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(27),
      I1 => \i__carry__5_i_9_n_5\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[27]_0\(3)
    );
\i__carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(26),
      I1 => \i__carry__5_i_9_n_6\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[27]_0\(2)
    );
\i__carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(25),
      I1 => \i__carry__5_i_9_n_7\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[27]_0\(1)
    );
\i__carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(24),
      I1 => \i__carry__4_i_9_n_4\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[27]_0\(0)
    );
\i__carry__5_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__4_i_9_n_0\,
      CO(3) => \i__carry__5_i_9_n_0\,
      CO(2) => \i__carry__5_i_9_n_1\,
      CO(1) => \i__carry__5_i_9_n_2\,
      CO(0) => \i__carry__5_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry__5_i_9_n_4\,
      O(2) => \i__carry__5_i_9_n_5\,
      O(1) => \i__carry__5_i_9_n_6\,
      O(0) => \i__carry__5_i_9_n_7\,
      S(3 downto 0) => data_count_reg(28 downto 25)
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__6_i_6_n_7\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(29),
      O => out_valid_reg_5(1)
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry__5_i_9_n_4\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(28),
      O => out_valid_reg_5(0)
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FB"
    )
        port map (
      I0 => \i__carry__6_i_6_n_6\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(30),
      O => S(2)
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(29),
      I1 => \i__carry__6_i_6_n_7\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => S(1)
    );
\i__carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(28),
      I1 => \i__carry__5_i_9_n_4\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => S(0)
    );
\i__carry__6_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i__carry__5_i_9_n_0\,
      CO(3 downto 1) => \NLW_i__carry__6_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i__carry__6_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i__carry__6_i_6_O_UNCONNECTED\(3 downto 2),
      O(1) => \i__carry__6_i_6_n_6\,
      O(0) => \i__carry__6_i_6_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => data_count_reg(30 downto 29)
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry_i_9_n_5\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(3),
      O => DI(2)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => read_address_reg(3),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry_i_9_n_6\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(2),
      O => DI(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \i__carry_i_9_n_7\,
      I1 => \data_count_reg[0]_1\,
      I2 => cache_present_reg_1,
      I3 => data_count_reg(1),
      O => DI(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(3),
      I1 => \i__carry_i_9_n_5\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[3]_0\(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(2),
      I1 => \i__carry_i_9_n_6\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[3]_0\(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C55"
    )
        port map (
      I0 => data_count_reg(1),
      I1 => \i__carry_i_9_n_7\,
      I2 => cache_present_reg_1,
      I3 => \data_count_reg[0]_1\,
      O => \data_count_reg[3]_0\(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_count_reg[0]_0\,
      O => \data_count_reg[3]_0\(0)
    );
\i__carry_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i__carry_i_9_n_0\,
      CO(2) => \i__carry_i_9_n_1\,
      CO(1) => \i__carry_i_9_n_2\,
      CO(0) => \i__carry_i_9_n_3\,
      CYINIT => \^data_count_reg[0]_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \i__carry_i_9_n_4\,
      O(2) => \i__carry_i_9_n_5\,
      O(1) => \i__carry_i_9_n_6\,
      O(0) => \i__carry_i_9_n_7\,
      S(3 downto 0) => data_count_reg(4 downto 1)
    );
\ip2bus_mst_addr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(10),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(10),
      O => \ip2bus_mst_addr[10]_i_1_n_0\
    );
\ip2bus_mst_addr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(11),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(11),
      O => \ip2bus_mst_addr[11]_i_1_n_0\
    );
\ip2bus_mst_addr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(12),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(12),
      O => \ip2bus_mst_addr[12]_i_1_n_0\
    );
\ip2bus_mst_addr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(13),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(13),
      O => \ip2bus_mst_addr[13]_i_1_n_0\
    );
\ip2bus_mst_addr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(14),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(14),
      O => \ip2bus_mst_addr[14]_i_1_n_0\
    );
\ip2bus_mst_addr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(15),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(15),
      O => \ip2bus_mst_addr[15]_i_1_n_0\
    );
\ip2bus_mst_addr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(16),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(16),
      O => \ip2bus_mst_addr[16]_i_1_n_0\
    );
\ip2bus_mst_addr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(17),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(17),
      O => \ip2bus_mst_addr[17]_i_1_n_0\
    );
\ip2bus_mst_addr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(18),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(18),
      O => \ip2bus_mst_addr[18]_i_1_n_0\
    );
\ip2bus_mst_addr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(19),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(19),
      O => \ip2bus_mst_addr[19]_i_1_n_0\
    );
\ip2bus_mst_addr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(20),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(20),
      O => \ip2bus_mst_addr[20]_i_1_n_0\
    );
\ip2bus_mst_addr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(21),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(21),
      O => \ip2bus_mst_addr[21]_i_1_n_0\
    );
\ip2bus_mst_addr[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(22),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(22),
      O => \ip2bus_mst_addr[22]_i_1_n_0\
    );
\ip2bus_mst_addr[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(23),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(23),
      O => \ip2bus_mst_addr[23]_i_1_n_0\
    );
\ip2bus_mst_addr[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(24),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(24),
      O => \ip2bus_mst_addr[24]_i_1_n_0\
    );
\ip2bus_mst_addr[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(25),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(25),
      O => \ip2bus_mst_addr[25]_i_1_n_0\
    );
\ip2bus_mst_addr[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(26),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(26),
      O => \ip2bus_mst_addr[26]_i_1_n_0\
    );
\ip2bus_mst_addr[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(27),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(27),
      O => \ip2bus_mst_addr[27]_i_1_n_0\
    );
\ip2bus_mst_addr[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(28),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(28),
      O => \ip2bus_mst_addr[28]_i_1_n_0\
    );
\ip2bus_mst_addr[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(29),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(29),
      O => \ip2bus_mst_addr[29]_i_1_n_0\
    );
\ip2bus_mst_addr[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(30),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(30),
      O => \ip2bus_mst_addr[30]_i_1_n_0\
    );
\ip2bus_mst_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => reset,
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      O => ip2bus_mst_addr0
    );
\ip2bus_mst_addr[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(31),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(31),
      O => \ip2bus_mst_addr[31]_i_2_n_0\
    );
\ip2bus_mst_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(3),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(3),
      O => \ip2bus_mst_addr[3]_i_1_n_0\
    );
\ip2bus_mst_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(4),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(4),
      O => \ip2bus_mst_addr[4]_i_1_n_0\
    );
\ip2bus_mst_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(5),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(5),
      O => \ip2bus_mst_addr[5]_i_1_n_0\
    );
\ip2bus_mst_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(6),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(6),
      O => \ip2bus_mst_addr[6]_i_1_n_0\
    );
\ip2bus_mst_addr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(7),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(7),
      O => \ip2bus_mst_addr[7]_i_1_n_0\
    );
\ip2bus_mst_addr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(8),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(8),
      O => \ip2bus_mst_addr[8]_i_1_n_0\
    );
\ip2bus_mst_addr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => write_address_reg(9),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => read_address_reg(9),
      O => \ip2bus_mst_addr[9]_i_1_n_0\
    );
\ip2bus_mst_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[10]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(7),
      R => '0'
    );
\ip2bus_mst_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[11]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(8),
      R => '0'
    );
\ip2bus_mst_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[12]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(9),
      R => '0'
    );
\ip2bus_mst_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[13]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(10),
      R => '0'
    );
\ip2bus_mst_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[14]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(11),
      R => '0'
    );
\ip2bus_mst_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[15]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(12),
      R => '0'
    );
\ip2bus_mst_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[16]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(13),
      R => '0'
    );
\ip2bus_mst_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[17]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(14),
      R => '0'
    );
\ip2bus_mst_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[18]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(15),
      R => '0'
    );
\ip2bus_mst_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[19]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(16),
      R => '0'
    );
\ip2bus_mst_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[20]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(17),
      R => '0'
    );
\ip2bus_mst_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[21]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(18),
      R => '0'
    );
\ip2bus_mst_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[22]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(19),
      R => '0'
    );
\ip2bus_mst_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[23]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(20),
      R => '0'
    );
\ip2bus_mst_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[24]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(21),
      R => '0'
    );
\ip2bus_mst_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[25]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(22),
      R => '0'
    );
\ip2bus_mst_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[26]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(23),
      R => '0'
    );
\ip2bus_mst_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[27]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(24),
      R => '0'
    );
\ip2bus_mst_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[28]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(25),
      R => '0'
    );
\ip2bus_mst_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[29]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(26),
      R => '0'
    );
\ip2bus_mst_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[30]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(27),
      R => '0'
    );
\ip2bus_mst_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[31]_i_2_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(28),
      R => '0'
    );
\ip2bus_mst_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[3]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(0),
      R => '0'
    );
\ip2bus_mst_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[4]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(1),
      R => '0'
    );
\ip2bus_mst_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[5]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(2),
      R => '0'
    );
\ip2bus_mst_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[6]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(3),
      R => '0'
    );
\ip2bus_mst_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[7]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(4),
      R => '0'
    );
\ip2bus_mst_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[8]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(5),
      R => '0'
    );
\ip2bus_mst_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => ip2bus_mst_addr0,
      D => \ip2bus_mst_addr[9]_i_1_n_0\,
      Q => \ip2bus_mst_addr_reg[31]_0\(6),
      R => '0'
    );
ip2bus_mst_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => \reset_count_reg_n_0_[3]\,
      I1 => reset,
      I2 => reset_count,
      I3 => \^ip2bus_mst_reset\,
      O => ip2bus_mst_reset_i_1_n_0
    );
ip2bus_mst_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => ip2bus_mst_reset_i_1_n_0,
      Q => \^ip2bus_mst_reset\,
      R => '0'
    );
ip2bus_mstrd_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70034"
    )
        port map (
      I0 => bus2ip_mst_cmdack,
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I3 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I4 => \^ip2bus_mstrd_req\,
      O => ip2bus_mstrd_req_i_1_n_0
    );
ip2bus_mstrd_req_reg: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => ip2bus_mstrd_req_i_1_n_0,
      Q => \^ip2bus_mstrd_req\
    );
\ip2bus_mstwr_d[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \ram__0\(32),
      I1 => is_large_ram,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => \write_segment_reg_n_0_[0]\,
      I4 => \ram__0\(0),
      O => \ip2bus_mstwr_d[0]_i_1_n_0\
    );
\ip2bus_mstwr_d[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(10),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[10]_i_1_n_0\
    );
\ip2bus_mstwr_d[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(11),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[11]_i_1_n_0\
    );
\ip2bus_mstwr_d[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(12),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[12]_i_1_n_0\
    );
\ip2bus_mstwr_d[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(13),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[13]_i_1_n_0\
    );
\ip2bus_mstwr_d[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(14),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[14]_i_1_n_0\
    );
\ip2bus_mstwr_d[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(15),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[15]_i_1_n_0\
    );
\ip2bus_mstwr_d[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(16),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[16]_i_1_n_0\
    );
\ip2bus_mstwr_d[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(17),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[17]_i_1_n_0\
    );
\ip2bus_mstwr_d[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(18),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[18]_i_1_n_0\
    );
\ip2bus_mstwr_d[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(19),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[19]_i_1_n_0\
    );
\ip2bus_mstwr_d[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \ram__0\(33),
      I1 => is_large_ram,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => \write_segment_reg_n_0_[0]\,
      I4 => \ram__0\(1),
      O => \ip2bus_mstwr_d[1]_i_1_n_0\
    );
\ip2bus_mstwr_d[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(20),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[20]_i_1_n_0\
    );
\ip2bus_mstwr_d[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(21),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[21]_i_1_n_0\
    );
\ip2bus_mstwr_d[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(22),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[22]_i_1_n_0\
    );
\ip2bus_mstwr_d[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(23),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[23]_i_1_n_0\
    );
\ip2bus_mstwr_d[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(24),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[24]_i_1_n_0\
    );
\ip2bus_mstwr_d[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(25),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[25]_i_1_n_0\
    );
\ip2bus_mstwr_d[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(26),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[26]_i_1_n_0\
    );
\ip2bus_mstwr_d[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(27),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[27]_i_1_n_0\
    );
\ip2bus_mstwr_d[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(28),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[28]_i_1_n_0\
    );
\ip2bus_mstwr_d[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(29),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[29]_i_1_n_0\
    );
\ip2bus_mstwr_d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(2),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[2]_i_1_n_0\
    );
\ip2bus_mstwr_d[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(30),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[30]_i_1_n_0\
    );
\ip2bus_mstwr_d[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(31),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[31]_i_1_n_0\
    );
\ip2bus_mstwr_d[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(3),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[3]_i_1_n_0\
    );
\ip2bus_mstwr_d[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(4),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[4]_i_1_n_0\
    );
\ip2bus_mstwr_d[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(5),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[5]_i_1_n_0\
    );
\ip2bus_mstwr_d[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(6),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[6]_i_1_n_0\
    );
\ip2bus_mstwr_d[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(7),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[7]_i_1_n_0\
    );
\ip2bus_mstwr_d[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(8),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[8]_i_1_n_0\
    );
\ip2bus_mstwr_d[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram__0\(9),
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => \write_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => \ip2bus_mstwr_d[9]_i_1_n_0\
    );
\ip2bus_mstwr_d_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[0]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(0)
    );
\ip2bus_mstwr_d_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[10]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(10)
    );
\ip2bus_mstwr_d_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[11]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(11)
    );
\ip2bus_mstwr_d_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[12]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(12)
    );
\ip2bus_mstwr_d_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[13]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(13)
    );
\ip2bus_mstwr_d_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[14]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(14)
    );
\ip2bus_mstwr_d_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[15]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(15)
    );
\ip2bus_mstwr_d_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[16]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(16)
    );
\ip2bus_mstwr_d_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[17]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(17)
    );
\ip2bus_mstwr_d_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[18]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(18)
    );
\ip2bus_mstwr_d_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[19]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(19)
    );
\ip2bus_mstwr_d_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[1]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(1)
    );
\ip2bus_mstwr_d_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[20]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(20)
    );
\ip2bus_mstwr_d_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[21]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(21)
    );
\ip2bus_mstwr_d_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[22]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(22)
    );
\ip2bus_mstwr_d_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[23]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(23)
    );
\ip2bus_mstwr_d_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[24]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(24)
    );
\ip2bus_mstwr_d_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[25]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(25)
    );
\ip2bus_mstwr_d_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[26]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(26)
    );
\ip2bus_mstwr_d_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[27]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(27)
    );
\ip2bus_mstwr_d_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[28]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(28)
    );
\ip2bus_mstwr_d_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[29]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(29)
    );
\ip2bus_mstwr_d_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[2]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(2)
    );
\ip2bus_mstwr_d_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[30]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(30)
    );
\ip2bus_mstwr_d_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[31]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(31)
    );
\ip2bus_mstwr_d_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[3]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(3)
    );
\ip2bus_mstwr_d_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[4]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(4)
    );
\ip2bus_mstwr_d_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[5]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(5)
    );
\ip2bus_mstwr_d_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[6]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(6)
    );
\ip2bus_mstwr_d_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[7]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(7)
    );
\ip2bus_mstwr_d_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[8]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(8)
    );
\ip2bus_mstwr_d_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ip2bus_mstwr_d[9]_i_1_n_0\,
      Q => \ip2bus_mstwr_d_reg[31]_0\(9)
    );
ip2bus_mstwr_eof_n_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF01"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => \^ip2bus_mstwr_eof_n\,
      O => ip2bus_mstwr_eof_n_i_i_1_n_0
    );
ip2bus_mstwr_eof_n_i_reg: unisim.vcomponents.FDPE
     port map (
      C => sys_clk,
      CE => '1',
      D => ip2bus_mstwr_eof_n_i_i_1_n_0,
      PRE => \^reset_0\,
      Q => \^ip2bus_mstwr_eof_n\
    );
ip2bus_mstwr_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0070"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => bus2ip_mst_cmdack,
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I4 => \^ip2bus_mstwr_req\,
      O => ip2bus_mstwr_req_i_1_n_0
    );
ip2bus_mstwr_req_reg: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => ip2bus_mstwr_req_i_1_n_0,
      Q => \^ip2bus_mstwr_req\
    );
ip2bus_mstwr_src_rdy_n_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF44000055"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => ip2bus_mstwr_src_rdy_n_i_reg_0,
      I2 => ip2bus_mstwr_src_rdy_n_i_i_3_n_0,
      I3 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I4 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I5 => \^ip2bus_mstwr_src_rdy_n\,
      O => ip2bus_mstwr_src_rdy_n_i_i_1_n_0
    );
ip2bus_mstwr_src_rdy_n_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \axiFSM_prevState_reg_n_0_[1]\,
      I1 => \axiFSM_prevState_reg_n_0_[2]\,
      I2 => \axiFSM_prevState_reg_n_0_[0]\,
      O => ip2bus_mstwr_src_rdy_n_i_i_3_n_0
    );
ip2bus_mstwr_src_rdy_n_i_reg: unisim.vcomponents.FDPE
     port map (
      C => sys_clk,
      CE => '1',
      D => ip2bus_mstwr_src_rdy_n_i_i_1_n_0,
      PRE => \^reset_0\,
      Q => \^ip2bus_mstwr_src_rdy_n\
    );
is_large_ram_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => \^reset_0\,
      G => reset,
      GE => '1',
      Q => is_large_ram
    );
\mainFSM_prevState[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_mainFSM_currentState_reg_n_0_[4]\,
      I1 => \FSM_onehot_mainFSM_currentState_reg_n_0_[3]\,
      O => mainFSM_prevState(0)
    );
\mainFSM_prevState[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_mainFSM_currentState_reg_n_0_[1]\,
      I1 => \FSM_onehot_mainFSM_currentState_reg_n_0_[4]\,
      O => mainFSM_prevState(1)
    );
\mainFSM_prevState_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => mainFSM_prevState(0),
      Q => \mainFSM_prevState_reg_n_0_[0]\
    );
\mainFSM_prevState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => mainFSM_prevState(1),
      Q => \mainFSM_prevState_reg_n_0_[1]\
    );
\mainFSM_prevState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => cache_fresh,
      Q => \mainFSM_prevState_reg_n_0_[2]\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => write_address_reg(3),
      DI(0) => '0',
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1 downto 0) => NLW_plusOp_carry_O_UNCONNECTED(1 downto 0),
      S(3 downto 2) => write_address_reg(5 downto 4),
      S(1) => plusOp_carry_i_1_n_0,
      S(0) => '0'
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => write_address_reg(9 downto 6)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => write_address_reg(13 downto 10)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 0) => write_address_reg(17 downto 14)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__3_n_4\,
      O(2) => \plusOp_carry__3_n_5\,
      O(1) => \plusOp_carry__3_n_6\,
      O(0) => \plusOp_carry__3_n_7\,
      S(3 downto 0) => write_address_reg(21 downto 18)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      S(3 downto 0) => write_address_reg(25 downto 22)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__5_n_4\,
      O(2) => \plusOp_carry__5_n_5\,
      O(1) => \plusOp_carry__5_n_6\,
      O(0) => \plusOp_carry__5_n_7\,
      S(3 downto 0) => write_address_reg(29 downto 26)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 1) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_carry__6_n_6\,
      O(0) => \plusOp_carry__6_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => write_address_reg(31 downto 30)
    );
plusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_address_reg(3),
      O => plusOp_carry_i_1_n_0
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__0/i__carry_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => read_address_reg(3),
      DI(0) => '0',
      O(3 downto 2) => plusOp(5 downto 4),
      O(1 downto 0) => \NLW_plusOp_inferred__0/i__carry_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => read_address_reg(5 downto 4),
      S(1) => \i__carry_i_1__0_n_0\,
      S(0) => '0'
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(9 downto 6),
      S(3 downto 0) => read_address_reg(9 downto 6)
    );
\plusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(13 downto 10),
      S(3 downto 0) => read_address_reg(13 downto 10)
    );
\plusOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__2_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__2_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(17 downto 14),
      S(3 downto 0) => read_address_reg(17 downto 14)
    );
\plusOp_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__2_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__3_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__3_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__3_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(21 downto 18),
      S(3 downto 0) => read_address_reg(21 downto 18)
    );
\plusOp_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__3_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__4_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__4_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__4_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(25 downto 22),
      S(3 downto 0) => read_address_reg(25 downto 22)
    );
\plusOp_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__4_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__5_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__5_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__5_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(29 downto 26),
      S(3 downto 0) => read_address_reg(29 downto 26)
    );
\plusOp_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__5_n_0\,
      CO(3 downto 1) => \NLW_plusOp_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_inferred__0/i__carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => read_address_reg(31 downto 30)
    );
\ram[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040C0404040"
    )
        port map (
      I0 => cache_present_reg_1,
      I1 => \data_count_reg[0]_1\,
      I2 => \^q\(0),
      I3 => cache_present_reg_n_0,
      I4 => cache_fresh_reg_n_0,
      I5 => \ram[33]_i_2_n_0\,
      O => ram
    );
\ram[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => data_count_reg(11),
      I1 => data_count_reg(13),
      I2 => data_count_reg(5),
      I3 => debug_static_delay_out_valid_INST_0_i_9_n_0,
      I4 => \ram[33]_i_3_n_0\,
      I5 => \FSM_onehot_mainFSM_currentState[0]_i_4_n_0\,
      O => \ram[33]_i_2_n_0\
    );
\ram[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => data_count_reg(1),
      I1 => data_count_reg(6),
      I2 => data_count_reg(2),
      I3 => data_count_reg(4),
      I4 => debug_static_delay_out_valid_INST_0_i_7_n_0,
      O => \ram[33]_i_3_n_0\
    );
\ram_out[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => \ram_out_reg[33]_0\,
      I1 => \read_segment_reg_n_0_[0]\,
      I2 => \read_segment_reg_n_0_[1]\,
      I3 => is_large_ram,
      O => ram_out(31)
    );
\ram_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => D(0),
      I1 => \ram_out_reg[33]_0\,
      I2 => \read_segment_reg_n_0_[0]\,
      I3 => \read_segment_reg_n_0_[1]\,
      I4 => is_large_ram,
      I5 => \ram_out_reg_n_0_[32]\,
      O => \ram_out[32]_i_1_n_0\
    );
\ram_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => D(1),
      I1 => \ram_out_reg[33]_0\,
      I2 => \read_segment_reg_n_0_[0]\,
      I3 => \read_segment_reg_n_0_[1]\,
      I4 => is_large_ram,
      I5 => \ram_out_reg_n_0_[33]\,
      O => \ram_out[33]_i_1_n_0\
    );
\ram_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(0),
      Q => \ram_out_reg_n_0_[0]\
    );
\ram_out_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(10),
      Q => \ram_out_reg_n_0_[10]\
    );
\ram_out_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(11),
      Q => \ram_out_reg_n_0_[11]\
    );
\ram_out_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(12),
      Q => \ram_out_reg_n_0_[12]\
    );
\ram_out_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(13),
      Q => \ram_out_reg_n_0_[13]\
    );
\ram_out_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(14),
      Q => \ram_out_reg_n_0_[14]\
    );
\ram_out_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(15),
      Q => \ram_out_reg_n_0_[15]\
    );
\ram_out_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(16),
      Q => \ram_out_reg_n_0_[16]\
    );
\ram_out_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(17),
      Q => \ram_out_reg_n_0_[17]\
    );
\ram_out_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(18),
      Q => \ram_out_reg_n_0_[18]\
    );
\ram_out_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(19),
      Q => \ram_out_reg_n_0_[19]\
    );
\ram_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(1),
      Q => \ram_out_reg_n_0_[1]\
    );
\ram_out_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(20),
      Q => \ram_out_reg_n_0_[20]\
    );
\ram_out_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(21),
      Q => \ram_out_reg_n_0_[21]\
    );
\ram_out_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(22),
      Q => \ram_out_reg_n_0_[22]\
    );
\ram_out_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(23),
      Q => \ram_out_reg_n_0_[23]\
    );
\ram_out_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(24),
      Q => \ram_out_reg_n_0_[24]\
    );
\ram_out_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(25),
      Q => \ram_out_reg_n_0_[25]\
    );
\ram_out_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(26),
      Q => \ram_out_reg_n_0_[26]\
    );
\ram_out_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(27),
      Q => \ram_out_reg_n_0_[27]\
    );
\ram_out_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(28),
      Q => \ram_out_reg_n_0_[28]\
    );
\ram_out_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(29),
      Q => \ram_out_reg_n_0_[29]\
    );
\ram_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(2),
      Q => \ram_out_reg_n_0_[2]\
    );
\ram_out_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(30),
      Q => \ram_out_reg_n_0_[30]\
    );
\ram_out_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(31),
      Q => \ram_out_reg_n_0_[31]\
    );
\ram_out_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ram_out[32]_i_1_n_0\,
      Q => \ram_out_reg_n_0_[32]\
    );
\ram_out_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \ram_out[33]_i_1_n_0\,
      Q => \ram_out_reg_n_0_[33]\
    );
\ram_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(3),
      Q => \ram_out_reg_n_0_[3]\
    );
\ram_out_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(4),
      Q => \ram_out_reg_n_0_[4]\
    );
\ram_out_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(5),
      Q => \ram_out_reg_n_0_[5]\
    );
\ram_out_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(6),
      Q => \ram_out_reg_n_0_[6]\
    );
\ram_out_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(7),
      Q => \ram_out_reg_n_0_[7]\
    );
\ram_out_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(8),
      Q => \ram_out_reg_n_0_[8]\
    );
\ram_out_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram_out(31),
      CLR => \^reset_0\,
      D => D(9),
      Q => \ram_out_reg_n_0_[9]\
    );
\ram_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(0),
      Q => \ram__0\(0)
    );
\ram_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(10),
      Q => \ram__0\(10)
    );
\ram_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(11),
      Q => \ram__0\(11)
    );
\ram_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(12),
      Q => \ram__0\(12)
    );
\ram_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(13),
      Q => \ram__0\(13)
    );
\ram_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(14),
      Q => \ram__0\(14)
    );
\ram_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(15),
      Q => \ram__0\(15)
    );
\ram_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(16),
      Q => \ram__0\(16)
    );
\ram_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(17),
      Q => \ram__0\(17)
    );
\ram_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(18),
      Q => \ram__0\(18)
    );
\ram_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(19),
      Q => \ram__0\(19)
    );
\ram_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(1),
      Q => \ram__0\(1)
    );
\ram_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(20),
      Q => \ram__0\(20)
    );
\ram_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(21),
      Q => \ram__0\(21)
    );
\ram_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(22),
      Q => \ram__0\(22)
    );
\ram_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(23),
      Q => \ram__0\(23)
    );
\ram_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(24),
      Q => \ram__0\(24)
    );
\ram_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(25),
      Q => \ram__0\(25)
    );
\ram_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(26),
      Q => \ram__0\(26)
    );
\ram_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(27),
      Q => \ram__0\(27)
    );
\ram_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(28),
      Q => \ram__0\(28)
    );
\ram_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(29),
      Q => \ram__0\(29)
    );
\ram_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(2),
      Q => \ram__0\(2)
    );
\ram_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(30),
      Q => \ram__0\(30)
    );
\ram_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(31),
      Q => \ram__0\(31)
    );
\ram_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(32),
      Q => \ram__0\(32)
    );
\ram_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(33),
      Q => \ram__0\(33)
    );
\ram_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(3),
      Q => \ram__0\(3)
    );
\ram_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(4),
      Q => \ram__0\(4)
    );
\ram_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(5),
      Q => \ram__0\(5)
    );
\ram_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(6),
      Q => \ram__0\(6)
    );
\ram_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(7),
      Q => \ram__0\(7)
    );
\ram_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(8),
      Q => \ram__0\(8)
    );
\ram_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => sys_clk,
      CE => ram,
      CLR => \^reset_0\,
      D => debug_static_delay_in_data(9),
      Q => \ram__0\(9)
    );
\read_address[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      O => read_address
    );
\read_address_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[13]_2\(0),
      Q => read_address_reg(10)
    );
\read_address_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[13]_2\(1),
      Q => read_address_reg(11)
    );
\read_address_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[13]_2\(2),
      Q => read_address_reg(12)
    );
\read_address_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[13]_2\(3),
      Q => read_address_reg(13)
    );
\read_address_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[17]_1\(0),
      Q => read_address_reg(14)
    );
\read_address_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[17]_1\(1),
      Q => read_address_reg(15)
    );
\read_address_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[17]_1\(2),
      Q => read_address_reg(16)
    );
\read_address_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[17]_1\(3),
      Q => read_address_reg(17)
    );
\read_address_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[21]_1\(0),
      Q => read_address_reg(18)
    );
\read_address_reg[19]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      D => \read_address_reg[21]_1\(1),
      PRE => \^reset_0\,
      Q => read_address_reg(19)
    );
\read_address_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[21]_1\(2),
      Q => read_address_reg(20)
    );
\read_address_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[21]_1\(3),
      Q => read_address_reg(21)
    );
\read_address_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[25]_1\(0),
      Q => read_address_reg(22)
    );
\read_address_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[25]_1\(1),
      Q => read_address_reg(23)
    );
\read_address_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[25]_1\(2),
      Q => read_address_reg(24)
    );
\read_address_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[25]_1\(3),
      Q => read_address_reg(25)
    );
\read_address_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[29]_1\(0),
      Q => read_address_reg(26)
    );
\read_address_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[29]_1\(1),
      Q => read_address_reg(27)
    );
\read_address_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[29]_1\(2),
      Q => read_address_reg(28)
    );
\read_address_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[29]_1\(3),
      Q => read_address_reg(29)
    );
\read_address_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[31]_1\(0),
      Q => read_address_reg(30)
    );
\read_address_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[31]_1\(1),
      Q => read_address_reg(31)
    );
\read_address_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[5]_1\(0),
      Q => read_address_reg(3)
    );
\read_address_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[5]_1\(1),
      Q => read_address_reg(4)
    );
\read_address_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[5]_1\(2),
      Q => read_address_reg(5)
    );
\read_address_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[9]_1\(0),
      Q => read_address_reg(6)
    );
\read_address_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[9]_1\(1),
      Q => read_address_reg(7)
    );
\read_address_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[9]_1\(2),
      Q => read_address_reg(8)
    );
\read_address_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => read_address,
      CLR => \^reset_0\,
      D => \read_address_reg[9]_1\(3),
      Q => read_address_reg(9)
    );
\read_segment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222FFF22222000"
    )
        port map (
      I0 => \FSM_onehot_mainFSM_currentState_reg_n_0_[1]\,
      I1 => \FSM_onehot_mainFSM_currentState[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \FSM_onehot_mainFSM_currentState[0]_i_2_n_0\,
      I4 => \read_segment[1]_i_2_n_0\,
      I5 => \read_segment_reg_n_0_[0]\,
      O => \read_segment[0]_i_1_n_0\
    );
\read_segment[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8FFFFF8F8F000"
    )
        port map (
      I0 => \FSM_onehot_mainFSM_currentState_reg_n_0_[1]\,
      I1 => \FSM_onehot_mainFSM_currentState[1]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \FSM_onehot_mainFSM_currentState[0]_i_2_n_0\,
      I4 => \read_segment[1]_i_2_n_0\,
      I5 => \read_segment_reg_n_0_[1]\,
      O => \read_segment[1]_i_1_n_0\
    );
\read_segment[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000000"
    )
        port map (
      I0 => bus2ip_mst_cmplt,
      I1 => \read_segment_reg_n_0_[1]\,
      I2 => \read_segment_reg_n_0_[0]\,
      I3 => \FSM_onehot_mainFSM_currentState_reg_n_0_[1]\,
      I4 => is_large_ram,
      O => \read_segment[1]_i_2_n_0\
    );
\read_segment_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \read_segment[0]_i_1_n_0\,
      Q => \read_segment_reg_n_0_[0]\
    );
\read_segment_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \read_segment[1]_i_1_n_0\,
      Q => \read_segment_reg_n_0_[1]\
    );
\reset_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reset_count_reg_n_0_[3]\,
      I1 => \reset_count_reg_n_0_[0]\,
      O => \reset_count[0]_i_1_n_0\
    );
\reset_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \reset_count_reg_n_0_[0]\,
      I1 => \reset_count_reg_n_0_[1]\,
      I2 => \reset_count_reg_n_0_[3]\,
      O => \reset_count[1]_i_1_n_0\
    );
\reset_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \reset_count_reg_n_0_[1]\,
      I1 => \reset_count_reg_n_0_[0]\,
      I2 => \reset_count_reg_n_0_[2]\,
      I3 => \reset_count_reg_n_0_[3]\,
      O => \reset_count[2]_i_1_n_0\
    );
\reset_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I3 => \reset_count[3]_i_3_n_0\,
      O => reset_count
    );
\reset_count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \reset_count_reg_n_0_[3]\,
      I1 => \reset_count_reg_n_0_[1]\,
      I2 => \reset_count_reg_n_0_[0]\,
      I3 => \reset_count_reg_n_0_[2]\,
      O => \reset_count[3]_i_2_n_0\
    );
\reset_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \reset_count[3]_i_4_n_0\,
      I1 => \axiFSM_prevState_reg_n_0_[1]\,
      I2 => \axiFSM_prevState_reg_n_0_[0]\,
      I3 => \axiFSM_prevState_reg_n_0_[2]\,
      O => \reset_count[3]_i_3_n_0\
    );
\reset_count[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \reset_count_reg_n_0_[2]\,
      I1 => \reset_count_reg_n_0_[3]\,
      I2 => \reset_count_reg_n_0_[0]\,
      I3 => \reset_count_reg_n_0_[1]\,
      O => \reset_count[3]_i_4_n_0\
    );
\reset_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset_count,
      CLR => \^reset_0\,
      D => \reset_count[0]_i_1_n_0\,
      Q => \reset_count_reg_n_0_[0]\
    );
\reset_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset_count,
      CLR => \^reset_0\,
      D => \reset_count[1]_i_1_n_0\,
      Q => \reset_count_reg_n_0_[1]\
    );
\reset_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset_count,
      CLR => \^reset_0\,
      D => \reset_count[2]_i_1_n_0\,
      Q => \reset_count_reg_n_0_[2]\
    );
\reset_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => reset_count,
      CLR => \^reset_0\,
      D => \reset_count[3]_i_2_n_0\,
      Q => \reset_count_reg_n_0_[3]\
    );
reset_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3344374433003F00"
    )
        port map (
      I0 => \reset_count[3]_i_3_n_0\,
      I1 => reset_done_i_2_n_0,
      I2 => \FSM_onehot_mainFSM_currentState_reg_n_0_[4]\,
      I3 => reset_done_reg_n_0,
      I4 => \FSM_onehot_mainFSM_currentState_reg_n_0_[1]\,
      I5 => \reset_count_reg_n_0_[3]\,
      O => reset_done_i_1_n_0
    );
reset_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      O => reset_done_i_2_n_0
    );
reset_done_reg: unisim.vcomponents.FDPE
     port map (
      C => sys_clk,
      CE => '1',
      D => reset_done_i_1_n_0,
      PRE => \^reset_0\,
      Q => reset_done_reg_n_0
    );
sclk_int_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^reset_0\
    );
sig_cmd_full_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_cmd_empty_reg,
      I1 => \^ip2bus_mstrd_req\,
      I2 => \^ip2bus_mstwr_req\,
      O => sig_push_cmd_reg
    );
\sig_last_skid_reg_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ip2bus_mstwr_eof_n\,
      O => sig_llink2wr_strm_tlast
    );
\temp_data[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^cache_present_reg_0\,
      I2 => \temp_data_reg[33]\,
      I3 => is_stored,
      O => E(0)
    );
\write_address[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(1),
      I1 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(2),
      I2 => \^fsm_sequential_axifsm_currentstate_reg[2]_0\(0),
      O => ip2bus_mst_length_i
    );
\write_address_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[13]_2\(0),
      Q => write_address_reg(10)
    );
\write_address_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[13]_2\(1),
      Q => write_address_reg(11)
    );
\write_address_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[13]_2\(2),
      Q => write_address_reg(12)
    );
\write_address_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[13]_2\(3),
      Q => write_address_reg(13)
    );
\write_address_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[17]_1\(0),
      Q => write_address_reg(14)
    );
\write_address_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[17]_1\(1),
      Q => write_address_reg(15)
    );
\write_address_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[17]_1\(2),
      Q => write_address_reg(16)
    );
\write_address_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[17]_1\(3),
      Q => write_address_reg(17)
    );
\write_address_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[21]_1\(0),
      Q => write_address_reg(18)
    );
\write_address_reg[19]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      D => \write_address_reg[21]_1\(1),
      PRE => \^reset_0\,
      Q => write_address_reg(19)
    );
\write_address_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[21]_1\(2),
      Q => write_address_reg(20)
    );
\write_address_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[21]_1\(3),
      Q => write_address_reg(21)
    );
\write_address_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[25]_1\(0),
      Q => write_address_reg(22)
    );
\write_address_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[25]_1\(1),
      Q => write_address_reg(23)
    );
\write_address_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[25]_1\(2),
      Q => write_address_reg(24)
    );
\write_address_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[25]_1\(3),
      Q => write_address_reg(25)
    );
\write_address_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[29]_1\(0),
      Q => write_address_reg(26)
    );
\write_address_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[29]_1\(1),
      Q => write_address_reg(27)
    );
\write_address_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[29]_1\(2),
      Q => write_address_reg(28)
    );
\write_address_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[29]_1\(3),
      Q => write_address_reg(29)
    );
\write_address_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[31]_1\(0),
      Q => write_address_reg(30)
    );
\write_address_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[31]_1\(1),
      Q => write_address_reg(31)
    );
\write_address_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[5]_1\(0),
      Q => write_address_reg(3)
    );
\write_address_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[5]_1\(1),
      Q => write_address_reg(4)
    );
\write_address_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[5]_1\(2),
      Q => write_address_reg(5)
    );
\write_address_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[9]_1\(0),
      Q => write_address_reg(6)
    );
\write_address_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[9]_1\(1),
      Q => write_address_reg(7)
    );
\write_address_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[9]_1\(2),
      Q => write_address_reg(8)
    );
\write_address_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => ip2bus_mst_length_i,
      CLR => \^reset_0\,
      D => \write_address_reg[9]_1\(3),
      Q => write_address_reg(9)
    );
\write_segment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F2FF22220200"
    )
        port map (
      I0 => \FSM_onehot_mainFSM_currentState_reg_n_0_[4]\,
      I1 => \write_segment[0]_i_2_n_0\,
      I2 => \FSM_onehot_mainFSM_currentState[0]_i_2_n_0\,
      I3 => \write_segment_reg[0]_0\,
      I4 => \write_segment[1]_i_3_n_0\,
      I5 => \write_segment_reg_n_0_[0]\,
      O => \write_segment[0]_i_1_n_0\
    );
\write_segment[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \write_segment_reg_n_0_[1]\,
      I1 => \write_segment_reg_n_0_[0]\,
      I2 => bus2ip_mst_cmplt,
      O => \write_segment[0]_i_2_n_0\
    );
\write_segment[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEFFFAAAA2000"
    )
        port map (
      I0 => \write_segment[1]_i_2_n_0\,
      I1 => \FSM_onehot_mainFSM_currentState[0]_i_2_n_0\,
      I2 => \data_count_reg[0]_1\,
      I3 => \^q\(0),
      I4 => \write_segment[1]_i_3_n_0\,
      I5 => \write_segment_reg_n_0_[1]\,
      O => \write_segment[1]_i_1_n_0\
    );
\write_segment[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \write_segment_reg_n_0_[1]\,
      I2 => \write_segment_reg_n_0_[0]\,
      I3 => bus2ip_mst_cmplt,
      I4 => \FSM_onehot_mainFSM_currentState_reg_n_0_[4]\,
      O => \write_segment[1]_i_2_n_0\
    );
\write_segment[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000000"
    )
        port map (
      I0 => bus2ip_mst_cmplt,
      I1 => \write_segment_reg_n_0_[1]\,
      I2 => \write_segment_reg_n_0_[0]\,
      I3 => \FSM_onehot_mainFSM_currentState_reg_n_0_[4]\,
      I4 => is_large_ram,
      O => \write_segment[1]_i_3_n_0\
    );
\write_segment_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \write_segment[0]_i_1_n_0\,
      Q => \write_segment_reg_n_0_[0]\
    );
\write_segment_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \^reset_0\,
      D => \write_segment[1]_i_1_n_0\,
      Q => \write_segment_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    sig_addr2stat_cmd_fifo_empty : out STD_LOGIC;
    sig_addr2stat_calc_error : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_next_addr_reg0 : in STD_LOGIC;
    sig_push_addr_reg1_out : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_xfer_type_reg : in STD_LOGIC;
    sig_rd_addr_valid_reg0 : in STD_LOGIC;
    sig_wr_addr_valid_reg0 : in STD_LOGIC;
    sig_posted_to_axi_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_next_len_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_addr_cntl : entity is "axi_master_burst_addr_cntl";
end design_1_audio_interface_wrap_0_0_axi_master_burst_addr_cntl;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_addr_cntl is
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => sig_addr2stat_cmd_fifo_empty,
      S => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => sig_calc_error_reg_reg_0,
      Q => sig_addr2stat_calc_error,
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_araddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_araddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_araddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_araddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_araddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_araddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_araddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_araddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_araddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_araddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_araddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_araddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_araddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_araddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_araddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_araddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_araddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_araddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_araddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(27),
      Q => m_axi_araddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(28),
      Q => m_axi_araddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(29),
      Q => m_axi_araddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_araddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(30),
      Q => m_axi_araddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(31),
      Q => m_axi_araddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_araddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_araddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_araddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_araddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_araddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_araddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_araddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => sig_xfer_type_reg,
      Q => m_axi_arburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => \sig_next_len_reg_reg[3]_0\(0),
      Q => m_axi_arlen(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => \sig_next_len_reg_reg[3]_0\(1),
      Q => m_axi_arlen(1),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => \sig_next_len_reg_reg[3]_0\(2),
      Q => m_axi_arlen(2),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => \sig_next_len_reg_reg[3]_0\(3),
      Q => m_axi_arlen(3),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_arsize(0),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => sig_posted_to_axi_reg_0
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => sig_posted_to_axi_reg_0
    );
sig_rd_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => sig_rd_addr_valid_reg0,
      Q => m_axi_arvalid,
      R => sig_next_addr_reg0
    );
sig_wr_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_addr_reg1_out,
      D => sig_wr_addr_valid_reg0,
      Q => m_axi_awvalid,
      R => sig_next_addr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_cmd_status is
  port (
    sig_cmd2pcc_cmd_valid : out STD_LOGIC;
    sig_cmd_mst_be : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_empty_reg : out STD_LOGIC;
    sig_cmd2all_doing_write : out STD_LOGIC;
    sig_cmd2all_doing_read : out STD_LOGIC;
    sig_cmd_cmplt_reg_reg_0 : out STD_LOGIC;
    sig_status_reg_empty : out STD_LOGIC;
    md_error : out STD_LOGIC;
    sig_rdwr2llink_int_err : out STD_LOGIC;
    bus2ip_mst_cmdack : out STD_LOGIC;
    sig_push_status1_out : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : out STD_LOGIC;
    sig_coelsc_tag_reg0 : out STD_LOGIC;
    sig_rd_addr_valid_reg0 : out STD_LOGIC;
    sig_wr_addr_valid_reg0 : out STD_LOGIC;
    sig_rd_llink_enable : out STD_LOGIC;
    m_axi_awready_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \out\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_cmd_reg : in STD_LOGIC;
    ip2bus_mstwr_req : in STD_LOGIC;
    ip2bus_mstrd_req : in STD_LOGIC;
    sig_error_sh_reg_reg_0 : in STD_LOGIC;
    sig_muxed_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_llink2cmd_wr_busy : in STD_LOGIC;
    sig_llink2cmd_rd_busy : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_xfer_calc_err_reg : in STD_LOGIC;
    sig_doing_read_reg : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arsize : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr2stat_calc_error : in STD_LOGIC;
    sig_doing_read_reg_reg_0 : in STD_LOGIC;
    \sig_cmd_mst_addr_reg[31]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_cmd_status : entity is "axi_master_burst_cmd_status";
end design_1_audio_interface_wrap_0_0_axi_master_burst_cmd_status;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_cmd_status is
  signal \^bus2ip_mst_cmdack\ : STD_LOGIC;
  signal \^sig_cmd2all_doing_read\ : STD_LOGIC;
  signal \^sig_cmd2all_doing_write\ : STD_LOGIC;
  signal sig_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_cmd_cmplt_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_cmd_cmplt_reg_reg_0\ : STD_LOGIC;
  signal \^sig_cmd_empty_reg\ : STD_LOGIC;
  signal sig_cmd_empty_reg_i_1_n_0 : STD_LOGIC;
  signal sig_cmd_mstrd_req : STD_LOGIC;
  signal sig_cmd_mstwr_req : STD_LOGIC;
  signal sig_cmdack_reg_i_1_n_0 : STD_LOGIC;
  signal sig_doing_read_reg_i_1_n_0 : STD_LOGIC;
  signal sig_doing_write_reg_i_1_n_0 : STD_LOGIC;
  signal sig_init_reg1 : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
  signal sig_int_error_pulse_reg_i_1_n_0 : STD_LOGIC;
  signal sig_int_error_pulse_reg_i_2_n_0 : STD_LOGIC;
  signal \^sig_push_status1_out\ : STD_LOGIC;
  signal \^sig_rdwr2llink_int_err\ : STD_LOGIC;
  signal \^sig_status_reg_empty\ : STD_LOGIC;
  signal sig_status_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_status_reg_full : STD_LOGIC;
  signal sig_status_reg_full_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_cmd_cmplt_reg_i_2 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of sig_doing_read_reg_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of sig_int_error_pulse_reg_i_2 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of sig_rd_addr_valid_reg_i_3 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_full_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of sig_wr_addr_valid_reg_i_1 : label is "soft_lutpair101";
begin
  bus2ip_mst_cmdack <= \^bus2ip_mst_cmdack\;
  sig_cmd2all_doing_read <= \^sig_cmd2all_doing_read\;
  sig_cmd2all_doing_write <= \^sig_cmd2all_doing_write\;
  sig_cmd_cmplt_reg_reg_0 <= \^sig_cmd_cmplt_reg_reg_0\;
  sig_cmd_empty_reg <= \^sig_cmd_empty_reg\;
  sig_push_status1_out <= \^sig_push_status1_out\;
  sig_rdwr2llink_int_err <= \^sig_rdwr2llink_int_err\;
  sig_status_reg_empty <= \^sig_status_reg_empty\;
\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => sig_rd_sts_slverr_reg_reg,
      I1 => \^sig_cmd2all_doing_write\,
      I2 => \^sig_status_reg_empty\,
      I3 => sig_wsc2stat_status_valid,
      O => sig_coelsc_tag_reg0
    );
sig_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007770000"
    )
        port map (
      I0 => sig_llink2cmd_wr_busy,
      I1 => \^sig_cmd2all_doing_write\,
      I2 => sig_llink2cmd_rd_busy,
      I3 => \^sig_cmd2all_doing_read\,
      I4 => sig_status_reg_full,
      I5 => sig_cmd_cmplt_reg0,
      O => sig_cmd_cmplt_reg_i_1_n_0
    );
sig_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_cmd_cmplt_reg_reg_0\,
      I1 => \out\,
      O => sig_cmd_cmplt_reg0
    );
sig_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_cmd_cmplt_reg_i_1_n_0,
      Q => \^sig_cmd_cmplt_reg_reg_0\,
      R => '0'
    );
sig_cmd_empty_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1010FF10"
    )
        port map (
      I0 => ip2bus_mstwr_req,
      I1 => ip2bus_mstrd_req,
      I2 => \^sig_cmd_empty_reg\,
      I3 => sig_init_reg1,
      I4 => sig_init_reg2,
      I5 => \^sig_cmd_cmplt_reg_reg_0\,
      O => sig_cmd_empty_reg_i_1_n_0
    );
sig_cmd_empty_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_cmd_empty_reg_i_1_n_0,
      Q => \^sig_cmd_empty_reg\,
      R => \out\
    );
sig_cmd_full_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => sig_push_cmd_reg,
      Q => sig_cmd2pcc_cmd_valid,
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(7),
      Q => Q(7),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(8),
      Q => Q(8),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(9),
      Q => Q(9),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(10),
      Q => Q(10),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(11),
      Q => Q(11),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(12),
      Q => Q(12),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(13),
      Q => Q(13),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(14),
      Q => Q(14),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(15),
      Q => Q(15),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(16),
      Q => Q(16),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(17),
      Q => Q(17),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(18),
      Q => Q(18),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(19),
      Q => Q(19),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(20),
      Q => Q(20),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(21),
      Q => Q(21),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(22),
      Q => Q(22),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(23),
      Q => Q(23),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(24),
      Q => Q(24),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(25),
      Q => Q(25),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(26),
      Q => Q(26),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(27),
      Q => Q(27),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(28),
      Q => Q(28),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(1),
      Q => Q(1),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(2),
      Q => Q(2),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(3),
      Q => Q(3),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(4),
      Q => Q(4),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(5),
      Q => Q(5),
      R => SR(0)
    );
\sig_cmd_mst_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => \sig_cmd_mst_addr_reg[31]_0\(6),
      Q => Q(6),
      R => SR(0)
    );
\sig_cmd_mst_be_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => '1',
      Q => sig_cmd_mst_be(0),
      R => SR(0)
    );
sig_cmd_mstrd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => ip2bus_mstrd_req,
      Q => sig_cmd_mstrd_req,
      R => SR(0)
    );
sig_cmd_mstwr_req_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => sig_push_cmd_reg,
      D => ip2bus_mstwr_req,
      Q => sig_cmd_mstwr_req,
      R => SR(0)
    );
sig_cmdack_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => ip2bus_mstwr_req,
      I1 => ip2bus_mstrd_req,
      I2 => \^sig_cmd_empty_reg\,
      I3 => \^bus2ip_mst_cmdack\,
      I4 => \out\,
      O => sig_cmdack_reg_i_1_n_0
    );
sig_cmdack_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_cmdack_reg_i_1_n_0,
      Q => \^bus2ip_mst_cmdack\,
      R => '0'
    );
sig_doing_read_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \^sig_cmd2all_doing_read\,
      I1 => sig_doing_read_reg_reg_0,
      I2 => sig_cmd_mstrd_req,
      I3 => \out\,
      I4 => \^sig_cmd_cmplt_reg_reg_0\,
      O => sig_doing_read_reg_i_1_n_0
    );
sig_doing_read_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_doing_read_reg_i_1_n_0,
      Q => \^sig_cmd2all_doing_read\,
      R => '0'
    );
sig_doing_write_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \^sig_cmd2all_doing_write\,
      I1 => sig_doing_read_reg_reg_0,
      I2 => sig_cmd_mstwr_req,
      I3 => \out\,
      I4 => \^sig_cmd_cmplt_reg_reg_0\,
      O => sig_doing_write_reg_i_1_n_0
    );
sig_doing_write_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_doing_write_reg_i_1_n_0,
      Q => \^sig_cmd2all_doing_write\,
      R => '0'
    );
sig_error_sh_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8008800"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^sig_cmd2all_doing_write\,
      I2 => sig_rsc2stat_status_valid,
      I3 => \^sig_status_reg_empty\,
      I4 => \^sig_cmd2all_doing_read\,
      O => \^sig_push_status1_out\
    );
sig_error_sh_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_error_sh_reg_reg_0,
      Q => md_error,
      R => \out\
    );
sig_init_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => '1',
      Q => sig_init_reg1,
      R => \out\
    );
sig_init_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_init_reg1,
      Q => sig_init_reg2,
      R => \out\
    );
sig_int_error_pulse_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => sig_int_error_pulse_reg_i_2_n_0,
      I1 => sig_muxed_status(0),
      I2 => \^sig_push_status1_out\,
      I3 => \^sig_rdwr2llink_int_err\,
      I4 => \out\,
      O => sig_int_error_pulse_reg_i_1_n_0
    );
sig_int_error_pulse_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sig_llink2cmd_wr_busy,
      I1 => \^sig_cmd2all_doing_write\,
      I2 => sig_llink2cmd_rd_busy,
      I3 => \^sig_cmd2all_doing_read\,
      O => sig_int_error_pulse_reg_i_2_n_0
    );
sig_int_error_pulse_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_int_error_pulse_reg_i_1_n_0,
      Q => \^sig_rdwr2llink_int_err\,
      R => '0'
    );
sig_llink_busy_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_cmd2all_doing_read\,
      I1 => sig_doing_read_reg,
      O => sig_rd_llink_enable
    );
sig_rd_addr_valid_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_cmd2all_doing_read\,
      I1 => sig_xfer_calc_err_reg,
      O => sig_rd_addr_valid_reg0
    );
sig_rd_addr_valid_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8080000"
    )
        port map (
      I0 => m_axi_awready,
      I1 => \^sig_cmd2all_doing_write\,
      I2 => \^sig_cmd2all_doing_read\,
      I3 => m_axi_arready,
      I4 => m_axi_arsize(0),
      I5 => sig_addr2stat_calc_error,
      O => m_axi_awready_0
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => sig_rd_sts_slverr_reg_reg,
      I1 => \^sig_cmd2all_doing_read\,
      I2 => \^sig_status_reg_empty\,
      I3 => sig_rsc2stat_status_valid,
      O => sig_rd_sts_tag_reg0
    );
sig_status_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF2F2"
    )
        port map (
      I0 => sig_init_reg1,
      I1 => sig_init_reg2,
      I2 => \^sig_cmd_cmplt_reg_reg_0\,
      I3 => \^sig_push_status1_out\,
      I4 => \^sig_status_reg_empty\,
      O => sig_status_reg_empty_i_1_n_0
    );
sig_status_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_status_reg_empty_i_1_n_0,
      Q => \^sig_status_reg_empty\,
      R => \out\
    );
sig_status_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DC"
    )
        port map (
      I0 => \^sig_cmd_cmplt_reg_reg_0\,
      I1 => \^sig_push_status1_out\,
      I2 => sig_status_reg_full,
      I3 => \out\,
      O => sig_status_reg_full_i_1_n_0
    );
sig_status_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_status_reg_full_i_1_n_0,
      Q => sig_status_reg_full,
      R => '0'
    );
sig_wr_addr_valid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_cmd2all_doing_write\,
      I1 => sig_xfer_calc_err_reg,
      O => sig_wr_addr_valid_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_rd_llink is
  port (
    sig_wr_error_reg : out STD_LOGIC;
    sig_rd_discontinue : out STD_LOGIC;
    sig_llink2cmd_rd_busy : out STD_LOGIC;
    sig_llink2rd_allow_addr_req : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_llink_busy_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rdwr2llink_int_err : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_llink_busy_reg_1 : in STD_LOGIC;
    \sig_data_reg_out_reg[0]\ : in STD_LOGIC;
    sig_doing_read_reg : in STD_LOGIC;
    sig_cmd2all_doing_read : in STD_LOGIC;
    \ram_out_reg[33]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_rd_llink : entity is "axi_master_burst_rd_llink";
end design_1_audio_interface_wrap_0_0_axi_master_burst_rd_llink;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_rd_llink is
  signal sig_allow_rd_requests_i_1_n_0 : STD_LOGIC;
  signal \^sig_llink2cmd_rd_busy\ : STD_LOGIC;
  signal \^sig_llink2rd_allow_addr_req\ : STD_LOGIC;
  signal \^sig_rd_discontinue\ : STD_LOGIC;
  signal sig_rd_discontinue_i_1_n_0 : STD_LOGIC;
  signal \^sig_wr_error_reg\ : STD_LOGIC;
begin
  sig_llink2cmd_rd_busy <= \^sig_llink2cmd_rd_busy\;
  sig_llink2rd_allow_addr_req <= \^sig_llink2rd_allow_addr_req\;
  sig_rd_discontinue <= \^sig_rd_discontinue\;
  sig_wr_error_reg <= \^sig_wr_error_reg\;
\ram_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8000000"
    )
        port map (
      I0 => \^sig_llink2cmd_rd_busy\,
      I1 => \^sig_rd_discontinue\,
      I2 => \ram_out_reg[33]\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => sig_llink_busy_reg_0
    );
sig_allow_rd_requests_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005454"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_llink2cmd_rd_busy\,
      I2 => \^sig_llink2rd_allow_addr_req\,
      I3 => sig_doing_read_reg,
      I4 => sig_cmd2all_doing_read,
      O => sig_allow_rd_requests_i_1_n_0
    );
sig_allow_rd_requests_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_allow_rd_requests_i_1_n_0,
      Q => \^sig_llink2rd_allow_addr_req\,
      R => '0'
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_llink2cmd_rd_busy\,
      I1 => \sig_data_reg_out_reg[0]\,
      O => E(0)
    );
sig_llink_busy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_llink_busy_reg_1,
      Q => \^sig_llink2cmd_rd_busy\,
      R => '0'
    );
sig_rd_discontinue_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F20"
    )
        port map (
      I0 => sig_rdwr2llink_int_err,
      I1 => \^sig_wr_error_reg\,
      I2 => \^sig_llink2cmd_rd_busy\,
      I3 => \^sig_rd_discontinue\,
      I4 => \out\,
      O => sig_rd_discontinue_i_1_n_0
    );
sig_rd_discontinue_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_rd_discontinue_i_1_n_0,
      Q => \^sig_rd_discontinue\,
      R => '0'
    );
sig_rd_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_rdwr2llink_int_err,
      Q => \^sig_wr_error_reg\,
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_rd_status_cntl is
  port (
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2rdc_ready : out STD_LOGIC;
    sig_rsc2stat_status : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC;
    sig_rd_sts_tag_reg0 : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_rdc2rsc_valid : in STD_LOGIC;
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmd2all_doing_write : in STD_LOGIC;
    sig_push_status1_out : in STD_LOGIC;
    md_error : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_rd_status_cntl : entity is "axi_master_burst_rd_status_cntl";
end design_1_audio_interface_wrap_0_0_axi_master_burst_rd_status_cntl;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_rd_status_cntl is
  signal sig_error_sh_reg_i_2_n_0 : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal \^sig_rsc2rdc_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  sig_rsc2rdc_ready <= \^sig_rsc2rdc_ready\;
  sig_rsc2stat_status(2 downto 0) <= \^sig_rsc2stat_status\(2 downto 0);
sig_error_sh_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE0000"
    )
        port map (
      I0 => sig_error_sh_reg_i_2_n_0,
      I1 => \^sig_rsc2stat_status\(2),
      I2 => sig_cmd2all_doing_write,
      I3 => sig_wsc2stat_status(2),
      I4 => sig_push_status1_out,
      I5 => md_error,
      O => sig_rd_sts_slverr_reg_reg_0
    );
sig_error_sh_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^sig_rsc2stat_status\(0),
      I1 => sig_wsc2stat_status(0),
      I2 => \^sig_rsc2stat_status\(1),
      I3 => sig_cmd2all_doing_write,
      I4 => sig_wsc2stat_status(1),
      O => sig_error_sh_reg_i_2_n_0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rsc2stat_status\(1),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rsc2stat_status\(0),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => \^sig_rsc2rdc_ready\,
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2rdc_ready\,
      I1 => sig_rdc2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => sig_rsc2stat_status_valid,
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rsc2stat_status\(2),
      R => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_rddata_cntl is
  port (
    sig_rdc2pcc_cmd_ready : out STD_LOGIC;
    sig_rdc2rsc_valid : out STD_LOGIC;
    sig_next_eof_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]_0\ : out STD_LOGIC;
    m_axi_rvalid_0 : out STD_LOGIC;
    sig_rdc2rdskid_tlast : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_xfer_cmd_cmplt_reg : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_ld_new_cmd_reg_reg_0 : in STD_LOGIC;
    sig_xfer_is_seq_reg : in STD_LOGIC;
    sig_xfer_eof_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_rsc2rdc_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_status_reg_empty : in STD_LOGIC;
    sig_pcc2data_cmd_valid : in STD_LOGIC;
    sig_cmd2all_doing_read : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_rddata_cntl : entity is "axi_master_burst_rddata_cntl";
end design_1_audio_interface_wrap_0_0_axi_master_burst_rddata_cntl;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_rddata_cntl is
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_addr_posted_cntr_reg[0]_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_coelsc_tag_reg0 : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_last_dbeat_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \sig_ld_new_cmd_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  signal \^sig_next_eof_reg\ : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal \^sig_rdc2pcc_cmd_ready\ : STD_LOGIC;
  signal sig_rdc2rsc_calc_err : STD_LOGIC;
  signal sig_rdc2rsc_decerr : STD_LOGIC;
  signal sig_rdc2rsc_slverr : STD_LOGIC;
  signal \^sig_rdc2rsc_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_coelsc_cmd_cmplt_reg_i_3 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_1 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of sig_m_valid_dup_i_2 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of sig_rd_sts_interr_reg_i_1 : label is "soft_lutpair124";
begin
  \sig_addr_posted_cntr_reg[0]_0\ <= \^sig_addr_posted_cntr_reg[0]_0\;
  sig_next_eof_reg <= \^sig_next_eof_reg\;
  sig_rdc2pcc_cmd_ready <= \^sig_rdc2pcc_cmd_ready\;
  sig_rdc2rsc_valid <= \^sig_rdc2rsc_valid\;
m_axi_rready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF01FFFF"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_next_calc_error_reg,
      I4 => sig_dqual_reg_full,
      I5 => \^sig_rdc2rsc_valid\,
      O => \^sig_addr_posted_cntr_reg[0]_0\
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F87878778787808"
    )
        port map (
      I0 => sig_cmd2all_doing_read,
      I1 => \sig_addr_posted_cntr_reg[2]_0\,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AADAA4AAA4AAA4AA"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => \sig_addr_posted_cntr_reg[2]_0\,
      I5 => sig_cmd2all_doing_read,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCECC8CCC8CCC8CC"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => \sig_addr_posted_cntr_reg[2]_0\,
      I5 => sig_cmd2all_doing_read,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_ld_new_cmd_reg_reg_0
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_ld_new_cmd_reg_reg_0
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_ld_new_cmd_reg_reg_0
    );
sig_coelsc_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF15FF00FF00FF00"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[0]_0\,
      I1 => sig_next_calc_error_reg,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_ld_new_cmd_reg_reg_0,
      I4 => sig_rsc2rdc_ready,
      I5 => \^sig_rdc2rsc_valid\,
      O => sig_coelsc_tag_reg0
    );
sig_coelsc_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[0]_0\,
      I1 => sig_next_calc_error_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => m_axi_rlast,
      I2 => m_axi_rvalid,
      I3 => sig_next_cmd_cmplt_reg,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_rdc2rsc_valid\,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_rdc2rsc_decerr,
      I1 => m_axi_rresp(0),
      I2 => m_axi_rresp(1),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => sig_rdc2rsc_decerr,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rdc2rsc_calc_err,
      I1 => sig_next_calc_error_reg,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_rdc2rsc_calc_err,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_rdc2rsc_slverr,
      I1 => m_axi_rresp(0),
      I2 => m_axi_rresp(1),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_rdc2rsc_slverr,
      R => sig_coelsc_tag_reg0
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[3]_0\(0),
      I1 => \^sig_rdc2pcc_cmd_ready\,
      I2 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[0]_i_1__0_n_0\
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[3]_0\(1),
      I1 => \^sig_rdc2pcc_cmd_ready\,
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      O => \sig_dbeat_cntr[1]_i_1__0_n_0\
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[3]_0\(2),
      I1 => \^sig_rdc2pcc_cmd_ready\,
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[2]_i_1__0_n_0\
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[3]_0\(3),
      I1 => \^sig_rdc2pcc_cmd_ready\,
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(0),
      I5 => sig_dbeat_cntr(1),
      O => \sig_dbeat_cntr[3]_i_1__0_n_0\
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(4),
      I5 => \^sig_rdc2pcc_cmd_ready\,
      O => \sig_dbeat_cntr[4]_i_1__0_n_0\
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      I1 => sig_dbeat_cntr(4),
      I2 => sig_dbeat_cntr(5),
      I3 => \^sig_rdc2pcc_cmd_ready\,
      O => \sig_dbeat_cntr[5]_i_1__0_n_0\
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB04"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(6),
      I4 => \^sig_rdc2pcc_cmd_ready\,
      O => \sig_dbeat_cntr[6]_i_1__0_n_0\
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \^sig_rdc2pcc_cmd_ready\,
      I1 => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      I2 => \sig_dbeat_cntr[7]_i_4_n_0\,
      I3 => \sig_dbeat_cntr_reg[0]_0\,
      O => \sig_dbeat_cntr[7]_i_1__0_n_0\
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0004"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(6),
      I4 => sig_dbeat_cntr(7),
      I5 => \^sig_rdc2pcc_cmd_ready\,
      O => \sig_dbeat_cntr[7]_i_2__0_n_0\
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[7]_i_3__0_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[0]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(0),
      R => sig_ld_new_cmd_reg_reg_0
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[1]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(1),
      R => sig_ld_new_cmd_reg_reg_0
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[2]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(2),
      R => sig_ld_new_cmd_reg_reg_0
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[3]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(3),
      R => sig_ld_new_cmd_reg_reg_0
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[4]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(4),
      R => sig_ld_new_cmd_reg_reg_0
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[5]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(5),
      R => sig_ld_new_cmd_reg_reg_0
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[6]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(6),
      R => sig_ld_new_cmd_reg_reg_0
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[7]_i_2__0_n_0\,
      Q => sig_dbeat_cntr(7),
      R => sig_ld_new_cmd_reg_reg_0
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \^sig_rdc2pcc_cmd_ready\,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \^sig_rdc2pcc_cmd_ready\,
      D => \^sig_rdc2pcc_cmd_ready\,
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E200FF00E20000"
    )
        port map (
      I0 => sig_last_dbeat_i_2_n_0,
      I1 => \^sig_rdc2pcc_cmd_ready\,
      I2 => sig_last_dbeat_reg_0,
      I3 => sig_ld_new_cmd_reg_reg_0,
      I4 => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_last_dbeat_i_1_n_0
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[0]_0\,
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(1),
      I5 => \sig_dbeat_cntr[7]_i_4_n_0\,
      O => sig_last_dbeat_i_2_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_last_dbeat_i_1_n_0,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^sig_addr_posted_cntr_reg[0]_0\,
      I1 => \out\,
      I2 => m_axi_rvalid,
      I3 => m_axi_rlast,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_ld_new_cmd_reg_reg_0
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_next_eof_reg\,
      I1 => m_axi_rvalid,
      I2 => m_axi_rlast,
      O => sig_rdc2rdskid_tlast
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_rdc2pcc_cmd_ready\,
      I1 => sig_ld_new_cmd_reg,
      O => \sig_ld_new_cmd_reg_i_1__0_n_0\
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_ld_new_cmd_reg_i_1__0_n_0\,
      Q => sig_ld_new_cmd_reg,
      R => sig_ld_new_cmd_reg_reg_0
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_addr_posted_cntr_reg[0]_0\,
      I1 => m_axi_rvalid,
      O => m_axi_rvalid_0
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \^sig_rdc2pcc_cmd_ready\,
      D => sig_next_calc_error_reg_reg_0,
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => sig_ld_new_cmd_reg_reg_0,
      I1 => \^sig_rdc2pcc_cmd_ready\,
      I2 => \^sig_addr_posted_cntr_reg[0]_0\,
      I3 => \out\,
      I4 => m_axi_rvalid,
      I5 => m_axi_rlast,
      O => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[0]_0\,
      I1 => sig_next_sequential_reg,
      I2 => sig_last_dbeat_reg_n_0,
      I3 => sig_dqual_reg_empty,
      I4 => sig_next_cmd_cmplt_reg_i_4_n_0,
      O => \^sig_rdc2pcc_cmd_ready\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEFFFFFFFFFF"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_5_n_0,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_status_reg_empty,
      I3 => sig_pcc2data_cmd_valid,
      I4 => sig_next_calc_error_reg,
      I5 => sig_cmd2all_doing_read,
      O => sig_next_cmd_cmplt_reg_i_4_n_0
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => sig_next_cmd_cmplt_reg_i_5_n_0
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \^sig_rdc2pcc_cmd_ready\,
      D => sig_xfer_cmd_cmplt_reg,
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \^sig_rdc2pcc_cmd_ready\,
      D => sig_xfer_eof_reg,
      Q => \^sig_next_eof_reg\,
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \^sig_rdc2pcc_cmd_ready\,
      D => sig_xfer_is_seq_reg,
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rdc2rsc_decerr,
      I1 => sig_rsc2stat_status(1),
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rdc2rsc_calc_err,
      I1 => sig_rsc2stat_status(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rdc2rsc_slverr,
      I1 => sig_rsc2stat_status(2),
      O => sig_rd_sts_slverr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_reset is
  port (
    \out\ : out STD_LOGIC;
    sig_rdwr_reset_reg_reg_0 : out STD_LOGIC;
    sig_llink_reset_reg_reg_0 : out STD_LOGIC;
    sig_next_addr_reg0 : out STD_LOGIC;
    sys_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    ip2bus_mst_reset : in STD_LOGIC;
    sig_wr_addr_valid_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_reset : entity is "axi_master_burst_reset";
end design_1_audio_interface_wrap_0_0_axi_master_burst_reset;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_reset is
  signal sig_axi_por2rst : STD_LOGIC;
  signal sig_axi_por2rst_out : STD_LOGIC;
  signal sig_axi_por2rst_out_i_2_n_0 : STD_LOGIC;
  signal sig_axi_por_reg1 : STD_LOGIC;
  signal sig_axi_por_reg2 : STD_LOGIC;
  signal sig_axi_por_reg3 : STD_LOGIC;
  signal sig_axi_por_reg4 : STD_LOGIC;
  signal sig_axi_por_reg5 : STD_LOGIC;
  signal sig_axi_por_reg6 : STD_LOGIC;
  signal sig_axi_por_reg7 : STD_LOGIC;
  signal sig_axi_por_reg8 : STD_LOGIC;
  signal sig_cmd_reset_reg : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_cmd_reset_reg : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_cmd_reset_reg : signal is "no";
  signal sig_cmd_reset_reg_i_1_n_0 : STD_LOGIC;
  signal sig_llink_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_llink_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_llink_reset_reg : signal is "no";
  signal sig_rdwr_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_rdwr_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_rdwr_reset_reg : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_cmd_reset_reg_reg : label is "yes";
  attribute equivalent_register_removal of sig_cmd_reset_reg_reg : label is "no";
  attribute KEEP of sig_llink_reset_reg_reg : label is "yes";
  attribute equivalent_register_removal of sig_llink_reset_reg_reg : label is "no";
  attribute KEEP of sig_rdwr_reset_reg_reg : label is "yes";
  attribute equivalent_register_removal of sig_rdwr_reset_reg_reg : label is "no";
begin
  \out\ <= sig_cmd_reset_reg;
  sig_llink_reset_reg_reg_0 <= sig_llink_reset_reg;
  sig_rdwr_reset_reg_reg_0 <= sig_rdwr_reset_reg;
sig_axi_por2rst_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sig_axi_por_reg7,
      I1 => sig_axi_por_reg6,
      I2 => sig_axi_por_reg1,
      I3 => sig_axi_por_reg8,
      I4 => sig_axi_por2rst_out_i_2_n_0,
      O => sig_axi_por2rst
    );
sig_axi_por2rst_out_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_axi_por_reg4,
      I1 => sig_axi_por_reg5,
      I2 => sig_axi_por_reg2,
      I3 => sig_axi_por_reg3,
      O => sig_axi_por2rst_out_i_2_n_0
    );
sig_axi_por2rst_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_axi_por2rst,
      Q => sig_axi_por2rst_out,
      R => '0'
    );
sig_axi_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => '1',
      Q => sig_axi_por_reg1,
      R => '0'
    );
sig_axi_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_axi_por_reg1,
      Q => sig_axi_por_reg2,
      R => '0'
    );
sig_axi_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_axi_por_reg2,
      Q => sig_axi_por_reg3,
      R => '0'
    );
sig_axi_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_axi_por_reg3,
      Q => sig_axi_por_reg4,
      R => '0'
    );
sig_axi_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_axi_por_reg4,
      Q => sig_axi_por_reg5,
      R => '0'
    );
sig_axi_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_axi_por_reg5,
      Q => sig_axi_por_reg6,
      R => '0'
    );
sig_axi_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_axi_por_reg6,
      Q => sig_axi_por_reg7,
      R => '0'
    );
sig_axi_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_axi_por_reg7,
      Q => sig_axi_por_reg8,
      R => '0'
    );
sig_cmd_reset_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => sig_axi_por2rst_out,
      I1 => reset,
      I2 => ip2bus_mst_reset,
      O => sig_cmd_reset_reg_i_1_n_0
    );
sig_cmd_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_cmd_reset_reg_i_1_n_0,
      Q => sig_cmd_reset_reg,
      R => '0'
    );
sig_llink_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_cmd_reset_reg_i_1_n_0,
      Q => sig_llink_reset_reg,
      R => '0'
    );
sig_rd_addr_valid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rdwr_reset_reg,
      I1 => sig_wr_addr_valid_reg_reg,
      O => sig_next_addr_reg0
    );
sig_rdwr_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_cmd_reset_reg_i_1_n_0,
      Q => sig_rdwr_reset_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_skid_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sys_clk : in STD_LOGIC;
    sig_s_ready_out_reg_1 : in STD_LOGIC;
    sig_wdc2wrskid_wlast : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_skid2mm_buf : entity is "axi_master_burst_skid2mm_buf";
end design_1_audio_interface_wrap_0_0_axi_master_burst_skid2mm_buf;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_skid2mm_buf is
  signal \sig_data_reg_out[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[9]_i_1__1_n_0\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[0]\,
      O => \sig_data_reg_out[0]_i_1__1_n_0\
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[10]\,
      O => \sig_data_reg_out[10]_i_1__1_n_0\
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[11]\,
      O => \sig_data_reg_out[11]_i_1__1_n_0\
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[12]\,
      O => \sig_data_reg_out[12]_i_1__1_n_0\
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[13]\,
      O => \sig_data_reg_out[13]_i_1__1_n_0\
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[14]\,
      O => \sig_data_reg_out[14]_i_1__1_n_0\
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[15]\,
      O => \sig_data_reg_out[15]_i_1__1_n_0\
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[16]\,
      O => \sig_data_reg_out[16]_i_1__1_n_0\
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[17]\,
      O => \sig_data_reg_out[17]_i_1__1_n_0\
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[18]\,
      O => \sig_data_reg_out[18]_i_1__1_n_0\
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[19]\,
      O => \sig_data_reg_out[19]_i_1__1_n_0\
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[1]\,
      O => \sig_data_reg_out[1]_i_1__1_n_0\
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[20]\,
      O => \sig_data_reg_out[20]_i_1__1_n_0\
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[21]\,
      O => \sig_data_reg_out[21]_i_1__1_n_0\
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[22]\,
      O => \sig_data_reg_out[22]_i_1__1_n_0\
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[23]\,
      O => \sig_data_reg_out[23]_i_1__1_n_0\
    );
\sig_data_reg_out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[24]\,
      O => \sig_data_reg_out[24]_i_1__1_n_0\
    );
\sig_data_reg_out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[25]\,
      O => \sig_data_reg_out[25]_i_1__1_n_0\
    );
\sig_data_reg_out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[26]\,
      O => \sig_data_reg_out[26]_i_1__1_n_0\
    );
\sig_data_reg_out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[27]\,
      O => \sig_data_reg_out[27]_i_1__1_n_0\
    );
\sig_data_reg_out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[28]\,
      O => \sig_data_reg_out[28]_i_1__1_n_0\
    );
\sig_data_reg_out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[29]\,
      O => \sig_data_reg_out[29]_i_1__1_n_0\
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[2]\,
      O => \sig_data_reg_out[2]_i_1__1_n_0\
    );
\sig_data_reg_out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[30]\,
      O => \sig_data_reg_out[30]_i_1__1_n_0\
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[31]\,
      O => \sig_data_reg_out[31]_i_2__1_n_0\
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[3]\,
      O => \sig_data_reg_out[3]_i_1__1_n_0\
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[4]\,
      O => \sig_data_reg_out[4]_i_1__1_n_0\
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[5]\,
      O => \sig_data_reg_out[5]_i_1__1_n_0\
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[6]\,
      O => \sig_data_reg_out[6]_i_1__1_n_0\
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[7]\,
      O => \sig_data_reg_out[7]_i_1__1_n_0\
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[8]\,
      O => \sig_data_reg_out[8]_i_1__1_n_0\
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[9]\,
      O => \sig_data_reg_out[9]_i_1__1_n_0\
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[0]_i_1__1_n_0\,
      Q => m_axi_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[10]_i_1__1_n_0\,
      Q => m_axi_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[11]_i_1__1_n_0\,
      Q => m_axi_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[12]_i_1__1_n_0\,
      Q => m_axi_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[13]_i_1__1_n_0\,
      Q => m_axi_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[14]_i_1__1_n_0\,
      Q => m_axi_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[15]_i_1__1_n_0\,
      Q => m_axi_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[16]_i_1__1_n_0\,
      Q => m_axi_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[17]_i_1__1_n_0\,
      Q => m_axi_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[18]_i_1__1_n_0\,
      Q => m_axi_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[19]_i_1__1_n_0\,
      Q => m_axi_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[1]_i_1__1_n_0\,
      Q => m_axi_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[20]_i_1__1_n_0\,
      Q => m_axi_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[21]_i_1__1_n_0\,
      Q => m_axi_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[22]_i_1__1_n_0\,
      Q => m_axi_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[23]_i_1__1_n_0\,
      Q => m_axi_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[24]_i_1__1_n_0\,
      Q => m_axi_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[25]_i_1__1_n_0\,
      Q => m_axi_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[26]_i_1__1_n_0\,
      Q => m_axi_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[27]_i_1__1_n_0\,
      Q => m_axi_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[28]_i_1__1_n_0\,
      Q => m_axi_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[29]_i_1__1_n_0\,
      Q => m_axi_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[2]_i_1__1_n_0\,
      Q => m_axi_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[30]_i_1__1_n_0\,
      Q => m_axi_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[31]_i_2__1_n_0\,
      Q => m_axi_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[3]_i_1__1_n_0\,
      Q => m_axi_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[4]_i_1__1_n_0\,
      Q => m_axi_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[5]_i_1__1_n_0\,
      Q => m_axi_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[6]_i_1__1_n_0\,
      Q => m_axi_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[7]_i_1__1_n_0\,
      Q => m_axi_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[8]_i_1__1_n_0\,
      Q => m_axi_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[9]_i_1__1_n_0\,
      Q => m_axi_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(0),
      Q => \sig_data_skid_reg_reg_n_0_[0]\,
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(10),
      Q => \sig_data_skid_reg_reg_n_0_[10]\,
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(11),
      Q => \sig_data_skid_reg_reg_n_0_[11]\,
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(12),
      Q => \sig_data_skid_reg_reg_n_0_[12]\,
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(13),
      Q => \sig_data_skid_reg_reg_n_0_[13]\,
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(14),
      Q => \sig_data_skid_reg_reg_n_0_[14]\,
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(15),
      Q => \sig_data_skid_reg_reg_n_0_[15]\,
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(16),
      Q => \sig_data_skid_reg_reg_n_0_[16]\,
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(17),
      Q => \sig_data_skid_reg_reg_n_0_[17]\,
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(18),
      Q => \sig_data_skid_reg_reg_n_0_[18]\,
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(19),
      Q => \sig_data_skid_reg_reg_n_0_[19]\,
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(1),
      Q => \sig_data_skid_reg_reg_n_0_[1]\,
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(20),
      Q => \sig_data_skid_reg_reg_n_0_[20]\,
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(21),
      Q => \sig_data_skid_reg_reg_n_0_[21]\,
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(22),
      Q => \sig_data_skid_reg_reg_n_0_[22]\,
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(23),
      Q => \sig_data_skid_reg_reg_n_0_[23]\,
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(24),
      Q => \sig_data_skid_reg_reg_n_0_[24]\,
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(25),
      Q => \sig_data_skid_reg_reg_n_0_[25]\,
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(26),
      Q => \sig_data_skid_reg_reg_n_0_[26]\,
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(27),
      Q => \sig_data_skid_reg_reg_n_0_[27]\,
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(28),
      Q => \sig_data_skid_reg_reg_n_0_[28]\,
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(29),
      Q => \sig_data_skid_reg_reg_n_0_[29]\,
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(2),
      Q => \sig_data_skid_reg_reg_n_0_[2]\,
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(30),
      Q => \sig_data_skid_reg_reg_n_0_[30]\,
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(31),
      Q => \sig_data_skid_reg_reg_n_0_[31]\,
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(3),
      Q => \sig_data_skid_reg_reg_n_0_[3]\,
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(4),
      Q => \sig_data_skid_reg_reg_n_0_[4]\,
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(5),
      Q => \sig_data_skid_reg_reg_n_0_[5]\,
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(6),
      Q => \sig_data_skid_reg_reg_n_0_[6]\,
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(7),
      Q => \sig_data_skid_reg_reg_n_0_[7]\,
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(8),
      Q => \sig_data_skid_reg_reg_n_0_[8]\,
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => Q(9),
      Q => \sig_data_skid_reg_reg_n_0_[9]\,
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_wlast,
      R => sig_s_ready_out_reg_1
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => sig_wdc2wrskid_wlast,
      Q => sig_last_skid_reg,
      R => sig_s_ready_out_reg_1
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101011111111"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_s_ready_out_reg_1,
      I2 => sig_m_valid_dup,
      I3 => sig_s_ready_dup,
      I4 => m_axi_wready,
      I5 => sig_m_valid_out_reg_0,
      O => \sig_m_valid_dup_i_1__1_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEEFE"
    )
        port map (
      I0 => m_axi_wready,
      I1 => sig_reset_reg,
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => sig_m_valid_out_reg_0,
      O => \sig_s_ready_dup_i_1__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup,
      R => sig_s_ready_out_reg_1
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_out,
      R => sig_s_ready_out_reg_1
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(0),
      Q => m_axi_wstrb(0),
      R => sig_s_ready_out_reg_1
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(1),
      Q => m_axi_wstrb(1),
      R => sig_s_ready_out_reg_1
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(2),
      Q => m_axi_wstrb(2),
      R => sig_s_ready_out_reg_1
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(3),
      Q => m_axi_wstrb(3),
      R => sig_s_ready_out_reg_1
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => \sig_strb_skid_reg_reg[3]_0\(0),
      R => sig_s_ready_out_reg_1
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => \sig_strb_skid_reg_reg[3]_0\(1),
      R => sig_s_ready_out_reg_1
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => \sig_strb_skid_reg_reg[3]_0\(2),
      R => sig_s_ready_out_reg_1
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => \sig_strb_skid_reg_reg[3]_0\(3),
      R => sig_s_ready_out_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    sig_reset_reg : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sig_s_ready_out_reg_1 : out STD_LOGIC;
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    \sig_data_reg_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_s_ready_out_reg_2 : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_rdc2rdskid_tlast : in STD_LOGIC;
    sig_llink2cmd_rd_busy : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready_0 : in STD_LOGIC;
    sig_m_valid_out_reg_1 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_rd_llink_enable : in STD_LOGIC;
    sig_rd_discontinue : in STD_LOGIC;
    sig_llink_busy_reg : in STD_LOGIC;
    sig_next_eof_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf : entity is "axi_master_burst_skid_buf";
end design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf is
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sig_last_reg_out_i_1__1_n_0\ : STD_LOGIC;
  signal sig_last_reg_out_i_2_n_0 : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_rd2llink_strm_tlast : STD_LOGIC;
  signal \^sig_reset_reg\ : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \out\ <= sig_m_valid_dup;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
  sig_reset_reg <= \^sig_reset_reg\;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
m_axi_rready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => m_axi_rready_0,
      O => m_axi_rready
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_rdata(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => \sig_data_reg_out_reg[31]_0\(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => \sig_data_reg_out_reg[31]_0\(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => \sig_data_reg_out_reg[31]_0\(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => \sig_data_reg_out_reg[31]_0\(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => \sig_data_reg_out_reg[31]_0\(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => \sig_data_reg_out_reg[31]_0\(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => \sig_data_reg_out_reg[31]_0\(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => \sig_data_reg_out_reg[31]_0\(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => \sig_data_reg_out_reg[31]_0\(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => \sig_data_reg_out_reg[31]_0\(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => \sig_data_reg_out_reg[31]_0\(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => \sig_data_reg_out_reg[31]_0\(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => \sig_data_reg_out_reg[31]_0\(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => \sig_data_reg_out_reg[31]_0\(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => \sig_data_reg_out_reg[31]_0\(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => \sig_data_reg_out_reg[31]_0\(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => \sig_data_reg_out_reg[31]_0\(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => \sig_data_reg_out_reg[31]_0\(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => \sig_data_reg_out_reg[31]_0\(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => \sig_data_reg_out_reg[31]_0\(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => \sig_data_reg_out_reg[31]_0\(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => \sig_data_reg_out_reg[31]_0\(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => \sig_data_reg_out_reg[31]_0\(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => \sig_data_reg_out_reg[31]_0\(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => \sig_data_reg_out_reg[31]_0\(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => \sig_data_reg_out_reg[31]_0\(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => \sig_data_reg_out_reg[31]_0\(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => \sig_data_reg_out_reg[31]_0\(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => \sig_data_reg_out_reg[31]_0\(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => \sig_data_reg_out_reg[31]_0\(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => \sig_data_reg_out_reg[31]_0\(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => \sig_data_reg_out_reg[31]_0\(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => m_axi_rdata(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => sig_next_eof_reg,
      I1 => sig_last_reg_out_i_2_n_0,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      I4 => E(0),
      I5 => sig_rd2llink_strm_tlast,
      O => \sig_last_reg_out_i_1__1_n_0\
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => m_axi_rlast,
      I1 => m_axi_rvalid,
      O => sig_last_reg_out_i_2_n_0
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_last_reg_out_i_1__1_n_0\,
      Q => sig_rd2llink_strm_tlast,
      R => sig_s_ready_out_reg_2
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => sig_rdc2rdskid_tlast,
      Q => sig_last_skid_reg,
      R => sig_s_ready_out_reg_2
    );
sig_llink_busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0F7F0"
    )
        port map (
      I0 => sig_rd2llink_strm_tlast,
      I1 => sig_m_valid_out,
      I2 => sig_rd_llink_enable,
      I3 => sig_llink2cmd_rd_busy,
      I4 => sig_rd_discontinue,
      I5 => sig_llink_busy_reg,
      O => sig_last_reg_out_reg_0
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101011111111"
    )
        port map (
      I0 => \^sig_reset_reg\,
      I1 => sig_s_ready_out_reg_2,
      I2 => sig_m_valid_dup,
      I3 => sig_s_ready_dup,
      I4 => sig_llink2cmd_rd_busy,
      I5 => sig_m_valid_out_reg_1,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => m_axi_rvalid,
      I2 => m_axi_rready_0,
      O => sig_s_ready_out_reg_1
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_s_ready_out_reg_2,
      Q => \^sig_reset_reg\,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEEEFEFEFE"
    )
        port map (
      I0 => sig_llink2cmd_rd_busy,
      I1 => \^sig_reset_reg\,
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => m_axi_rvalid,
      I5 => m_axi_rready_0,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => sig_s_ready_out_reg_2
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => sig_s_ready_out_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf_0 is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    sig_wrskid2wdc_tlast : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sys_clk : in STD_LOGIC;
    sig_s_ready_out_reg_1 : in STD_LOGIC;
    sig_llink2wr_strm_tlast : in STD_LOGIC;
    sig_s_ready_dup_reg_0 : in STD_LOGIC;
    sig_llink2cmd_wr_busy : in STD_LOGIC;
    ip2bus_mstwr_src_rdy_n : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_m_valid_out_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_skid_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ip2bus_mstwr_eof_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf_0 : entity is "axi_master_burst_skid_buf";
end design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf_0;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf_0 is
  signal \sig_data_reg_out[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \sig_last_reg_out_i_1__0_n_0\ : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal \^sig_wrskid2wdc_tlast\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \out\ <= sig_m_valid_dup;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
  sig_wrskid2wdc_tlast <= \^sig_wrskid2wdc_tlast\;
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(0),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[0]\,
      O => \sig_data_reg_out[0]_i_1__0_n_0\
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(10),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[10]\,
      O => \sig_data_reg_out[10]_i_1__0_n_0\
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(11),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[11]\,
      O => \sig_data_reg_out[11]_i_1__0_n_0\
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(12),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[12]\,
      O => \sig_data_reg_out[12]_i_1__0_n_0\
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(13),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[13]\,
      O => \sig_data_reg_out[13]_i_1__0_n_0\
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(14),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[14]\,
      O => \sig_data_reg_out[14]_i_1__0_n_0\
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(15),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[15]\,
      O => \sig_data_reg_out[15]_i_1__0_n_0\
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(16),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[16]\,
      O => \sig_data_reg_out[16]_i_1__0_n_0\
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(17),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[17]\,
      O => \sig_data_reg_out[17]_i_1__0_n_0\
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(18),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[18]\,
      O => \sig_data_reg_out[18]_i_1__0_n_0\
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(19),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[19]\,
      O => \sig_data_reg_out[19]_i_1__0_n_0\
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(1),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[1]\,
      O => \sig_data_reg_out[1]_i_1__0_n_0\
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(20),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[20]\,
      O => \sig_data_reg_out[20]_i_1__0_n_0\
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(21),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[21]\,
      O => \sig_data_reg_out[21]_i_1__0_n_0\
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(22),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[22]\,
      O => \sig_data_reg_out[22]_i_1__0_n_0\
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(23),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[23]\,
      O => \sig_data_reg_out[23]_i_1__0_n_0\
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(24),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[24]\,
      O => \sig_data_reg_out[24]_i_1__0_n_0\
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(25),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[25]\,
      O => \sig_data_reg_out[25]_i_1__0_n_0\
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(26),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[26]\,
      O => \sig_data_reg_out[26]_i_1__0_n_0\
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(27),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[27]\,
      O => \sig_data_reg_out[27]_i_1__0_n_0\
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(28),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[28]\,
      O => \sig_data_reg_out[28]_i_1__0_n_0\
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(29),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[29]\,
      O => \sig_data_reg_out[29]_i_1__0_n_0\
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(2),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[2]\,
      O => \sig_data_reg_out[2]_i_1__0_n_0\
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(30),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[30]\,
      O => \sig_data_reg_out[30]_i_1__0_n_0\
    );
\sig_data_reg_out[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(31),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[31]\,
      O => \sig_data_reg_out[31]_i_2__0_n_0\
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(3),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[3]\,
      O => \sig_data_reg_out[3]_i_1__0_n_0\
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(4),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[4]\,
      O => \sig_data_reg_out[4]_i_1__0_n_0\
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(5),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[5]\,
      O => \sig_data_reg_out[5]_i_1__0_n_0\
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(6),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[6]\,
      O => \sig_data_reg_out[6]_i_1__0_n_0\
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(7),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[7]\,
      O => \sig_data_reg_out[7]_i_1__0_n_0\
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(8),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[8]\,
      O => \sig_data_reg_out[8]_i_1__0_n_0\
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(9),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[9]\,
      O => \sig_data_reg_out[9]_i_1__0_n_0\
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[0]_i_1__0_n_0\,
      Q => Q(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[10]_i_1__0_n_0\,
      Q => Q(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[11]_i_1__0_n_0\,
      Q => Q(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[12]_i_1__0_n_0\,
      Q => Q(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[13]_i_1__0_n_0\,
      Q => Q(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[14]_i_1__0_n_0\,
      Q => Q(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[15]_i_1__0_n_0\,
      Q => Q(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[16]_i_1__0_n_0\,
      Q => Q(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[17]_i_1__0_n_0\,
      Q => Q(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[18]_i_1__0_n_0\,
      Q => Q(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[19]_i_1__0_n_0\,
      Q => Q(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[1]_i_1__0_n_0\,
      Q => Q(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[20]_i_1__0_n_0\,
      Q => Q(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[21]_i_1__0_n_0\,
      Q => Q(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[22]_i_1__0_n_0\,
      Q => Q(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[23]_i_1__0_n_0\,
      Q => Q(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[24]_i_1__0_n_0\,
      Q => Q(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[25]_i_1__0_n_0\,
      Q => Q(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[26]_i_1__0_n_0\,
      Q => Q(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[27]_i_1__0_n_0\,
      Q => Q(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[28]_i_1__0_n_0\,
      Q => Q(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[29]_i_1__0_n_0\,
      Q => Q(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[2]_i_1__0_n_0\,
      Q => Q(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[30]_i_1__0_n_0\,
      Q => Q(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[31]_i_2__0_n_0\,
      Q => Q(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[3]_i_1__0_n_0\,
      Q => Q(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[4]_i_1__0_n_0\,
      Q => Q(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[5]_i_1__0_n_0\,
      Q => Q(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[6]_i_1__0_n_0\,
      Q => Q(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[7]_i_1__0_n_0\,
      Q => Q(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[8]_i_1__0_n_0\,
      Q => Q(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => \sig_data_reg_out[9]_i_1__0_n_0\,
      Q => Q(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(0),
      Q => \sig_data_skid_reg_reg_n_0_[0]\,
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(10),
      Q => \sig_data_skid_reg_reg_n_0_[10]\,
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(11),
      Q => \sig_data_skid_reg_reg_n_0_[11]\,
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(12),
      Q => \sig_data_skid_reg_reg_n_0_[12]\,
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(13),
      Q => \sig_data_skid_reg_reg_n_0_[13]\,
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(14),
      Q => \sig_data_skid_reg_reg_n_0_[14]\,
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(15),
      Q => \sig_data_skid_reg_reg_n_0_[15]\,
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(16),
      Q => \sig_data_skid_reg_reg_n_0_[16]\,
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(17),
      Q => \sig_data_skid_reg_reg_n_0_[17]\,
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(18),
      Q => \sig_data_skid_reg_reg_n_0_[18]\,
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(19),
      Q => \sig_data_skid_reg_reg_n_0_[19]\,
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(1),
      Q => \sig_data_skid_reg_reg_n_0_[1]\,
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(20),
      Q => \sig_data_skid_reg_reg_n_0_[20]\,
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(21),
      Q => \sig_data_skid_reg_reg_n_0_[21]\,
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(22),
      Q => \sig_data_skid_reg_reg_n_0_[22]\,
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(23),
      Q => \sig_data_skid_reg_reg_n_0_[23]\,
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(24),
      Q => \sig_data_skid_reg_reg_n_0_[24]\,
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(25),
      Q => \sig_data_skid_reg_reg_n_0_[25]\,
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(26),
      Q => \sig_data_skid_reg_reg_n_0_[26]\,
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(27),
      Q => \sig_data_skid_reg_reg_n_0_[27]\,
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(28),
      Q => \sig_data_skid_reg_reg_n_0_[28]\,
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(29),
      Q => \sig_data_skid_reg_reg_n_0_[29]\,
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(2),
      Q => \sig_data_skid_reg_reg_n_0_[2]\,
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(30),
      Q => \sig_data_skid_reg_reg_n_0_[30]\,
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(31),
      Q => \sig_data_skid_reg_reg_n_0_[31]\,
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(3),
      Q => \sig_data_skid_reg_reg_n_0_[3]\,
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(4),
      Q => \sig_data_skid_reg_reg_n_0_[4]\,
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(5),
      Q => \sig_data_skid_reg_reg_n_0_[5]\,
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(6),
      Q => \sig_data_skid_reg_reg_n_0_[6]\,
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(7),
      Q => \sig_data_skid_reg_reg_n_0_[7]\,
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(8),
      Q => \sig_data_skid_reg_reg_n_0_[8]\,
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(9),
      Q => \sig_data_skid_reg_reg_n_0_[9]\,
      R => '0'
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => ip2bus_mstwr_eof_n,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      I3 => E(0),
      I4 => \^sig_wrskid2wdc_tlast\,
      O => \sig_last_reg_out_i_1__0_n_0\
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_last_reg_out_i_1__0_n_0\,
      Q => \^sig_wrskid2wdc_tlast\,
      R => sig_s_ready_out_reg_1
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_s_ready_dup,
      D => sig_llink2wr_strm_tlast,
      Q => sig_last_skid_reg,
      R => sig_s_ready_out_reg_1
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101011111111"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_s_ready_out_reg_1,
      I2 => sig_m_valid_out_reg_1,
      I3 => sig_s_ready_dup,
      I4 => sig_m_valid_dup,
      I5 => E(0),
      O => \sig_m_valid_dup_i_1__0_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEAEEEEE"
    )
        port map (
      I0 => sig_s_ready_dup_reg_0,
      I1 => sig_s_ready_dup,
      I2 => sig_llink2cmd_wr_busy,
      I3 => ip2bus_mstwr_src_rdy_n,
      I4 => sig_m_valid_dup,
      I5 => sig_reset_reg,
      O => \sig_s_ready_dup_i_1__0_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup,
      R => sig_s_ready_out_reg_1
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_out,
      R => sig_s_ready_out_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_audio_interface_wrap_0_0_axi_master_burst_strb_gen__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_audio_interface_wrap_0_0_axi_master_burst_strb_gen__parameterized0\ : entity is "axi_master_burst_strb_gen";
end \design_1_audio_interface_wrap_0_0_axi_master_burst_strb_gen__parameterized0\;

architecture STRUCTURE of \design_1_audio_interface_wrap_0_0_axi_master_burst_strb_gen__parameterized0\ is
begin
\GEN_ADDR_MODE.sig_end_addr_us\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_wr_llink is
  port (
    sig_llink2cmd_wr_busy : out STD_LOGIC;
    sig_llink2wr_allow_addr_req : out STD_LOGIC;
    ip2bus_mstwr_src_rdy_n_i_reg : out STD_LOGIC;
    sig_llink_busy_reg_0 : out STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_llink_busy_reg_1 : in STD_LOGIC;
    ip2bus_mstwr_src_rdy_n : in STD_LOGIC;
    sig_llink_busy_reg_2 : in STD_LOGIC;
    ip2bus_mstwr_eof_n : in STD_LOGIC;
    sig_doing_write_reg : in STD_LOGIC;
    sig_cmd2all_doing_write : in STD_LOGIC;
    sig_rdwr2llink_int_err : in STD_LOGIC;
    sig_wr_error_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_wr_llink : entity is "axi_master_burst_wr_llink";
end design_1_audio_interface_wrap_0_0_axi_master_burst_wr_llink;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_wr_llink is
  signal \^ip2bus_mstwr_src_rdy_n_i_reg\ : STD_LOGIC;
  signal sig_allow_wr_requests_i_1_n_0 : STD_LOGIC;
  signal \^sig_llink2cmd_wr_busy\ : STD_LOGIC;
  signal \^sig_llink2wr_allow_addr_req\ : STD_LOGIC;
  signal \sig_llink_busy_i_1__0_n_0\ : STD_LOGIC;
  signal sig_wr_dsc_in_prog : STD_LOGIC;
  signal sig_wr_dsc_in_prog_i_1_n_0 : STD_LOGIC;
  signal sig_wr_dsc_in_prog_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_m_valid_dup_i_2__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of sig_wr_dsc_in_prog_i_1 : label is "soft_lutpair135";
begin
  ip2bus_mstwr_src_rdy_n_i_reg <= \^ip2bus_mstwr_src_rdy_n_i_reg\;
  sig_llink2cmd_wr_busy <= \^sig_llink2cmd_wr_busy\;
  sig_llink2wr_allow_addr_req <= \^sig_llink2wr_allow_addr_req\;
ip2bus_mstwr_src_rdy_n_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ip2bus_mstwr_src_rdy_n,
      I1 => \^sig_llink2cmd_wr_busy\,
      I2 => sig_llink_busy_reg_2,
      I3 => sig_wr_dsc_in_prog,
      O => \^ip2bus_mstwr_src_rdy_n_i_reg\
    );
sig_allow_wr_requests_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5510000055105510"
    )
        port map (
      I0 => sig_llink_busy_reg_1,
      I1 => ip2bus_mstwr_src_rdy_n,
      I2 => \^sig_llink2cmd_wr_busy\,
      I3 => \^sig_llink2wr_allow_addr_req\,
      I4 => sig_doing_write_reg,
      I5 => sig_cmd2all_doing_write,
      O => sig_allow_wr_requests_i_1_n_0
    );
sig_allow_wr_requests_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_allow_wr_requests_i_1_n_0,
      Q => \^sig_llink2wr_allow_addr_req\,
      R => '0'
    );
\sig_llink_busy_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF4444"
    )
        port map (
      I0 => sig_doing_write_reg,
      I1 => sig_cmd2all_doing_write,
      I2 => ip2bus_mstwr_eof_n,
      I3 => \^ip2bus_mstwr_src_rdy_n_i_reg\,
      I4 => \^sig_llink2cmd_wr_busy\,
      O => \sig_llink_busy_i_1__0_n_0\
    );
sig_llink_busy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_llink_busy_i_1__0_n_0\,
      Q => \^sig_llink2cmd_wr_busy\,
      R => sig_llink_busy_reg_1
    );
\sig_m_valid_dup_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_llink2cmd_wr_busy\,
      I1 => ip2bus_mstwr_src_rdy_n,
      O => sig_llink_busy_reg_0
    );
sig_wr_dsc_in_prog_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFDF"
    )
        port map (
      I0 => sig_wr_dsc_in_prog,
      I1 => ip2bus_mstwr_eof_n,
      I2 => \^sig_llink2cmd_wr_busy\,
      I3 => ip2bus_mstwr_src_rdy_n,
      I4 => sig_wr_dsc_in_prog_i_2_n_0,
      O => sig_wr_dsc_in_prog_i_1_n_0
    );
sig_wr_dsc_in_prog_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBABBB"
    )
        port map (
      I0 => sig_llink_busy_reg_1,
      I1 => sig_wr_dsc_in_prog,
      I2 => sig_rdwr2llink_int_err,
      I3 => \^sig_llink2cmd_wr_busy\,
      I4 => sig_wr_error_reg,
      O => sig_wr_dsc_in_prog_i_2_n_0
    );
sig_wr_dsc_in_prog_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_wr_dsc_in_prog_i_1_n_0,
      Q => sig_wr_dsc_in_prog,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_wrdata_cntl is
  port (
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_tlast_err_stop : out STD_LOGIC;
    sig_last_dbeat_reg_0 : out STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_1\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    sig_wdc2wrskid_wlast : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_push_err2wsc_reg_0 : in STD_LOGIC;
    sig_xfer_is_seq_reg : in STD_LOGIC;
    sig_xfer_eof_reg : in STD_LOGIC;
    sig_xfer_cmd_cmplt_reg : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    sig_addr2stat_cmd_fifo_empty : in STD_LOGIC;
    sig_llink2wr_allow_addr_req : in STD_LOGIC;
    sig_cmd2all_doing_write : in STD_LOGIC;
    sig_cmd2all_doing_read : in STD_LOGIC;
    sig_llink2rd_allow_addr_req : in STD_LOGIC;
    \sig_data_reg_out_reg[31]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_wrskid2wdc_tlast : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg_0\ : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_next_last_strb_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_next_strt_strb_reg_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_wrdata_cntl : entity is "axi_master_burst_wrdata_cntl";
end design_1_audio_interface_wrap_0_0_axi_master_burst_wrdata_cntl;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_wrdata_cntl is
  signal \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_2_n_0 : STD_LOGIC;
  signal sig_data2wsc_last_err0 : STD_LOGIC;
  signal \sig_dbeat_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat_i_1_n_0 : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal \sig_last_dbeat_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_last_dbeat_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_last_dbeat_i_3__0_n_0\ : STD_LOGIC;
  signal \^sig_last_dbeat_reg_0\ : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal \sig_last_reg_out_i_2__0_n_0\ : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_push_to_wsc0 : STD_LOGIC;
  signal sig_push_to_wsc_i_2_n_0 : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  signal sig_wdc2pcc_cmd_ready : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_data2wsc_last_err_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_3__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_last_reg_out_i_2__0\ : label is "soft_lutpair127";
begin
  sig_last_dbeat_reg_0 <= \^sig_last_dbeat_reg_0\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \^sig_push_to_wsc\,
      I1 => sig_inhibit_rdy_n,
      I2 => \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg_0\,
      I3 => sig_data2wsc_cmd_cmplt_i_2_n_0,
      I4 => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0\,
      I5 => \^sig_tlast_err_stop\,
      O => \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_i_1_n_0\
    );
\GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_i_1_n_0\,
      Q => \^sig_tlast_err_stop\,
      R => sig_push_err2wsc_reg_0
    );
\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA600"
    )
        port map (
      I0 => sig_wrskid2wdc_tlast,
      I1 => sig_next_eof_reg,
      I2 => \sig_last_reg_out_i_2__0_n_0\,
      I3 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I4 => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0\,
      O => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_i_1_n_0\
    );
\GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_i_1_n_0\,
      Q => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0\,
      R => sig_push_err2wsc_reg_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0008FFF0EEEF000"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_cmd2all_doing_write,
      I3 => \sig_addr_posted_cntr_reg[2]_0\,
      I4 => sig_last_mmap_dbeat_reg,
      I5 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF4040D5D52A00"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \sig_addr_posted_cntr_reg[2]_0\,
      I2 => sig_cmd2all_doing_write,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF00FF00D500"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \sig_addr_posted_cntr_reg[2]_0\,
      I2 => sig_cmd2all_doing_write,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_push_err2wsc_reg_0
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_push_err2wsc_reg_0
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_push_err2wsc_reg_0
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => \^sig_next_calc_error_reg\,
      Q => \in\(2),
      R => sig_push_to_wsc0
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0\,
      I2 => sig_data2wsc_cmd_cmplt_i_2_n_0,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000070000000FF"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[2]_0\,
      I1 => sig_cmd2all_doing_write,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(0),
      O => sig_data2wsc_cmd_cmplt_i_2_n_0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \in\(0),
      R => sig_push_to_wsc0
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBEAAAA"
    )
        port map (
      I0 => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0\,
      I1 => sig_wrskid2wdc_tlast,
      I2 => sig_next_eof_reg,
      I3 => \sig_last_reg_out_i_2__0_n_0\,
      I4 => \sig_dbeat_cntr[7]_i_3_n_0\,
      O => sig_data2wsc_last_err0
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_last_err0,
      Q => \in\(1),
      R => sig_push_to_wsc0
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200FFFFFFFF"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_data2wsc_cmd_cmplt_i_2_n_0,
      I3 => \sig_data_reg_out_reg[31]\,
      I4 => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0\,
      I5 => \out\,
      O => E(0)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I1 => \^sig_last_dbeat_reg_0\,
      I2 => \sig_dbeat_cntr_reg[3]_0\(0),
      O => \sig_dbeat_cntr[0]_i_1_n_0\
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I2 => \^sig_last_dbeat_reg_0\,
      I3 => \sig_dbeat_cntr_reg[3]_0\(1),
      O => \sig_dbeat_cntr[1]_i_1_n_0\
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[2]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I3 => \^sig_last_dbeat_reg_0\,
      I4 => \sig_dbeat_cntr_reg[3]_0\(2),
      O => \sig_dbeat_cntr[2]_i_1_n_0\
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[3]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[2]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I4 => \^sig_last_dbeat_reg_0\,
      I5 => \sig_dbeat_cntr_reg[3]_0\(3),
      O => \sig_dbeat_cntr[3]_i_1_n_0\
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \^sig_last_dbeat_reg_0\,
      I1 => \sig_dbeat_cntr_reg_n_0_[3]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[2]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I4 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I5 => \sig_dbeat_cntr_reg_n_0_[4]\,
      O => \sig_dbeat_cntr[4]_i_1_n_0\
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \^sig_last_dbeat_reg_0\,
      I1 => \sig_dbeat_cntr_reg_n_0_[4]\,
      I2 => \sig_dbeat_cntr[7]_i_4__0_n_0\,
      I3 => \sig_dbeat_cntr_reg_n_0_[5]\,
      O => \sig_dbeat_cntr[5]_i_1_n_0\
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^sig_last_dbeat_reg_0\,
      I1 => \sig_dbeat_cntr[7]_i_4__0_n_0\,
      I2 => \sig_dbeat_cntr_reg_n_0_[4]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[5]\,
      I4 => \sig_dbeat_cntr_reg_n_0_[6]\,
      O => \sig_dbeat_cntr[6]_i_1_n_0\
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \sig_last_reg_out_i_2__0_n_0\,
      I1 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I2 => \^sig_last_dbeat_reg_0\,
      O => \sig_dbeat_cntr[7]_i_1_n_0\
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \^sig_last_dbeat_reg_0\,
      I1 => \sig_dbeat_cntr_reg_n_0_[6]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[5]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[4]\,
      I4 => \sig_dbeat_cntr[7]_i_4__0_n_0\,
      I5 => \sig_dbeat_cntr_reg_n_0_[7]\,
      O => \sig_dbeat_cntr[7]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800080000"
    )
        port map (
      I0 => \sig_data_reg_out_reg[31]\,
      I1 => sig_dqual_reg_full,
      I2 => \^sig_next_calc_error_reg\,
      I3 => sig_data2wsc_cmd_cmplt_i_2_n_0,
      I4 => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0\,
      I5 => sig_last_mmap_dbeat_reg_reg_0,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[3]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[2]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[0]\,
      O => \sig_dbeat_cntr[7]_i_4__0_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[0]_i_1_n_0\,
      Q => \sig_dbeat_cntr_reg_n_0_[0]\,
      R => sig_push_err2wsc_reg_0
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[1]_i_1_n_0\,
      Q => \sig_dbeat_cntr_reg_n_0_[1]\,
      R => sig_push_err2wsc_reg_0
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[2]_i_1_n_0\,
      Q => \sig_dbeat_cntr_reg_n_0_[2]\,
      R => sig_push_err2wsc_reg_0
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[3]_i_1_n_0\,
      Q => \sig_dbeat_cntr_reg_n_0_[3]\,
      R => sig_push_err2wsc_reg_0
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[4]_i_1_n_0\,
      Q => \sig_dbeat_cntr_reg_n_0_[4]\,
      R => sig_push_err2wsc_reg_0
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[5]_i_1_n_0\,
      Q => \sig_dbeat_cntr_reg_n_0_[5]\,
      R => sig_push_err2wsc_reg_0
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[6]_i_1_n_0\,
      Q => \sig_dbeat_cntr_reg_n_0_[6]\,
      R => sig_push_err2wsc_reg_0
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_dbeat_cntr[7]_i_1_n_0\,
      D => \sig_dbeat_cntr[7]_i_2_n_0\,
      Q => \sig_dbeat_cntr_reg_n_0_[7]\,
      R => sig_push_err2wsc_reg_0
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => '1',
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000700070FF"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I1 => \sig_last_reg_out_i_2__0_n_0\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => \^sig_last_dbeat_reg_0\,
      I4 => sig_last_dbeat_reg_1,
      I5 => sig_push_err2wsc_reg_0,
      O => sig_first_dbeat_i_1_n_0
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_first_dbeat_i_1_n_0,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005C00FF005C0000"
    )
        port map (
      I0 => \sig_last_dbeat_i_2__0_n_0\,
      I1 => sig_last_dbeat_reg_1,
      I2 => \^sig_last_dbeat_reg_0\,
      I3 => sig_push_err2wsc_reg_0,
      I4 => \sig_dbeat_cntr[7]_i_1_n_0\,
      I5 => sig_last_dbeat_reg_n_0,
      O => \sig_last_dbeat_i_1__0_n_0\
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[3]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[2]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[0]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[1]\,
      I4 => \sig_last_dbeat_i_3__0_n_0\,
      I5 => \sig_dbeat_cntr[7]_i_3_n_0\,
      O => \sig_last_dbeat_i_2__0_n_0\
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg_n_0_[6]\,
      I1 => \sig_dbeat_cntr_reg_n_0_[4]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[7]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[5]\,
      O => \sig_last_dbeat_i_3__0_n_0\
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_last_dbeat_i_1__0_n_0\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I1 => \sig_last_reg_out_i_2__0_n_0\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_push_err2wsc_reg_0
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_last_reg_out_i_2__0_n_0\,
      I2 => sig_last_reg_out_reg,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
\sig_last_reg_out_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_4__0_n_0\,
      I1 => \sig_dbeat_cntr_reg_n_0_[5]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[7]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[4]\,
      I4 => \sig_dbeat_cntr_reg_n_0_[6]\,
      O => \sig_last_reg_out_i_2__0_n_0\
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \sig_dbeat_cntr_reg_n_0_[6]\,
      I2 => \sig_dbeat_cntr_reg_n_0_[4]\,
      I3 => \sig_dbeat_cntr_reg_n_0_[7]\,
      I4 => \sig_dbeat_cntr_reg_n_0_[5]\,
      I5 => \sig_dbeat_cntr[7]_i_4__0_n_0\,
      O => sig_wdc2wrskid_wlast
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_push_err2wsc_reg_0,
      I2 => \^sig_last_dbeat_reg_0\,
      O => sig_ld_new_cmd_reg_i_1_n_0
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_ld_new_cmd_reg_i_1_n_0,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF1FFFF"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg_reg_0,
      I1 => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0\,
      I2 => sig_data2wsc_cmd_cmplt_i_2_n_0,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_dqual_reg_full,
      O => sig_m_valid_out_reg
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_push_err2wsc_reg_0,
      I1 => sig_last_mmap_dbeat,
      I2 => \^sig_last_dbeat_reg_0\,
      O => sig_clr_dqual_reg
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_last_dbeat_reg_0\,
      O => sig_wdc2pcc_cmd_ready
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFFFFFFF"
    )
        port map (
      I0 => sig_last_dbeat_reg_2,
      I1 => sig_next_calc_error_reg_i_5_n_0,
      I2 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_next_sequential_reg,
      I5 => sig_dqual_reg_empty,
      O => \^sig_last_dbeat_reg_0\
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => sig_next_calc_error_reg_i_5_n_0
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => sig_next_calc_error_reg_reg_0,
      Q => \^sig_next_calc_error_reg\,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => sig_xfer_cmd_cmplt_reg,
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => sig_xfer_eof_reg,
      Q => sig_next_eof_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => \sig_next_last_strb_reg_reg[3]_0\(0),
      Q => sig_next_last_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => \sig_next_last_strb_reg_reg[3]_0\(1),
      Q => sig_next_last_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => \sig_next_last_strb_reg_reg[3]_0\(2),
      Q => sig_next_last_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => \sig_next_last_strb_reg_reg[3]_0\(3),
      Q => sig_next_last_strb_reg(3),
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => sig_xfer_is_seq_reg,
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => \sig_next_strt_strb_reg_reg[3]_1\(0),
      Q => sig_next_strt_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => \sig_next_strt_strb_reg_reg[3]_1\(1),
      Q => sig_next_strt_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => \sig_next_strt_strb_reg_reg[3]_1\(2),
      Q => sig_next_strt_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_wdc2pcc_cmd_ready,
      D => \sig_next_strt_strb_reg_reg[3]_1\(3),
      Q => sig_next_strt_strb_reg(3),
      R => sig_clr_dqual_reg
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_push_err2wsc,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => sig_push_err2wsc_reg_0
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => sig_push_err2wsc_reg_0,
      I1 => \^sig_push_to_wsc\,
      I2 => sig_inhibit_rdy_n,
      I3 => \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg_0\,
      I4 => sig_push_err2wsc,
      I5 => sig_last_mmap_dbeat,
      O => sig_push_to_wsc0
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => sig_last_mmap_dbeat,
      I2 => sig_push_err2wsc,
      O => sig_push_to_wsc_i_2_n_0
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_push_to_wsc_i_2_n_0,
      Q => \^sig_push_to_wsc\,
      R => sig_push_to_wsc0
    );
sig_rd_addr_valid_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFFFFFFBFFF"
    )
        port map (
      I0 => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0\,
      I1 => sig_addr2stat_cmd_fifo_empty,
      I2 => sig_llink2wr_allow_addr_req,
      I3 => sig_cmd2all_doing_write,
      I4 => sig_cmd2all_doing_read,
      I5 => sig_llink2rd_allow_addr_req,
      O => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_0\
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_n_0\,
      I1 => \sig_data_reg_out_reg[31]\,
      I2 => sig_data2wsc_cmd_cmplt_i_2_n_0,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_dqual_reg_full,
      O => \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_1\
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_last_strb_reg(0),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => \sig_strb_reg_out_reg[3]\(0),
      O => \sig_next_strt_strb_reg_reg[3]_0\(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_last_strb_reg(1),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => \sig_strb_reg_out_reg[3]\(1),
      O => \sig_next_strt_strb_reg_reg[3]_0\(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_last_strb_reg(2),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => \sig_strb_reg_out_reg[3]\(2),
      O => \sig_next_strt_strb_reg_reg[3]_0\(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_last_strb_reg(3),
      I3 => sig_last_dbeat_reg_n_0,
      I4 => sig_last_reg_out_reg,
      I5 => \sig_strb_reg_out_reg[3]\(3),
      O => \sig_next_strt_strb_reg_reg[3]_0\(3)
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_last_strb_reg(0),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(0)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_last_strb_reg(1),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_last_strb_reg(2),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_last_strb_reg(3),
      I3 => sig_last_dbeat_reg_n_0,
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f is
  signal \INFERRED_GEN.cnt_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of FIFO_Full_i_2 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair129";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01122000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \^q\(2),
      I2 => \USE_SRL_FIFO.sig_wr_fifo\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^q\(2),
      I2 => \out\(0),
      O => \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE1EEEEE11E11111"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \^q\(2),
      I2 => m_axi_bvalid,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => sig_inhibit_rdy_n,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => m_axi_bvalid,
      I4 => \INFERRED_GEN.cnt_i[1]_i_2_n_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^q\(2),
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\(0),
      O => \INFERRED_GEN.cnt_i[1]_i_2_n_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F8001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \USE_SRL_FIFO.sig_wr_fifo\,
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_clk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \INFERRED_GEN.cnt_i_reg[0]_1\
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_clk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \INFERRED_GEN.cnt_i_reg[0]_1\
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_clk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \INFERRED_GEN.cnt_i_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f_1 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sel : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]_2\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f_1 : entity is "cntr_incr_decr_addn_f";
end design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f_1;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f_1 is
  signal \INFERRED_GEN.cnt_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  \INFERRED_GEN.cnt_i_reg[2]_0\ <= \^inferred_gen.cnt_i_reg[2]_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01122000"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => \^q\(2),
      I2 => sel,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA55556555"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[2]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_push_to_wsc,
      I4 => sig_tlast_err_stop,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel,
      I2 => \^inferred_gen.cnt_i_reg[2]_0\,
      I3 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFF00FF00FFA2"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \INFERRED_GEN.cnt_i_reg[2]_1\(0),
      I2 => \out\(0),
      I3 => \^q\(2),
      I4 => \INFERRED_GEN.cnt_i[2]_i_2_n_0\,
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00000040"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => sig_push_to_wsc,
      I3 => sig_tlast_err_stop,
      I4 => \^inferred_gen.cnt_i_reg[2]_0\,
      I5 => \^q\(0),
      O => \INFERRED_GEN.cnt_i[2]_i_2_n_0\
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \out\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[2]_1\(0),
      I3 => sig_coelsc_reg_empty,
      O => \^inferred_gen.cnt_i_reg[2]_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => sys_clk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \INFERRED_GEN.cnt_i_reg[0]_2\
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => sys_clk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \INFERRED_GEN.cnt_i_reg[0]_2\
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => sys_clk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \INFERRED_GEN.cnt_i_reg[0]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_countdown is
  port (
    dly_in_ready : out STD_LOGIC;
    dly_trigger_store : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trigger_store_reg_0 : out STD_LOGIC;
    sys_clk : in STD_LOGIC;
    is_trigger_store_reg_0 : in STD_LOGIC;
    dly_in_valid : in STD_LOGIC;
    ss_can_store : in STD_LOGIC;
    local_set : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_countdown : entity is "countdown";
end design_1_audio_interface_wrap_0_0_countdown;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_countdown is
  signal \^dly_trigger_store\ : STD_LOGIC;
  signal is_ready : STD_LOGIC;
  signal is_ready_i_2_n_0 : STD_LOGIC;
  signal is_ready_reg_n_0 : STD_LOGIC;
  signal is_trigger_store3_out : STD_LOGIC;
  signal is_trigger_store_i_10_n_0 : STD_LOGIC;
  signal is_trigger_store_i_11_n_0 : STD_LOGIC;
  signal is_trigger_store_i_12_n_0 : STD_LOGIC;
  signal is_trigger_store_i_13_n_0 : STD_LOGIC;
  signal is_trigger_store_i_2_n_0 : STD_LOGIC;
  signal \is_trigger_store_i_3__0_n_0\ : STD_LOGIC;
  signal is_trigger_store_i_4_n_0 : STD_LOGIC;
  signal is_trigger_store_i_5_n_0 : STD_LOGIC;
  signal is_trigger_store_i_6_n_0 : STD_LOGIC;
  signal is_trigger_store_i_7_n_0 : STD_LOGIC;
  signal is_trigger_store_i_8_n_0 : STD_LOGIC;
  signal is_trigger_store_i_9_n_0 : STD_LOGIC;
  signal is_trigger_store_reg_n_0 : STD_LOGIC;
  signal local_counter0 : STD_LOGIC;
  signal \local_counter0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \local_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \local_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \local_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \local_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \local_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \local_counter0_carry__2_n_3\ : STD_LOGIC;
  signal local_counter0_carry_i_1_n_0 : STD_LOGIC;
  signal local_counter0_carry_i_2_n_0 : STD_LOGIC;
  signal local_counter0_carry_i_3_n_0 : STD_LOGIC;
  signal local_counter0_carry_i_4_n_0 : STD_LOGIC;
  signal local_counter0_carry_i_5_n_0 : STD_LOGIC;
  signal local_counter0_carry_i_6_n_0 : STD_LOGIC;
  signal local_counter0_carry_i_7_n_0 : STD_LOGIC;
  signal local_counter0_carry_i_8_n_0 : STD_LOGIC;
  signal local_counter0_carry_n_0 : STD_LOGIC;
  signal local_counter0_carry_n_1 : STD_LOGIC;
  signal local_counter0_carry_n_2 : STD_LOGIC;
  signal local_counter0_carry_n_3 : STD_LOGIC;
  signal \local_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \local_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \local_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \local_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \local_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \local_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \local_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \local_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \local_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \local_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \local_counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \local_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \local_counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \local_counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \local_counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \local_counter[20]_i_3_n_0\ : STD_LOGIC;
  signal \local_counter[20]_i_4_n_0\ : STD_LOGIC;
  signal \local_counter[20]_i_5_n_0\ : STD_LOGIC;
  signal \local_counter[24]_i_2_n_0\ : STD_LOGIC;
  signal \local_counter[24]_i_3_n_0\ : STD_LOGIC;
  signal \local_counter[24]_i_4_n_0\ : STD_LOGIC;
  signal \local_counter[24]_i_5_n_0\ : STD_LOGIC;
  signal \local_counter[28]_i_2_n_0\ : STD_LOGIC;
  signal \local_counter[28]_i_3_n_0\ : STD_LOGIC;
  signal \local_counter[28]_i_4_n_0\ : STD_LOGIC;
  signal \local_counter[28]_i_5_n_0\ : STD_LOGIC;
  signal \local_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \local_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \local_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \local_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \local_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \local_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \local_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \local_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal local_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \local_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal NLW_local_counter0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_local_counter0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_local_counter0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_local_counter0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_local_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of local_counter0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \local_counter0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \local_counter0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \local_counter0_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \local_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of local_set_i_1 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \local_storage[33]_i_1\ : label is "soft_lutpair54";
begin
  dly_trigger_store <= \^dly_trigger_store\;
in_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => is_ready_reg_n_0,
      Q => dly_in_ready,
      R => '0'
    );
is_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
        port map (
      I0 => dly_in_valid,
      I1 => is_ready_reg_n_0,
      I2 => local_counter0,
      I3 => ss_can_store,
      I4 => is_ready_i_2_n_0,
      O => is_ready
    );
is_ready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => is_trigger_store_reg_n_0,
      I1 => local_counter_reg(1),
      I2 => local_counter_reg(0),
      I3 => \is_trigger_store_i_3__0_n_0\,
      I4 => is_trigger_store_i_2_n_0,
      O => is_ready_i_2_n_0
    );
is_ready_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => is_trigger_store_reg_0,
      D => is_ready,
      Q => is_ready_reg_n_0
    );
is_trigger_store_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => is_trigger_store_i_2_n_0,
      I1 => local_counter_reg(0),
      I2 => local_counter_reg(1),
      I3 => local_counter0,
      I4 => \is_trigger_store_i_3__0_n_0\,
      O => is_trigger_store3_out
    );
is_trigger_store_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(18),
      I1 => local_counter_reg(19),
      O => is_trigger_store_i_10_n_0
    );
is_trigger_store_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(16),
      I1 => local_counter_reg(17),
      O => is_trigger_store_i_11_n_0
    );
is_trigger_store_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(26),
      I1 => local_counter_reg(27),
      O => is_trigger_store_i_12_n_0
    );
is_trigger_store_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(28),
      I1 => local_counter_reg(29),
      O => is_trigger_store_i_13_n_0
    );
is_trigger_store_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => is_trigger_store_i_4_n_0,
      I1 => is_trigger_store_i_5_n_0,
      I2 => is_trigger_store_i_6_n_0,
      I3 => is_trigger_store_i_7_n_0,
      I4 => is_trigger_store_i_8_n_0,
      I5 => is_trigger_store_i_9_n_0,
      O => is_trigger_store_i_2_n_0
    );
\is_trigger_store_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => local_counter_reg(2),
      I1 => local_counter_reg(3),
      I2 => local_counter_reg(4),
      I3 => local_counter_reg(5),
      I4 => local_counter_reg(7),
      I5 => local_counter_reg(6),
      O => \is_trigger_store_i_3__0_n_0\
    );
is_trigger_store_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(8),
      I1 => local_counter_reg(9),
      O => is_trigger_store_i_4_n_0
    );
is_trigger_store_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(24),
      I1 => local_counter_reg(25),
      O => is_trigger_store_i_5_n_0
    );
is_trigger_store_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(22),
      I1 => local_counter_reg(23),
      O => is_trigger_store_i_6_n_0
    );
is_trigger_store_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(20),
      I1 => local_counter_reg(21),
      O => is_trigger_store_i_7_n_0
    );
is_trigger_store_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => local_counter_reg(12),
      I1 => local_counter_reg(13),
      I2 => local_counter_reg(10),
      I3 => local_counter_reg(11),
      I4 => is_trigger_store_i_10_n_0,
      I5 => is_trigger_store_i_11_n_0,
      O => is_trigger_store_i_8_n_0
    );
is_trigger_store_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => local_counter_reg(14),
      I1 => local_counter_reg(15),
      I2 => local_counter_reg(30),
      I3 => local_counter_reg(31),
      I4 => is_trigger_store_i_12_n_0,
      I5 => is_trigger_store_i_13_n_0,
      O => is_trigger_store_i_9_n_0
    );
is_trigger_store_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => is_trigger_store_reg_0,
      D => is_trigger_store3_out,
      Q => is_trigger_store_reg_n_0
    );
local_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => local_counter0_carry_n_0,
      CO(2) => local_counter0_carry_n_1,
      CO(1) => local_counter0_carry_n_2,
      CO(0) => local_counter0_carry_n_3,
      CYINIT => '0',
      DI(3) => local_counter0_carry_i_1_n_0,
      DI(2) => local_counter0_carry_i_2_n_0,
      DI(1) => local_counter0_carry_i_3_n_0,
      DI(0) => local_counter0_carry_i_4_n_0,
      O(3 downto 0) => NLW_local_counter0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => local_counter0_carry_i_5_n_0,
      S(2) => local_counter0_carry_i_6_n_0,
      S(1) => local_counter0_carry_i_7_n_0,
      S(0) => local_counter0_carry_i_8_n_0
    );
\local_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => local_counter0_carry_n_0,
      CO(3) => \local_counter0_carry__0_n_0\,
      CO(2) => \local_counter0_carry__0_n_1\,
      CO(1) => \local_counter0_carry__0_n_2\,
      CO(0) => \local_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \local_counter0_carry__0_i_1_n_0\,
      DI(2) => \local_counter0_carry__0_i_2_n_0\,
      DI(1) => \local_counter0_carry__0_i_3_n_0\,
      DI(0) => \local_counter0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_local_counter0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \local_counter0_carry__0_i_5_n_0\,
      S(2) => \local_counter0_carry__0_i_6_n_0\,
      S(1) => \local_counter0_carry__0_i_7_n_0\,
      S(0) => \local_counter0_carry__0_i_8_n_0\
    );
\local_counter0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(15),
      I1 => local_counter_reg(14),
      O => \local_counter0_carry__0_i_1_n_0\
    );
\local_counter0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(13),
      I1 => local_counter_reg(12),
      O => \local_counter0_carry__0_i_2_n_0\
    );
\local_counter0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(11),
      I1 => local_counter_reg(10),
      O => \local_counter0_carry__0_i_3_n_0\
    );
\local_counter0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(9),
      I1 => local_counter_reg(8),
      O => \local_counter0_carry__0_i_4_n_0\
    );
\local_counter0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(14),
      I1 => local_counter_reg(15),
      O => \local_counter0_carry__0_i_5_n_0\
    );
\local_counter0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(12),
      I1 => local_counter_reg(13),
      O => \local_counter0_carry__0_i_6_n_0\
    );
\local_counter0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(10),
      I1 => local_counter_reg(11),
      O => \local_counter0_carry__0_i_7_n_0\
    );
\local_counter0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(8),
      I1 => local_counter_reg(9),
      O => \local_counter0_carry__0_i_8_n_0\
    );
\local_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter0_carry__0_n_0\,
      CO(3) => \local_counter0_carry__1_n_0\,
      CO(2) => \local_counter0_carry__1_n_1\,
      CO(1) => \local_counter0_carry__1_n_2\,
      CO(0) => \local_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \local_counter0_carry__1_i_1_n_0\,
      DI(2) => \local_counter0_carry__1_i_2_n_0\,
      DI(1) => \local_counter0_carry__1_i_3_n_0\,
      DI(0) => \local_counter0_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_local_counter0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \local_counter0_carry__1_i_5_n_0\,
      S(2) => \local_counter0_carry__1_i_6__0_n_0\,
      S(1) => \local_counter0_carry__1_i_7_n_0\,
      S(0) => \local_counter0_carry__1_i_8_n_0\
    );
\local_counter0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(23),
      I1 => local_counter_reg(22),
      O => \local_counter0_carry__1_i_1_n_0\
    );
\local_counter0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(21),
      I1 => local_counter_reg(20),
      O => \local_counter0_carry__1_i_2_n_0\
    );
\local_counter0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(19),
      I1 => local_counter_reg(18),
      O => \local_counter0_carry__1_i_3_n_0\
    );
\local_counter0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(17),
      I1 => local_counter_reg(16),
      O => \local_counter0_carry__1_i_4_n_0\
    );
\local_counter0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(22),
      I1 => local_counter_reg(23),
      O => \local_counter0_carry__1_i_5_n_0\
    );
\local_counter0_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(20),
      I1 => local_counter_reg(21),
      O => \local_counter0_carry__1_i_6__0_n_0\
    );
\local_counter0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(18),
      I1 => local_counter_reg(19),
      O => \local_counter0_carry__1_i_7_n_0\
    );
\local_counter0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(16),
      I1 => local_counter_reg(17),
      O => \local_counter0_carry__1_i_8_n_0\
    );
\local_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter0_carry__1_n_0\,
      CO(3) => local_counter0,
      CO(2) => \local_counter0_carry__2_n_1\,
      CO(1) => \local_counter0_carry__2_n_2\,
      CO(0) => \local_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \local_counter0_carry__2_i_1_n_0\,
      DI(2) => \local_counter0_carry__2_i_2_n_0\,
      DI(1) => \local_counter0_carry__2_i_3_n_0\,
      DI(0) => \local_counter0_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_local_counter0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \local_counter0_carry__2_i_5_n_0\,
      S(2) => \local_counter0_carry__2_i_6_n_0\,
      S(1) => \local_counter0_carry__2_i_7_n_0\,
      S(0) => \local_counter0_carry__2_i_8_n_0\
    );
\local_counter0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => local_counter_reg(30),
      I1 => local_counter_reg(31),
      O => \local_counter0_carry__2_i_1_n_0\
    );
\local_counter0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(29),
      I1 => local_counter_reg(28),
      O => \local_counter0_carry__2_i_2_n_0\
    );
\local_counter0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(27),
      I1 => local_counter_reg(26),
      O => \local_counter0_carry__2_i_3_n_0\
    );
\local_counter0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(25),
      I1 => local_counter_reg(24),
      O => \local_counter0_carry__2_i_4_n_0\
    );
\local_counter0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(30),
      I1 => local_counter_reg(31),
      O => \local_counter0_carry__2_i_5_n_0\
    );
\local_counter0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(28),
      I1 => local_counter_reg(29),
      O => \local_counter0_carry__2_i_6_n_0\
    );
\local_counter0_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(26),
      I1 => local_counter_reg(27),
      O => \local_counter0_carry__2_i_7_n_0\
    );
\local_counter0_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(24),
      I1 => local_counter_reg(25),
      O => \local_counter0_carry__2_i_8_n_0\
    );
local_counter0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(7),
      I1 => local_counter_reg(6),
      O => local_counter0_carry_i_1_n_0
    );
local_counter0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(5),
      I1 => local_counter_reg(4),
      O => local_counter0_carry_i_2_n_0
    );
local_counter0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(3),
      I1 => local_counter_reg(2),
      O => local_counter0_carry_i_3_n_0
    );
local_counter0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(1),
      I1 => local_counter_reg(0),
      O => local_counter0_carry_i_4_n_0
    );
local_counter0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(6),
      I1 => local_counter_reg(7),
      O => local_counter0_carry_i_5_n_0
    );
local_counter0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(4),
      I1 => local_counter_reg(5),
      O => local_counter0_carry_i_6_n_0
    );
local_counter0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(2),
      I1 => local_counter_reg(3),
      O => local_counter0_carry_i_7_n_0
    );
local_counter0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(0),
      I1 => local_counter_reg(1),
      O => local_counter0_carry_i_8_n_0
    );
\local_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => is_ready_i_2_n_0,
      I1 => dly_in_valid,
      I2 => is_ready_reg_n_0,
      I3 => local_counter0,
      O => \local_counter[0]_i_1_n_0\
    );
\local_counter[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => local_counter_reg(0),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[0]_i_3_n_0\
    );
\local_counter[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(3),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[0]_i_4_n_0\
    );
\local_counter[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(2),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[0]_i_5_n_0\
    );
\local_counter[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(1),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[0]_i_6_n_0\
    );
\local_counter[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D5"
    )
        port map (
      I0 => local_counter_reg(0),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[0]_i_7_n_0\
    );
\local_counter[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(15),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[12]_i_2_n_0\
    );
\local_counter[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(14),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[12]_i_3_n_0\
    );
\local_counter[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(13),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[12]_i_4_n_0\
    );
\local_counter[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(12),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[12]_i_5_n_0\
    );
\local_counter[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(19),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[16]_i_2_n_0\
    );
\local_counter[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(18),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[16]_i_3_n_0\
    );
\local_counter[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(17),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[16]_i_4_n_0\
    );
\local_counter[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(16),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[16]_i_5_n_0\
    );
\local_counter[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(23),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[20]_i_2_n_0\
    );
\local_counter[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(22),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[20]_i_3_n_0\
    );
\local_counter[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(21),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[20]_i_4_n_0\
    );
\local_counter[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(20),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[20]_i_5_n_0\
    );
\local_counter[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(27),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[24]_i_2_n_0\
    );
\local_counter[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(26),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[24]_i_3_n_0\
    );
\local_counter[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(25),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[24]_i_4_n_0\
    );
\local_counter[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(24),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[24]_i_5_n_0\
    );
\local_counter[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => local_counter_reg(31),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[28]_i_2_n_0\
    );
\local_counter[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(30),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[28]_i_3_n_0\
    );
\local_counter[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(29),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[28]_i_4_n_0\
    );
\local_counter[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(28),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[28]_i_5_n_0\
    );
\local_counter[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(7),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[4]_i_2_n_0\
    );
\local_counter[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(6),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[4]_i_3_n_0\
    );
\local_counter[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(5),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[4]_i_4_n_0\
    );
\local_counter[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(4),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[4]_i_5_n_0\
    );
\local_counter[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(11),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[8]_i_2_n_0\
    );
\local_counter[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(10),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[8]_i_3_n_0\
    );
\local_counter[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(9),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[8]_i_4_n_0\
    );
\local_counter[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(8),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => is_ready_i_2_n_0,
      O => \local_counter[8]_i_5_n_0\
    );
\local_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[0]_i_2_n_7\,
      Q => local_counter_reg(0)
    );
\local_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \local_counter_reg[0]_i_2_n_0\,
      CO(2) => \local_counter_reg[0]_i_2_n_1\,
      CO(1) => \local_counter_reg[0]_i_2_n_2\,
      CO(0) => \local_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => local_counter_reg(3 downto 1),
      DI(0) => \local_counter[0]_i_3_n_0\,
      O(3) => \local_counter_reg[0]_i_2_n_4\,
      O(2) => \local_counter_reg[0]_i_2_n_5\,
      O(1) => \local_counter_reg[0]_i_2_n_6\,
      O(0) => \local_counter_reg[0]_i_2_n_7\,
      S(3) => \local_counter[0]_i_4_n_0\,
      S(2) => \local_counter[0]_i_5_n_0\,
      S(1) => \local_counter[0]_i_6_n_0\,
      S(0) => \local_counter[0]_i_7_n_0\
    );
\local_counter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[8]_i_1_n_5\,
      Q => local_counter_reg(10)
    );
\local_counter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[8]_i_1_n_4\,
      Q => local_counter_reg(11)
    );
\local_counter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[12]_i_1_n_7\,
      Q => local_counter_reg(12)
    );
\local_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[8]_i_1_n_0\,
      CO(3) => \local_counter_reg[12]_i_1_n_0\,
      CO(2) => \local_counter_reg[12]_i_1_n_1\,
      CO(1) => \local_counter_reg[12]_i_1_n_2\,
      CO(0) => \local_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(15 downto 12),
      O(3) => \local_counter_reg[12]_i_1_n_4\,
      O(2) => \local_counter_reg[12]_i_1_n_5\,
      O(1) => \local_counter_reg[12]_i_1_n_6\,
      O(0) => \local_counter_reg[12]_i_1_n_7\,
      S(3) => \local_counter[12]_i_2_n_0\,
      S(2) => \local_counter[12]_i_3_n_0\,
      S(1) => \local_counter[12]_i_4_n_0\,
      S(0) => \local_counter[12]_i_5_n_0\
    );
\local_counter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[12]_i_1_n_6\,
      Q => local_counter_reg(13)
    );
\local_counter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[12]_i_1_n_5\,
      Q => local_counter_reg(14)
    );
\local_counter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[12]_i_1_n_4\,
      Q => local_counter_reg(15)
    );
\local_counter_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[16]_i_1_n_7\,
      Q => local_counter_reg(16)
    );
\local_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[12]_i_1_n_0\,
      CO(3) => \local_counter_reg[16]_i_1_n_0\,
      CO(2) => \local_counter_reg[16]_i_1_n_1\,
      CO(1) => \local_counter_reg[16]_i_1_n_2\,
      CO(0) => \local_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(19 downto 16),
      O(3) => \local_counter_reg[16]_i_1_n_4\,
      O(2) => \local_counter_reg[16]_i_1_n_5\,
      O(1) => \local_counter_reg[16]_i_1_n_6\,
      O(0) => \local_counter_reg[16]_i_1_n_7\,
      S(3) => \local_counter[16]_i_2_n_0\,
      S(2) => \local_counter[16]_i_3_n_0\,
      S(1) => \local_counter[16]_i_4_n_0\,
      S(0) => \local_counter[16]_i_5_n_0\
    );
\local_counter_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[16]_i_1_n_6\,
      Q => local_counter_reg(17)
    );
\local_counter_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[16]_i_1_n_5\,
      Q => local_counter_reg(18)
    );
\local_counter_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[16]_i_1_n_4\,
      Q => local_counter_reg(19)
    );
\local_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[0]_i_2_n_6\,
      Q => local_counter_reg(1)
    );
\local_counter_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[20]_i_1_n_7\,
      Q => local_counter_reg(20)
    );
\local_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[16]_i_1_n_0\,
      CO(3) => \local_counter_reg[20]_i_1_n_0\,
      CO(2) => \local_counter_reg[20]_i_1_n_1\,
      CO(1) => \local_counter_reg[20]_i_1_n_2\,
      CO(0) => \local_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(23 downto 20),
      O(3) => \local_counter_reg[20]_i_1_n_4\,
      O(2) => \local_counter_reg[20]_i_1_n_5\,
      O(1) => \local_counter_reg[20]_i_1_n_6\,
      O(0) => \local_counter_reg[20]_i_1_n_7\,
      S(3) => \local_counter[20]_i_2_n_0\,
      S(2) => \local_counter[20]_i_3_n_0\,
      S(1) => \local_counter[20]_i_4_n_0\,
      S(0) => \local_counter[20]_i_5_n_0\
    );
\local_counter_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[20]_i_1_n_6\,
      Q => local_counter_reg(21)
    );
\local_counter_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[20]_i_1_n_5\,
      Q => local_counter_reg(22)
    );
\local_counter_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[20]_i_1_n_4\,
      Q => local_counter_reg(23)
    );
\local_counter_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[24]_i_1_n_7\,
      Q => local_counter_reg(24)
    );
\local_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[20]_i_1_n_0\,
      CO(3) => \local_counter_reg[24]_i_1_n_0\,
      CO(2) => \local_counter_reg[24]_i_1_n_1\,
      CO(1) => \local_counter_reg[24]_i_1_n_2\,
      CO(0) => \local_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(27 downto 24),
      O(3) => \local_counter_reg[24]_i_1_n_4\,
      O(2) => \local_counter_reg[24]_i_1_n_5\,
      O(1) => \local_counter_reg[24]_i_1_n_6\,
      O(0) => \local_counter_reg[24]_i_1_n_7\,
      S(3) => \local_counter[24]_i_2_n_0\,
      S(2) => \local_counter[24]_i_3_n_0\,
      S(1) => \local_counter[24]_i_4_n_0\,
      S(0) => \local_counter[24]_i_5_n_0\
    );
\local_counter_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[24]_i_1_n_6\,
      Q => local_counter_reg(25)
    );
\local_counter_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[24]_i_1_n_5\,
      Q => local_counter_reg(26)
    );
\local_counter_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[24]_i_1_n_4\,
      Q => local_counter_reg(27)
    );
\local_counter_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[28]_i_1_n_7\,
      Q => local_counter_reg(28)
    );
\local_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_local_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \local_counter_reg[28]_i_1_n_1\,
      CO(1) => \local_counter_reg[28]_i_1_n_2\,
      CO(0) => \local_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => local_counter_reg(30 downto 28),
      O(3) => \local_counter_reg[28]_i_1_n_4\,
      O(2) => \local_counter_reg[28]_i_1_n_5\,
      O(1) => \local_counter_reg[28]_i_1_n_6\,
      O(0) => \local_counter_reg[28]_i_1_n_7\,
      S(3) => \local_counter[28]_i_2_n_0\,
      S(2) => \local_counter[28]_i_3_n_0\,
      S(1) => \local_counter[28]_i_4_n_0\,
      S(0) => \local_counter[28]_i_5_n_0\
    );
\local_counter_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[28]_i_1_n_6\,
      Q => local_counter_reg(29)
    );
\local_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[0]_i_2_n_5\,
      Q => local_counter_reg(2)
    );
\local_counter_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[28]_i_1_n_5\,
      Q => local_counter_reg(30)
    );
\local_counter_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[28]_i_1_n_4\,
      Q => local_counter_reg(31)
    );
\local_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[0]_i_2_n_4\,
      Q => local_counter_reg(3)
    );
\local_counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[4]_i_1_n_7\,
      Q => local_counter_reg(4)
    );
\local_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[0]_i_2_n_0\,
      CO(3) => \local_counter_reg[4]_i_1_n_0\,
      CO(2) => \local_counter_reg[4]_i_1_n_1\,
      CO(1) => \local_counter_reg[4]_i_1_n_2\,
      CO(0) => \local_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(7 downto 4),
      O(3) => \local_counter_reg[4]_i_1_n_4\,
      O(2) => \local_counter_reg[4]_i_1_n_5\,
      O(1) => \local_counter_reg[4]_i_1_n_6\,
      O(0) => \local_counter_reg[4]_i_1_n_7\,
      S(3) => \local_counter[4]_i_2_n_0\,
      S(2) => \local_counter[4]_i_3_n_0\,
      S(1) => \local_counter[4]_i_4_n_0\,
      S(0) => \local_counter[4]_i_5_n_0\
    );
\local_counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[4]_i_1_n_6\,
      Q => local_counter_reg(5)
    );
\local_counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[4]_i_1_n_5\,
      Q => local_counter_reg(6)
    );
\local_counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[4]_i_1_n_4\,
      Q => local_counter_reg(7)
    );
\local_counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[8]_i_1_n_7\,
      Q => local_counter_reg(8)
    );
\local_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[4]_i_1_n_0\,
      CO(3) => \local_counter_reg[8]_i_1_n_0\,
      CO(2) => \local_counter_reg[8]_i_1_n_1\,
      CO(1) => \local_counter_reg[8]_i_1_n_2\,
      CO(0) => \local_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(11 downto 8),
      O(3) => \local_counter_reg[8]_i_1_n_4\,
      O(2) => \local_counter_reg[8]_i_1_n_5\,
      O(1) => \local_counter_reg[8]_i_1_n_6\,
      O(0) => \local_counter_reg[8]_i_1_n_7\,
      S(3) => \local_counter[8]_i_2_n_0\,
      S(2) => \local_counter[8]_i_3_n_0\,
      S(1) => \local_counter[8]_i_4_n_0\,
      S(0) => \local_counter[8]_i_5_n_0\
    );
\local_counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[8]_i_1_n_6\,
      Q => local_counter_reg(9)
    );
local_set_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^dly_trigger_store\,
      I1 => local_set,
      I2 => Q(0),
      O => trigger_store_reg_0
    );
\local_storage[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dly_trigger_store\,
      I1 => local_set,
      O => E(0)
    );
trigger_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => is_trigger_store_reg_n_0,
      Q => \^dly_trigger_store\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_countdown_2 is
  port (
    dly_in_ready : out STD_LOGIC;
    dly_trigger_store : out STD_LOGIC;
    is_out_valid16_out : out STD_LOGIC;
    trigger_store_reg_0 : out STD_LOGIC;
    sys_clk : in STD_LOGIC;
    is_trigger_store_reg_0 : in STD_LOGIC;
    dly_in_valid : in STD_LOGIC;
    ss_can_store : in STD_LOGIC;
    local_set : in STD_LOGIC;
    local_set_reg : in STD_LOGIC;
    local_set_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_countdown_2 : entity is "countdown";
end design_1_audio_interface_wrap_0_0_countdown_2;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_countdown_2 is
  signal \^dly_trigger_store\ : STD_LOGIC;
  signal is_ready : STD_LOGIC;
  signal \is_ready_i_2__0_n_0\ : STD_LOGIC;
  signal is_ready_reg_n_0 : STD_LOGIC;
  signal is_trigger_store3_out : STD_LOGIC;
  signal \is_trigger_store_i_10__0_n_0\ : STD_LOGIC;
  signal \is_trigger_store_i_11__0_n_0\ : STD_LOGIC;
  signal \is_trigger_store_i_12__0_n_0\ : STD_LOGIC;
  signal \is_trigger_store_i_13__0_n_0\ : STD_LOGIC;
  signal is_trigger_store_i_14_n_0 : STD_LOGIC;
  signal \is_trigger_store_i_2__0_n_0\ : STD_LOGIC;
  signal is_trigger_store_i_3_n_0 : STD_LOGIC;
  signal \is_trigger_store_i_4__0_n_0\ : STD_LOGIC;
  signal \is_trigger_store_i_5__0_n_0\ : STD_LOGIC;
  signal \is_trigger_store_i_6__0_n_0\ : STD_LOGIC;
  signal \is_trigger_store_i_7__0_n_0\ : STD_LOGIC;
  signal \is_trigger_store_i_8__0_n_0\ : STD_LOGIC;
  signal \is_trigger_store_i_9__0_n_0\ : STD_LOGIC;
  signal is_trigger_store_reg_n_0 : STD_LOGIC;
  signal local_counter0 : STD_LOGIC;
  signal \local_counter0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \local_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \local_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \local_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \local_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \local_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \local_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \local_counter0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \local_counter0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal local_counter0_carry_n_0 : STD_LOGIC;
  signal local_counter0_carry_n_1 : STD_LOGIC;
  signal local_counter0_carry_n_2 : STD_LOGIC;
  signal local_counter0_carry_n_3 : STD_LOGIC;
  signal \local_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \local_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \local_counter[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \local_counter[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \local_counter[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \local_counter[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \local_counter[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \local_counter[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \local_counter[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \local_counter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \local_counter[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \local_counter[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \local_counter[8]_i_5__0_n_0\ : STD_LOGIC;
  signal local_counter_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \local_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \local_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \local_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \local_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \local_counter_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \local_counter_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \local_counter_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \local_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \local_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal NLW_local_counter0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_local_counter0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_local_counter0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_local_counter0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_local_counter_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of local_counter0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \local_counter0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \local_counter0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \local_counter0_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \local_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \local_counter_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \local_set_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \local_storage[22]_i_2\ : label is "soft_lutpair0";
begin
  dly_trigger_store <= \^dly_trigger_store\;
in_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => is_ready_reg_n_0,
      Q => dly_in_ready,
      R => '0'
    );
\is_ready_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
        port map (
      I0 => dly_in_valid,
      I1 => is_ready_reg_n_0,
      I2 => local_counter0,
      I3 => ss_can_store,
      I4 => \is_ready_i_2__0_n_0\,
      O => is_ready
    );
\is_ready_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => local_counter_reg(1),
      I1 => local_counter_reg(0),
      I2 => is_trigger_store_reg_n_0,
      I3 => \is_trigger_store_i_2__0_n_0\,
      O => \is_ready_i_2__0_n_0\
    );
is_ready_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => is_trigger_store_reg_0,
      D => is_ready,
      Q => is_ready_reg_n_0
    );
\is_trigger_store_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(9),
      I1 => local_counter_reg(8),
      O => \is_trigger_store_i_10__0_n_0\
    );
\is_trigger_store_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => local_counter_reg(21),
      I1 => local_counter_reg(20),
      I2 => local_counter_reg(7),
      I3 => local_counter_reg(6),
      I4 => local_counter_reg(14),
      I5 => local_counter_reg(15),
      O => \is_trigger_store_i_11__0_n_0\
    );
\is_trigger_store_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(19),
      I1 => local_counter_reg(18),
      O => \is_trigger_store_i_12__0_n_0\
    );
\is_trigger_store_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(25),
      I1 => local_counter_reg(24),
      O => \is_trigger_store_i_13__0_n_0\
    );
is_trigger_store_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(27),
      I1 => local_counter_reg(26),
      O => is_trigger_store_i_14_n_0
    );
\is_trigger_store_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \is_trigger_store_i_2__0_n_0\,
      I1 => local_counter0,
      I2 => local_counter_reg(1),
      I3 => local_counter_reg(0),
      O => is_trigger_store3_out
    );
\is_trigger_store_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => is_trigger_store_i_3_n_0,
      I1 => \is_trigger_store_i_4__0_n_0\,
      I2 => \is_trigger_store_i_5__0_n_0\,
      I3 => \is_trigger_store_i_6__0_n_0\,
      I4 => \is_trigger_store_i_7__0_n_0\,
      I5 => \is_trigger_store_i_8__0_n_0\,
      O => \is_trigger_store_i_2__0_n_0\
    );
is_trigger_store_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(29),
      I1 => local_counter_reg(28),
      O => is_trigger_store_i_3_n_0
    );
\is_trigger_store_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(11),
      I1 => local_counter_reg(10),
      O => \is_trigger_store_i_4__0_n_0\
    );
\is_trigger_store_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(13),
      I1 => local_counter_reg(12),
      O => \is_trigger_store_i_5__0_n_0\
    );
\is_trigger_store_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(22),
      I1 => local_counter_reg(23),
      O => \is_trigger_store_i_6__0_n_0\
    );
\is_trigger_store_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \is_trigger_store_i_9__0_n_0\,
      I1 => local_counter_reg(5),
      I2 => local_counter_reg(4),
      I3 => local_counter_reg(30),
      I4 => local_counter_reg(31),
      I5 => \is_trigger_store_i_10__0_n_0\,
      O => \is_trigger_store_i_7__0_n_0\
    );
\is_trigger_store_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \is_trigger_store_i_11__0_n_0\,
      I1 => \is_trigger_store_i_12__0_n_0\,
      I2 => \is_trigger_store_i_13__0_n_0\,
      I3 => local_counter_reg(2),
      I4 => local_counter_reg(3),
      I5 => is_trigger_store_i_14_n_0,
      O => \is_trigger_store_i_8__0_n_0\
    );
\is_trigger_store_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(17),
      I1 => local_counter_reg(16),
      O => \is_trigger_store_i_9__0_n_0\
    );
is_trigger_store_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => is_trigger_store_reg_0,
      D => is_trigger_store3_out,
      Q => is_trigger_store_reg_n_0
    );
local_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => local_counter0_carry_n_0,
      CO(2) => local_counter0_carry_n_1,
      CO(1) => local_counter0_carry_n_2,
      CO(0) => local_counter0_carry_n_3,
      CYINIT => '0',
      DI(3) => \local_counter0_carry_i_1__0_n_0\,
      DI(2) => \local_counter0_carry_i_2__0_n_0\,
      DI(1) => \local_counter0_carry_i_3__0_n_0\,
      DI(0) => \local_counter0_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_local_counter0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \local_counter0_carry_i_5__0_n_0\,
      S(2) => \local_counter0_carry_i_6__0_n_0\,
      S(1) => \local_counter0_carry_i_7__0_n_0\,
      S(0) => \local_counter0_carry_i_8__0_n_0\
    );
\local_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => local_counter0_carry_n_0,
      CO(3) => \local_counter0_carry__0_n_0\,
      CO(2) => \local_counter0_carry__0_n_1\,
      CO(1) => \local_counter0_carry__0_n_2\,
      CO(0) => \local_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \local_counter0_carry__0_i_1__0_n_0\,
      DI(2) => \local_counter0_carry__0_i_2__0_n_0\,
      DI(1) => \local_counter0_carry__0_i_3__0_n_0\,
      DI(0) => \local_counter0_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_local_counter0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \local_counter0_carry__0_i_5__0_n_0\,
      S(2) => \local_counter0_carry__0_i_6__0_n_0\,
      S(1) => \local_counter0_carry__0_i_7__0_n_0\,
      S(0) => \local_counter0_carry__0_i_8__0_n_0\
    );
\local_counter0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(14),
      I1 => local_counter_reg(15),
      O => \local_counter0_carry__0_i_1__0_n_0\
    );
\local_counter0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(12),
      I1 => local_counter_reg(13),
      O => \local_counter0_carry__0_i_2__0_n_0\
    );
\local_counter0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(10),
      I1 => local_counter_reg(11),
      O => \local_counter0_carry__0_i_3__0_n_0\
    );
\local_counter0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(8),
      I1 => local_counter_reg(9),
      O => \local_counter0_carry__0_i_4__0_n_0\
    );
\local_counter0_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(15),
      I1 => local_counter_reg(14),
      O => \local_counter0_carry__0_i_5__0_n_0\
    );
\local_counter0_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(13),
      I1 => local_counter_reg(12),
      O => \local_counter0_carry__0_i_6__0_n_0\
    );
\local_counter0_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(11),
      I1 => local_counter_reg(10),
      O => \local_counter0_carry__0_i_7__0_n_0\
    );
\local_counter0_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(9),
      I1 => local_counter_reg(8),
      O => \local_counter0_carry__0_i_8__0_n_0\
    );
\local_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter0_carry__0_n_0\,
      CO(3) => \local_counter0_carry__1_n_0\,
      CO(2) => \local_counter0_carry__1_n_1\,
      CO(1) => \local_counter0_carry__1_n_2\,
      CO(0) => \local_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \local_counter0_carry__1_i_1__0_n_0\,
      DI(2) => \local_counter0_carry__1_i_2__0_n_0\,
      DI(1) => \local_counter0_carry__1_i_3__0_n_0\,
      DI(0) => \local_counter0_carry__1_i_4__0_n_0\,
      O(3 downto 0) => \NLW_local_counter0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \local_counter0_carry__1_i_5__0_n_0\,
      S(2) => \local_counter0_carry__1_i_6_n_0\,
      S(1) => \local_counter0_carry__1_i_7__0_n_0\,
      S(0) => \local_counter0_carry__1_i_8__0_n_0\
    );
\local_counter0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(23),
      I1 => local_counter_reg(22),
      O => \local_counter0_carry__1_i_1__0_n_0\
    );
\local_counter0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(20),
      I1 => local_counter_reg(21),
      O => \local_counter0_carry__1_i_2__0_n_0\
    );
\local_counter0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(18),
      I1 => local_counter_reg(19),
      O => \local_counter0_carry__1_i_3__0_n_0\
    );
\local_counter0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(16),
      I1 => local_counter_reg(17),
      O => \local_counter0_carry__1_i_4__0_n_0\
    );
\local_counter0_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(22),
      I1 => local_counter_reg(23),
      O => \local_counter0_carry__1_i_5__0_n_0\
    );
\local_counter0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(21),
      I1 => local_counter_reg(20),
      O => \local_counter0_carry__1_i_6_n_0\
    );
\local_counter0_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(19),
      I1 => local_counter_reg(18),
      O => \local_counter0_carry__1_i_7__0_n_0\
    );
\local_counter0_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(17),
      I1 => local_counter_reg(16),
      O => \local_counter0_carry__1_i_8__0_n_0\
    );
\local_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter0_carry__1_n_0\,
      CO(3) => local_counter0,
      CO(2) => \local_counter0_carry__2_n_1\,
      CO(1) => \local_counter0_carry__2_n_2\,
      CO(0) => \local_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \local_counter0_carry__2_i_1__0_n_0\,
      DI(2) => \local_counter0_carry__2_i_2__0_n_0\,
      DI(1) => \local_counter0_carry__2_i_3__0_n_0\,
      DI(0) => \local_counter0_carry__2_i_4__0_n_0\,
      O(3 downto 0) => \NLW_local_counter0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \local_counter0_carry__2_i_5__0_n_0\,
      S(2) => \local_counter0_carry__2_i_6__0_n_0\,
      S(1) => \local_counter0_carry__2_i_7__0_n_0\,
      S(0) => \local_counter0_carry__2_i_8__0_n_0\
    );
\local_counter0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => local_counter_reg(30),
      I1 => local_counter_reg(31),
      O => \local_counter0_carry__2_i_1__0_n_0\
    );
\local_counter0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(28),
      I1 => local_counter_reg(29),
      O => \local_counter0_carry__2_i_2__0_n_0\
    );
\local_counter0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(26),
      I1 => local_counter_reg(27),
      O => \local_counter0_carry__2_i_3__0_n_0\
    );
\local_counter0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(24),
      I1 => local_counter_reg(25),
      O => \local_counter0_carry__2_i_4__0_n_0\
    );
\local_counter0_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(30),
      I1 => local_counter_reg(31),
      O => \local_counter0_carry__2_i_5__0_n_0\
    );
\local_counter0_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(29),
      I1 => local_counter_reg(28),
      O => \local_counter0_carry__2_i_6__0_n_0\
    );
\local_counter0_carry__2_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(27),
      I1 => local_counter_reg(26),
      O => \local_counter0_carry__2_i_7__0_n_0\
    );
\local_counter0_carry__2_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(25),
      I1 => local_counter_reg(24),
      O => \local_counter0_carry__2_i_8__0_n_0\
    );
\local_counter0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(6),
      I1 => local_counter_reg(7),
      O => \local_counter0_carry_i_1__0_n_0\
    );
\local_counter0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(4),
      I1 => local_counter_reg(5),
      O => \local_counter0_carry_i_2__0_n_0\
    );
\local_counter0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(2),
      I1 => local_counter_reg(3),
      O => \local_counter0_carry_i_3__0_n_0\
    );
\local_counter0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => local_counter_reg(0),
      I1 => local_counter_reg(1),
      O => \local_counter0_carry_i_4__0_n_0\
    );
\local_counter0_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(7),
      I1 => local_counter_reg(6),
      O => \local_counter0_carry_i_5__0_n_0\
    );
\local_counter0_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(5),
      I1 => local_counter_reg(4),
      O => \local_counter0_carry_i_6__0_n_0\
    );
\local_counter0_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(3),
      I1 => local_counter_reg(2),
      O => \local_counter0_carry_i_7__0_n_0\
    );
\local_counter0_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => local_counter_reg(1),
      I1 => local_counter_reg(0),
      O => \local_counter0_carry_i_8__0_n_0\
    );
\local_counter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \is_ready_i_2__0_n_0\,
      I1 => dly_in_valid,
      I2 => is_ready_reg_n_0,
      I3 => local_counter0,
      O => \local_counter[0]_i_1__0_n_0\
    );
\local_counter[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => local_counter_reg(0),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[0]_i_3__0_n_0\
    );
\local_counter[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(3),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[0]_i_4__0_n_0\
    );
\local_counter[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(2),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[0]_i_5__0_n_0\
    );
\local_counter[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(1),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[0]_i_6__0_n_0\
    );
\local_counter[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D5"
    )
        port map (
      I0 => local_counter_reg(0),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[0]_i_7__0_n_0\
    );
\local_counter[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(15),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[12]_i_2__0_n_0\
    );
\local_counter[12]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(14),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[12]_i_3__0_n_0\
    );
\local_counter[12]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(13),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[12]_i_4__0_n_0\
    );
\local_counter[12]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(12),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[12]_i_5__0_n_0\
    );
\local_counter[16]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(19),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[16]_i_2__0_n_0\
    );
\local_counter[16]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(18),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[16]_i_3__0_n_0\
    );
\local_counter[16]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(17),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[16]_i_4__0_n_0\
    );
\local_counter[16]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(16),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[16]_i_5__0_n_0\
    );
\local_counter[20]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(23),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[20]_i_2__0_n_0\
    );
\local_counter[20]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(22),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[20]_i_3__0_n_0\
    );
\local_counter[20]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(21),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[20]_i_4__0_n_0\
    );
\local_counter[20]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(20),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[20]_i_5__0_n_0\
    );
\local_counter[24]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(27),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[24]_i_2__0_n_0\
    );
\local_counter[24]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(26),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[24]_i_3__0_n_0\
    );
\local_counter[24]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(25),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[24]_i_4__0_n_0\
    );
\local_counter[24]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(24),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[24]_i_5__0_n_0\
    );
\local_counter[28]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => local_counter_reg(31),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[28]_i_2__0_n_0\
    );
\local_counter[28]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(30),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[28]_i_3__0_n_0\
    );
\local_counter[28]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(29),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[28]_i_4__0_n_0\
    );
\local_counter[28]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(28),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[28]_i_5__0_n_0\
    );
\local_counter[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(7),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[4]_i_2__0_n_0\
    );
\local_counter[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(6),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[4]_i_3__0_n_0\
    );
\local_counter[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(5),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[4]_i_4__0_n_0\
    );
\local_counter[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(4),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[4]_i_5__0_n_0\
    );
\local_counter[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(11),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[8]_i_2__0_n_0\
    );
\local_counter[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(10),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[8]_i_3__0_n_0\
    );
\local_counter[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(9),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[8]_i_4__0_n_0\
    );
\local_counter[8]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => local_counter_reg(8),
      I1 => is_ready_reg_n_0,
      I2 => dly_in_valid,
      I3 => \is_ready_i_2__0_n_0\,
      O => \local_counter[8]_i_5__0_n_0\
    );
\local_counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[0]_i_2__0_n_7\,
      Q => local_counter_reg(0)
    );
\local_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \local_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \local_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \local_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \local_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => local_counter_reg(3 downto 1),
      DI(0) => \local_counter[0]_i_3__0_n_0\,
      O(3) => \local_counter_reg[0]_i_2__0_n_4\,
      O(2) => \local_counter_reg[0]_i_2__0_n_5\,
      O(1) => \local_counter_reg[0]_i_2__0_n_6\,
      O(0) => \local_counter_reg[0]_i_2__0_n_7\,
      S(3) => \local_counter[0]_i_4__0_n_0\,
      S(2) => \local_counter[0]_i_5__0_n_0\,
      S(1) => \local_counter[0]_i_6__0_n_0\,
      S(0) => \local_counter[0]_i_7__0_n_0\
    );
\local_counter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[8]_i_1__0_n_5\,
      Q => local_counter_reg(10)
    );
\local_counter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[8]_i_1__0_n_4\,
      Q => local_counter_reg(11)
    );
\local_counter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[12]_i_1__0_n_7\,
      Q => local_counter_reg(12)
    );
\local_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \local_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \local_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \local_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \local_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(15 downto 12),
      O(3) => \local_counter_reg[12]_i_1__0_n_4\,
      O(2) => \local_counter_reg[12]_i_1__0_n_5\,
      O(1) => \local_counter_reg[12]_i_1__0_n_6\,
      O(0) => \local_counter_reg[12]_i_1__0_n_7\,
      S(3) => \local_counter[12]_i_2__0_n_0\,
      S(2) => \local_counter[12]_i_3__0_n_0\,
      S(1) => \local_counter[12]_i_4__0_n_0\,
      S(0) => \local_counter[12]_i_5__0_n_0\
    );
\local_counter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[12]_i_1__0_n_6\,
      Q => local_counter_reg(13)
    );
\local_counter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[12]_i_1__0_n_5\,
      Q => local_counter_reg(14)
    );
\local_counter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[12]_i_1__0_n_4\,
      Q => local_counter_reg(15)
    );
\local_counter_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[16]_i_1__0_n_7\,
      Q => local_counter_reg(16)
    );
\local_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[12]_i_1__0_n_0\,
      CO(3) => \local_counter_reg[16]_i_1__0_n_0\,
      CO(2) => \local_counter_reg[16]_i_1__0_n_1\,
      CO(1) => \local_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \local_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(19 downto 16),
      O(3) => \local_counter_reg[16]_i_1__0_n_4\,
      O(2) => \local_counter_reg[16]_i_1__0_n_5\,
      O(1) => \local_counter_reg[16]_i_1__0_n_6\,
      O(0) => \local_counter_reg[16]_i_1__0_n_7\,
      S(3) => \local_counter[16]_i_2__0_n_0\,
      S(2) => \local_counter[16]_i_3__0_n_0\,
      S(1) => \local_counter[16]_i_4__0_n_0\,
      S(0) => \local_counter[16]_i_5__0_n_0\
    );
\local_counter_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[16]_i_1__0_n_6\,
      Q => local_counter_reg(17)
    );
\local_counter_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[16]_i_1__0_n_5\,
      Q => local_counter_reg(18)
    );
\local_counter_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[16]_i_1__0_n_4\,
      Q => local_counter_reg(19)
    );
\local_counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[0]_i_2__0_n_6\,
      Q => local_counter_reg(1)
    );
\local_counter_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[20]_i_1__0_n_7\,
      Q => local_counter_reg(20)
    );
\local_counter_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[16]_i_1__0_n_0\,
      CO(3) => \local_counter_reg[20]_i_1__0_n_0\,
      CO(2) => \local_counter_reg[20]_i_1__0_n_1\,
      CO(1) => \local_counter_reg[20]_i_1__0_n_2\,
      CO(0) => \local_counter_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(23 downto 20),
      O(3) => \local_counter_reg[20]_i_1__0_n_4\,
      O(2) => \local_counter_reg[20]_i_1__0_n_5\,
      O(1) => \local_counter_reg[20]_i_1__0_n_6\,
      O(0) => \local_counter_reg[20]_i_1__0_n_7\,
      S(3) => \local_counter[20]_i_2__0_n_0\,
      S(2) => \local_counter[20]_i_3__0_n_0\,
      S(1) => \local_counter[20]_i_4__0_n_0\,
      S(0) => \local_counter[20]_i_5__0_n_0\
    );
\local_counter_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[20]_i_1__0_n_6\,
      Q => local_counter_reg(21)
    );
\local_counter_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[20]_i_1__0_n_5\,
      Q => local_counter_reg(22)
    );
\local_counter_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[20]_i_1__0_n_4\,
      Q => local_counter_reg(23)
    );
\local_counter_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[24]_i_1__0_n_7\,
      Q => local_counter_reg(24)
    );
\local_counter_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[20]_i_1__0_n_0\,
      CO(3) => \local_counter_reg[24]_i_1__0_n_0\,
      CO(2) => \local_counter_reg[24]_i_1__0_n_1\,
      CO(1) => \local_counter_reg[24]_i_1__0_n_2\,
      CO(0) => \local_counter_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(27 downto 24),
      O(3) => \local_counter_reg[24]_i_1__0_n_4\,
      O(2) => \local_counter_reg[24]_i_1__0_n_5\,
      O(1) => \local_counter_reg[24]_i_1__0_n_6\,
      O(0) => \local_counter_reg[24]_i_1__0_n_7\,
      S(3) => \local_counter[24]_i_2__0_n_0\,
      S(2) => \local_counter[24]_i_3__0_n_0\,
      S(1) => \local_counter[24]_i_4__0_n_0\,
      S(0) => \local_counter[24]_i_5__0_n_0\
    );
\local_counter_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[24]_i_1__0_n_6\,
      Q => local_counter_reg(25)
    );
\local_counter_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[24]_i_1__0_n_5\,
      Q => local_counter_reg(26)
    );
\local_counter_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[24]_i_1__0_n_4\,
      Q => local_counter_reg(27)
    );
\local_counter_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[28]_i_1__0_n_7\,
      Q => local_counter_reg(28)
    );
\local_counter_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_local_counter_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \local_counter_reg[28]_i_1__0_n_1\,
      CO(1) => \local_counter_reg[28]_i_1__0_n_2\,
      CO(0) => \local_counter_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => local_counter_reg(30 downto 28),
      O(3) => \local_counter_reg[28]_i_1__0_n_4\,
      O(2) => \local_counter_reg[28]_i_1__0_n_5\,
      O(1) => \local_counter_reg[28]_i_1__0_n_6\,
      O(0) => \local_counter_reg[28]_i_1__0_n_7\,
      S(3) => \local_counter[28]_i_2__0_n_0\,
      S(2) => \local_counter[28]_i_3__0_n_0\,
      S(1) => \local_counter[28]_i_4__0_n_0\,
      S(0) => \local_counter[28]_i_5__0_n_0\
    );
\local_counter_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[28]_i_1__0_n_6\,
      Q => local_counter_reg(29)
    );
\local_counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[0]_i_2__0_n_5\,
      Q => local_counter_reg(2)
    );
\local_counter_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[28]_i_1__0_n_5\,
      Q => local_counter_reg(30)
    );
\local_counter_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[28]_i_1__0_n_4\,
      Q => local_counter_reg(31)
    );
\local_counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[0]_i_2__0_n_4\,
      Q => local_counter_reg(3)
    );
\local_counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[4]_i_1__0_n_7\,
      Q => local_counter_reg(4)
    );
\local_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \local_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \local_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \local_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \local_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(7 downto 4),
      O(3) => \local_counter_reg[4]_i_1__0_n_4\,
      O(2) => \local_counter_reg[4]_i_1__0_n_5\,
      O(1) => \local_counter_reg[4]_i_1__0_n_6\,
      O(0) => \local_counter_reg[4]_i_1__0_n_7\,
      S(3) => \local_counter[4]_i_2__0_n_0\,
      S(2) => \local_counter[4]_i_3__0_n_0\,
      S(1) => \local_counter[4]_i_4__0_n_0\,
      S(0) => \local_counter[4]_i_5__0_n_0\
    );
\local_counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[4]_i_1__0_n_6\,
      Q => local_counter_reg(5)
    );
\local_counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[4]_i_1__0_n_5\,
      Q => local_counter_reg(6)
    );
\local_counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[4]_i_1__0_n_4\,
      Q => local_counter_reg(7)
    );
\local_counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[8]_i_1__0_n_7\,
      Q => local_counter_reg(8)
    );
\local_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \local_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \local_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \local_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \local_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \local_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => local_counter_reg(11 downto 8),
      O(3) => \local_counter_reg[8]_i_1__0_n_4\,
      O(2) => \local_counter_reg[8]_i_1__0_n_5\,
      O(1) => \local_counter_reg[8]_i_1__0_n_6\,
      O(0) => \local_counter_reg[8]_i_1__0_n_7\,
      S(3) => \local_counter[8]_i_2__0_n_0\,
      S(2) => \local_counter[8]_i_3__0_n_0\,
      S(1) => \local_counter[8]_i_4__0_n_0\,
      S(0) => \local_counter[8]_i_5__0_n_0\
    );
\local_counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \local_counter[0]_i_1__0_n_0\,
      CLR => is_trigger_store_reg_0,
      D => \local_counter_reg[8]_i_1__0_n_6\,
      Q => local_counter_reg(9)
    );
\local_set_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^dly_trigger_store\,
      I1 => local_set,
      I2 => local_set_reg,
      I3 => local_set_reg_0,
      O => trigger_store_reg_0
    );
\local_storage[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dly_trigger_store\,
      I1 => local_set,
      O => is_out_valid16_out
    );
trigger_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => is_trigger_store_reg_n_0,
      Q => \^dly_trigger_store\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_dynshreg_f is
  port (
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    sys_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_dynshreg_f : entity is "dynshreg_f";
end design_1_audio_interface_wrap_0_0_dynshreg_f;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_dynshreg_f is
  signal \^sel\ : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair131";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
begin
  sel <= \^sel\;
\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \out\(0),
      I1 => sig_wsc2stat_status(0),
      I2 => sig_wresp_sfifo_out(1),
      I3 => sig_wresp_sfifo_out(0),
      O => \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\
    );
\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => \out\(0),
      I1 => sig_wsc2stat_status(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => sys_clk,
      D => m_axi_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => sys_clk,
      D => m_axi_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sel\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_audio_interface_wrap_0_0_dynshreg_f__parameterized0\ is
  port (
    sel : out STD_LOGIC;
    sig_push_coelsc_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg_0\ : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sys_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_audio_interface_wrap_0_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \design_1_audio_interface_wrap_0_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \design_1_audio_interface_wrap_0_0_dynshreg_f__parameterized0\ is
  signal \GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "\U0/static_delay_100_0/hs_fifo_0/axi_master_burst_real.axi_master_burst_0/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 ";
begin
  \out\(1 downto 0) <= \^out\(1 downto 0);
  sel <= \^sel\;
\GEN_OMIT_STORE_FORWARD.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_wsc2stat_status(0),
      I1 => \GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out\(1),
      I2 => \^out\(1),
      O => sig_coelsc_interr_reg0
    );
\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\(0),
      I2 => \^out\(1),
      I3 => Q(2),
      O => sig_push_coelsc_reg
    );
\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => sig_data2wsc_cmd_cmplt_reg
    );
\INFERRED_GEN.data_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => sys_clk,
      D => \in\(2),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => sys_clk,
      D => \in\(1),
      Q => \GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out\(1)
    );
\INFERRED_GEN.data_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => sys_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg\,
      I1 => \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg_0\,
      I2 => sig_push_to_wsc,
      I3 => sig_tlast_err_stop,
      O => \^sel\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_fp2fix_flopoco_f250 is
  port (
    p_0_in0 : out STD_LOGIC;
    local_set_reg : out STD_LOGIC;
    \fA4_d1_reg[0]_0\ : out STD_LOGIC;
    \fA4_d1_reg[1]_0\ : out STD_LOGIC;
    \fA4_d1_reg[2]_0\ : out STD_LOGIC;
    \fA4_d1_reg[3]_0\ : out STD_LOGIC;
    \fA4_d1_reg[4]_0\ : out STD_LOGIC;
    \fA4_d1_reg[5]_0\ : out STD_LOGIC;
    \fA4_d1_reg[6]_0\ : out STD_LOGIC;
    \fA4_d1_reg[7]_0\ : out STD_LOGIC;
    \fA4_d1_reg[8]_0\ : out STD_LOGIC;
    \fA4_d1_reg[9]_0\ : out STD_LOGIC;
    \fA4_d1_reg[10]_0\ : out STD_LOGIC;
    \fA4_d1_reg[11]_0\ : out STD_LOGIC;
    \fA4_d1_reg[12]_0\ : out STD_LOGIC;
    \fA4_d1_reg[13]_0\ : out STD_LOGIC;
    \fA4_d1_reg[14]_0\ : out STD_LOGIC;
    \fA4_d1_reg[15]_0\ : out STD_LOGIC;
    \fA4_d1_reg[16]_0\ : out STD_LOGIC;
    \fA4_d1_reg[17]_0\ : out STD_LOGIC;
    \fA4_d1_reg[18]_0\ : out STD_LOGIC;
    \fA4_d1_reg[19]_0\ : out STD_LOGIC;
    \fA4_d1_reg[20]_0\ : out STD_LOGIC;
    \fA4_d1_reg[21]_0\ : out STD_LOGIC;
    \fA4_d1_reg[22]_0\ : out STD_LOGIC;
    eTest : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \I_d1_reg[31]_0\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    overFl0_d1_reg_0 : in STD_LOGIC;
    local_set : in STD_LOGIC;
    dly_trigger_store : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \fA2_d1_reg[23]_0\ : in STD_LOGIC;
    \fA2_d1_reg[22]_0\ : in STD_LOGIC;
    \fA2_d1_reg[21]_0\ : in STD_LOGIC;
    \fA2_d1_reg[20]_0\ : in STD_LOGIC;
    \fA2_d1_reg[19]_0\ : in STD_LOGIC;
    \fA2_d1_reg[18]_0\ : in STD_LOGIC;
    \fA2_d1_reg[17]_0\ : in STD_LOGIC;
    \fA2_d1_reg[16]_0\ : in STD_LOGIC;
    \fA2_d1_reg[15]_0\ : in STD_LOGIC;
    \fA2_d1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_fp2fix_flopoco_f250 : entity is "fp2fix_flopoco_f250";
end design_1_audio_interface_wrap_0_0_fp2fix_flopoco_f250;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_fp2fix_flopoco_f250 is
  signal fA2_d1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \fA2_d1[23]_i_1_n_0\ : STD_LOGIC;
  signal fA4 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal fA40 : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal fA4_d1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \fA4_d1[12]_i_3_n_0\ : STD_LOGIC;
  signal \fA4_d1[12]_i_4_n_0\ : STD_LOGIC;
  signal \fA4_d1[12]_i_5_n_0\ : STD_LOGIC;
  signal \fA4_d1[12]_i_6_n_0\ : STD_LOGIC;
  signal \fA4_d1[16]_i_3_n_0\ : STD_LOGIC;
  signal \fA4_d1[16]_i_4_n_0\ : STD_LOGIC;
  signal \fA4_d1[16]_i_5_n_0\ : STD_LOGIC;
  signal \fA4_d1[16]_i_6_n_0\ : STD_LOGIC;
  signal \fA4_d1[20]_i_3_n_0\ : STD_LOGIC;
  signal \fA4_d1[20]_i_4_n_0\ : STD_LOGIC;
  signal \fA4_d1[20]_i_5_n_0\ : STD_LOGIC;
  signal \fA4_d1[20]_i_6_n_0\ : STD_LOGIC;
  signal \fA4_d1[23]_i_3_n_0\ : STD_LOGIC;
  signal \fA4_d1[23]_i_4_n_0\ : STD_LOGIC;
  signal \fA4_d1[23]_i_5_n_0\ : STD_LOGIC;
  signal \fA4_d1[4]_i_3_n_0\ : STD_LOGIC;
  signal \fA4_d1[4]_i_4_n_0\ : STD_LOGIC;
  signal \fA4_d1[4]_i_5_n_0\ : STD_LOGIC;
  signal \fA4_d1[4]_i_6_n_0\ : STD_LOGIC;
  signal \fA4_d1[4]_i_7_n_0\ : STD_LOGIC;
  signal \fA4_d1[8]_i_3_n_0\ : STD_LOGIC;
  signal \fA4_d1[8]_i_4_n_0\ : STD_LOGIC;
  signal \fA4_d1[8]_i_5_n_0\ : STD_LOGIC;
  signal \fA4_d1[8]_i_6_n_0\ : STD_LOGIC;
  signal \fA4_d1_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \fA4_d1_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \fA4_d1_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \fA4_d1_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \fA4_d1_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \fA4_d1_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \fA4_d1_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \fA4_d1_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \fA4_d1_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \fA4_d1_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \fA4_d1_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \fA4_d1_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \fA4_d1_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \fA4_d1_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \fA4_d1_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \fA4_d1_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \fA4_d1_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \fA4_d1_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \fA4_d1_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \fA4_d1_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \fA4_d1_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \fA4_d1_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal overFl0_d1 : STD_LOGIC;
  signal overFl0_d2 : STD_LOGIC;
  signal overFl1 : STD_LOGIC;
  signal overFl1_d1 : STD_LOGIC;
  signal overFl1_d1_i_2_n_0 : STD_LOGIC;
  signal overFl1_d1_i_3_n_0 : STD_LOGIC;
  signal overFl1_d1_i_4_n_0 : STD_LOGIC;
  signal overFl1_d1_i_5_n_0 : STD_LOGIC;
  signal overFl1_d1_i_6_n_0 : STD_LOGIC;
  signal overFl1_d1_i_7_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^p_0_in0\ : STD_LOGIC;
  signal \NLW_fA4_d1_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fA4_d1_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fA4_d1[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \fA4_d1[11]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \fA4_d1[12]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \fA4_d1[13]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \fA4_d1[14]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \fA4_d1[15]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \fA4_d1[16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \fA4_d1[17]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \fA4_d1[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \fA4_d1[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \fA4_d1[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \fA4_d1[20]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \fA4_d1[21]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \fA4_d1[22]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \fA4_d1[23]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \fA4_d1[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \fA4_d1[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \fA4_d1[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \fA4_d1[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \fA4_d1[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \fA4_d1[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \fA4_d1[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \fA4_d1[9]_i_1\ : label is "soft_lutpair49";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \fA4_d1_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \fA4_d1_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \fA4_d1_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \fA4_d1_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \fA4_d1_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \fA4_d1_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \local_storage[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \local_storage[10]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \local_storage[11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \local_storage[12]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \local_storage[13]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \local_storage[14]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \local_storage[15]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \local_storage[16]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \local_storage[17]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \local_storage[18]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \local_storage[19]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \local_storage[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \local_storage[20]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \local_storage[21]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \local_storage[22]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \local_storage[23]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \local_storage[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \local_storage[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \local_storage[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \local_storage[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \local_storage[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \local_storage[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \local_storage[8]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \local_storage[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of overFl1_d1_i_7 : label is "soft_lutpair42";
begin
  p_0_in0 <= \^p_0_in0\;
\I_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \I_d1_reg[31]_0\,
      Q => p_0_in,
      R => '0'
    );
\I_d2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => p_0_in,
      Q => \^p_0_in0\,
      R => '0'
    );
\fA2_d1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \fA2_d1_reg[15]_1\(3),
      I1 => \fA2_d1_reg[15]_1\(0),
      I2 => \fA2_d1_reg[15]_1\(1),
      I3 => \fA2_d1_reg[15]_1\(2),
      O => \fA2_d1[23]_i_1_n_0\
    );
\fA2_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(0),
      Q => fA2_d1(0),
      R => '0'
    );
\fA2_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(10),
      Q => fA2_d1(10),
      R => '0'
    );
\fA2_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(11),
      Q => fA2_d1(11),
      R => '0'
    );
\fA2_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(12),
      Q => fA2_d1(12),
      R => '0'
    );
\fA2_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(13),
      Q => fA2_d1(13),
      R => '0'
    );
\fA2_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(14),
      Q => fA2_d1(14),
      R => '0'
    );
\fA2_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \fA2_d1_reg[15]_0\,
      Q => fA2_d1(15),
      R => \fA2_d1[23]_i_1_n_0\
    );
\fA2_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \fA2_d1_reg[16]_0\,
      Q => fA2_d1(16),
      R => \fA2_d1[23]_i_1_n_0\
    );
\fA2_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \fA2_d1_reg[17]_0\,
      Q => fA2_d1(17),
      R => \fA2_d1[23]_i_1_n_0\
    );
\fA2_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \fA2_d1_reg[18]_0\,
      Q => fA2_d1(18),
      R => \fA2_d1[23]_i_1_n_0\
    );
\fA2_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \fA2_d1_reg[19]_0\,
      Q => fA2_d1(19),
      R => \fA2_d1[23]_i_1_n_0\
    );
\fA2_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(1),
      Q => fA2_d1(1),
      R => '0'
    );
\fA2_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \fA2_d1_reg[20]_0\,
      Q => fA2_d1(20),
      R => \fA2_d1[23]_i_1_n_0\
    );
\fA2_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \fA2_d1_reg[21]_0\,
      Q => fA2_d1(21),
      R => \fA2_d1[23]_i_1_n_0\
    );
\fA2_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \fA2_d1_reg[22]_0\,
      Q => fA2_d1(22),
      R => \fA2_d1[23]_i_1_n_0\
    );
\fA2_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \fA2_d1_reg[23]_0\,
      Q => fA2_d1(23),
      R => \fA2_d1[23]_i_1_n_0\
    );
\fA2_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(2),
      Q => fA2_d1(2),
      R => '0'
    );
\fA2_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(3),
      Q => fA2_d1(3),
      R => '0'
    );
\fA2_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(4),
      Q => fA2_d1(4),
      R => '0'
    );
\fA2_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(5),
      Q => fA2_d1(5),
      R => '0'
    );
\fA2_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(6),
      Q => fA2_d1(6),
      R => '0'
    );
\fA2_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(7),
      Q => fA2_d1(7),
      R => '0'
    );
\fA2_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(8),
      Q => fA2_d1(8),
      R => '0'
    );
\fA2_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => D(9),
      Q => fA2_d1(9),
      R => '0'
    );
\fA4_d1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(10),
      I1 => p_0_in,
      I2 => fA2_d1(10),
      O => fA4(10)
    );
\fA4_d1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(11),
      I1 => p_0_in,
      I2 => fA2_d1(11),
      O => fA4(11)
    );
\fA4_d1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(12),
      I1 => p_0_in,
      I2 => fA2_d1(12),
      O => fA4(12)
    );
\fA4_d1[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(12),
      O => \fA4_d1[12]_i_3_n_0\
    );
\fA4_d1[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(11),
      O => \fA4_d1[12]_i_4_n_0\
    );
\fA4_d1[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(10),
      O => \fA4_d1[12]_i_5_n_0\
    );
\fA4_d1[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(9),
      O => \fA4_d1[12]_i_6_n_0\
    );
\fA4_d1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(13),
      I1 => p_0_in,
      I2 => fA2_d1(13),
      O => fA4(13)
    );
\fA4_d1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(14),
      I1 => p_0_in,
      I2 => fA2_d1(14),
      O => fA4(14)
    );
\fA4_d1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(15),
      I1 => p_0_in,
      I2 => fA2_d1(15),
      O => fA4(15)
    );
\fA4_d1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(16),
      I1 => p_0_in,
      I2 => fA2_d1(16),
      O => fA4(16)
    );
\fA4_d1[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(16),
      O => \fA4_d1[16]_i_3_n_0\
    );
\fA4_d1[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(15),
      O => \fA4_d1[16]_i_4_n_0\
    );
\fA4_d1[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(14),
      O => \fA4_d1[16]_i_5_n_0\
    );
\fA4_d1[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(13),
      O => \fA4_d1[16]_i_6_n_0\
    );
\fA4_d1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(17),
      I1 => p_0_in,
      I2 => fA2_d1(17),
      O => fA4(17)
    );
\fA4_d1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(18),
      I1 => p_0_in,
      I2 => fA2_d1(18),
      O => fA4(18)
    );
\fA4_d1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(19),
      I1 => p_0_in,
      I2 => fA2_d1(19),
      O => fA4(19)
    );
\fA4_d1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(1),
      I1 => p_0_in,
      I2 => fA2_d1(1),
      O => fA4(1)
    );
\fA4_d1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(20),
      I1 => p_0_in,
      I2 => fA2_d1(20),
      O => fA4(20)
    );
\fA4_d1[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(20),
      O => \fA4_d1[20]_i_3_n_0\
    );
\fA4_d1[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(19),
      O => \fA4_d1[20]_i_4_n_0\
    );
\fA4_d1[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(18),
      O => \fA4_d1[20]_i_5_n_0\
    );
\fA4_d1[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(17),
      O => \fA4_d1[20]_i_6_n_0\
    );
\fA4_d1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(21),
      I1 => p_0_in,
      I2 => fA2_d1(21),
      O => fA4(21)
    );
\fA4_d1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(22),
      I1 => p_0_in,
      I2 => fA2_d1(22),
      O => fA4(22)
    );
\fA4_d1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(23),
      I1 => p_0_in,
      I2 => fA2_d1(23),
      O => fA4(23)
    );
\fA4_d1[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(23),
      O => \fA4_d1[23]_i_3_n_0\
    );
\fA4_d1[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(22),
      O => \fA4_d1[23]_i_4_n_0\
    );
\fA4_d1[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(21),
      O => \fA4_d1[23]_i_5_n_0\
    );
\fA4_d1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(2),
      I1 => p_0_in,
      I2 => fA2_d1(2),
      O => fA4(2)
    );
\fA4_d1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(3),
      I1 => p_0_in,
      I2 => fA2_d1(3),
      O => fA4(3)
    );
\fA4_d1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(4),
      I1 => p_0_in,
      I2 => fA2_d1(4),
      O => fA4(4)
    );
\fA4_d1[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(0),
      O => \fA4_d1[4]_i_3_n_0\
    );
\fA4_d1[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(4),
      O => \fA4_d1[4]_i_4_n_0\
    );
\fA4_d1[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(3),
      O => \fA4_d1[4]_i_5_n_0\
    );
\fA4_d1[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(2),
      O => \fA4_d1[4]_i_6_n_0\
    );
\fA4_d1[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(1),
      O => \fA4_d1[4]_i_7_n_0\
    );
\fA4_d1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(5),
      I1 => p_0_in,
      I2 => fA2_d1(5),
      O => fA4(5)
    );
\fA4_d1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(6),
      I1 => p_0_in,
      I2 => fA2_d1(6),
      O => fA4(6)
    );
\fA4_d1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(7),
      I1 => p_0_in,
      I2 => fA2_d1(7),
      O => fA4(7)
    );
\fA4_d1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(8),
      I1 => p_0_in,
      I2 => fA2_d1(8),
      O => fA4(8)
    );
\fA4_d1[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(8),
      O => \fA4_d1[8]_i_3_n_0\
    );
\fA4_d1[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(7),
      O => \fA4_d1[8]_i_4_n_0\
    );
\fA4_d1[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(6),
      O => \fA4_d1[8]_i_5_n_0\
    );
\fA4_d1[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fA2_d1(5),
      O => \fA4_d1[8]_i_6_n_0\
    );
\fA4_d1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fA40(9),
      I1 => p_0_in,
      I2 => fA2_d1(9),
      O => fA4(9)
    );
\fA4_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA2_d1(0),
      Q => fA4_d1(0),
      R => '0'
    );
\fA4_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(10),
      Q => fA4_d1(10),
      R => '0'
    );
\fA4_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(11),
      Q => fA4_d1(11),
      R => '0'
    );
\fA4_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(12),
      Q => fA4_d1(12),
      R => '0'
    );
\fA4_d1_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fA4_d1_reg[8]_i_2_n_0\,
      CO(3) => \fA4_d1_reg[12]_i_2_n_0\,
      CO(2) => \fA4_d1_reg[12]_i_2_n_1\,
      CO(1) => \fA4_d1_reg[12]_i_2_n_2\,
      CO(0) => \fA4_d1_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fA40(12 downto 9),
      S(3) => \fA4_d1[12]_i_3_n_0\,
      S(2) => \fA4_d1[12]_i_4_n_0\,
      S(1) => \fA4_d1[12]_i_5_n_0\,
      S(0) => \fA4_d1[12]_i_6_n_0\
    );
\fA4_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(13),
      Q => fA4_d1(13),
      R => '0'
    );
\fA4_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(14),
      Q => fA4_d1(14),
      R => '0'
    );
\fA4_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(15),
      Q => fA4_d1(15),
      R => '0'
    );
\fA4_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(16),
      Q => fA4_d1(16),
      R => '0'
    );
\fA4_d1_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fA4_d1_reg[12]_i_2_n_0\,
      CO(3) => \fA4_d1_reg[16]_i_2_n_0\,
      CO(2) => \fA4_d1_reg[16]_i_2_n_1\,
      CO(1) => \fA4_d1_reg[16]_i_2_n_2\,
      CO(0) => \fA4_d1_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fA40(16 downto 13),
      S(3) => \fA4_d1[16]_i_3_n_0\,
      S(2) => \fA4_d1[16]_i_4_n_0\,
      S(1) => \fA4_d1[16]_i_5_n_0\,
      S(0) => \fA4_d1[16]_i_6_n_0\
    );
\fA4_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(17),
      Q => fA4_d1(17),
      R => '0'
    );
\fA4_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(18),
      Q => fA4_d1(18),
      R => '0'
    );
\fA4_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(19),
      Q => fA4_d1(19),
      R => '0'
    );
\fA4_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(1),
      Q => fA4_d1(1),
      R => '0'
    );
\fA4_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(20),
      Q => fA4_d1(20),
      R => '0'
    );
\fA4_d1_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fA4_d1_reg[16]_i_2_n_0\,
      CO(3) => \fA4_d1_reg[20]_i_2_n_0\,
      CO(2) => \fA4_d1_reg[20]_i_2_n_1\,
      CO(1) => \fA4_d1_reg[20]_i_2_n_2\,
      CO(0) => \fA4_d1_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fA40(20 downto 17),
      S(3) => \fA4_d1[20]_i_3_n_0\,
      S(2) => \fA4_d1[20]_i_4_n_0\,
      S(1) => \fA4_d1[20]_i_5_n_0\,
      S(0) => \fA4_d1[20]_i_6_n_0\
    );
\fA4_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(21),
      Q => fA4_d1(21),
      R => '0'
    );
\fA4_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(22),
      Q => fA4_d1(22),
      R => '0'
    );
\fA4_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(23),
      Q => Q(0),
      R => '0'
    );
\fA4_d1_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fA4_d1_reg[20]_i_2_n_0\,
      CO(3 downto 2) => \NLW_fA4_d1_reg[23]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \fA4_d1_reg[23]_i_2_n_2\,
      CO(0) => \fA4_d1_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_fA4_d1_reg[23]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => fA40(23 downto 21),
      S(3) => '0',
      S(2) => \fA4_d1[23]_i_3_n_0\,
      S(1) => \fA4_d1[23]_i_4_n_0\,
      S(0) => \fA4_d1[23]_i_5_n_0\
    );
\fA4_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(2),
      Q => fA4_d1(2),
      R => '0'
    );
\fA4_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(3),
      Q => fA4_d1(3),
      R => '0'
    );
\fA4_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(4),
      Q => fA4_d1(4),
      R => '0'
    );
\fA4_d1_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fA4_d1_reg[4]_i_2_n_0\,
      CO(2) => \fA4_d1_reg[4]_i_2_n_1\,
      CO(1) => \fA4_d1_reg[4]_i_2_n_2\,
      CO(0) => \fA4_d1_reg[4]_i_2_n_3\,
      CYINIT => \fA4_d1[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fA40(4 downto 1),
      S(3) => \fA4_d1[4]_i_4_n_0\,
      S(2) => \fA4_d1[4]_i_5_n_0\,
      S(1) => \fA4_d1[4]_i_6_n_0\,
      S(0) => \fA4_d1[4]_i_7_n_0\
    );
\fA4_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(5),
      Q => fA4_d1(5),
      R => '0'
    );
\fA4_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(6),
      Q => fA4_d1(6),
      R => '0'
    );
\fA4_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(7),
      Q => fA4_d1(7),
      R => '0'
    );
\fA4_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(8),
      Q => fA4_d1(8),
      R => '0'
    );
\fA4_d1_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fA4_d1_reg[4]_i_2_n_0\,
      CO(3) => \fA4_d1_reg[8]_i_2_n_0\,
      CO(2) => \fA4_d1_reg[8]_i_2_n_1\,
      CO(1) => \fA4_d1_reg[8]_i_2_n_2\,
      CO(0) => \fA4_d1_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fA40(8 downto 5),
      S(3) => \fA4_d1[8]_i_3_n_0\,
      S(2) => \fA4_d1[8]_i_4_n_0\,
      S(1) => \fA4_d1[8]_i_5_n_0\,
      S(0) => \fA4_d1[8]_i_6_n_0\
    );
\fA4_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fA4(9),
      Q => fA4_d1(9),
      R => '0'
    );
\local_storage[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(0),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[0]_0\
    );
\local_storage[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(10),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[10]_0\
    );
\local_storage[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(11),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[11]_0\
    );
\local_storage[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(12),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[12]_0\
    );
\local_storage[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(13),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[13]_0\
    );
\local_storage[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(14),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[14]_0\
    );
\local_storage[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(15),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[15]_0\
    );
\local_storage[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(16),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[16]_0\
    );
\local_storage[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(17),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[17]_0\
    );
\local_storage[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(18),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[18]_0\
    );
\local_storage[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(19),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[19]_0\
    );
\local_storage[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(1),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[1]_0\
    );
\local_storage[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(20),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[20]_0\
    );
\local_storage[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(21),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[21]_0\
    );
\local_storage[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
        port map (
      I0 => local_set,
      I1 => dly_trigger_store,
      I2 => overFl0_d2,
      I3 => overFl1_d1,
      I4 => \^p_0_in0\,
      O => local_set_reg
    );
\local_storage[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(22),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[22]_0\
    );
\local_storage[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => overFl0_d2,
      I1 => overFl1_d1,
      O => eTest
    );
\local_storage[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(2),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[2]_0\
    );
\local_storage[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(3),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[3]_0\
    );
\local_storage[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(4),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[4]_0\
    );
\local_storage[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(5),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[5]_0\
    );
\local_storage[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(6),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[6]_0\
    );
\local_storage[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(7),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[7]_0\
    );
\local_storage[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(8),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[8]_0\
    );
\local_storage[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fA4_d1(9),
      I1 => overFl1_d1,
      I2 => overFl0_d2,
      O => \fA4_d1_reg[9]_0\
    );
overFl0_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => overFl0_d1_reg_0,
      Q => overFl0_d1,
      R => '0'
    );
overFl0_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => overFl0_d1,
      Q => overFl0_d2,
      R => '0'
    );
overFl1_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => overFl1_d1_i_2_n_0,
      I1 => overFl1_d1_i_3_n_0,
      I2 => overFl1_d1_i_4_n_0,
      I3 => overFl1_d1_i_5_n_0,
      I4 => overFl1_d1_i_6_n_0,
      O => overFl1
    );
overFl1_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => fA40(1),
      I1 => fA40(4),
      I2 => fA40(5),
      I3 => fA40(3),
      I4 => overFl1_d1_i_7_n_0,
      I5 => fA40(2),
      O => overFl1_d1_i_2_n_0
    );
overFl1_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => fA40(16),
      I1 => fA40(19),
      I2 => fA40(20),
      I3 => fA40(18),
      I4 => overFl1_d1_i_7_n_0,
      I5 => fA40(17),
      O => overFl1_d1_i_3_n_0
    );
overFl1_d1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0FFF000F0EEF0"
    )
        port map (
      I0 => fA40(22),
      I1 => fA40(21),
      I2 => fA2_d1(23),
      I3 => p_0_in,
      I4 => fA40(23),
      I5 => fA2_d1(0),
      O => overFl1_d1_i_4_n_0
    );
overFl1_d1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => fA40(11),
      I1 => fA40(14),
      I2 => fA40(15),
      I3 => fA40(13),
      I4 => overFl1_d1_i_7_n_0,
      I5 => fA40(12),
      O => overFl1_d1_i_5_n_0
    );
overFl1_d1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => fA40(6),
      I1 => fA40(9),
      I2 => fA40(10),
      I3 => fA40(8),
      I4 => overFl1_d1_i_7_n_0,
      I5 => fA40(7),
      O => overFl1_d1_i_6_n_0
    );
overFl1_d1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => fA40(23),
      O => overFl1_d1_i_7_n_0
    );
overFl1_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => overFl1,
      Q => overFl1_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_hs_merger_one is
  port (
    i2s_to_fpc_0_op_in_ready_0 : out STD_LOGIC;
    dly_in_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    zeroInput : out STD_LOGIC;
    \out_data_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_data_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[16]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_data_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \out_data_reg[23]_1\ : out STD_LOGIC;
    \out_data_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sys_clk : in STD_LOGIC;
    input_interface_0_l_valid : in STD_LOGIC;
    reset : in STD_LOGIC;
    dly_in_ready : in STD_LOGIC;
    \temp_data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_hs_merger_one : entity is "hs_merger_one";
end design_1_audio_interface_wrap_0_0_hs_merger_one;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_hs_merger_one is
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal is_in_ready_0_i_1_n_0 : STD_LOGIC;
  signal is_in_ready_0_reg_n_0 : STD_LOGIC;
  signal is_stored : STD_LOGIC;
  signal is_stored0 : STD_LOGIC;
  signal is_stored_i_1_n_0 : STD_LOGIC;
  signal \level3_d1[7]_i_3_n_0\ : STD_LOGIC;
  signal \level3_d1[7]_i_5_n_0\ : STD_LOGIC;
  signal \level3_d1[7]_i_7_n_0\ : STD_LOGIC;
  signal level4 : STD_LOGIC_VECTOR ( 18 downto 15 );
  signal \^out_data_reg[23]_1\ : STD_LOGIC;
  signal temp_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of is_in_ready_0_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of is_stored_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \level3_d1[10]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \level3_d1[11]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \level3_d1[12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \level3_d1[13]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \level3_d1[14]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \level3_d1[15]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \level3_d1[16]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \level3_d1[17]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \level3_d1[18]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \level3_d1[19]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \level3_d1[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \level3_d1[20]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \level3_d1[21]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \level3_d1[22]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \level3_d1[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \level3_d1[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \level3_d1[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \level3_d1[5]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \level3_d1[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \level3_d1[7]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \level3_d1[7]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \level3_d1[7]_i_6\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \level3_d1[8]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \level3_d1[9]_i_1\ : label is "soft_lutpair62";
begin
  Q(23 downto 0) <= \^q\(23 downto 0);
  \out_data_reg[23]_1\ <= \^out_data_reg[23]_1\;
\eqOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(22),
      O => S(1)
    );
\eqOp_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(23),
      I2 => \^q\(21),
      I3 => \^q\(20),
      O => S(0)
    );
eqOp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(23),
      I2 => \^q\(18),
      I3 => \^q\(17),
      O => \out_data_reg[16]_0\(3)
    );
eqOp_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(23),
      I2 => \^q\(15),
      I3 => \^q\(14),
      O => \out_data_reg[16]_0\(2)
    );
eqOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(23),
      I2 => \^q\(12),
      I3 => \^q\(11),
      O => \out_data_reg[16]_0\(1)
    );
eqOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(23),
      I2 => \^q\(9),
      I3 => \^q\(8),
      O => \out_data_reg[16]_0\(0)
    );
in_ready_0_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => is_in_ready_0_reg_n_0,
      Q => i2s_to_fpc_0_op_in_ready_0,
      R => '0'
    );
is_in_ready_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAF2F2F"
    )
        port map (
      I0 => is_in_ready_0_reg_n_0,
      I1 => input_interface_0_l_valid,
      I2 => reset,
      I3 => dly_in_ready,
      I4 => is_stored,
      O => is_in_ready_0_i_1_n_0
    );
is_in_ready_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => is_in_ready_0_i_1_n_0,
      Q => is_in_ready_0_reg_n_0,
      R => '0'
    );
is_stored_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
        port map (
      I0 => is_in_ready_0_reg_n_0,
      I1 => input_interface_0_l_valid,
      I2 => reset,
      I3 => dly_in_ready,
      I4 => is_stored,
      O => is_stored_i_1_n_0
    );
is_stored_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => is_stored_i_1_n_0,
      Q => is_stored,
      R => '0'
    );
\level3_d1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => CO(0),
      O => \out_data_reg[7]_0\(0)
    );
\level3_d1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(10),
      I3 => CO(0),
      O => D(2)
    );
\level3_d1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(11),
      I3 => CO(0),
      O => D(3)
    );
\level3_d1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(12),
      I3 => CO(0),
      O => D(4)
    );
\level3_d1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(13),
      I3 => CO(0),
      O => D(5)
    );
\level3_d1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(14),
      I3 => CO(0),
      O => D(6)
    );
\level3_d1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(15),
      I3 => CO(0),
      O => D(7)
    );
\level3_d1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(0),
      I3 => CO(0),
      I4 => \^q\(16),
      O => D(8)
    );
\level3_d1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(1),
      I3 => CO(0),
      I4 => \^q\(17),
      O => D(9)
    );
\level3_d1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(2),
      I3 => CO(0),
      I4 => \^q\(18),
      O => D(10)
    );
\level3_d1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(3),
      I3 => CO(0),
      I4 => \^q\(19),
      O => D(11)
    );
\level3_d1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => CO(0),
      O => \out_data_reg[7]_0\(1)
    );
\level3_d1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(4),
      I3 => CO(0),
      I4 => \^q\(20),
      O => D(12)
    );
\level3_d1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(5),
      I3 => CO(0),
      I4 => \^q\(21),
      O => D(13)
    );
\level3_d1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(6),
      I3 => CO(0),
      I4 => \^q\(22),
      O => D(14)
    );
\level3_d1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => CO(0),
      O => \out_data_reg[7]_0\(2)
    );
\level3_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => CO(0),
      O => \out_data_reg[7]_0\(3)
    );
\level3_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => CO(0),
      O => \out_data_reg[7]_0\(4)
    );
\level3_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => CO(0),
      O => \out_data_reg[7]_0\(5)
    );
\level3_d1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => CO(0),
      O => \out_data_reg[7]_0\(6)
    );
\level3_d1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000010000000000"
    )
        port map (
      I0 => \level3_d1[7]_i_3_n_0\,
      I1 => level4(18),
      I2 => \^q\(23),
      I3 => \level3_d1[7]_i_5_n_0\,
      I4 => level4(15),
      I5 => \level3_d1[7]_i_7_n_0\,
      O => \^out_data_reg[23]_1\
    );
\level3_d1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => CO(0),
      O => \out_data_reg[7]_0\(7)
    );
\level3_d1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F335FFFFAFFFACC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(21),
      I2 => \^q\(6),
      I3 => CO(0),
      I4 => \^q\(22),
      I5 => \^q\(23),
      O => \level3_d1[7]_i_3_n_0\
    );
\level3_d1[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => CO(0),
      I2 => \^q\(18),
      O => level4(18)
    );
\level3_d1[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA00005000533"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(19),
      I2 => \^q\(4),
      I3 => CO(0),
      I4 => \^q\(20),
      I5 => \^q\(23),
      O => \level3_d1[7]_i_5_n_0\
    );
\level3_d1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => CO(0),
      O => level4(15)
    );
\level3_d1[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0CCA00005000533"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(16),
      I2 => \^q\(1),
      I3 => CO(0),
      I4 => \^q\(17),
      I5 => \^q\(23),
      O => \level3_d1[7]_i_7_n_0\
    );
\level3_d1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(8),
      I3 => CO(0),
      O => D(0)
    );
\level3_d1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^out_data_reg[23]_1\,
      I2 => \^q\(9),
      I3 => CO(0),
      O => D(1)
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(0),
      Q => \^q\(0),
      R => '0'
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(10),
      Q => \^q\(10),
      R => '0'
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(11),
      Q => \^q\(11),
      R => '0'
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(12),
      Q => \^q\(12),
      R => '0'
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(13),
      Q => \^q\(13),
      R => '0'
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(14),
      Q => \^q\(14),
      R => '0'
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(15),
      Q => \^q\(15),
      R => '0'
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(16),
      Q => \^q\(16),
      R => '0'
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(17),
      Q => \^q\(17),
      R => '0'
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(18),
      Q => \^q\(18),
      R => '0'
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(19),
      Q => \^q\(19),
      R => '0'
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(1),
      Q => \^q\(1),
      R => '0'
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(20),
      Q => \^q\(20),
      R => '0'
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(21),
      Q => \^q\(21),
      R => '0'
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(22),
      Q => \^q\(22),
      R => '0'
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(23),
      Q => \^q\(23),
      R => '0'
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(2),
      Q => \^q\(2),
      R => '0'
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(3),
      Q => \^q\(3),
      R => '0'
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(4),
      Q => \^q\(4),
      R => '0'
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(5),
      Q => \^q\(5),
      R => '0'
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(6),
      Q => \^q\(6),
      R => '0'
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(7),
      Q => \^q\(7),
      R => '0'
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(8),
      Q => \^q\(8),
      R => '0'
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => is_stored,
      D => temp_data(9),
      Q => \^q\(9),
      R => '0'
    );
out_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => is_stored,
      Q => dly_in_valid,
      R => '0'
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \out_data_reg[8]_0\(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \out_data_reg[8]_0\(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \out_data_reg[8]_0\(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \out_data_reg[8]_0\(0)
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \out_data_reg[12]_0\(3)
    );
\plusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \out_data_reg[12]_0\(2)
    );
\plusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \out_data_reg[12]_0\(1)
    );
\plusOp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \out_data_reg[12]_0\(0)
    );
\plusOp_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(16),
      O => \out_data_reg[16]_1\(3)
    );
\plusOp_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \out_data_reg[16]_1\(2)
    );
\plusOp_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \out_data_reg[16]_1\(1)
    );
\plusOp_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \out_data_reg[16]_1\(0)
    );
\plusOp_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(20),
      O => \out_data_reg[20]_0\(3)
    );
\plusOp_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(19),
      O => \out_data_reg[20]_0\(2)
    );
\plusOp_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(18),
      O => \out_data_reg[20]_0\(1)
    );
\plusOp_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(17),
      O => \out_data_reg[20]_0\(0)
    );
\plusOp_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(23),
      O => \out_data_reg[23]_0\(2)
    );
\plusOp_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(22),
      O => \out_data_reg[23]_0\(1)
    );
\plusOp_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(21),
      O => \out_data_reg[23]_0\(0)
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \out_data_reg[4]_0\(3)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \out_data_reg[4]_0\(2)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \out_data_reg[4]_0\(1)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \out_data_reg[4]_0\(0)
    );
\temp_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => is_in_ready_0_reg_n_0,
      I1 => input_interface_0_l_valid,
      I2 => is_stored,
      O => is_stored0
    );
\temp_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(0),
      Q => temp_data(0),
      R => '0'
    );
\temp_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(10),
      Q => temp_data(10),
      R => '0'
    );
\temp_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(11),
      Q => temp_data(11),
      R => '0'
    );
\temp_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(12),
      Q => temp_data(12),
      R => '0'
    );
\temp_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(13),
      Q => temp_data(13),
      R => '0'
    );
\temp_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(14),
      Q => temp_data(14),
      R => '0'
    );
\temp_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(15),
      Q => temp_data(15),
      R => '0'
    );
\temp_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(16),
      Q => temp_data(16),
      R => '0'
    );
\temp_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(17),
      Q => temp_data(17),
      R => '0'
    );
\temp_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(18),
      Q => temp_data(18),
      R => '0'
    );
\temp_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(19),
      Q => temp_data(19),
      R => '0'
    );
\temp_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(1),
      Q => temp_data(1),
      R => '0'
    );
\temp_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(20),
      Q => temp_data(20),
      R => '0'
    );
\temp_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(21),
      Q => temp_data(21),
      R => '0'
    );
\temp_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(22),
      Q => temp_data(22),
      R => '0'
    );
\temp_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(23),
      Q => temp_data(23),
      R => '0'
    );
\temp_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(2),
      Q => temp_data(2),
      R => '0'
    );
\temp_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(3),
      Q => temp_data(3),
      R => '0'
    );
\temp_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(4),
      Q => temp_data(4),
      R => '0'
    );
\temp_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(5),
      Q => temp_data(5),
      R => '0'
    );
\temp_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(6),
      Q => temp_data(6),
      R => '0'
    );
\temp_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(7),
      Q => temp_data(7),
      R => '0'
    );
\temp_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(8),
      Q => temp_data(8),
      R => '0'
    );
\temp_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_stored0,
      D => \temp_data_reg[23]_0\(9),
      Q => temp_data(9),
      R => '0'
    );
zeroInput_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(0),
      I1 => \^q\(23),
      O => zeroInput
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_audio_interface_wrap_0_0_hs_merger_one__parameterized1\ is
  port (
    in_ready_0_reg_0 : out STD_LOGIC;
    is_in_ready_0_reg_0 : out STD_LOGIC;
    dly_in_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_ready_0_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_data_reg[16]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \out_data_reg[33]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sys_clk : in STD_LOGIC;
    \data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_stored_reg_0 : in STD_LOGIC;
    reset : in STD_LOGIC;
    dly_in_ready : in STD_LOGIC;
    data_count_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_data_reg[33]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    debug_static_delay_out_data : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_audio_interface_wrap_0_0_hs_merger_one__parameterized1\ : entity is "hs_merger_one";
end \design_1_audio_interface_wrap_0_0_hs_merger_one__parameterized1\;

architecture STRUCTURE of \design_1_audio_interface_wrap_0_0_hs_merger_one__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \X_1_d1[31]_i_2_n_0\ : STD_LOGIC;
  signal \^in_ready_0_reg_0\ : STD_LOGIC;
  signal \is_in_ready_0_i_1__0_n_0\ : STD_LOGIC;
  signal \^is_in_ready_0_reg_0\ : STD_LOGIC;
  signal \is_stored_i_1__0_n_0\ : STD_LOGIC;
  signal \out_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \out_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \temp_data_reg_n_0_[33]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \X_1_d1[24]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \X_1_d1[25]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \X_1_d1[26]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \X_1_d1[28]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \X_1_d1[29]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \X_1_d1[30]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \X_1_d1[31]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \X_1_d1[31]_i_2\ : label is "soft_lutpair1";
begin
  E(0) <= \^e\(0);
  in_ready_0_reg_0 <= \^in_ready_0_reg_0\;
  is_in_ready_0_reg_0 <= \^is_in_ready_0_reg_0\;
\X_1_d1[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \out_data_reg_n_0_[23]\,
      O => D(0)
    );
\X_1_d1[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => O(0),
      I1 => \out_data_reg_n_0_[23]\,
      I2 => \out_data_reg_n_0_[24]\,
      O => D(1)
    );
\X_1_d1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \out_data_reg_n_0_[24]\,
      I1 => \out_data_reg_n_0_[23]\,
      I2 => O(0),
      I3 => \out_data_reg_n_0_[25]\,
      O => D(2)
    );
\X_1_d1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555666"
    )
        port map (
      I0 => \out_data_reg_n_0_[26]\,
      I1 => \out_data_reg_n_0_[25]\,
      I2 => O(0),
      I3 => \out_data_reg_n_0_[23]\,
      I4 => \out_data_reg_n_0_[24]\,
      O => D(3)
    );
\X_1_d1[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA99955555555"
    )
        port map (
      I0 => \out_data_reg_n_0_[27]\,
      I1 => \out_data_reg_n_0_[25]\,
      I2 => O(0),
      I3 => \out_data_reg_n_0_[23]\,
      I4 => \out_data_reg_n_0_[24]\,
      I5 => \out_data_reg_n_0_[26]\,
      O => D(4)
    );
\X_1_d1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \out_data_reg_n_0_[28]\,
      I1 => \out_data_reg_n_0_[27]\,
      I2 => \X_1_d1[31]_i_2_n_0\,
      O => D(5)
    );
\X_1_d1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => \out_data_reg_n_0_[29]\,
      I1 => \out_data_reg_n_0_[27]\,
      I2 => \X_1_d1[31]_i_2_n_0\,
      I3 => \out_data_reg_n_0_[28]\,
      O => D(6)
    );
\X_1_d1[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666AAAAA"
    )
        port map (
      I0 => \out_data_reg_n_0_[30]\,
      I1 => \out_data_reg_n_0_[28]\,
      I2 => \X_1_d1[31]_i_2_n_0\,
      I3 => \out_data_reg_n_0_[27]\,
      I4 => \out_data_reg_n_0_[29]\,
      O => D(7)
    );
\X_1_d1[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => \out_data_reg_n_0_[30]\,
      I1 => \out_data_reg_n_0_[28]\,
      I2 => \X_1_d1[31]_i_2_n_0\,
      I3 => \out_data_reg_n_0_[27]\,
      I4 => \out_data_reg_n_0_[29]\,
      O => D(8)
    );
\X_1_d1[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => \out_data_reg_n_0_[26]\,
      I1 => \out_data_reg_n_0_[24]\,
      I2 => \out_data_reg_n_0_[23]\,
      I3 => O(0),
      I4 => \out_data_reg_n_0_[25]\,
      O => \X_1_d1[31]_i_2_n_0\
    );
cache_fresh_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^in_ready_0_reg_0\,
      I1 => \data_count_reg[3]\,
      I2 => Q(0),
      O => in_ready_0_reg_1
    );
\i__carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^in_ready_0_reg_0\,
      I1 => \data_count_reg[3]\,
      I2 => data_count_reg(0),
      O => DI(0)
    );
in_ready_0_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \^is_in_ready_0_reg_0\,
      Q => \^in_ready_0_reg_0\,
      R => '0'
    );
\is_in_ready_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF70FFFFF070FFFF"
    )
        port map (
      I0 => Q(0),
      I1 => is_stored_reg_0,
      I2 => \^is_in_ready_0_reg_0\,
      I3 => \^e\(0),
      I4 => reset,
      I5 => dly_in_ready,
      O => \is_in_ready_0_i_1__0_n_0\
    );
is_in_ready_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \is_in_ready_0_i_1__0_n_0\,
      Q => \^is_in_ready_0_reg_0\,
      R => '0'
    );
\is_stored_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000FF800000"
    )
        port map (
      I0 => Q(0),
      I1 => is_stored_reg_0,
      I2 => \^is_in_ready_0_reg_0\,
      I3 => \^e\(0),
      I4 => reset,
      I5 => dly_in_ready,
      O => \is_stored_i_1__0_n_0\
    );
is_stored_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \is_stored_i_1__0_n_0\,
      Q => \^e\(0),
      R => '0'
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[17]\,
      Q => \out_data_reg[33]_0\(0),
      R => '0'
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[18]\,
      Q => \out_data_reg[33]_0\(1),
      R => '0'
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[19]\,
      Q => \out_data_reg[33]_0\(2),
      R => '0'
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[20]\,
      Q => \out_data_reg[33]_0\(3),
      R => '0'
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[21]\,
      Q => \out_data_reg[33]_0\(4),
      R => '0'
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[22]\,
      Q => \out_data_reg[33]_0\(5),
      R => '0'
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[23]\,
      Q => \out_data_reg_n_0_[23]\,
      R => '0'
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[24]\,
      Q => \out_data_reg_n_0_[24]\,
      R => '0'
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[25]\,
      Q => \out_data_reg_n_0_[25]\,
      R => '0'
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[26]\,
      Q => \out_data_reg_n_0_[26]\,
      R => '0'
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[27]\,
      Q => \out_data_reg_n_0_[27]\,
      R => '0'
    );
\out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[28]\,
      Q => \out_data_reg_n_0_[28]\,
      R => '0'
    );
\out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[29]\,
      Q => \out_data_reg_n_0_[29]\,
      R => '0'
    );
\out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[30]\,
      Q => \out_data_reg_n_0_[30]\,
      R => '0'
    );
\out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[31]\,
      Q => \out_data_reg[33]_0\(6),
      R => '0'
    );
\out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[32]\,
      Q => \out_data_reg[33]_0\(7),
      R => '0'
    );
\out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => \^e\(0),
      D => \temp_data_reg_n_0_[33]\,
      Q => \out_data_reg[33]_0\(8),
      R => '0'
    );
out_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \^e\(0),
      Q => dly_in_valid,
      R => '0'
    );
\temp_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(0),
      Q => \temp_data_reg[16]_0\(0),
      R => '0'
    );
\temp_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(10),
      Q => \temp_data_reg[16]_0\(10),
      R => '0'
    );
\temp_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(11),
      Q => \temp_data_reg[16]_0\(11),
      R => '0'
    );
\temp_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(12),
      Q => \temp_data_reg[16]_0\(12),
      R => '0'
    );
\temp_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(13),
      Q => \temp_data_reg[16]_0\(13),
      R => '0'
    );
\temp_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(14),
      Q => \temp_data_reg[16]_0\(14),
      R => '0'
    );
\temp_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(15),
      Q => \temp_data_reg[16]_0\(15),
      R => '0'
    );
\temp_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(16),
      Q => \temp_data_reg[16]_0\(16),
      R => '0'
    );
\temp_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(17),
      Q => \temp_data_reg_n_0_[17]\,
      R => '0'
    );
\temp_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(18),
      Q => \temp_data_reg_n_0_[18]\,
      R => '0'
    );
\temp_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(19),
      Q => \temp_data_reg_n_0_[19]\,
      R => '0'
    );
\temp_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(1),
      Q => \temp_data_reg[16]_0\(1),
      R => '0'
    );
\temp_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(20),
      Q => \temp_data_reg_n_0_[20]\,
      R => '0'
    );
\temp_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(21),
      Q => \temp_data_reg_n_0_[21]\,
      R => '0'
    );
\temp_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(22),
      Q => \temp_data_reg_n_0_[22]\,
      R => '0'
    );
\temp_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(23),
      Q => \temp_data_reg_n_0_[23]\,
      R => '0'
    );
\temp_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(24),
      Q => \temp_data_reg_n_0_[24]\,
      R => '0'
    );
\temp_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(25),
      Q => \temp_data_reg_n_0_[25]\,
      R => '0'
    );
\temp_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(26),
      Q => \temp_data_reg_n_0_[26]\,
      R => '0'
    );
\temp_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(27),
      Q => \temp_data_reg_n_0_[27]\,
      R => '0'
    );
\temp_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(28),
      Q => \temp_data_reg_n_0_[28]\,
      R => '0'
    );
\temp_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(29),
      Q => \temp_data_reg_n_0_[29]\,
      R => '0'
    );
\temp_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(2),
      Q => \temp_data_reg[16]_0\(2),
      R => '0'
    );
\temp_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(30),
      Q => \temp_data_reg_n_0_[30]\,
      R => '0'
    );
\temp_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(31),
      Q => \temp_data_reg_n_0_[31]\,
      R => '0'
    );
\temp_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(32),
      Q => \temp_data_reg_n_0_[32]\,
      R => '0'
    );
\temp_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(33),
      Q => \temp_data_reg_n_0_[33]\,
      R => '0'
    );
\temp_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(3),
      Q => \temp_data_reg[16]_0\(3),
      R => '0'
    );
\temp_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(4),
      Q => \temp_data_reg[16]_0\(4),
      R => '0'
    );
\temp_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(5),
      Q => \temp_data_reg[16]_0\(5),
      R => '0'
    );
\temp_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(6),
      Q => \temp_data_reg[16]_0\(6),
      R => '0'
    );
\temp_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(7),
      Q => \temp_data_reg[16]_0\(7),
      R => '0'
    );
\temp_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(8),
      Q => \temp_data_reg[16]_0\(8),
      R => '0'
    );
\temp_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => \temp_data_reg[33]_0\(0),
      D => debug_static_delay_out_data(9),
      Q => \temp_data_reg[16]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_i2s_transceiver is
  port (
    sclk_int_reg_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ws_int_reg_0 : out STD_LOGIC;
    ac_pbdat_0 : out STD_LOGIC;
    \l_data_rx_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mclk : in STD_LOGIC;
    \ws_cnt_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ac_recdat_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_i2s_transceiver : entity is "i2s_transceiver";
end design_1_audio_interface_wrap_0_0_i2s_transceiver;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_i2s_transceiver is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ac_pbdat_0\ : STD_LOGIC;
  signal l_data_rx_int : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \l_data_rx_int[23]_i_10_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_11_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_12_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_14_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_15_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_16_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_17_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_18_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_19_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_20_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_21_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_22_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_23_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_4_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_5_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_6_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_7_n_0\ : STD_LOGIC;
  signal \l_data_rx_int[23]_i_9_n_0\ : STD_LOGIC;
  signal l_data_rx_int_1 : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_13_n_1\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_13_n_2\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_13_n_3\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_8_n_1\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_8_n_2\ : STD_LOGIC;
  signal \l_data_rx_int_reg[23]_i_8_n_3\ : STD_LOGIC;
  signal l_data_tx_int : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \l_data_tx_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[15]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[16]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[17]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[18]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[19]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[20]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[21]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[22]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[23]_i_2_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \l_data_tx_int[9]_i_1_n_0\ : STD_LOGIC;
  signal l_data_tx_int_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal r_data_rx_int2 : STD_LOGIC;
  signal r_data_rx_int3 : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_n_1\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_n_2\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__0_n_3\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_n_1\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_n_2\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__1_n_3\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__2_n_1\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__2_n_2\ : STD_LOGIC;
  signal \r_data_rx_int3_carry__2_n_3\ : STD_LOGIC;
  signal r_data_rx_int3_carry_i_1_n_0 : STD_LOGIC;
  signal r_data_rx_int3_carry_i_2_n_0 : STD_LOGIC;
  signal r_data_rx_int3_carry_i_3_n_0 : STD_LOGIC;
  signal r_data_rx_int3_carry_i_4_n_0 : STD_LOGIC;
  signal r_data_rx_int3_carry_i_4_n_1 : STD_LOGIC;
  signal r_data_rx_int3_carry_i_4_n_2 : STD_LOGIC;
  signal r_data_rx_int3_carry_i_4_n_3 : STD_LOGIC;
  signal r_data_rx_int3_carry_i_5_n_0 : STD_LOGIC;
  signal r_data_rx_int3_carry_i_6_n_0 : STD_LOGIC;
  signal r_data_rx_int3_carry_i_7_n_0 : STD_LOGIC;
  signal r_data_rx_int3_carry_i_8_n_0 : STD_LOGIC;
  signal r_data_rx_int3_carry_n_0 : STD_LOGIC;
  signal r_data_rx_int3_carry_n_1 : STD_LOGIC;
  signal r_data_rx_int3_carry_n_2 : STD_LOGIC;
  signal r_data_rx_int3_carry_n_3 : STD_LOGIC;
  signal sclk_cnt1 : STD_LOGIC;
  signal \sclk_cnt1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__0_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__0_n_1\ : STD_LOGIC;
  signal \sclk_cnt1_carry__0_n_2\ : STD_LOGIC;
  signal \sclk_cnt1_carry__0_n_3\ : STD_LOGIC;
  signal \sclk_cnt1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__1_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__1_n_1\ : STD_LOGIC;
  signal \sclk_cnt1_carry__1_n_2\ : STD_LOGIC;
  signal \sclk_cnt1_carry__1_n_3\ : STD_LOGIC;
  signal \sclk_cnt1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sclk_cnt1_carry__2_n_1\ : STD_LOGIC;
  signal \sclk_cnt1_carry__2_n_2\ : STD_LOGIC;
  signal \sclk_cnt1_carry__2_n_3\ : STD_LOGIC;
  signal sclk_cnt1_carry_i_1_n_0 : STD_LOGIC;
  signal sclk_cnt1_carry_i_2_n_0 : STD_LOGIC;
  signal sclk_cnt1_carry_i_3_n_0 : STD_LOGIC;
  signal sclk_cnt1_carry_i_4_n_0 : STD_LOGIC;
  signal sclk_cnt1_carry_i_5_n_0 : STD_LOGIC;
  signal sclk_cnt1_carry_n_0 : STD_LOGIC;
  signal sclk_cnt1_carry_n_1 : STD_LOGIC;
  signal sclk_cnt1_carry_n_2 : STD_LOGIC;
  signal sclk_cnt1_carry_n_3 : STD_LOGIC;
  signal \sclk_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \sclk_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \sclk_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \sclk_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \sclk_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \sclk_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \sclk_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \sclk_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \sclk_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \sclk_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \sclk_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \sclk_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \sclk_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \sclk_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \sclk_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \sclk_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \sclk_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \sclk_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \sclk_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \sclk_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \sclk_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \sclk_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \sclk_cnt[28]_i_4_n_0\ : STD_LOGIC;
  signal \sclk_cnt[28]_i_5_n_0\ : STD_LOGIC;
  signal \sclk_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \sclk_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \sclk_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \sclk_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \sclk_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \sclk_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \sclk_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \sclk_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal sclk_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sclk_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sclk_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sclk_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sclk_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sclk_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sclk_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sclk_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sclk_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sclk_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sclk_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sclk_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sclk_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sclk_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sclk_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sclk_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sclk_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sclk_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sclk_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sclk_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sclk_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sclk_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sclk_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sclk_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sclk_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sclk_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sclk_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sclk_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sclk_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sclk_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sclk_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sclk_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sclk_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sclk_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sclk_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sclk_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sclk_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \sclk_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sclk_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sclk_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sclk_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sclk_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sclk_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sclk_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sclk_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sclk_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sclk_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sclk_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sclk_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sclk_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sclk_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sclk_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sclk_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sclk_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sclk_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sclk_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sclk_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sclk_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sclk_int_i_2_n_0 : STD_LOGIC;
  signal \^sclk_int_reg_0\ : STD_LOGIC;
  signal sd_tx1 : STD_LOGIC;
  signal \sd_tx1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__0_i_5_n_1\ : STD_LOGIC;
  signal \sd_tx1_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \sd_tx1_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \sd_tx1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__0_i_6_n_1\ : STD_LOGIC;
  signal \sd_tx1_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \sd_tx1_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \sd_tx1_carry__0_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__0_n_1\ : STD_LOGIC;
  signal \sd_tx1_carry__0_n_2\ : STD_LOGIC;
  signal \sd_tx1_carry__0_n_3\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_5_n_1\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_5_n_2\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_6_n_1\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_6_n_2\ : STD_LOGIC;
  signal \sd_tx1_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \sd_tx1_carry__1_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__1_n_1\ : STD_LOGIC;
  signal \sd_tx1_carry__1_n_2\ : STD_LOGIC;
  signal \sd_tx1_carry__1_n_3\ : STD_LOGIC;
  signal \sd_tx1_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \sd_tx1_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \sd_tx1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \sd_tx1_carry__2_i_6_n_1\ : STD_LOGIC;
  signal \sd_tx1_carry__2_i_6_n_2\ : STD_LOGIC;
  signal \sd_tx1_carry__2_i_6_n_3\ : STD_LOGIC;
  signal \sd_tx1_carry__2_n_1\ : STD_LOGIC;
  signal \sd_tx1_carry__2_n_2\ : STD_LOGIC;
  signal \sd_tx1_carry__2_n_3\ : STD_LOGIC;
  signal sd_tx1_carry_i_1_n_0 : STD_LOGIC;
  signal sd_tx1_carry_i_2_n_0 : STD_LOGIC;
  signal sd_tx1_carry_i_3_n_0 : STD_LOGIC;
  signal sd_tx1_carry_i_4_n_0 : STD_LOGIC;
  signal sd_tx1_carry_i_5_n_0 : STD_LOGIC;
  signal sd_tx1_carry_i_6_n_0 : STD_LOGIC;
  signal sd_tx1_carry_i_7_n_0 : STD_LOGIC;
  signal sd_tx1_carry_i_7_n_1 : STD_LOGIC;
  signal sd_tx1_carry_i_7_n_2 : STD_LOGIC;
  signal sd_tx1_carry_i_7_n_3 : STD_LOGIC;
  signal sd_tx1_carry_n_0 : STD_LOGIC;
  signal sd_tx1_carry_n_1 : STD_LOGIC;
  signal sd_tx1_carry_n_2 : STD_LOGIC;
  signal sd_tx1_carry_n_3 : STD_LOGIC;
  signal sd_tx_i_1_n_0 : STD_LOGIC;
  signal sd_tx_i_2_n_0 : STD_LOGIC;
  signal ws_cnt0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \ws_cnt1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__0_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__0_n_1\ : STD_LOGIC;
  signal \ws_cnt1_carry__0_n_2\ : STD_LOGIC;
  signal \ws_cnt1_carry__0_n_3\ : STD_LOGIC;
  signal \ws_cnt1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__1_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__1_n_1\ : STD_LOGIC;
  signal \ws_cnt1_carry__1_n_2\ : STD_LOGIC;
  signal \ws_cnt1_carry__1_n_3\ : STD_LOGIC;
  signal \ws_cnt1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \ws_cnt1_carry__2_n_1\ : STD_LOGIC;
  signal \ws_cnt1_carry__2_n_2\ : STD_LOGIC;
  signal \ws_cnt1_carry__2_n_3\ : STD_LOGIC;
  signal ws_cnt1_carry_i_1_n_0 : STD_LOGIC;
  signal ws_cnt1_carry_i_2_n_0 : STD_LOGIC;
  signal ws_cnt1_carry_i_3_n_0 : STD_LOGIC;
  signal ws_cnt1_carry_i_4_n_0 : STD_LOGIC;
  signal ws_cnt1_carry_i_5_n_0 : STD_LOGIC;
  signal ws_cnt1_carry_i_6_n_0 : STD_LOGIC;
  signal ws_cnt1_carry_i_7_n_0 : STD_LOGIC;
  signal ws_cnt1_carry_n_0 : STD_LOGIC;
  signal ws_cnt1_carry_n_1 : STD_LOGIC;
  signal ws_cnt1_carry_n_2 : STD_LOGIC;
  signal ws_cnt1_carry_n_3 : STD_LOGIC;
  signal \ws_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \ws_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \ws_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \ws_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \ws_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \ws_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \ws_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \ws_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \ws_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \ws_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \ws_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \ws_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \ws_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \ws_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \ws_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \ws_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \ws_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \ws_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \ws_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \ws_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \ws_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \ws_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \ws_cnt[28]_i_4_n_0\ : STD_LOGIC;
  signal \ws_cnt[28]_i_5_n_0\ : STD_LOGIC;
  signal \ws_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \ws_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \ws_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \ws_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \ws_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \ws_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \ws_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \ws_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal ws_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ws_cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ws_cnt_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ws_cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \ws_cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \ws_cnt_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \ws_cnt_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \ws_cnt_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \ws_cnt_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ws_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ws_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \ws_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \ws_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ws_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ws_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ws_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ws_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ws_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ws_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ws_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ws_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ws_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ws_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ws_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ws_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ws_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ws_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \ws_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \ws_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \ws_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \ws_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \ws_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \ws_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \ws_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ws_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ws_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ws_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ws_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ws_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ws_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ws_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ws_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \ws_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \ws_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \ws_cnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \ws_cnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \ws_cnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \ws_cnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \ws_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ws_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ws_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ws_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ws_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ws_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ws_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ws_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ws_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ws_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ws_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ws_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ws_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ws_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ws_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ws_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal ws_int2_out : STD_LOGIC;
  signal ws_int_i_1_n_0 : STD_LOGIC;
  signal \^ws_int_reg_0\ : STD_LOGIC;
  signal \NLW_l_data_rx_int_reg[23]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_l_data_rx_int_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_l_data_rx_int_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_l_data_rx_int_reg[23]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_data_rx_int3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_data_rx_int3_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_data_rx_int3_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_data_rx_int3_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sclk_cnt1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sclk_cnt1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sclk_cnt1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sclk_cnt1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sclk_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sd_tx1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sd_tx1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sd_tx1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sd_tx1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sd_tx1_carry__2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sd_tx1_carry__2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ws_cnt1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ws_cnt1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ws_cnt1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ws_cnt1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ws_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \l_data_rx_int_reg[23]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \l_data_rx_int_reg[23]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \l_data_rx_int_reg[23]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \l_data_rx_int_reg[23]_i_8\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \l_data_tx_int[10]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \l_data_tx_int[11]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \l_data_tx_int[12]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \l_data_tx_int[13]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \l_data_tx_int[14]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \l_data_tx_int[15]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \l_data_tx_int[16]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \l_data_tx_int[17]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \l_data_tx_int[18]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \l_data_tx_int[19]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \l_data_tx_int[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \l_data_tx_int[20]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \l_data_tx_int[21]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \l_data_tx_int[22]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \l_data_tx_int[23]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \l_data_tx_int[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \l_data_tx_int[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \l_data_tx_int[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \l_data_tx_int[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \l_data_tx_int[6]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \l_data_tx_int[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \l_data_tx_int[8]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \l_data_tx_int[9]_i_1\ : label is "soft_lutpair95";
  attribute COMPARATOR_THRESHOLD of r_data_rx_int3_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \r_data_rx_int3_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r_data_rx_int3_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \r_data_rx_int3_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of r_data_rx_int3_carry_i_4 : label is 35;
  attribute COMPARATOR_THRESHOLD of sclk_cnt1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \sclk_cnt1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sclk_cnt1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sclk_cnt1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \sclk_cnt_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sclk_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sclk_cnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sclk_cnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sclk_cnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sclk_cnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sclk_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sclk_cnt_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of sd_tx1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \sd_tx1_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_tx1_carry__0_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \sd_tx1_carry__0_i_6\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sd_tx1_carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_tx1_carry__1_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \sd_tx1_carry__1_i_6\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sd_tx1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_tx1_carry__2_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sd_tx1_carry__2_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of sd_tx1_carry_i_7 : label is 35;
  attribute SOFT_HLUTNM of sd_tx_i_2 : label is "soft_lutpair88";
  attribute COMPARATOR_THRESHOLD of ws_cnt1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ws_cnt1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ws_cnt1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ws_cnt1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \ws_cnt_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ws_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ws_cnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ws_cnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ws_cnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ws_cnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ws_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \ws_cnt_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  ac_pbdat_0 <= \^ac_pbdat_0\;
  sclk_int_reg_0 <= \^sclk_int_reg_0\;
  ws_int_reg_0 <= \^ws_int_reg_0\;
\l_data_rx[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => \^co\(0),
      O => ws_int2_out
    );
\l_data_rx_int[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => \^co\(0),
      I2 => \^sclk_int_reg_0\,
      I3 => \^ws_int_reg_0\,
      I4 => r_data_rx_int3,
      I5 => r_data_rx_int2,
      O => l_data_rx_int_1
    );
\l_data_rx_int[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(20),
      I1 => ws_cnt0(21),
      O => \l_data_rx_int[23]_i_10_n_0\
    );
\l_data_rx_int[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(18),
      I1 => ws_cnt0(19),
      O => \l_data_rx_int[23]_i_11_n_0\
    );
\l_data_rx_int[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(16),
      I1 => ws_cnt0(17),
      O => \l_data_rx_int[23]_i_12_n_0\
    );
\l_data_rx_int[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(14),
      I1 => ws_cnt0(15),
      O => \l_data_rx_int[23]_i_14_n_0\
    );
\l_data_rx_int[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(12),
      I1 => ws_cnt0(13),
      O => \l_data_rx_int[23]_i_15_n_0\
    );
\l_data_rx_int[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(10),
      I1 => ws_cnt0(11),
      O => \l_data_rx_int[23]_i_16_n_0\
    );
\l_data_rx_int[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(8),
      I1 => ws_cnt0(9),
      O => \l_data_rx_int[23]_i_17_n_0\
    );
\l_data_rx_int[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ws_cnt0(5),
      I1 => ws_cnt0(4),
      O => \l_data_rx_int[23]_i_18_n_0\
    );
\l_data_rx_int[23]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(1),
      O => \l_data_rx_int[23]_i_19_n_0\
    );
\l_data_rx_int[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(6),
      I1 => ws_cnt0(7),
      O => \l_data_rx_int[23]_i_20_n_0\
    );
\l_data_rx_int[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ws_cnt0(4),
      I1 => ws_cnt0(5),
      O => \l_data_rx_int[23]_i_21_n_0\
    );
\l_data_rx_int[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(2),
      I1 => ws_cnt0(3),
      O => \l_data_rx_int[23]_i_22_n_0\
    );
\l_data_rx_int[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ws_cnt_reg(0),
      I1 => ws_cnt0(1),
      O => \l_data_rx_int[23]_i_23_n_0\
    );
\l_data_rx_int[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(30),
      I1 => ws_cnt0(31),
      O => \l_data_rx_int[23]_i_4_n_0\
    );
\l_data_rx_int[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(28),
      I1 => ws_cnt0(29),
      O => \l_data_rx_int[23]_i_5_n_0\
    );
\l_data_rx_int[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(26),
      I1 => ws_cnt0(27),
      O => \l_data_rx_int[23]_i_6_n_0\
    );
\l_data_rx_int[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(24),
      I1 => ws_cnt0(25),
      O => \l_data_rx_int[23]_i_7_n_0\
    );
\l_data_rx_int[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(22),
      I1 => ws_cnt0(23),
      O => \l_data_rx_int[23]_i_9_n_0\
    );
\l_data_rx_int_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => ac_recdat_0,
      Q => l_data_rx_int(0)
    );
\l_data_rx_int_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(9),
      Q => l_data_rx_int(10)
    );
\l_data_rx_int_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(10),
      Q => l_data_rx_int(11)
    );
\l_data_rx_int_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(11),
      Q => l_data_rx_int(12)
    );
\l_data_rx_int_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(12),
      Q => l_data_rx_int(13)
    );
\l_data_rx_int_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(13),
      Q => l_data_rx_int(14)
    );
\l_data_rx_int_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(14),
      Q => l_data_rx_int(15)
    );
\l_data_rx_int_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(15),
      Q => l_data_rx_int(16)
    );
\l_data_rx_int_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(16),
      Q => l_data_rx_int(17)
    );
\l_data_rx_int_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(17),
      Q => l_data_rx_int(18)
    );
\l_data_rx_int_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(18),
      Q => l_data_rx_int(19)
    );
\l_data_rx_int_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(0),
      Q => l_data_rx_int(1)
    );
\l_data_rx_int_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(19),
      Q => l_data_rx_int(20)
    );
\l_data_rx_int_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(20),
      Q => l_data_rx_int(21)
    );
\l_data_rx_int_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(21),
      Q => l_data_rx_int(22)
    );
\l_data_rx_int_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(22),
      Q => l_data_rx_int(23)
    );
\l_data_rx_int_reg[23]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \l_data_rx_int_reg[23]_i_13_n_0\,
      CO(2) => \l_data_rx_int_reg[23]_i_13_n_1\,
      CO(1) => \l_data_rx_int_reg[23]_i_13_n_2\,
      CO(0) => \l_data_rx_int_reg[23]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \l_data_rx_int[23]_i_18_n_0\,
      DI(1) => '0',
      DI(0) => \l_data_rx_int[23]_i_19_n_0\,
      O(3 downto 0) => \NLW_l_data_rx_int_reg[23]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \l_data_rx_int[23]_i_20_n_0\,
      S(2) => \l_data_rx_int[23]_i_21_n_0\,
      S(1) => \l_data_rx_int[23]_i_22_n_0\,
      S(0) => \l_data_rx_int[23]_i_23_n_0\
    );
\l_data_rx_int_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \l_data_rx_int_reg[23]_i_3_n_0\,
      CO(3) => r_data_rx_int2,
      CO(2) => \l_data_rx_int_reg[23]_i_2_n_1\,
      CO(1) => \l_data_rx_int_reg[23]_i_2_n_2\,
      CO(0) => \l_data_rx_int_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => ws_cnt0(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_l_data_rx_int_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \l_data_rx_int[23]_i_4_n_0\,
      S(2) => \l_data_rx_int[23]_i_5_n_0\,
      S(1) => \l_data_rx_int[23]_i_6_n_0\,
      S(0) => \l_data_rx_int[23]_i_7_n_0\
    );
\l_data_rx_int_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \l_data_rx_int_reg[23]_i_8_n_0\,
      CO(3) => \l_data_rx_int_reg[23]_i_3_n_0\,
      CO(2) => \l_data_rx_int_reg[23]_i_3_n_1\,
      CO(1) => \l_data_rx_int_reg[23]_i_3_n_2\,
      CO(0) => \l_data_rx_int_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_l_data_rx_int_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \l_data_rx_int[23]_i_9_n_0\,
      S(2) => \l_data_rx_int[23]_i_10_n_0\,
      S(1) => \l_data_rx_int[23]_i_11_n_0\,
      S(0) => \l_data_rx_int[23]_i_12_n_0\
    );
\l_data_rx_int_reg[23]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \l_data_rx_int_reg[23]_i_13_n_0\,
      CO(3) => \l_data_rx_int_reg[23]_i_8_n_0\,
      CO(2) => \l_data_rx_int_reg[23]_i_8_n_1\,
      CO(1) => \l_data_rx_int_reg[23]_i_8_n_2\,
      CO(0) => \l_data_rx_int_reg[23]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_l_data_rx_int_reg[23]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \l_data_rx_int[23]_i_14_n_0\,
      S(2) => \l_data_rx_int[23]_i_15_n_0\,
      S(1) => \l_data_rx_int[23]_i_16_n_0\,
      S(0) => \l_data_rx_int[23]_i_17_n_0\
    );
\l_data_rx_int_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(1),
      Q => l_data_rx_int(2)
    );
\l_data_rx_int_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(2),
      Q => l_data_rx_int(3)
    );
\l_data_rx_int_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(3),
      Q => l_data_rx_int(4)
    );
\l_data_rx_int_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(4),
      Q => l_data_rx_int(5)
    );
\l_data_rx_int_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(5),
      Q => l_data_rx_int(6)
    );
\l_data_rx_int_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(6),
      Q => l_data_rx_int(7)
    );
\l_data_rx_int_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(7),
      Q => l_data_rx_int(8)
    );
\l_data_rx_int_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_rx_int_1,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(8),
      Q => l_data_rx_int(9)
    );
\l_data_rx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(0),
      Q => \l_data_rx_reg[23]_0\(0)
    );
\l_data_rx_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(10),
      Q => \l_data_rx_reg[23]_0\(10)
    );
\l_data_rx_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(11),
      Q => \l_data_rx_reg[23]_0\(11)
    );
\l_data_rx_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(12),
      Q => \l_data_rx_reg[23]_0\(12)
    );
\l_data_rx_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(13),
      Q => \l_data_rx_reg[23]_0\(13)
    );
\l_data_rx_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(14),
      Q => \l_data_rx_reg[23]_0\(14)
    );
\l_data_rx_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(15),
      Q => \l_data_rx_reg[23]_0\(15)
    );
\l_data_rx_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(16),
      Q => \l_data_rx_reg[23]_0\(16)
    );
\l_data_rx_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(17),
      Q => \l_data_rx_reg[23]_0\(17)
    );
\l_data_rx_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(18),
      Q => \l_data_rx_reg[23]_0\(18)
    );
\l_data_rx_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(19),
      Q => \l_data_rx_reg[23]_0\(19)
    );
\l_data_rx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(1),
      Q => \l_data_rx_reg[23]_0\(1)
    );
\l_data_rx_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(20),
      Q => \l_data_rx_reg[23]_0\(20)
    );
\l_data_rx_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(21),
      Q => \l_data_rx_reg[23]_0\(21)
    );
\l_data_rx_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(22),
      Q => \l_data_rx_reg[23]_0\(22)
    );
\l_data_rx_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(23),
      Q => \l_data_rx_reg[23]_0\(23)
    );
\l_data_rx_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(2),
      Q => \l_data_rx_reg[23]_0\(2)
    );
\l_data_rx_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(3),
      Q => \l_data_rx_reg[23]_0\(3)
    );
\l_data_rx_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(4),
      Q => \l_data_rx_reg[23]_0\(4)
    );
\l_data_rx_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(5),
      Q => \l_data_rx_reg[23]_0\(5)
    );
\l_data_rx_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(6),
      Q => \l_data_rx_reg[23]_0\(6)
    );
\l_data_rx_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(7),
      Q => \l_data_rx_reg[23]_0\(7)
    );
\l_data_rx_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(8),
      Q => \l_data_rx_reg[23]_0\(8)
    );
\l_data_rx_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => ws_int2_out,
      CLR => \ws_cnt_reg[0]_0\,
      D => l_data_rx_int(9),
      Q => \l_data_rx_reg[23]_0\(9)
    );
\l_data_tx_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(9),
      I1 => \^co\(0),
      I2 => Q(9),
      O => \l_data_tx_int[10]_i_1_n_0\
    );
\l_data_tx_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(10),
      I1 => \^co\(0),
      I2 => Q(10),
      O => \l_data_tx_int[11]_i_1_n_0\
    );
\l_data_tx_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(11),
      I1 => \^co\(0),
      I2 => Q(11),
      O => \l_data_tx_int[12]_i_1_n_0\
    );
\l_data_tx_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(12),
      I1 => \^co\(0),
      I2 => Q(12),
      O => \l_data_tx_int[13]_i_1_n_0\
    );
\l_data_tx_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(13),
      I1 => \^co\(0),
      I2 => Q(13),
      O => \l_data_tx_int[14]_i_1_n_0\
    );
\l_data_tx_int[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(14),
      I1 => \^co\(0),
      I2 => Q(14),
      O => \l_data_tx_int[15]_i_1_n_0\
    );
\l_data_tx_int[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(15),
      I1 => \^co\(0),
      I2 => Q(15),
      O => \l_data_tx_int[16]_i_1_n_0\
    );
\l_data_tx_int[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(16),
      I1 => \^co\(0),
      I2 => Q(16),
      O => \l_data_tx_int[17]_i_1_n_0\
    );
\l_data_tx_int[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(17),
      I1 => \^co\(0),
      I2 => Q(17),
      O => \l_data_tx_int[18]_i_1_n_0\
    );
\l_data_tx_int[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(18),
      I1 => \^co\(0),
      I2 => Q(18),
      O => \l_data_tx_int[19]_i_1_n_0\
    );
\l_data_tx_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(0),
      I1 => \^co\(0),
      I2 => Q(0),
      O => \l_data_tx_int[1]_i_1_n_0\
    );
\l_data_tx_int[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(19),
      I1 => \^co\(0),
      I2 => Q(19),
      O => \l_data_tx_int[20]_i_1_n_0\
    );
\l_data_tx_int[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(20),
      I1 => \^co\(0),
      I2 => Q(20),
      O => \l_data_tx_int[21]_i_1_n_0\
    );
\l_data_tx_int[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(21),
      I1 => \^co\(0),
      I2 => Q(21),
      O => \l_data_tx_int[22]_i_1_n_0\
    );
\l_data_tx_int[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13111111"
    )
        port map (
      I0 => \^co\(0),
      I1 => sclk_cnt1,
      I2 => \^ws_int_reg_0\,
      I3 => sd_tx1,
      I4 => \^sclk_int_reg_0\,
      O => l_data_tx_int_0
    );
\l_data_tx_int[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(22),
      I1 => \^co\(0),
      I2 => Q(22),
      O => \l_data_tx_int[23]_i_2_n_0\
    );
\l_data_tx_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(1),
      I1 => \^co\(0),
      I2 => Q(1),
      O => \l_data_tx_int[2]_i_1_n_0\
    );
\l_data_tx_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(2),
      I1 => \^co\(0),
      I2 => Q(2),
      O => \l_data_tx_int[3]_i_1_n_0\
    );
\l_data_tx_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(3),
      I1 => \^co\(0),
      I2 => Q(3),
      O => \l_data_tx_int[4]_i_1_n_0\
    );
\l_data_tx_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(4),
      I1 => \^co\(0),
      I2 => Q(4),
      O => \l_data_tx_int[5]_i_1_n_0\
    );
\l_data_tx_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(5),
      I1 => \^co\(0),
      I2 => Q(5),
      O => \l_data_tx_int[6]_i_1_n_0\
    );
\l_data_tx_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(6),
      I1 => \^co\(0),
      I2 => Q(6),
      O => \l_data_tx_int[7]_i_1_n_0\
    );
\l_data_tx_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(7),
      I1 => \^co\(0),
      I2 => Q(7),
      O => \l_data_tx_int[8]_i_1_n_0\
    );
\l_data_tx_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => l_data_tx_int(8),
      I1 => \^co\(0),
      I2 => Q(8),
      O => \l_data_tx_int[9]_i_1_n_0\
    );
\l_data_tx_int_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => D(0),
      Q => l_data_tx_int(0)
    );
\l_data_tx_int_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[10]_i_1_n_0\,
      Q => l_data_tx_int(10)
    );
\l_data_tx_int_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[11]_i_1_n_0\,
      Q => l_data_tx_int(11)
    );
\l_data_tx_int_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[12]_i_1_n_0\,
      Q => l_data_tx_int(12)
    );
\l_data_tx_int_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[13]_i_1_n_0\,
      Q => l_data_tx_int(13)
    );
\l_data_tx_int_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[14]_i_1_n_0\,
      Q => l_data_tx_int(14)
    );
\l_data_tx_int_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[15]_i_1_n_0\,
      Q => l_data_tx_int(15)
    );
\l_data_tx_int_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[16]_i_1_n_0\,
      Q => l_data_tx_int(16)
    );
\l_data_tx_int_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[17]_i_1_n_0\,
      Q => l_data_tx_int(17)
    );
\l_data_tx_int_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[18]_i_1_n_0\,
      Q => l_data_tx_int(18)
    );
\l_data_tx_int_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[19]_i_1_n_0\,
      Q => l_data_tx_int(19)
    );
\l_data_tx_int_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[1]_i_1_n_0\,
      Q => l_data_tx_int(1)
    );
\l_data_tx_int_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[20]_i_1_n_0\,
      Q => l_data_tx_int(20)
    );
\l_data_tx_int_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[21]_i_1_n_0\,
      Q => l_data_tx_int(21)
    );
\l_data_tx_int_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[22]_i_1_n_0\,
      Q => l_data_tx_int(22)
    );
\l_data_tx_int_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[23]_i_2_n_0\,
      Q => p_0_in
    );
\l_data_tx_int_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[2]_i_1_n_0\,
      Q => l_data_tx_int(2)
    );
\l_data_tx_int_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[3]_i_1_n_0\,
      Q => l_data_tx_int(3)
    );
\l_data_tx_int_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[4]_i_1_n_0\,
      Q => l_data_tx_int(4)
    );
\l_data_tx_int_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[5]_i_1_n_0\,
      Q => l_data_tx_int(5)
    );
\l_data_tx_int_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[6]_i_1_n_0\,
      Q => l_data_tx_int(6)
    );
\l_data_tx_int_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[7]_i_1_n_0\,
      Q => l_data_tx_int(7)
    );
\l_data_tx_int_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[8]_i_1_n_0\,
      Q => l_data_tx_int(8)
    );
\l_data_tx_int_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => l_data_tx_int_0,
      CLR => \ws_cnt_reg[0]_0\,
      D => \l_data_tx_int[9]_i_1_n_0\,
      Q => l_data_tx_int(9)
    );
r_data_rx_int3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_data_rx_int3_carry_n_0,
      CO(2) => r_data_rx_int3_carry_n_1,
      CO(1) => r_data_rx_int3_carry_n_2,
      CO(0) => r_data_rx_int3_carry_n_3,
      CYINIT => '0',
      DI(3) => r_data_rx_int3_carry_i_1_n_0,
      DI(2) => r_data_rx_int3_carry_i_2_n_0,
      DI(1) => r_data_rx_int3_carry_i_3_n_0,
      DI(0) => ws_cnt0(1),
      O(3 downto 0) => NLW_r_data_rx_int3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => r_data_rx_int3_carry_i_5_n_0,
      S(2) => r_data_rx_int3_carry_i_6_n_0,
      S(1) => r_data_rx_int3_carry_i_7_n_0,
      S(0) => r_data_rx_int3_carry_i_8_n_0
    );
\r_data_rx_int3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => r_data_rx_int3_carry_n_0,
      CO(3) => \r_data_rx_int3_carry__0_n_0\,
      CO(2) => \r_data_rx_int3_carry__0_n_1\,
      CO(1) => \r_data_rx_int3_carry__0_n_2\,
      CO(0) => \r_data_rx_int3_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \r_data_rx_int3_carry__0_i_1_n_0\,
      DI(2) => \r_data_rx_int3_carry__0_i_2_n_0\,
      DI(1) => \r_data_rx_int3_carry__0_i_3_n_0\,
      DI(0) => \r_data_rx_int3_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_r_data_rx_int3_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_data_rx_int3_carry__0_i_5_n_0\,
      S(2) => \r_data_rx_int3_carry__0_i_6_n_0\,
      S(1) => \r_data_rx_int3_carry__0_i_7_n_0\,
      S(0) => \r_data_rx_int3_carry__0_i_8_n_0\
    );
\r_data_rx_int3_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(15),
      I1 => ws_cnt0(14),
      O => \r_data_rx_int3_carry__0_i_1_n_0\
    );
\r_data_rx_int3_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(13),
      I1 => ws_cnt0(12),
      O => \r_data_rx_int3_carry__0_i_2_n_0\
    );
\r_data_rx_int3_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(11),
      I1 => ws_cnt0(10),
      O => \r_data_rx_int3_carry__0_i_3_n_0\
    );
\r_data_rx_int3_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(9),
      I1 => ws_cnt0(8),
      O => \r_data_rx_int3_carry__0_i_4_n_0\
    );
\r_data_rx_int3_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(14),
      I1 => ws_cnt0(15),
      O => \r_data_rx_int3_carry__0_i_5_n_0\
    );
\r_data_rx_int3_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(12),
      I1 => ws_cnt0(13),
      O => \r_data_rx_int3_carry__0_i_6_n_0\
    );
\r_data_rx_int3_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(10),
      I1 => ws_cnt0(11),
      O => \r_data_rx_int3_carry__0_i_7_n_0\
    );
\r_data_rx_int3_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(8),
      I1 => ws_cnt0(9),
      O => \r_data_rx_int3_carry__0_i_8_n_0\
    );
\r_data_rx_int3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data_rx_int3_carry__0_n_0\,
      CO(3) => \r_data_rx_int3_carry__1_n_0\,
      CO(2) => \r_data_rx_int3_carry__1_n_1\,
      CO(1) => \r_data_rx_int3_carry__1_n_2\,
      CO(0) => \r_data_rx_int3_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \r_data_rx_int3_carry__1_i_1_n_0\,
      DI(2) => \r_data_rx_int3_carry__1_i_2_n_0\,
      DI(1) => \r_data_rx_int3_carry__1_i_3_n_0\,
      DI(0) => \r_data_rx_int3_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_r_data_rx_int3_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_data_rx_int3_carry__1_i_5_n_0\,
      S(2) => \r_data_rx_int3_carry__1_i_6_n_0\,
      S(1) => \r_data_rx_int3_carry__1_i_7_n_0\,
      S(0) => \r_data_rx_int3_carry__1_i_8_n_0\
    );
\r_data_rx_int3_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(23),
      I1 => ws_cnt0(22),
      O => \r_data_rx_int3_carry__1_i_1_n_0\
    );
\r_data_rx_int3_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(21),
      I1 => ws_cnt0(20),
      O => \r_data_rx_int3_carry__1_i_2_n_0\
    );
\r_data_rx_int3_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(19),
      I1 => ws_cnt0(18),
      O => \r_data_rx_int3_carry__1_i_3_n_0\
    );
\r_data_rx_int3_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(17),
      I1 => ws_cnt0(16),
      O => \r_data_rx_int3_carry__1_i_4_n_0\
    );
\r_data_rx_int3_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(22),
      I1 => ws_cnt0(23),
      O => \r_data_rx_int3_carry__1_i_5_n_0\
    );
\r_data_rx_int3_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(20),
      I1 => ws_cnt0(21),
      O => \r_data_rx_int3_carry__1_i_6_n_0\
    );
\r_data_rx_int3_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(18),
      I1 => ws_cnt0(19),
      O => \r_data_rx_int3_carry__1_i_7_n_0\
    );
\r_data_rx_int3_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(16),
      I1 => ws_cnt0(17),
      O => \r_data_rx_int3_carry__1_i_8_n_0\
    );
\r_data_rx_int3_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_data_rx_int3_carry__1_n_0\,
      CO(3) => r_data_rx_int3,
      CO(2) => \r_data_rx_int3_carry__2_n_1\,
      CO(1) => \r_data_rx_int3_carry__2_n_2\,
      CO(0) => \r_data_rx_int3_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \r_data_rx_int3_carry__2_i_1_n_0\,
      DI(2) => \r_data_rx_int3_carry__2_i_2_n_0\,
      DI(1) => \r_data_rx_int3_carry__2_i_3_n_0\,
      DI(0) => \r_data_rx_int3_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_r_data_rx_int3_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_data_rx_int3_carry__2_i_5_n_0\,
      S(2) => \r_data_rx_int3_carry__2_i_6_n_0\,
      S(1) => \r_data_rx_int3_carry__2_i_7_n_0\,
      S(0) => \r_data_rx_int3_carry__2_i_8_n_0\
    );
\r_data_rx_int3_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ws_cnt0(30),
      I1 => ws_cnt0(31),
      O => \r_data_rx_int3_carry__2_i_1_n_0\
    );
\r_data_rx_int3_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(29),
      I1 => ws_cnt0(28),
      O => \r_data_rx_int3_carry__2_i_2_n_0\
    );
\r_data_rx_int3_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(27),
      I1 => ws_cnt0(26),
      O => \r_data_rx_int3_carry__2_i_3_n_0\
    );
\r_data_rx_int3_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(25),
      I1 => ws_cnt0(24),
      O => \r_data_rx_int3_carry__2_i_4_n_0\
    );
\r_data_rx_int3_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(30),
      I1 => ws_cnt0(31),
      O => \r_data_rx_int3_carry__2_i_5_n_0\
    );
\r_data_rx_int3_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(28),
      I1 => ws_cnt0(29),
      O => \r_data_rx_int3_carry__2_i_6_n_0\
    );
\r_data_rx_int3_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(26),
      I1 => ws_cnt0(27),
      O => \r_data_rx_int3_carry__2_i_7_n_0\
    );
\r_data_rx_int3_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(24),
      I1 => ws_cnt0(25),
      O => \r_data_rx_int3_carry__2_i_8_n_0\
    );
r_data_rx_int3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(7),
      I1 => ws_cnt0(6),
      O => r_data_rx_int3_carry_i_1_n_0
    );
r_data_rx_int3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(5),
      I1 => ws_cnt0(4),
      O => r_data_rx_int3_carry_i_2_n_0
    );
r_data_rx_int3_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ws_cnt0(3),
      I1 => ws_cnt0(2),
      O => r_data_rx_int3_carry_i_3_n_0
    );
r_data_rx_int3_carry_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_data_rx_int3_carry_i_4_n_0,
      CO(2) => r_data_rx_int3_carry_i_4_n_1,
      CO(1) => r_data_rx_int3_carry_i_4_n_2,
      CO(0) => r_data_rx_int3_carry_i_4_n_3,
      CYINIT => ws_cnt_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ws_cnt0(4 downto 1),
      S(3 downto 0) => ws_cnt_reg(4 downto 1)
    );
r_data_rx_int3_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(6),
      I1 => ws_cnt0(7),
      O => r_data_rx_int3_carry_i_5_n_0
    );
r_data_rx_int3_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(4),
      I1 => ws_cnt0(5),
      O => r_data_rx_int3_carry_i_6_n_0
    );
r_data_rx_int3_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(2),
      I1 => ws_cnt0(3),
      O => r_data_rx_int3_carry_i_7_n_0
    );
r_data_rx_int3_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(0),
      I1 => ws_cnt0(1),
      O => r_data_rx_int3_carry_i_8_n_0
    );
sclk_cnt1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sclk_cnt1_carry_n_0,
      CO(2) => sclk_cnt1_carry_n_1,
      CO(1) => sclk_cnt1_carry_n_2,
      CO(0) => sclk_cnt1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sclk_cnt1_carry_i_1_n_0,
      O(3 downto 0) => NLW_sclk_cnt1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sclk_cnt1_carry_i_2_n_0,
      S(2) => sclk_cnt1_carry_i_3_n_0,
      S(1) => sclk_cnt1_carry_i_4_n_0,
      S(0) => sclk_cnt1_carry_i_5_n_0
    );
\sclk_cnt1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sclk_cnt1_carry_n_0,
      CO(3) => \sclk_cnt1_carry__0_n_0\,
      CO(2) => \sclk_cnt1_carry__0_n_1\,
      CO(1) => \sclk_cnt1_carry__0_n_2\,
      CO(0) => \sclk_cnt1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sclk_cnt1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sclk_cnt1_carry__0_i_1_n_0\,
      S(2) => \sclk_cnt1_carry__0_i_2_n_0\,
      S(1) => \sclk_cnt1_carry__0_i_3_n_0\,
      S(0) => \sclk_cnt1_carry__0_i_4_n_0\
    );
\sclk_cnt1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(14),
      I1 => sclk_cnt_reg(15),
      O => \sclk_cnt1_carry__0_i_1_n_0\
    );
\sclk_cnt1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(12),
      I1 => sclk_cnt_reg(13),
      O => \sclk_cnt1_carry__0_i_2_n_0\
    );
\sclk_cnt1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(10),
      I1 => sclk_cnt_reg(11),
      O => \sclk_cnt1_carry__0_i_3_n_0\
    );
\sclk_cnt1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(8),
      I1 => sclk_cnt_reg(9),
      O => \sclk_cnt1_carry__0_i_4_n_0\
    );
\sclk_cnt1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sclk_cnt1_carry__0_n_0\,
      CO(3) => \sclk_cnt1_carry__1_n_0\,
      CO(2) => \sclk_cnt1_carry__1_n_1\,
      CO(1) => \sclk_cnt1_carry__1_n_2\,
      CO(0) => \sclk_cnt1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sclk_cnt1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \sclk_cnt1_carry__1_i_1_n_0\,
      S(2) => \sclk_cnt1_carry__1_i_2_n_0\,
      S(1) => \sclk_cnt1_carry__1_i_3_n_0\,
      S(0) => \sclk_cnt1_carry__1_i_4_n_0\
    );
\sclk_cnt1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(22),
      I1 => sclk_cnt_reg(23),
      O => \sclk_cnt1_carry__1_i_1_n_0\
    );
\sclk_cnt1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(20),
      I1 => sclk_cnt_reg(21),
      O => \sclk_cnt1_carry__1_i_2_n_0\
    );
\sclk_cnt1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(18),
      I1 => sclk_cnt_reg(19),
      O => \sclk_cnt1_carry__1_i_3_n_0\
    );
\sclk_cnt1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(16),
      I1 => sclk_cnt_reg(17),
      O => \sclk_cnt1_carry__1_i_4_n_0\
    );
\sclk_cnt1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sclk_cnt1_carry__1_n_0\,
      CO(3) => sclk_cnt1,
      CO(2) => \sclk_cnt1_carry__2_n_1\,
      CO(1) => \sclk_cnt1_carry__2_n_2\,
      CO(0) => \sclk_cnt1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => sclk_cnt_reg(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_sclk_cnt1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sclk_cnt1_carry__2_i_1_n_0\,
      S(2) => \sclk_cnt1_carry__2_i_2_n_0\,
      S(1) => \sclk_cnt1_carry__2_i_3_n_0\,
      S(0) => \sclk_cnt1_carry__2_i_4_n_0\
    );
\sclk_cnt1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(30),
      I1 => sclk_cnt_reg(31),
      O => \sclk_cnt1_carry__2_i_1_n_0\
    );
\sclk_cnt1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(28),
      I1 => sclk_cnt_reg(29),
      O => \sclk_cnt1_carry__2_i_2_n_0\
    );
\sclk_cnt1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(26),
      I1 => sclk_cnt_reg(27),
      O => \sclk_cnt1_carry__2_i_3_n_0\
    );
\sclk_cnt1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(24),
      I1 => sclk_cnt_reg(25),
      O => \sclk_cnt1_carry__2_i_4_n_0\
    );
sclk_cnt1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(0),
      I1 => sclk_cnt_reg(1),
      O => sclk_cnt1_carry_i_1_n_0
    );
sclk_cnt1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(6),
      I1 => sclk_cnt_reg(7),
      O => sclk_cnt1_carry_i_2_n_0
    );
sclk_cnt1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(4),
      I1 => sclk_cnt_reg(5),
      O => sclk_cnt1_carry_i_3_n_0
    );
sclk_cnt1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt_reg(2),
      I1 => sclk_cnt_reg(3),
      O => sclk_cnt1_carry_i_4_n_0
    );
sclk_cnt1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sclk_cnt_reg(0),
      I1 => sclk_cnt_reg(1),
      O => sclk_cnt1_carry_i_5_n_0
    );
\sclk_cnt[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(3),
      O => \sclk_cnt[0]_i_2_n_0\
    );
\sclk_cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(2),
      O => \sclk_cnt[0]_i_3_n_0\
    );
\sclk_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(1),
      O => \sclk_cnt[0]_i_4_n_0\
    );
\sclk_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => sclk_cnt_reg(0),
      I1 => sclk_cnt1,
      O => \sclk_cnt[0]_i_5_n_0\
    );
\sclk_cnt[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(15),
      O => \sclk_cnt[12]_i_2_n_0\
    );
\sclk_cnt[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(14),
      O => \sclk_cnt[12]_i_3_n_0\
    );
\sclk_cnt[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(13),
      O => \sclk_cnt[12]_i_4_n_0\
    );
\sclk_cnt[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(12),
      O => \sclk_cnt[12]_i_5_n_0\
    );
\sclk_cnt[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(19),
      O => \sclk_cnt[16]_i_2_n_0\
    );
\sclk_cnt[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(18),
      O => \sclk_cnt[16]_i_3_n_0\
    );
\sclk_cnt[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(17),
      O => \sclk_cnt[16]_i_4_n_0\
    );
\sclk_cnt[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(16),
      O => \sclk_cnt[16]_i_5_n_0\
    );
\sclk_cnt[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(23),
      O => \sclk_cnt[20]_i_2_n_0\
    );
\sclk_cnt[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(22),
      O => \sclk_cnt[20]_i_3_n_0\
    );
\sclk_cnt[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(21),
      O => \sclk_cnt[20]_i_4_n_0\
    );
\sclk_cnt[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(20),
      O => \sclk_cnt[20]_i_5_n_0\
    );
\sclk_cnt[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(27),
      O => \sclk_cnt[24]_i_2_n_0\
    );
\sclk_cnt[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(26),
      O => \sclk_cnt[24]_i_3_n_0\
    );
\sclk_cnt[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(25),
      O => \sclk_cnt[24]_i_4_n_0\
    );
\sclk_cnt[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(24),
      O => \sclk_cnt[24]_i_5_n_0\
    );
\sclk_cnt[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(31),
      O => \sclk_cnt[28]_i_2_n_0\
    );
\sclk_cnt[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(30),
      O => \sclk_cnt[28]_i_3_n_0\
    );
\sclk_cnt[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(29),
      O => \sclk_cnt[28]_i_4_n_0\
    );
\sclk_cnt[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(28),
      O => \sclk_cnt[28]_i_5_n_0\
    );
\sclk_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(7),
      O => \sclk_cnt[4]_i_2_n_0\
    );
\sclk_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(6),
      O => \sclk_cnt[4]_i_3_n_0\
    );
\sclk_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(5),
      O => \sclk_cnt[4]_i_4_n_0\
    );
\sclk_cnt[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(4),
      O => \sclk_cnt[4]_i_5_n_0\
    );
\sclk_cnt[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(11),
      O => \sclk_cnt[8]_i_2_n_0\
    );
\sclk_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(10),
      O => \sclk_cnt[8]_i_3_n_0\
    );
\sclk_cnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(9),
      O => \sclk_cnt[8]_i_4_n_0\
    );
\sclk_cnt[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sclk_cnt1,
      I1 => sclk_cnt_reg(8),
      O => \sclk_cnt[8]_i_5_n_0\
    );
\sclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[0]_i_1_n_7\,
      Q => sclk_cnt_reg(0)
    );
\sclk_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sclk_cnt_reg[0]_i_1_n_0\,
      CO(2) => \sclk_cnt_reg[0]_i_1_n_1\,
      CO(1) => \sclk_cnt_reg[0]_i_1_n_2\,
      CO(0) => \sclk_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sclk_cnt1,
      O(3) => \sclk_cnt_reg[0]_i_1_n_4\,
      O(2) => \sclk_cnt_reg[0]_i_1_n_5\,
      O(1) => \sclk_cnt_reg[0]_i_1_n_6\,
      O(0) => \sclk_cnt_reg[0]_i_1_n_7\,
      S(3) => \sclk_cnt[0]_i_2_n_0\,
      S(2) => \sclk_cnt[0]_i_3_n_0\,
      S(1) => \sclk_cnt[0]_i_4_n_0\,
      S(0) => \sclk_cnt[0]_i_5_n_0\
    );
\sclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[8]_i_1_n_5\,
      Q => sclk_cnt_reg(10)
    );
\sclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[8]_i_1_n_4\,
      Q => sclk_cnt_reg(11)
    );
\sclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[12]_i_1_n_7\,
      Q => sclk_cnt_reg(12)
    );
\sclk_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sclk_cnt_reg[8]_i_1_n_0\,
      CO(3) => \sclk_cnt_reg[12]_i_1_n_0\,
      CO(2) => \sclk_cnt_reg[12]_i_1_n_1\,
      CO(1) => \sclk_cnt_reg[12]_i_1_n_2\,
      CO(0) => \sclk_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sclk_cnt_reg[12]_i_1_n_4\,
      O(2) => \sclk_cnt_reg[12]_i_1_n_5\,
      O(1) => \sclk_cnt_reg[12]_i_1_n_6\,
      O(0) => \sclk_cnt_reg[12]_i_1_n_7\,
      S(3) => \sclk_cnt[12]_i_2_n_0\,
      S(2) => \sclk_cnt[12]_i_3_n_0\,
      S(1) => \sclk_cnt[12]_i_4_n_0\,
      S(0) => \sclk_cnt[12]_i_5_n_0\
    );
\sclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[12]_i_1_n_6\,
      Q => sclk_cnt_reg(13)
    );
\sclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[12]_i_1_n_5\,
      Q => sclk_cnt_reg(14)
    );
\sclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[12]_i_1_n_4\,
      Q => sclk_cnt_reg(15)
    );
\sclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[16]_i_1_n_7\,
      Q => sclk_cnt_reg(16)
    );
\sclk_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sclk_cnt_reg[12]_i_1_n_0\,
      CO(3) => \sclk_cnt_reg[16]_i_1_n_0\,
      CO(2) => \sclk_cnt_reg[16]_i_1_n_1\,
      CO(1) => \sclk_cnt_reg[16]_i_1_n_2\,
      CO(0) => \sclk_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sclk_cnt_reg[16]_i_1_n_4\,
      O(2) => \sclk_cnt_reg[16]_i_1_n_5\,
      O(1) => \sclk_cnt_reg[16]_i_1_n_6\,
      O(0) => \sclk_cnt_reg[16]_i_1_n_7\,
      S(3) => \sclk_cnt[16]_i_2_n_0\,
      S(2) => \sclk_cnt[16]_i_3_n_0\,
      S(1) => \sclk_cnt[16]_i_4_n_0\,
      S(0) => \sclk_cnt[16]_i_5_n_0\
    );
\sclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[16]_i_1_n_6\,
      Q => sclk_cnt_reg(17)
    );
\sclk_cnt_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[16]_i_1_n_5\,
      Q => sclk_cnt_reg(18)
    );
\sclk_cnt_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[16]_i_1_n_4\,
      Q => sclk_cnt_reg(19)
    );
\sclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[0]_i_1_n_6\,
      Q => sclk_cnt_reg(1)
    );
\sclk_cnt_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[20]_i_1_n_7\,
      Q => sclk_cnt_reg(20)
    );
\sclk_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sclk_cnt_reg[16]_i_1_n_0\,
      CO(3) => \sclk_cnt_reg[20]_i_1_n_0\,
      CO(2) => \sclk_cnt_reg[20]_i_1_n_1\,
      CO(1) => \sclk_cnt_reg[20]_i_1_n_2\,
      CO(0) => \sclk_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sclk_cnt_reg[20]_i_1_n_4\,
      O(2) => \sclk_cnt_reg[20]_i_1_n_5\,
      O(1) => \sclk_cnt_reg[20]_i_1_n_6\,
      O(0) => \sclk_cnt_reg[20]_i_1_n_7\,
      S(3) => \sclk_cnt[20]_i_2_n_0\,
      S(2) => \sclk_cnt[20]_i_3_n_0\,
      S(1) => \sclk_cnt[20]_i_4_n_0\,
      S(0) => \sclk_cnt[20]_i_5_n_0\
    );
\sclk_cnt_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[20]_i_1_n_6\,
      Q => sclk_cnt_reg(21)
    );
\sclk_cnt_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[20]_i_1_n_5\,
      Q => sclk_cnt_reg(22)
    );
\sclk_cnt_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[20]_i_1_n_4\,
      Q => sclk_cnt_reg(23)
    );
\sclk_cnt_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[24]_i_1_n_7\,
      Q => sclk_cnt_reg(24)
    );
\sclk_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sclk_cnt_reg[20]_i_1_n_0\,
      CO(3) => \sclk_cnt_reg[24]_i_1_n_0\,
      CO(2) => \sclk_cnt_reg[24]_i_1_n_1\,
      CO(1) => \sclk_cnt_reg[24]_i_1_n_2\,
      CO(0) => \sclk_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sclk_cnt_reg[24]_i_1_n_4\,
      O(2) => \sclk_cnt_reg[24]_i_1_n_5\,
      O(1) => \sclk_cnt_reg[24]_i_1_n_6\,
      O(0) => \sclk_cnt_reg[24]_i_1_n_7\,
      S(3) => \sclk_cnt[24]_i_2_n_0\,
      S(2) => \sclk_cnt[24]_i_3_n_0\,
      S(1) => \sclk_cnt[24]_i_4_n_0\,
      S(0) => \sclk_cnt[24]_i_5_n_0\
    );
\sclk_cnt_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[24]_i_1_n_6\,
      Q => sclk_cnt_reg(25)
    );
\sclk_cnt_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[24]_i_1_n_5\,
      Q => sclk_cnt_reg(26)
    );
\sclk_cnt_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[24]_i_1_n_4\,
      Q => sclk_cnt_reg(27)
    );
\sclk_cnt_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[28]_i_1_n_7\,
      Q => sclk_cnt_reg(28)
    );
\sclk_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sclk_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_sclk_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sclk_cnt_reg[28]_i_1_n_1\,
      CO(1) => \sclk_cnt_reg[28]_i_1_n_2\,
      CO(0) => \sclk_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sclk_cnt_reg[28]_i_1_n_4\,
      O(2) => \sclk_cnt_reg[28]_i_1_n_5\,
      O(1) => \sclk_cnt_reg[28]_i_1_n_6\,
      O(0) => \sclk_cnt_reg[28]_i_1_n_7\,
      S(3) => \sclk_cnt[28]_i_2_n_0\,
      S(2) => \sclk_cnt[28]_i_3_n_0\,
      S(1) => \sclk_cnt[28]_i_4_n_0\,
      S(0) => \sclk_cnt[28]_i_5_n_0\
    );
\sclk_cnt_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[28]_i_1_n_6\,
      Q => sclk_cnt_reg(29)
    );
\sclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[0]_i_1_n_5\,
      Q => sclk_cnt_reg(2)
    );
\sclk_cnt_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[28]_i_1_n_5\,
      Q => sclk_cnt_reg(30)
    );
\sclk_cnt_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[28]_i_1_n_4\,
      Q => sclk_cnt_reg(31)
    );
\sclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[0]_i_1_n_4\,
      Q => sclk_cnt_reg(3)
    );
\sclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[4]_i_1_n_7\,
      Q => sclk_cnt_reg(4)
    );
\sclk_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sclk_cnt_reg[0]_i_1_n_0\,
      CO(3) => \sclk_cnt_reg[4]_i_1_n_0\,
      CO(2) => \sclk_cnt_reg[4]_i_1_n_1\,
      CO(1) => \sclk_cnt_reg[4]_i_1_n_2\,
      CO(0) => \sclk_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sclk_cnt_reg[4]_i_1_n_4\,
      O(2) => \sclk_cnt_reg[4]_i_1_n_5\,
      O(1) => \sclk_cnt_reg[4]_i_1_n_6\,
      O(0) => \sclk_cnt_reg[4]_i_1_n_7\,
      S(3) => \sclk_cnt[4]_i_2_n_0\,
      S(2) => \sclk_cnt[4]_i_3_n_0\,
      S(1) => \sclk_cnt[4]_i_4_n_0\,
      S(0) => \sclk_cnt[4]_i_5_n_0\
    );
\sclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[4]_i_1_n_6\,
      Q => sclk_cnt_reg(5)
    );
\sclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[4]_i_1_n_5\,
      Q => sclk_cnt_reg(6)
    );
\sclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[4]_i_1_n_4\,
      Q => sclk_cnt_reg(7)
    );
\sclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[8]_i_1_n_7\,
      Q => sclk_cnt_reg(8)
    );
\sclk_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sclk_cnt_reg[4]_i_1_n_0\,
      CO(3) => \sclk_cnt_reg[8]_i_1_n_0\,
      CO(2) => \sclk_cnt_reg[8]_i_1_n_1\,
      CO(1) => \sclk_cnt_reg[8]_i_1_n_2\,
      CO(0) => \sclk_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sclk_cnt_reg[8]_i_1_n_4\,
      O(2) => \sclk_cnt_reg[8]_i_1_n_5\,
      O(1) => \sclk_cnt_reg[8]_i_1_n_6\,
      O(0) => \sclk_cnt_reg[8]_i_1_n_7\,
      S(3) => \sclk_cnt[8]_i_2_n_0\,
      S(2) => \sclk_cnt[8]_i_3_n_0\,
      S(1) => \sclk_cnt[8]_i_4_n_0\,
      S(0) => \sclk_cnt[8]_i_5_n_0\
    );
\sclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => \sclk_cnt_reg[8]_i_1_n_6\,
      Q => sclk_cnt_reg(9)
    );
sclk_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_cnt1,
      O => p_1_in
    );
sclk_int_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sclk_int_reg_0\,
      O => sclk_int_i_2_n_0
    );
sclk_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => sclk_int_i_2_n_0,
      Q => \^sclk_int_reg_0\
    );
sd_tx1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sd_tx1_carry_n_0,
      CO(2) => sd_tx1_carry_n_1,
      CO(1) => sd_tx1_carry_n_2,
      CO(0) => sd_tx1_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sd_tx1_carry_i_1_n_0,
      DI(1) => '0',
      DI(0) => sd_tx1_carry_i_2_n_0,
      O(3 downto 0) => NLW_sd_tx1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sd_tx1_carry_i_3_n_0,
      S(2) => sd_tx1_carry_i_4_n_0,
      S(1) => sd_tx1_carry_i_5_n_0,
      S(0) => sd_tx1_carry_i_6_n_0
    );
\sd_tx1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sd_tx1_carry_n_0,
      CO(3) => \sd_tx1_carry__0_n_0\,
      CO(2) => \sd_tx1_carry__0_n_1\,
      CO(1) => \sd_tx1_carry__0_n_2\,
      CO(0) => \sd_tx1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sd_tx1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sd_tx1_carry__0_i_1_n_0\,
      S(2) => \sd_tx1_carry__0_i_2_n_0\,
      S(1) => \sd_tx1_carry__0_i_3_n_0\,
      S(0) => \sd_tx1_carry__0_i_4_n_0\
    );
\sd_tx1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(14),
      I1 => ws_cnt0(15),
      O => \sd_tx1_carry__0_i_1_n_0\
    );
\sd_tx1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(12),
      I1 => ws_cnt0(13),
      O => \sd_tx1_carry__0_i_2_n_0\
    );
\sd_tx1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(10),
      I1 => ws_cnt0(11),
      O => \sd_tx1_carry__0_i_3_n_0\
    );
\sd_tx1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(8),
      I1 => ws_cnt0(9),
      O => \sd_tx1_carry__0_i_4_n_0\
    );
\sd_tx1_carry__0_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_tx1_carry__0_i_6_n_0\,
      CO(3) => \sd_tx1_carry__0_i_5_n_0\,
      CO(2) => \sd_tx1_carry__0_i_5_n_1\,
      CO(1) => \sd_tx1_carry__0_i_5_n_2\,
      CO(0) => \sd_tx1_carry__0_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ws_cnt0(16 downto 13),
      S(3 downto 0) => ws_cnt_reg(16 downto 13)
    );
\sd_tx1_carry__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => sd_tx1_carry_i_7_n_0,
      CO(3) => \sd_tx1_carry__0_i_6_n_0\,
      CO(2) => \sd_tx1_carry__0_i_6_n_1\,
      CO(1) => \sd_tx1_carry__0_i_6_n_2\,
      CO(0) => \sd_tx1_carry__0_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ws_cnt0(12 downto 9),
      S(3 downto 0) => ws_cnt_reg(12 downto 9)
    );
\sd_tx1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_tx1_carry__0_n_0\,
      CO(3) => \sd_tx1_carry__1_n_0\,
      CO(2) => \sd_tx1_carry__1_n_1\,
      CO(1) => \sd_tx1_carry__1_n_2\,
      CO(0) => \sd_tx1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sd_tx1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \sd_tx1_carry__1_i_1_n_0\,
      S(2) => \sd_tx1_carry__1_i_2_n_0\,
      S(1) => \sd_tx1_carry__1_i_3_n_0\,
      S(0) => \sd_tx1_carry__1_i_4_n_0\
    );
\sd_tx1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(22),
      I1 => ws_cnt0(23),
      O => \sd_tx1_carry__1_i_1_n_0\
    );
\sd_tx1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(20),
      I1 => ws_cnt0(21),
      O => \sd_tx1_carry__1_i_2_n_0\
    );
\sd_tx1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(18),
      I1 => ws_cnt0(19),
      O => \sd_tx1_carry__1_i_3_n_0\
    );
\sd_tx1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(16),
      I1 => ws_cnt0(17),
      O => \sd_tx1_carry__1_i_4_n_0\
    );
\sd_tx1_carry__1_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_tx1_carry__1_i_6_n_0\,
      CO(3) => \sd_tx1_carry__1_i_5_n_0\,
      CO(2) => \sd_tx1_carry__1_i_5_n_1\,
      CO(1) => \sd_tx1_carry__1_i_5_n_2\,
      CO(0) => \sd_tx1_carry__1_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ws_cnt0(24 downto 21),
      S(3 downto 0) => ws_cnt_reg(24 downto 21)
    );
\sd_tx1_carry__1_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_tx1_carry__0_i_5_n_0\,
      CO(3) => \sd_tx1_carry__1_i_6_n_0\,
      CO(2) => \sd_tx1_carry__1_i_6_n_1\,
      CO(1) => \sd_tx1_carry__1_i_6_n_2\,
      CO(0) => \sd_tx1_carry__1_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ws_cnt0(20 downto 17),
      S(3 downto 0) => ws_cnt_reg(20 downto 17)
    );
\sd_tx1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_tx1_carry__1_n_0\,
      CO(3) => sd_tx1,
      CO(2) => \sd_tx1_carry__2_n_1\,
      CO(1) => \sd_tx1_carry__2_n_2\,
      CO(0) => \sd_tx1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => ws_cnt0(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_sd_tx1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sd_tx1_carry__2_i_2_n_0\,
      S(2) => \sd_tx1_carry__2_i_3_n_0\,
      S(1) => \sd_tx1_carry__2_i_4_n_0\,
      S(0) => \sd_tx1_carry__2_i_5_n_0\
    );
\sd_tx1_carry__2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_tx1_carry__2_i_6_n_0\,
      CO(3 downto 2) => \NLW_sd_tx1_carry__2_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sd_tx1_carry__2_i_1_n_2\,
      CO(0) => \sd_tx1_carry__2_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sd_tx1_carry__2_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => ws_cnt0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ws_cnt_reg(31 downto 29)
    );
\sd_tx1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(30),
      I1 => ws_cnt0(31),
      O => \sd_tx1_carry__2_i_2_n_0\
    );
\sd_tx1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(28),
      I1 => ws_cnt0(29),
      O => \sd_tx1_carry__2_i_3_n_0\
    );
\sd_tx1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(26),
      I1 => ws_cnt0(27),
      O => \sd_tx1_carry__2_i_4_n_0\
    );
\sd_tx1_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(24),
      I1 => ws_cnt0(25),
      O => \sd_tx1_carry__2_i_5_n_0\
    );
\sd_tx1_carry__2_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_tx1_carry__1_i_5_n_0\,
      CO(3) => \sd_tx1_carry__2_i_6_n_0\,
      CO(2) => \sd_tx1_carry__2_i_6_n_1\,
      CO(1) => \sd_tx1_carry__2_i_6_n_2\,
      CO(0) => \sd_tx1_carry__2_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ws_cnt0(28 downto 25),
      S(3 downto 0) => ws_cnt_reg(28 downto 25)
    );
sd_tx1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ws_cnt0(5),
      I1 => ws_cnt0(4),
      O => sd_tx1_carry_i_1_n_0
    );
sd_tx1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ws_cnt_reg(0),
      I1 => ws_cnt0(1),
      O => sd_tx1_carry_i_2_n_0
    );
sd_tx1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(6),
      I1 => ws_cnt0(7),
      O => sd_tx1_carry_i_3_n_0
    );
sd_tx1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ws_cnt0(4),
      I1 => ws_cnt0(5),
      O => sd_tx1_carry_i_4_n_0
    );
sd_tx1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt0(2),
      I1 => ws_cnt0(3),
      O => sd_tx1_carry_i_5_n_0
    );
sd_tx1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ws_cnt0(1),
      I1 => ws_cnt_reg(0),
      O => sd_tx1_carry_i_6_n_0
    );
sd_tx1_carry_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => r_data_rx_int3_carry_i_4_n_0,
      CO(3) => sd_tx1_carry_i_7_n_0,
      CO(2) => sd_tx1_carry_i_7_n_1,
      CO(1) => sd_tx1_carry_i_7_n_2,
      CO(0) => sd_tx1_carry_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ws_cnt0(8 downto 5),
      S(3 downto 0) => ws_cnt_reg(8 downto 5)
    );
sd_tx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFFFF20000000"
    )
        port map (
      I0 => p_0_in,
      I1 => \^ws_int_reg_0\,
      I2 => \^sclk_int_reg_0\,
      I3 => sd_tx1,
      I4 => sd_tx_i_2_n_0,
      I5 => \^ac_pbdat_0\,
      O => sd_tx_i_1_n_0
    );
sd_tx_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^co\(0),
      I1 => sclk_cnt1,
      O => sd_tx_i_2_n_0
    );
sd_tx_reg: unisim.vcomponents.FDCE
     port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => sd_tx_i_1_n_0,
      Q => \^ac_pbdat_0\
    );
ws_cnt1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ws_cnt1_carry_n_0,
      CO(2) => ws_cnt1_carry_n_1,
      CO(1) => ws_cnt1_carry_n_2,
      CO(0) => ws_cnt1_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => ws_cnt1_carry_i_1_n_0,
      DI(1) => ws_cnt1_carry_i_2_n_0,
      DI(0) => ws_cnt1_carry_i_3_n_0,
      O(3 downto 0) => NLW_ws_cnt1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ws_cnt1_carry_i_4_n_0,
      S(2) => ws_cnt1_carry_i_5_n_0,
      S(1) => ws_cnt1_carry_i_6_n_0,
      S(0) => ws_cnt1_carry_i_7_n_0
    );
\ws_cnt1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ws_cnt1_carry_n_0,
      CO(3) => \ws_cnt1_carry__0_n_0\,
      CO(2) => \ws_cnt1_carry__0_n_1\,
      CO(1) => \ws_cnt1_carry__0_n_2\,
      CO(0) => \ws_cnt1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ws_cnt1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ws_cnt1_carry__0_i_1_n_0\,
      S(2) => \ws_cnt1_carry__0_i_2_n_0\,
      S(1) => \ws_cnt1_carry__0_i_3_n_0\,
      S(0) => \ws_cnt1_carry__0_i_4_n_0\
    );
\ws_cnt1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(14),
      I1 => ws_cnt_reg(15),
      O => \ws_cnt1_carry__0_i_1_n_0\
    );
\ws_cnt1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(12),
      I1 => ws_cnt_reg(13),
      O => \ws_cnt1_carry__0_i_2_n_0\
    );
\ws_cnt1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(10),
      I1 => ws_cnt_reg(11),
      O => \ws_cnt1_carry__0_i_3_n_0\
    );
\ws_cnt1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(8),
      I1 => ws_cnt_reg(9),
      O => \ws_cnt1_carry__0_i_4_n_0\
    );
\ws_cnt1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ws_cnt1_carry__0_n_0\,
      CO(3) => \ws_cnt1_carry__1_n_0\,
      CO(2) => \ws_cnt1_carry__1_n_1\,
      CO(1) => \ws_cnt1_carry__1_n_2\,
      CO(0) => \ws_cnt1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ws_cnt1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ws_cnt1_carry__1_i_1_n_0\,
      S(2) => \ws_cnt1_carry__1_i_2_n_0\,
      S(1) => \ws_cnt1_carry__1_i_3_n_0\,
      S(0) => \ws_cnt1_carry__1_i_4_n_0\
    );
\ws_cnt1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(22),
      I1 => ws_cnt_reg(23),
      O => \ws_cnt1_carry__1_i_1_n_0\
    );
\ws_cnt1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(20),
      I1 => ws_cnt_reg(21),
      O => \ws_cnt1_carry__1_i_2_n_0\
    );
\ws_cnt1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(18),
      I1 => ws_cnt_reg(19),
      O => \ws_cnt1_carry__1_i_3_n_0\
    );
\ws_cnt1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(16),
      I1 => ws_cnt_reg(17),
      O => \ws_cnt1_carry__1_i_4_n_0\
    );
\ws_cnt1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ws_cnt1_carry__1_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \ws_cnt1_carry__2_n_1\,
      CO(1) => \ws_cnt1_carry__2_n_2\,
      CO(0) => \ws_cnt1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => ws_cnt_reg(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_ws_cnt1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ws_cnt1_carry__2_i_1_n_0\,
      S(2) => \ws_cnt1_carry__2_i_2_n_0\,
      S(1) => \ws_cnt1_carry__2_i_3_n_0\,
      S(0) => \ws_cnt1_carry__2_i_4_n_0\
    );
\ws_cnt1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(30),
      I1 => ws_cnt_reg(31),
      O => \ws_cnt1_carry__2_i_1_n_0\
    );
\ws_cnt1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(28),
      I1 => ws_cnt_reg(29),
      O => \ws_cnt1_carry__2_i_2_n_0\
    );
\ws_cnt1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(26),
      I1 => ws_cnt_reg(27),
      O => \ws_cnt1_carry__2_i_3_n_0\
    );
\ws_cnt1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(24),
      I1 => ws_cnt_reg(25),
      O => \ws_cnt1_carry__2_i_4_n_0\
    );
ws_cnt1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ws_cnt_reg(5),
      I1 => ws_cnt_reg(4),
      O => ws_cnt1_carry_i_1_n_0
    );
ws_cnt1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ws_cnt_reg(3),
      I1 => ws_cnt_reg(2),
      O => ws_cnt1_carry_i_2_n_0
    );
ws_cnt1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ws_cnt_reg(1),
      I1 => ws_cnt_reg(0),
      O => ws_cnt1_carry_i_3_n_0
    );
ws_cnt1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ws_cnt_reg(6),
      I1 => ws_cnt_reg(7),
      O => ws_cnt1_carry_i_4_n_0
    );
ws_cnt1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ws_cnt_reg(4),
      I1 => ws_cnt_reg(5),
      O => ws_cnt1_carry_i_5_n_0
    );
ws_cnt1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ws_cnt_reg(2),
      I1 => ws_cnt_reg(3),
      O => ws_cnt1_carry_i_6_n_0
    );
ws_cnt1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ws_cnt_reg(0),
      I1 => ws_cnt_reg(1),
      O => ws_cnt1_carry_i_7_n_0
    );
\ws_cnt[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(3),
      O => \ws_cnt[0]_i_2_n_0\
    );
\ws_cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(2),
      O => \ws_cnt[0]_i_3_n_0\
    );
\ws_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(1),
      O => \ws_cnt[0]_i_4_n_0\
    );
\ws_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ws_cnt_reg(0),
      I1 => \^co\(0),
      O => \ws_cnt[0]_i_5_n_0\
    );
\ws_cnt[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(15),
      O => \ws_cnt[12]_i_2_n_0\
    );
\ws_cnt[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(14),
      O => \ws_cnt[12]_i_3_n_0\
    );
\ws_cnt[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(13),
      O => \ws_cnt[12]_i_4_n_0\
    );
\ws_cnt[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(12),
      O => \ws_cnt[12]_i_5_n_0\
    );
\ws_cnt[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(19),
      O => \ws_cnt[16]_i_2_n_0\
    );
\ws_cnt[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(18),
      O => \ws_cnt[16]_i_3_n_0\
    );
\ws_cnt[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(17),
      O => \ws_cnt[16]_i_4_n_0\
    );
\ws_cnt[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(16),
      O => \ws_cnt[16]_i_5_n_0\
    );
\ws_cnt[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(23),
      O => \ws_cnt[20]_i_2_n_0\
    );
\ws_cnt[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(22),
      O => \ws_cnt[20]_i_3_n_0\
    );
\ws_cnt[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(21),
      O => \ws_cnt[20]_i_4_n_0\
    );
\ws_cnt[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(20),
      O => \ws_cnt[20]_i_5_n_0\
    );
\ws_cnt[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(27),
      O => \ws_cnt[24]_i_2_n_0\
    );
\ws_cnt[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(26),
      O => \ws_cnt[24]_i_3_n_0\
    );
\ws_cnt[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(25),
      O => \ws_cnt[24]_i_4_n_0\
    );
\ws_cnt[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(24),
      O => \ws_cnt[24]_i_5_n_0\
    );
\ws_cnt[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(31),
      O => \ws_cnt[28]_i_2_n_0\
    );
\ws_cnt[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(30),
      O => \ws_cnt[28]_i_3_n_0\
    );
\ws_cnt[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(29),
      O => \ws_cnt[28]_i_4_n_0\
    );
\ws_cnt[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(28),
      O => \ws_cnt[28]_i_5_n_0\
    );
\ws_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(7),
      O => \ws_cnt[4]_i_2_n_0\
    );
\ws_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(6),
      O => \ws_cnt[4]_i_3_n_0\
    );
\ws_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(5),
      O => \ws_cnt[4]_i_4_n_0\
    );
\ws_cnt[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(4),
      O => \ws_cnt[4]_i_5_n_0\
    );
\ws_cnt[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(11),
      O => \ws_cnt[8]_i_2_n_0\
    );
\ws_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(10),
      O => \ws_cnt[8]_i_3_n_0\
    );
\ws_cnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(9),
      O => \ws_cnt[8]_i_4_n_0\
    );
\ws_cnt[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => ws_cnt_reg(8),
      O => \ws_cnt[8]_i_5_n_0\
    );
\ws_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[0]_i_1_n_7\,
      Q => ws_cnt_reg(0)
    );
\ws_cnt_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ws_cnt_reg[0]_i_1_n_0\,
      CO(2) => \ws_cnt_reg[0]_i_1_n_1\,
      CO(1) => \ws_cnt_reg[0]_i_1_n_2\,
      CO(0) => \ws_cnt_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^co\(0),
      O(3) => \ws_cnt_reg[0]_i_1_n_4\,
      O(2) => \ws_cnt_reg[0]_i_1_n_5\,
      O(1) => \ws_cnt_reg[0]_i_1_n_6\,
      O(0) => \ws_cnt_reg[0]_i_1_n_7\,
      S(3) => \ws_cnt[0]_i_2_n_0\,
      S(2) => \ws_cnt[0]_i_3_n_0\,
      S(1) => \ws_cnt[0]_i_4_n_0\,
      S(0) => \ws_cnt[0]_i_5_n_0\
    );
\ws_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[8]_i_1_n_5\,
      Q => ws_cnt_reg(10)
    );
\ws_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[8]_i_1_n_4\,
      Q => ws_cnt_reg(11)
    );
\ws_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[12]_i_1_n_7\,
      Q => ws_cnt_reg(12)
    );
\ws_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ws_cnt_reg[8]_i_1_n_0\,
      CO(3) => \ws_cnt_reg[12]_i_1_n_0\,
      CO(2) => \ws_cnt_reg[12]_i_1_n_1\,
      CO(1) => \ws_cnt_reg[12]_i_1_n_2\,
      CO(0) => \ws_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ws_cnt_reg[12]_i_1_n_4\,
      O(2) => \ws_cnt_reg[12]_i_1_n_5\,
      O(1) => \ws_cnt_reg[12]_i_1_n_6\,
      O(0) => \ws_cnt_reg[12]_i_1_n_7\,
      S(3) => \ws_cnt[12]_i_2_n_0\,
      S(2) => \ws_cnt[12]_i_3_n_0\,
      S(1) => \ws_cnt[12]_i_4_n_0\,
      S(0) => \ws_cnt[12]_i_5_n_0\
    );
\ws_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[12]_i_1_n_6\,
      Q => ws_cnt_reg(13)
    );
\ws_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[12]_i_1_n_5\,
      Q => ws_cnt_reg(14)
    );
\ws_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[12]_i_1_n_4\,
      Q => ws_cnt_reg(15)
    );
\ws_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[16]_i_1_n_7\,
      Q => ws_cnt_reg(16)
    );
\ws_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ws_cnt_reg[12]_i_1_n_0\,
      CO(3) => \ws_cnt_reg[16]_i_1_n_0\,
      CO(2) => \ws_cnt_reg[16]_i_1_n_1\,
      CO(1) => \ws_cnt_reg[16]_i_1_n_2\,
      CO(0) => \ws_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ws_cnt_reg[16]_i_1_n_4\,
      O(2) => \ws_cnt_reg[16]_i_1_n_5\,
      O(1) => \ws_cnt_reg[16]_i_1_n_6\,
      O(0) => \ws_cnt_reg[16]_i_1_n_7\,
      S(3) => \ws_cnt[16]_i_2_n_0\,
      S(2) => \ws_cnt[16]_i_3_n_0\,
      S(1) => \ws_cnt[16]_i_4_n_0\,
      S(0) => \ws_cnt[16]_i_5_n_0\
    );
\ws_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[16]_i_1_n_6\,
      Q => ws_cnt_reg(17)
    );
\ws_cnt_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[16]_i_1_n_5\,
      Q => ws_cnt_reg(18)
    );
\ws_cnt_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[16]_i_1_n_4\,
      Q => ws_cnt_reg(19)
    );
\ws_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[0]_i_1_n_6\,
      Q => ws_cnt_reg(1)
    );
\ws_cnt_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[20]_i_1_n_7\,
      Q => ws_cnt_reg(20)
    );
\ws_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ws_cnt_reg[16]_i_1_n_0\,
      CO(3) => \ws_cnt_reg[20]_i_1_n_0\,
      CO(2) => \ws_cnt_reg[20]_i_1_n_1\,
      CO(1) => \ws_cnt_reg[20]_i_1_n_2\,
      CO(0) => \ws_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ws_cnt_reg[20]_i_1_n_4\,
      O(2) => \ws_cnt_reg[20]_i_1_n_5\,
      O(1) => \ws_cnt_reg[20]_i_1_n_6\,
      O(0) => \ws_cnt_reg[20]_i_1_n_7\,
      S(3) => \ws_cnt[20]_i_2_n_0\,
      S(2) => \ws_cnt[20]_i_3_n_0\,
      S(1) => \ws_cnt[20]_i_4_n_0\,
      S(0) => \ws_cnt[20]_i_5_n_0\
    );
\ws_cnt_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[20]_i_1_n_6\,
      Q => ws_cnt_reg(21)
    );
\ws_cnt_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[20]_i_1_n_5\,
      Q => ws_cnt_reg(22)
    );
\ws_cnt_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[20]_i_1_n_4\,
      Q => ws_cnt_reg(23)
    );
\ws_cnt_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[24]_i_1_n_7\,
      Q => ws_cnt_reg(24)
    );
\ws_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ws_cnt_reg[20]_i_1_n_0\,
      CO(3) => \ws_cnt_reg[24]_i_1_n_0\,
      CO(2) => \ws_cnt_reg[24]_i_1_n_1\,
      CO(1) => \ws_cnt_reg[24]_i_1_n_2\,
      CO(0) => \ws_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ws_cnt_reg[24]_i_1_n_4\,
      O(2) => \ws_cnt_reg[24]_i_1_n_5\,
      O(1) => \ws_cnt_reg[24]_i_1_n_6\,
      O(0) => \ws_cnt_reg[24]_i_1_n_7\,
      S(3) => \ws_cnt[24]_i_2_n_0\,
      S(2) => \ws_cnt[24]_i_3_n_0\,
      S(1) => \ws_cnt[24]_i_4_n_0\,
      S(0) => \ws_cnt[24]_i_5_n_0\
    );
\ws_cnt_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[24]_i_1_n_6\,
      Q => ws_cnt_reg(25)
    );
\ws_cnt_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[24]_i_1_n_5\,
      Q => ws_cnt_reg(26)
    );
\ws_cnt_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[24]_i_1_n_4\,
      Q => ws_cnt_reg(27)
    );
\ws_cnt_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[28]_i_1_n_7\,
      Q => ws_cnt_reg(28)
    );
\ws_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ws_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_ws_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ws_cnt_reg[28]_i_1_n_1\,
      CO(1) => \ws_cnt_reg[28]_i_1_n_2\,
      CO(0) => \ws_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ws_cnt_reg[28]_i_1_n_4\,
      O(2) => \ws_cnt_reg[28]_i_1_n_5\,
      O(1) => \ws_cnt_reg[28]_i_1_n_6\,
      O(0) => \ws_cnt_reg[28]_i_1_n_7\,
      S(3) => \ws_cnt[28]_i_2_n_0\,
      S(2) => \ws_cnt[28]_i_3_n_0\,
      S(1) => \ws_cnt[28]_i_4_n_0\,
      S(0) => \ws_cnt[28]_i_5_n_0\
    );
\ws_cnt_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[28]_i_1_n_6\,
      Q => ws_cnt_reg(29)
    );
\ws_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[0]_i_1_n_5\,
      Q => ws_cnt_reg(2)
    );
\ws_cnt_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[28]_i_1_n_5\,
      Q => ws_cnt_reg(30)
    );
\ws_cnt_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[28]_i_1_n_4\,
      Q => ws_cnt_reg(31)
    );
\ws_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[0]_i_1_n_4\,
      Q => ws_cnt_reg(3)
    );
\ws_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[4]_i_1_n_7\,
      Q => ws_cnt_reg(4)
    );
\ws_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ws_cnt_reg[0]_i_1_n_0\,
      CO(3) => \ws_cnt_reg[4]_i_1_n_0\,
      CO(2) => \ws_cnt_reg[4]_i_1_n_1\,
      CO(1) => \ws_cnt_reg[4]_i_1_n_2\,
      CO(0) => \ws_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ws_cnt_reg[4]_i_1_n_4\,
      O(2) => \ws_cnt_reg[4]_i_1_n_5\,
      O(1) => \ws_cnt_reg[4]_i_1_n_6\,
      O(0) => \ws_cnt_reg[4]_i_1_n_7\,
      S(3) => \ws_cnt[4]_i_2_n_0\,
      S(2) => \ws_cnt[4]_i_3_n_0\,
      S(1) => \ws_cnt[4]_i_4_n_0\,
      S(0) => \ws_cnt[4]_i_5_n_0\
    );
\ws_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[4]_i_1_n_6\,
      Q => ws_cnt_reg(5)
    );
\ws_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[4]_i_1_n_5\,
      Q => ws_cnt_reg(6)
    );
\ws_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[4]_i_1_n_4\,
      Q => ws_cnt_reg(7)
    );
\ws_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[8]_i_1_n_7\,
      Q => ws_cnt_reg(8)
    );
\ws_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ws_cnt_reg[4]_i_1_n_0\,
      CO(3) => \ws_cnt_reg[8]_i_1_n_0\,
      CO(2) => \ws_cnt_reg[8]_i_1_n_1\,
      CO(1) => \ws_cnt_reg[8]_i_1_n_2\,
      CO(0) => \ws_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ws_cnt_reg[8]_i_1_n_4\,
      O(2) => \ws_cnt_reg[8]_i_1_n_5\,
      O(1) => \ws_cnt_reg[8]_i_1_n_6\,
      O(0) => \ws_cnt_reg[8]_i_1_n_7\,
      S(3) => \ws_cnt[8]_i_2_n_0\,
      S(2) => \ws_cnt[8]_i_3_n_0\,
      S(1) => \ws_cnt[8]_i_4_n_0\,
      S(0) => \ws_cnt[8]_i_5_n_0\
    );
\ws_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => p_1_in,
      CLR => \ws_cnt_reg[0]_0\,
      D => \ws_cnt_reg[8]_i_1_n_6\,
      Q => ws_cnt_reg(9)
    );
ws_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^co\(0),
      I1 => sclk_cnt1,
      I2 => \^ws_int_reg_0\,
      O => ws_int_i_1_n_0
    );
ws_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => mclk,
      CE => '1',
      CLR => \ws_cnt_reg[0]_0\,
      D => ws_int_i_1_n_0,
      Q => \^ws_int_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_input_interface is
  port (
    input_interface_0_l_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \l_data_store_reg[23]_0\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    \l_data_out_reg[23]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    i2s_to_fpc_0_op_in_ready_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_input_interface : entity is "input_interface";
end design_1_audio_interface_wrap_0_0_input_interface;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_input_interface is
  signal l_data_store : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal l_sent : STD_LOGIC;
  signal l_sent_i_1_n_0 : STD_LOGIC;
  signal l_stored : STD_LOGIC;
  signal l_stored_i_1_n_0 : STD_LOGIC;
  signal l_stored_i_2_n_0 : STD_LOGIC;
begin
\l_data_out_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(0),
      Q => Q(0)
    );
\l_data_out_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(10),
      Q => Q(10)
    );
\l_data_out_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(11),
      Q => Q(11)
    );
\l_data_out_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(12),
      Q => Q(12)
    );
\l_data_out_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(13),
      Q => Q(13)
    );
\l_data_out_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(14),
      Q => Q(14)
    );
\l_data_out_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(15),
      Q => Q(15)
    );
\l_data_out_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(16),
      Q => Q(16)
    );
\l_data_out_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(17),
      Q => Q(17)
    );
\l_data_out_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(18),
      Q => Q(18)
    );
\l_data_out_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(19),
      Q => Q(19)
    );
\l_data_out_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(1),
      Q => Q(1)
    );
\l_data_out_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(20),
      Q => Q(20)
    );
\l_data_out_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(21),
      Q => Q(21)
    );
\l_data_out_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(22),
      Q => Q(22)
    );
\l_data_out_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(23),
      Q => Q(23)
    );
\l_data_out_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(2),
      Q => Q(2)
    );
\l_data_out_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(3),
      Q => Q(3)
    );
\l_data_out_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(4),
      Q => Q(4)
    );
\l_data_out_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(5),
      Q => Q(5)
    );
\l_data_out_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(6),
      Q => Q(6)
    );
\l_data_out_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(7),
      Q => Q(7)
    );
\l_data_out_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(8),
      Q => Q(8)
    );
\l_data_out_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_data_store(9),
      Q => Q(9)
    );
\l_data_store_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(0),
      Q => l_data_store(0)
    );
\l_data_store_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(10),
      Q => l_data_store(10)
    );
\l_data_store_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(11),
      Q => l_data_store(11)
    );
\l_data_store_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(12),
      Q => l_data_store(12)
    );
\l_data_store_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(13),
      Q => l_data_store(13)
    );
\l_data_store_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(14),
      Q => l_data_store(14)
    );
\l_data_store_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(15),
      Q => l_data_store(15)
    );
\l_data_store_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(16),
      Q => l_data_store(16)
    );
\l_data_store_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(17),
      Q => l_data_store(17)
    );
\l_data_store_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(18),
      Q => l_data_store(18)
    );
\l_data_store_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(19),
      Q => l_data_store(19)
    );
\l_data_store_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(1),
      Q => l_data_store(1)
    );
\l_data_store_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(20),
      Q => l_data_store(20)
    );
\l_data_store_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(21),
      Q => l_data_store(21)
    );
\l_data_store_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(22),
      Q => l_data_store(22)
    );
\l_data_store_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(23),
      Q => l_data_store(23)
    );
\l_data_store_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(2),
      Q => l_data_store(2)
    );
\l_data_store_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(3),
      Q => l_data_store(3)
    );
\l_data_store_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(4),
      Q => l_data_store(4)
    );
\l_data_store_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(5),
      Q => l_data_store(5)
    );
\l_data_store_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(6),
      Q => l_data_store(6)
    );
\l_data_store_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(7),
      Q => l_data_store(7)
    );
\l_data_store_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(8),
      Q => l_data_store(8)
    );
\l_data_store_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => \l_data_out_reg[23]_0\,
      D => D(9),
      Q => l_data_store(9)
    );
l_sent_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => i2s_to_fpc_0_op_in_ready_0,
      I1 => l_stored,
      I2 => l_sent,
      O => l_sent_i_1_n_0
    );
l_sent_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_sent_i_1_n_0,
      Q => l_sent
    );
l_stored_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l_stored,
      O => l_stored_i_1_n_0
    );
l_stored_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => l_sent,
      I1 => reset,
      O => l_stored_i_2_n_0
    );
l_stored_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \l_data_store_reg[23]_0\,
      CE => l_stored_i_1_n_0,
      CLR => l_stored_i_2_n_0,
      D => '1',
      Q => l_stored
    );
l_valid_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => \l_data_out_reg[23]_0\,
      D => l_stored,
      Q => input_interface_0_l_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_output_interface is
  port (
    l_stored_reg_0 : out STD_LOGIC;
    l_is_ready_reg_P_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 22 downto 0 );
    sys_clk : in STD_LOGIC;
    l_sent_reg_0 : in STD_LOGIC;
    reset : in STD_LOGIC;
    fpc_to_i2s_0_op_out_valid_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \l_data_store_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \l_data_store_reg[23]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_output_interface : entity is "output_interface";
end design_1_audio_interface_wrap_0_0_output_interface;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_output_interface is
  signal \l_data_out_reg_n_0_[0]\ : STD_LOGIC;
  signal l_data_store0 : STD_LOGIC;
  signal \l_data_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[16]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[17]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[18]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[19]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[20]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[21]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[22]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[23]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \l_data_store_reg_n_0_[9]\ : STD_LOGIC;
  signal l_is_ready_reg_LDC_i_1_n_0 : STD_LOGIC;
  signal l_is_ready_reg_LDC_i_2_n_0 : STD_LOGIC;
  signal \^l_is_ready_reg_p_0\ : STD_LOGIC;
  signal l_sent : STD_LOGIC;
  signal l_stored : STD_LOGIC;
  signal \l_stored_i_1__0_n_0\ : STD_LOGIC;
  signal \^l_stored_reg_0\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of l_is_ready_reg_LDC : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of l_is_ready_reg_LDC : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of l_is_ready_reg_LDC : label is "VCC:GE";
  attribute OPT_MODIFIED of l_is_ready_reg_P : label is "MLO";
begin
  l_is_ready_reg_P_0 <= \^l_is_ready_reg_p_0\;
  l_stored_reg_0 <= \^l_stored_reg_0\;
\l_data_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[0]\,
      Q => \l_data_out_reg_n_0_[0]\,
      R => '0'
    );
\l_data_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[10]\,
      Q => Q(9),
      R => '0'
    );
\l_data_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[11]\,
      Q => Q(10),
      R => '0'
    );
\l_data_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[12]\,
      Q => Q(11),
      R => '0'
    );
\l_data_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[13]\,
      Q => Q(12),
      R => '0'
    );
\l_data_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[14]\,
      Q => Q(13),
      R => '0'
    );
\l_data_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[15]\,
      Q => Q(14),
      R => '0'
    );
\l_data_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[16]\,
      Q => Q(15),
      R => '0'
    );
\l_data_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[17]\,
      Q => Q(16),
      R => '0'
    );
\l_data_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[18]\,
      Q => Q(17),
      R => '0'
    );
\l_data_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[19]\,
      Q => Q(18),
      R => '0'
    );
\l_data_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[1]\,
      Q => Q(0),
      R => '0'
    );
\l_data_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[20]\,
      Q => Q(19),
      R => '0'
    );
\l_data_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[21]\,
      Q => Q(20),
      R => '0'
    );
\l_data_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[22]\,
      Q => Q(21),
      R => '0'
    );
\l_data_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[23]\,
      Q => Q(22),
      R => '0'
    );
\l_data_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[2]\,
      Q => Q(1),
      R => '0'
    );
\l_data_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[3]\,
      Q => Q(2),
      R => '0'
    );
\l_data_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[4]\,
      Q => Q(3),
      R => '0'
    );
\l_data_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[5]\,
      Q => Q(4),
      R => '0'
    );
\l_data_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[6]\,
      Q => Q(5),
      R => '0'
    );
\l_data_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[7]\,
      Q => Q(6),
      R => '0'
    );
\l_data_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[8]\,
      Q => Q(7),
      R => '0'
    );
\l_data_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => \l_data_store_reg_n_0_[9]\,
      Q => Q(8),
      R => '0'
    );
\l_data_store[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => fpc_to_i2s_0_op_out_valid_0,
      I1 => \^l_is_ready_reg_p_0\,
      I2 => \^l_stored_reg_0\,
      O => l_data_store0
    );
\l_data_store_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(0),
      Q => \l_data_store_reg_n_0_[0]\
    );
\l_data_store_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(10),
      Q => \l_data_store_reg_n_0_[10]\
    );
\l_data_store_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(11),
      Q => \l_data_store_reg_n_0_[11]\
    );
\l_data_store_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(12),
      Q => \l_data_store_reg_n_0_[12]\
    );
\l_data_store_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(13),
      Q => \l_data_store_reg_n_0_[13]\
    );
\l_data_store_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(14),
      Q => \l_data_store_reg_n_0_[14]\
    );
\l_data_store_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(15),
      Q => \l_data_store_reg_n_0_[15]\
    );
\l_data_store_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(16),
      Q => \l_data_store_reg_n_0_[16]\
    );
\l_data_store_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(17),
      Q => \l_data_store_reg_n_0_[17]\
    );
\l_data_store_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(18),
      Q => \l_data_store_reg_n_0_[18]\
    );
\l_data_store_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(19),
      Q => \l_data_store_reg_n_0_[19]\
    );
\l_data_store_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(1),
      Q => \l_data_store_reg_n_0_[1]\
    );
\l_data_store_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(20),
      Q => \l_data_store_reg_n_0_[20]\
    );
\l_data_store_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(21),
      Q => \l_data_store_reg_n_0_[21]\
    );
\l_data_store_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(22),
      Q => \l_data_store_reg_n_0_[22]\
    );
\l_data_store_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(23),
      Q => \l_data_store_reg_n_0_[23]\
    );
\l_data_store_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(2),
      Q => \l_data_store_reg_n_0_[2]\
    );
\l_data_store_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(3),
      Q => \l_data_store_reg_n_0_[3]\
    );
\l_data_store_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(4),
      Q => \l_data_store_reg_n_0_[4]\
    );
\l_data_store_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(5),
      Q => \l_data_store_reg_n_0_[5]\
    );
\l_data_store_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(6),
      Q => \l_data_store_reg_n_0_[6]\
    );
\l_data_store_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(7),
      Q => \l_data_store_reg_n_0_[7]\
    );
\l_data_store_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(8),
      Q => \l_data_store_reg_n_0_[8]\
    );
\l_data_store_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => l_data_store0,
      CLR => \l_data_store_reg[23]_1\,
      D => \l_data_store_reg[23]_0\(9),
      Q => \l_data_store_reg_n_0_[9]\
    );
\l_data_tx_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \l_data_out_reg_n_0_[0]\,
      I1 => CO(0),
      O => D(0)
    );
l_is_ready_reg_LDC: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => l_is_ready_reg_LDC_i_2_n_0,
      D => '1',
      G => l_stored,
      GE => '1',
      Q => \^l_stored_reg_0\
    );
l_is_ready_reg_LDC_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l_stored,
      O => l_is_ready_reg_LDC_i_1_n_0
    );
l_is_ready_reg_LDC_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => l_stored,
      I1 => reset,
      O => l_is_ready_reg_LDC_i_2_n_0
    );
l_is_ready_reg_P: unisim.vcomponents.FDPE
     port map (
      C => sys_clk,
      CE => l_data_store0,
      D => '0',
      PRE => l_is_ready_reg_LDC_i_1_n_0,
      Q => \^l_is_ready_reg_p_0\
    );
l_sent_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => l_sent_reg_0,
      CE => '1',
      D => l_stored,
      Q => l_sent,
      R => '0'
    );
\l_stored_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => reset,
      I1 => \^l_stored_reg_0\,
      I2 => \^l_is_ready_reg_p_0\,
      I3 => fpc_to_i2s_0_op_out_valid_0,
      I4 => l_stored,
      O => \l_stored_i_1__0_n_0\
    );
l_stored_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      CLR => l_sent,
      D => \l_stored_i_1__0_n_0\,
      Q => l_stored
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_store_send is
  port (
    out_valid_reg_0 : out STD_LOGIC;
    ss_can_store : out STD_LOGIC;
    local_set : out STD_LOGIC;
    out_valid_reg_1 : out STD_LOGIC;
    debug_static_delay_in_data : out STD_LOGIC_VECTOR ( 33 downto 0 );
    sys_clk : in STD_LOGIC;
    local_set_reg_0 : in STD_LOGIC;
    local_set_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dly_trigger_store : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_store_send : entity is "store_send";
end design_1_audio_interface_wrap_0_0_store_send;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_store_send is
  signal can_store_i_1_n_0 : STD_LOGIC;
  signal is_out_valid : STD_LOGIC;
  signal is_out_valid_i_1_n_0 : STD_LOGIC;
  signal \^local_set\ : STD_LOGIC;
  signal local_storage : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \^out_valid_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of is_out_valid_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \write_segment[0]_i_3\ : label is "soft_lutpair87";
begin
  local_set <= \^local_set\;
  out_valid_reg_0 <= \^out_valid_reg_0\;
can_store_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^local_set\,
      O => can_store_i_1_n_0
    );
can_store_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => can_store_i_1_n_0,
      Q => ss_can_store,
      R => '0'
    );
is_out_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F434"
    )
        port map (
      I0 => Q(0),
      I1 => \^local_set\,
      I2 => dly_trigger_store,
      I3 => is_out_valid,
      O => is_out_valid_i_1_n_0
    );
is_out_valid_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => is_out_valid_i_1_n_0,
      Q => is_out_valid,
      R => local_set_reg_0
    );
local_set_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => local_set_reg_1,
      Q => \^local_set\,
      R => local_set_reg_0
    );
\local_storage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(0),
      Q => local_storage(0),
      R => '0'
    );
\local_storage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(10),
      Q => local_storage(10),
      R => '0'
    );
\local_storage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(11),
      Q => local_storage(11),
      R => '0'
    );
\local_storage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(12),
      Q => local_storage(12),
      R => '0'
    );
\local_storage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(13),
      Q => local_storage(13),
      R => '0'
    );
\local_storage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(14),
      Q => local_storage(14),
      R => '0'
    );
\local_storage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(15),
      Q => local_storage(15),
      R => '0'
    );
\local_storage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(16),
      Q => local_storage(16),
      R => '0'
    );
\local_storage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(17),
      Q => local_storage(17),
      R => '0'
    );
\local_storage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(18),
      Q => local_storage(18),
      R => '0'
    );
\local_storage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(19),
      Q => local_storage(19),
      R => '0'
    );
\local_storage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(1),
      Q => local_storage(1),
      R => '0'
    );
\local_storage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(20),
      Q => local_storage(20),
      R => '0'
    );
\local_storage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(21),
      Q => local_storage(21),
      R => '0'
    );
\local_storage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(22),
      Q => local_storage(22),
      R => '0'
    );
\local_storage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(23),
      Q => local_storage(23),
      R => '0'
    );
\local_storage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(24),
      Q => local_storage(24),
      R => '0'
    );
\local_storage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(25),
      Q => local_storage(25),
      R => '0'
    );
\local_storage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(26),
      Q => local_storage(26),
      R => '0'
    );
\local_storage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(27),
      Q => local_storage(27),
      R => '0'
    );
\local_storage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(28),
      Q => local_storage(28),
      R => '0'
    );
\local_storage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(29),
      Q => local_storage(29),
      R => '0'
    );
\local_storage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(2),
      Q => local_storage(2),
      R => '0'
    );
\local_storage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(30),
      Q => local_storage(30),
      R => '0'
    );
\local_storage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(31),
      Q => local_storage(31),
      R => '0'
    );
\local_storage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(32),
      Q => local_storage(32),
      R => '0'
    );
\local_storage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(33),
      Q => local_storage(33),
      R => '0'
    );
\local_storage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(3),
      Q => local_storage(3),
      R => '0'
    );
\local_storage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(4),
      Q => local_storage(4),
      R => '0'
    );
\local_storage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(5),
      Q => local_storage(5),
      R => '0'
    );
\local_storage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(6),
      Q => local_storage(6),
      R => '0'
    );
\local_storage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(7),
      Q => local_storage(7),
      R => '0'
    );
\local_storage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(8),
      Q => local_storage(8),
      R => '0'
    );
\local_storage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => E(0),
      D => D(9),
      Q => local_storage(9),
      R => '0'
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(0),
      Q => debug_static_delay_in_data(0),
      R => '0'
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(10),
      Q => debug_static_delay_in_data(10),
      R => '0'
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(11),
      Q => debug_static_delay_in_data(11),
      R => '0'
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(12),
      Q => debug_static_delay_in_data(12),
      R => '0'
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(13),
      Q => debug_static_delay_in_data(13),
      R => '0'
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(14),
      Q => debug_static_delay_in_data(14),
      R => '0'
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(15),
      Q => debug_static_delay_in_data(15),
      R => '0'
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(16),
      Q => debug_static_delay_in_data(16),
      R => '0'
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(17),
      Q => debug_static_delay_in_data(17),
      R => '0'
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(18),
      Q => debug_static_delay_in_data(18),
      R => '0'
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(19),
      Q => debug_static_delay_in_data(19),
      R => '0'
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(1),
      Q => debug_static_delay_in_data(1),
      R => '0'
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(20),
      Q => debug_static_delay_in_data(20),
      R => '0'
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(21),
      Q => debug_static_delay_in_data(21),
      R => '0'
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(22),
      Q => debug_static_delay_in_data(22),
      R => '0'
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(23),
      Q => debug_static_delay_in_data(23),
      R => '0'
    );
\out_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(24),
      Q => debug_static_delay_in_data(24),
      R => '0'
    );
\out_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(25),
      Q => debug_static_delay_in_data(25),
      R => '0'
    );
\out_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(26),
      Q => debug_static_delay_in_data(26),
      R => '0'
    );
\out_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(27),
      Q => debug_static_delay_in_data(27),
      R => '0'
    );
\out_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(28),
      Q => debug_static_delay_in_data(28),
      R => '0'
    );
\out_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(29),
      Q => debug_static_delay_in_data(29),
      R => '0'
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(2),
      Q => debug_static_delay_in_data(2),
      R => '0'
    );
\out_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(30),
      Q => debug_static_delay_in_data(30),
      R => '0'
    );
\out_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(31),
      Q => debug_static_delay_in_data(31),
      R => '0'
    );
\out_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(32),
      Q => debug_static_delay_in_data(32),
      R => '0'
    );
\out_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(33),
      Q => debug_static_delay_in_data(33),
      R => '0'
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(3),
      Q => debug_static_delay_in_data(3),
      R => '0'
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(4),
      Q => debug_static_delay_in_data(4),
      R => '0'
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(5),
      Q => debug_static_delay_in_data(5),
      R => '0'
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(6),
      Q => debug_static_delay_in_data(6),
      R => '0'
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(7),
      Q => debug_static_delay_in_data(7),
      R => '0'
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(8),
      Q => debug_static_delay_in_data(8),
      R => '0'
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => local_storage(9),
      Q => debug_static_delay_in_data(9),
      R => '0'
    );
out_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => is_out_valid,
      Q => \^out_valid_reg_0\,
      R => '0'
    );
\write_segment[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out_valid_reg_0\,
      I1 => Q(0),
      O => out_valid_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_audio_interface_wrap_0_0_store_send__parameterized1\ is
  port (
    fpc_to_i2s_0_op_out_valid_0 : out STD_LOGIC;
    ss_can_store : out STD_LOGIC;
    local_set : out STD_LOGIC;
    \out_data_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    sys_clk : in STD_LOGIC;
    local_set_reg_0 : in STD_LOGIC;
    local_set_reg_1 : in STD_LOGIC;
    is_out_valid_reg_0 : in STD_LOGIC;
    is_out_valid_reg_1 : in STD_LOGIC;
    dly_trigger_store : in STD_LOGIC;
    \local_storage_reg[0]_0\ : in STD_LOGIC;
    is_out_valid16_out : in STD_LOGIC;
    \local_storage_reg[22]_0\ : in STD_LOGIC;
    \local_storage_reg[21]_0\ : in STD_LOGIC;
    \local_storage_reg[20]_0\ : in STD_LOGIC;
    \local_storage_reg[19]_0\ : in STD_LOGIC;
    \local_storage_reg[18]_0\ : in STD_LOGIC;
    \local_storage_reg[17]_0\ : in STD_LOGIC;
    \local_storage_reg[16]_0\ : in STD_LOGIC;
    \local_storage_reg[15]_0\ : in STD_LOGIC;
    \local_storage_reg[14]_0\ : in STD_LOGIC;
    \local_storage_reg[13]_0\ : in STD_LOGIC;
    \local_storage_reg[12]_0\ : in STD_LOGIC;
    \local_storage_reg[11]_0\ : in STD_LOGIC;
    \local_storage_reg[10]_0\ : in STD_LOGIC;
    \local_storage_reg[9]_0\ : in STD_LOGIC;
    \local_storage_reg[8]_0\ : in STD_LOGIC;
    \local_storage_reg[7]_0\ : in STD_LOGIC;
    \local_storage_reg[6]_0\ : in STD_LOGIC;
    \local_storage_reg[5]_0\ : in STD_LOGIC;
    \local_storage_reg[4]_0\ : in STD_LOGIC;
    \local_storage_reg[3]_0\ : in STD_LOGIC;
    \local_storage_reg[2]_0\ : in STD_LOGIC;
    \local_storage_reg[1]_0\ : in STD_LOGIC;
    \local_storage_reg[0]_1\ : in STD_LOGIC;
    p_0_in0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    eTest : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_audio_interface_wrap_0_0_store_send__parameterized1\ : entity is "store_send";
end \design_1_audio_interface_wrap_0_0_store_send__parameterized1\;

architecture STRUCTURE of \design_1_audio_interface_wrap_0_0_store_send__parameterized1\ is
  signal \can_store_i_1__0_n_0\ : STD_LOGIC;
  signal \is_out_valid_i_1__0_n_0\ : STD_LOGIC;
  signal is_out_valid_reg_n_0 : STD_LOGIC;
  signal \^local_set\ : STD_LOGIC;
  signal \local_storage[23]_i_1_n_0\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[0]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[10]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[11]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[12]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[13]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[14]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[15]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[16]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[17]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[18]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[19]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[1]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[20]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[21]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[22]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[23]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[2]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[3]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[4]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[5]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[6]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[7]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[8]\ : STD_LOGIC;
  signal \local_storage_reg_n_0_[9]\ : STD_LOGIC;
begin
  local_set <= \^local_set\;
\can_store_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^local_set\,
      O => \can_store_i_1__0_n_0\
    );
can_store_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \can_store_i_1__0_n_0\,
      Q => ss_can_store,
      R => '0'
    );
\is_out_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF700F70"
    )
        port map (
      I0 => is_out_valid_reg_0,
      I1 => is_out_valid_reg_1,
      I2 => \^local_set\,
      I3 => dly_trigger_store,
      I4 => is_out_valid_reg_n_0,
      O => \is_out_valid_i_1__0_n_0\
    );
is_out_valid_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \is_out_valid_i_1__0_n_0\,
      Q => is_out_valid_reg_n_0,
      R => local_set_reg_0
    );
local_set_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => local_set_reg_1,
      Q => \^local_set\,
      R => local_set_reg_0
    );
\local_storage[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFACFF0000AC00"
    )
        port map (
      I0 => p_0_in0,
      I1 => Q(0),
      I2 => eTest,
      I3 => dly_trigger_store,
      I4 => \^local_set\,
      I5 => \local_storage_reg_n_0_[23]\,
      O => \local_storage[23]_i_1_n_0\
    );
\local_storage_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[0]_1\,
      Q => \local_storage_reg_n_0_[0]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[10]_0\,
      Q => \local_storage_reg_n_0_[10]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[11]_0\,
      Q => \local_storage_reg_n_0_[11]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[12]_0\,
      Q => \local_storage_reg_n_0_[12]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[13]_0\,
      Q => \local_storage_reg_n_0_[13]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[14]_0\,
      Q => \local_storage_reg_n_0_[14]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[15]_0\,
      Q => \local_storage_reg_n_0_[15]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[16]_0\,
      Q => \local_storage_reg_n_0_[16]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[17]_0\,
      Q => \local_storage_reg_n_0_[17]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[18]_0\,
      Q => \local_storage_reg_n_0_[18]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[19]_0\,
      Q => \local_storage_reg_n_0_[19]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[1]_0\,
      Q => \local_storage_reg_n_0_[1]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[20]_0\,
      Q => \local_storage_reg_n_0_[20]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[21]_0\,
      Q => \local_storage_reg_n_0_[21]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[22]_0\,
      Q => \local_storage_reg_n_0_[22]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage[23]_i_1_n_0\,
      Q => \local_storage_reg_n_0_[23]\,
      R => '0'
    );
\local_storage_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[2]_0\,
      Q => \local_storage_reg_n_0_[2]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[3]_0\,
      Q => \local_storage_reg_n_0_[3]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[4]_0\,
      Q => \local_storage_reg_n_0_[4]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[5]_0\,
      Q => \local_storage_reg_n_0_[5]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[6]_0\,
      Q => \local_storage_reg_n_0_[6]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[7]_0\,
      Q => \local_storage_reg_n_0_[7]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[8]_0\,
      Q => \local_storage_reg_n_0_[8]\,
      S => \local_storage_reg[0]_0\
    );
\local_storage_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => sys_clk,
      CE => is_out_valid16_out,
      D => \local_storage_reg[9]_0\,
      Q => \local_storage_reg_n_0_[9]\,
      S => \local_storage_reg[0]_0\
    );
\out_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[0]\,
      Q => \out_data_reg[23]_0\(0),
      R => '0'
    );
\out_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[10]\,
      Q => \out_data_reg[23]_0\(10),
      R => '0'
    );
\out_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[11]\,
      Q => \out_data_reg[23]_0\(11),
      R => '0'
    );
\out_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[12]\,
      Q => \out_data_reg[23]_0\(12),
      R => '0'
    );
\out_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[13]\,
      Q => \out_data_reg[23]_0\(13),
      R => '0'
    );
\out_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[14]\,
      Q => \out_data_reg[23]_0\(14),
      R => '0'
    );
\out_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[15]\,
      Q => \out_data_reg[23]_0\(15),
      R => '0'
    );
\out_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[16]\,
      Q => \out_data_reg[23]_0\(16),
      R => '0'
    );
\out_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[17]\,
      Q => \out_data_reg[23]_0\(17),
      R => '0'
    );
\out_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[18]\,
      Q => \out_data_reg[23]_0\(18),
      R => '0'
    );
\out_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[19]\,
      Q => \out_data_reg[23]_0\(19),
      R => '0'
    );
\out_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[1]\,
      Q => \out_data_reg[23]_0\(1),
      R => '0'
    );
\out_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[20]\,
      Q => \out_data_reg[23]_0\(20),
      R => '0'
    );
\out_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[21]\,
      Q => \out_data_reg[23]_0\(21),
      R => '0'
    );
\out_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[22]\,
      Q => \out_data_reg[23]_0\(22),
      R => '0'
    );
\out_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[23]\,
      Q => \out_data_reg[23]_0\(23),
      R => '0'
    );
\out_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[2]\,
      Q => \out_data_reg[23]_0\(2),
      R => '0'
    );
\out_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[3]\,
      Q => \out_data_reg[23]_0\(3),
      R => '0'
    );
\out_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[4]\,
      Q => \out_data_reg[23]_0\(4),
      R => '0'
    );
\out_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[5]\,
      Q => \out_data_reg[23]_0\(5),
      R => '0'
    );
\out_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[6]\,
      Q => \out_data_reg[23]_0\(6),
      R => '0'
    );
\out_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[7]\,
      Q => \out_data_reg[23]_0\(7),
      R => '0'
    );
\out_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[8]\,
      Q => \out_data_reg[23]_0\(8),
      R => '0'
    );
\out_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \local_storage_reg_n_0_[9]\,
      Q => \out_data_reg[23]_0\(9),
      R => '0'
    );
out_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => is_out_valid_reg_n_0,
      Q => fpc_to_i2s_0_op_out_valid_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5 is
  port (
    Cin : out STD_LOGIC;
    Mint : out STD_LOGIC_VECTOR ( 24 downto 0 );
    X : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5 : entity is "IntMultiplier_F250_uid5";
end design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5 is
  signal \^mint\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \Mint__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal bitheapFinalAdd_bh7_n_0 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_1 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_10 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_11 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_12 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_13 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_14 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_15 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_16 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_17 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_18 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_19 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_2 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_20 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_21 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_22 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_23 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_3 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_4 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_5 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_6 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_7 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_8 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_9 : STD_LOGIC;
  signal tile_0_mult_n_0 : STD_LOGIC;
  signal tile_0_mult_n_1 : STD_LOGIC;
  signal tile_0_mult_n_10 : STD_LOGIC;
  signal tile_0_mult_n_11 : STD_LOGIC;
  signal tile_0_mult_n_12 : STD_LOGIC;
  signal tile_0_mult_n_13 : STD_LOGIC;
  signal tile_0_mult_n_14 : STD_LOGIC;
  signal tile_0_mult_n_15 : STD_LOGIC;
  signal tile_0_mult_n_16 : STD_LOGIC;
  signal tile_0_mult_n_17 : STD_LOGIC;
  signal tile_0_mult_n_18 : STD_LOGIC;
  signal tile_0_mult_n_19 : STD_LOGIC;
  signal tile_0_mult_n_2 : STD_LOGIC;
  signal tile_0_mult_n_20 : STD_LOGIC;
  signal tile_0_mult_n_21 : STD_LOGIC;
  signal tile_0_mult_n_22 : STD_LOGIC;
  signal tile_0_mult_n_23 : STD_LOGIC;
  signal tile_0_mult_n_3 : STD_LOGIC;
  signal tile_0_mult_n_4 : STD_LOGIC;
  signal tile_0_mult_n_43 : STD_LOGIC;
  signal tile_0_mult_n_5 : STD_LOGIC;
  signal tile_0_mult_n_6 : STD_LOGIC;
  signal tile_0_mult_n_7 : STD_LOGIC;
  signal tile_0_mult_n_8 : STD_LOGIC;
  signal tile_0_mult_n_9 : STD_LOGIC;
begin
  Mint(24 downto 0) <= \^mint\(24 downto 0);
bitheapFinalAdd_bh7: entity work.design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14
     port map (
      Mint(3) => bitheapFinalAdd_bh7_n_4,
      Mint(2) => bitheapFinalAdd_bh7_n_5,
      Mint(1) => bitheapFinalAdd_bh7_n_6,
      Mint(0) => bitheapFinalAdd_bh7_n_7,
      Mint_0(3) => bitheapFinalAdd_bh7_n_8,
      Mint_0(2) => bitheapFinalAdd_bh7_n_9,
      Mint_0(1) => bitheapFinalAdd_bh7_n_10,
      Mint_0(0) => bitheapFinalAdd_bh7_n_11,
      Mint_1(3) => bitheapFinalAdd_bh7_n_12,
      Mint_1(2) => bitheapFinalAdd_bh7_n_13,
      Mint_1(1) => bitheapFinalAdd_bh7_n_14,
      Mint_1(0) => bitheapFinalAdd_bh7_n_15,
      Mint_2(3) => bitheapFinalAdd_bh7_n_16,
      Mint_2(2) => bitheapFinalAdd_bh7_n_17,
      Mint_2(1) => bitheapFinalAdd_bh7_n_18,
      Mint_2(0) => bitheapFinalAdd_bh7_n_19,
      Mint_3(3) => bitheapFinalAdd_bh7_n_20,
      Mint_3(2) => bitheapFinalAdd_bh7_n_21,
      Mint_3(1) => bitheapFinalAdd_bh7_n_22,
      Mint_3(0) => bitheapFinalAdd_bh7_n_23,
      P(23) => tile_0_mult_n_0,
      P(22) => tile_0_mult_n_1,
      P(21) => tile_0_mult_n_2,
      P(20) => tile_0_mult_n_3,
      P(19) => tile_0_mult_n_4,
      P(18) => tile_0_mult_n_5,
      P(17) => tile_0_mult_n_6,
      P(16) => tile_0_mult_n_7,
      P(15) => tile_0_mult_n_8,
      P(14) => tile_0_mult_n_9,
      P(13) => tile_0_mult_n_10,
      P(12) => tile_0_mult_n_11,
      P(11) => tile_0_mult_n_12,
      P(10) => tile_0_mult_n_13,
      P(9) => tile_0_mult_n_14,
      P(8) => tile_0_mult_n_15,
      P(7) => tile_0_mult_n_16,
      P(6) => tile_0_mult_n_17,
      P(5) => tile_0_mult_n_18,
      P(4) => tile_0_mult_n_19,
      P(3) => tile_0_mult_n_20,
      P(2) => tile_0_mult_n_21,
      P(1) => tile_0_mult_n_22,
      P(0) => tile_0_mult_n_23,
      S(3) => bitheapFinalAdd_bh7_n_0,
      S(2) => bitheapFinalAdd_bh7_n_1,
      S(1) => bitheapFinalAdd_bh7_n_2,
      S(0) => bitheapFinalAdd_bh7_n_3,
      \X_1_d1_reg[17]_i_2\(23 downto 0) => \Mint__0\(23 downto 0)
    );
tile_0_mult: entity work.design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9
     port map (
      CO(0) => tile_0_mult_n_43,
      Cin => Cin,
      Cin_1_d1_reg(0) => \^mint\(24),
      Cin_1_d1_reg_0(3) => bitheapFinalAdd_bh7_n_4,
      Cin_1_d1_reg_0(2) => bitheapFinalAdd_bh7_n_5,
      Cin_1_d1_reg_0(1) => bitheapFinalAdd_bh7_n_6,
      Cin_1_d1_reg_0(0) => bitheapFinalAdd_bh7_n_7,
      Mint_0(17 downto 0) => \^mint\(17 downto 0),
      P(23) => tile_0_mult_n_0,
      P(22) => tile_0_mult_n_1,
      P(21) => tile_0_mult_n_2,
      P(20) => tile_0_mult_n_3,
      P(19) => tile_0_mult_n_4,
      P(18) => tile_0_mult_n_5,
      P(17) => tile_0_mult_n_6,
      P(16) => tile_0_mult_n_7,
      P(15) => tile_0_mult_n_8,
      P(14) => tile_0_mult_n_9,
      P(13) => tile_0_mult_n_10,
      P(12) => tile_0_mult_n_11,
      P(11) => tile_0_mult_n_12,
      P(10) => tile_0_mult_n_13,
      P(9) => tile_0_mult_n_14,
      P(8) => tile_0_mult_n_15,
      P(7) => tile_0_mult_n_16,
      P(6) => tile_0_mult_n_17,
      P(5) => tile_0_mult_n_18,
      P(4) => tile_0_mult_n_19,
      P(3) => tile_0_mult_n_20,
      P(2) => tile_0_mult_n_21,
      P(1) => tile_0_mult_n_22,
      P(0) => tile_0_mult_n_23,
      S(3) => bitheapFinalAdd_bh7_n_0,
      S(2) => bitheapFinalAdd_bh7_n_1,
      S(1) => bitheapFinalAdd_bh7_n_2,
      S(0) => bitheapFinalAdd_bh7_n_3,
      X(15 downto 0) => X(15 downto 0),
      \X_1_d1_reg[13]\(3) => bitheapFinalAdd_bh7_n_16,
      \X_1_d1_reg[13]\(2) => bitheapFinalAdd_bh7_n_17,
      \X_1_d1_reg[13]\(1) => bitheapFinalAdd_bh7_n_18,
      \X_1_d1_reg[13]\(0) => bitheapFinalAdd_bh7_n_19,
      \X_1_d1_reg[17]\(3) => bitheapFinalAdd_bh7_n_20,
      \X_1_d1_reg[17]\(2) => bitheapFinalAdd_bh7_n_21,
      \X_1_d1_reg[17]\(1) => bitheapFinalAdd_bh7_n_22,
      \X_1_d1_reg[17]\(0) => bitheapFinalAdd_bh7_n_23,
      \X_1_d1_reg[5]\(3) => bitheapFinalAdd_bh7_n_8,
      \X_1_d1_reg[5]\(2) => bitheapFinalAdd_bh7_n_9,
      \X_1_d1_reg[5]\(1) => bitheapFinalAdd_bh7_n_10,
      \X_1_d1_reg[5]\(0) => bitheapFinalAdd_bh7_n_11,
      \X_1_d1_reg[9]\(3) => bitheapFinalAdd_bh7_n_12,
      \X_1_d1_reg[9]\(2) => bitheapFinalAdd_bh7_n_13,
      \X_1_d1_reg[9]\(1) => bitheapFinalAdd_bh7_n_14,
      \X_1_d1_reg[9]\(0) => bitheapFinalAdd_bh7_n_15
    );
tile_1_mult: entity work.design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11
     port map (
      CO(0) => tile_0_mult_n_43,
      Mint_0(23 downto 0) => \Mint__0\(23 downto 0),
      Mint_1(6 downto 0) => \^mint\(24 downto 18),
      X(5 downto 0) => X(21 downto 16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5_5 is
  port (
    Cin : out STD_LOGIC;
    Mint : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Mint_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Mint_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    is_stored : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    Mint_5 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Mint_6 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5_5 : entity is "IntMultiplier_F250_uid5";
end design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5_5;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5_5 is
  signal \Mint__0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal bitheapFinalAdd_bh7_n_0 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_1 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_10 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_11 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_12 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_13 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_14 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_15 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_16 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_17 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_18 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_19 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_2 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_20 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_21 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_22 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_23 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_3 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_4 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_5 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_6 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_7 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_8 : STD_LOGIC;
  signal bitheapFinalAdd_bh7_n_9 : STD_LOGIC;
  signal tile_0_mult_n_0 : STD_LOGIC;
  signal tile_0_mult_n_1 : STD_LOGIC;
  signal tile_0_mult_n_10 : STD_LOGIC;
  signal tile_0_mult_n_11 : STD_LOGIC;
  signal tile_0_mult_n_12 : STD_LOGIC;
  signal tile_0_mult_n_13 : STD_LOGIC;
  signal tile_0_mult_n_14 : STD_LOGIC;
  signal tile_0_mult_n_15 : STD_LOGIC;
  signal tile_0_mult_n_16 : STD_LOGIC;
  signal tile_0_mult_n_17 : STD_LOGIC;
  signal tile_0_mult_n_18 : STD_LOGIC;
  signal tile_0_mult_n_19 : STD_LOGIC;
  signal tile_0_mult_n_2 : STD_LOGIC;
  signal tile_0_mult_n_20 : STD_LOGIC;
  signal tile_0_mult_n_21 : STD_LOGIC;
  signal tile_0_mult_n_22 : STD_LOGIC;
  signal tile_0_mult_n_23 : STD_LOGIC;
  signal tile_0_mult_n_3 : STD_LOGIC;
  signal tile_0_mult_n_39 : STD_LOGIC;
  signal tile_0_mult_n_4 : STD_LOGIC;
  signal tile_0_mult_n_5 : STD_LOGIC;
  signal tile_0_mult_n_6 : STD_LOGIC;
  signal tile_0_mult_n_7 : STD_LOGIC;
  signal tile_0_mult_n_8 : STD_LOGIC;
  signal tile_0_mult_n_9 : STD_LOGIC;
begin
  O(2 downto 0) <= \^o\(2 downto 0);
bitheapFinalAdd_bh7: entity work.design_1_audio_interface_wrap_0_0_IntAdder_32_F250_uid14_6
     port map (
      Mint(3) => bitheapFinalAdd_bh7_n_4,
      Mint(2) => bitheapFinalAdd_bh7_n_5,
      Mint(1) => bitheapFinalAdd_bh7_n_6,
      Mint(0) => bitheapFinalAdd_bh7_n_7,
      Mint_0(3) => bitheapFinalAdd_bh7_n_8,
      Mint_0(2) => bitheapFinalAdd_bh7_n_9,
      Mint_0(1) => bitheapFinalAdd_bh7_n_10,
      Mint_0(0) => bitheapFinalAdd_bh7_n_11,
      Mint_1(3) => bitheapFinalAdd_bh7_n_12,
      Mint_1(2) => bitheapFinalAdd_bh7_n_13,
      Mint_1(1) => bitheapFinalAdd_bh7_n_14,
      Mint_1(0) => bitheapFinalAdd_bh7_n_15,
      Mint_2(3) => bitheapFinalAdd_bh7_n_16,
      Mint_2(2) => bitheapFinalAdd_bh7_n_17,
      Mint_2(1) => bitheapFinalAdd_bh7_n_18,
      Mint_2(0) => bitheapFinalAdd_bh7_n_19,
      Mint_3(3) => bitheapFinalAdd_bh7_n_20,
      Mint_3(2) => bitheapFinalAdd_bh7_n_21,
      Mint_3(1) => bitheapFinalAdd_bh7_n_22,
      Mint_3(0) => bitheapFinalAdd_bh7_n_23,
      P(23) => tile_0_mult_n_0,
      P(22) => tile_0_mult_n_1,
      P(21) => tile_0_mult_n_2,
      P(20) => tile_0_mult_n_3,
      P(19) => tile_0_mult_n_4,
      P(18) => tile_0_mult_n_5,
      P(17) => tile_0_mult_n_6,
      P(16) => tile_0_mult_n_7,
      P(15) => tile_0_mult_n_8,
      P(14) => tile_0_mult_n_9,
      P(13) => tile_0_mult_n_10,
      P(12) => tile_0_mult_n_11,
      P(11) => tile_0_mult_n_12,
      P(10) => tile_0_mult_n_13,
      P(9) => tile_0_mult_n_14,
      P(8) => tile_0_mult_n_15,
      P(7) => tile_0_mult_n_16,
      P(6) => tile_0_mult_n_17,
      P(5) => tile_0_mult_n_18,
      P(4) => tile_0_mult_n_19,
      P(3) => tile_0_mult_n_20,
      P(2) => tile_0_mult_n_21,
      P(1) => tile_0_mult_n_22,
      P(0) => tile_0_mult_n_23,
      S(3) => bitheapFinalAdd_bh7_n_0,
      S(2) => bitheapFinalAdd_bh7_n_1,
      S(1) => bitheapFinalAdd_bh7_n_2,
      S(0) => bitheapFinalAdd_bh7_n_3,
      \X_1_d1_reg[17]_i_2__0\(23 downto 0) => \Mint__0\(23 downto 0)
    );
tile_0_mult: entity work.design_1_audio_interface_wrap_0_0_DSPBlock_17x24_F250_uid9_7
     port map (
      CO(0) => tile_0_mult_n_39,
      Cin => Cin,
      Cin_1_d1_reg(3) => bitheapFinalAdd_bh7_n_4,
      Cin_1_d1_reg(2) => bitheapFinalAdd_bh7_n_5,
      Cin_1_d1_reg(1) => bitheapFinalAdd_bh7_n_6,
      Cin_1_d1_reg(0) => bitheapFinalAdd_bh7_n_7,
      Mint_0(1 downto 0) => Mint(1 downto 0),
      Mint_1(3 downto 0) => Mint_0(3 downto 0),
      Mint_2(3 downto 0) => Mint_1(3 downto 0),
      Mint_3(3 downto 0) => Mint_2(3 downto 0),
      Mint_4(3 downto 0) => Mint_3(3 downto 0),
      Mint_5(16 downto 0) => Mint_5(16 downto 0),
      O(0) => \^o\(2),
      P(23) => tile_0_mult_n_0,
      P(22) => tile_0_mult_n_1,
      P(21) => tile_0_mult_n_2,
      P(20) => tile_0_mult_n_3,
      P(19) => tile_0_mult_n_4,
      P(18) => tile_0_mult_n_5,
      P(17) => tile_0_mult_n_6,
      P(16) => tile_0_mult_n_7,
      P(15) => tile_0_mult_n_8,
      P(14) => tile_0_mult_n_9,
      P(13) => tile_0_mult_n_10,
      P(12) => tile_0_mult_n_11,
      P(11) => tile_0_mult_n_12,
      P(10) => tile_0_mult_n_13,
      P(9) => tile_0_mult_n_14,
      P(8) => tile_0_mult_n_15,
      P(7) => tile_0_mult_n_16,
      P(6) => tile_0_mult_n_17,
      P(5) => tile_0_mult_n_18,
      P(4) => tile_0_mult_n_19,
      P(3) => tile_0_mult_n_20,
      P(2) => tile_0_mult_n_21,
      P(1) => tile_0_mult_n_22,
      P(0) => tile_0_mult_n_23,
      S(3) => bitheapFinalAdd_bh7_n_0,
      S(2) => bitheapFinalAdd_bh7_n_1,
      S(1) => bitheapFinalAdd_bh7_n_2,
      S(0) => bitheapFinalAdd_bh7_n_3,
      \X_1_d1_reg[13]\(3) => bitheapFinalAdd_bh7_n_16,
      \X_1_d1_reg[13]\(2) => bitheapFinalAdd_bh7_n_17,
      \X_1_d1_reg[13]\(1) => bitheapFinalAdd_bh7_n_18,
      \X_1_d1_reg[13]\(0) => bitheapFinalAdd_bh7_n_19,
      \X_1_d1_reg[17]\(3) => bitheapFinalAdd_bh7_n_20,
      \X_1_d1_reg[17]\(2) => bitheapFinalAdd_bh7_n_21,
      \X_1_d1_reg[17]\(1) => bitheapFinalAdd_bh7_n_22,
      \X_1_d1_reg[17]\(0) => bitheapFinalAdd_bh7_n_23,
      \X_1_d1_reg[5]\(3) => bitheapFinalAdd_bh7_n_8,
      \X_1_d1_reg[5]\(2) => bitheapFinalAdd_bh7_n_9,
      \X_1_d1_reg[5]\(1) => bitheapFinalAdd_bh7_n_10,
      \X_1_d1_reg[5]\(0) => bitheapFinalAdd_bh7_n_11,
      \X_1_d1_reg[9]\(3) => bitheapFinalAdd_bh7_n_12,
      \X_1_d1_reg[9]\(2) => bitheapFinalAdd_bh7_n_13,
      \X_1_d1_reg[9]\(1) => bitheapFinalAdd_bh7_n_14,
      \X_1_d1_reg[9]\(0) => bitheapFinalAdd_bh7_n_15,
      is_stored => is_stored,
      sys_clk => sys_clk
    );
tile_1_mult: entity work.design_1_audio_interface_wrap_0_0_DSPBlock_7x24_F250_uid11_8
     port map (
      CO(0) => tile_0_mult_n_39,
      Mint_0(23 downto 0) => \Mint__0\(23 downto 0),
      Mint_1(3 downto 0) => Mint_4(3 downto 0),
      Mint_2(5 downto 0) => Mint_6(5 downto 0),
      O(2 downto 0) => \^o\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_pcc is
  port (
    sig_xfer_calc_err_reg_reg_0 : out STD_LOGIC;
    sig_xfer_type_reg : out STD_LOGIC;
    sig_xfer_cmd_cmplt_reg : out STD_LOGIC;
    sig_xfer_is_seq_reg : out STD_LOGIC;
    sig_xfer_eof_reg : out STD_LOGIC;
    sig_pcc2data_cmd_valid : out STD_LOGIC;
    sig_calc_error_pushed_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    \sig_xfer_len_reg_reg[3]_0\ : out STD_LOGIC;
    \sig_xfer_len_reg_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_addr_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_xfer_strt_strb_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_cmd2dre_valid_reg_0 : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_cmd2pcc_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \sig_xfer_end_strb_reg_reg[0]_0\ : in STD_LOGIC;
    \sig_cmd_mst_be_reg[0]\ : in STD_LOGIC;
    sig_push_cmd_reg : in STD_LOGIC;
    sig_rdc2pcc_cmd_ready : in STD_LOGIC;
    sig_cmd2all_doing_read : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_cmd_mst_be : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_pcc : entity is "axi_master_burst_pcc";
end design_1_audio_interface_wrap_0_0_axi_master_burst_pcc;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[9]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_adjusted_addr_incr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_first_xfer_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[9]\ : STD_LOGIC;
  signal \GEN_ADDR_MODE.sig_end_addr_us\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sig_adjusted_addr_incr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_btt_cntr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sig_btt_cntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa1_carry_n_3 : STD_LOGIC;
  signal sig_byte_change_minus1 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal sig_bytes_to_mbaa : STD_LOGIC_VECTOR ( 6 to 6 );
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_finish_addr_offset_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_first_xfer : STD_LOGIC;
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_burst_type_reg_i_1_n_0 : STD_LOGIC;
  signal sig_input_drr_reg_i_1_n_0 : STD_LOGIC;
  signal sig_input_eof_reg : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_input_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_last_xfer_valid0_out : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_pcc2addr_cmd_valid : STD_LOGIC;
  signal sig_pcc2all_calc_err : STD_LOGIC;
  signal \^sig_pcc2data_cmd_valid\ : STD_LOGIC;
  signal sig_predict_addr_lsh_im : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_imreg : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sig_push_input_reg13_out : STD_LOGIC;
  signal sig_push_xfer_reg12_out : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_strbgen_bytes_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \sig_strbgen_bytes_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal sig_xfer_addr_reg0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg_i_3_n_0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg_i_6_n_0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg_i_7_n_0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg_i_8_n_0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg_i_9_n_0 : STD_LOGIC;
  signal sig_xfer_end_strb_imreg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_xfer_end_strb_imreg[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_imreg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal sig_xfer_eof_reg0 : STD_LOGIC;
  signal sig_xfer_is_seq_reg_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_len_eq_0 : STD_LOGIC;
  signal sig_xfer_len_eq_0_reg : STD_LOGIC;
  signal \^sig_xfer_len_reg_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_3_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sig_xfer_strt_strb2use : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_strt_strb_imreg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_xfer_strt_strb_imreg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_imreg[3]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lt_b2mbaa1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[1]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair111";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[3]\ : label is "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:0000001,calc_2:0001000,wait_on_xfer_push:0010000,chk_if_done:0100000,error_trap:1000000,calc_1:0000100,wait_for_cmd:0000010";
  attribute SOFT_HLUTNM of \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_ADDR_32.sig_addr_cntr_lsh[0]_i_1\ : label is "soft_lutpair105";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \GEN_ADDR_32.sig_adjusted_addr_incr_reg[2]_i_1\ : label is "soft_lutpair115";
  attribute ADDER_THRESHOLD of \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa1_carry : label is 11;
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa1_carry_i_9 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of sig_cmd2addr_valid_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_cmd2dre_valid_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_finish_addr_offset_reg[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of sig_rd_addr_valid_reg_i_2 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_strbgen_bytes_reg[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of sig_xfer_cmd_cmplt_reg_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_imreg[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_imreg[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of sig_xfer_eof_reg_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_imreg[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_imreg[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_imreg[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_imreg[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_reg[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_reg[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_reg[3]_i_1\ : label is "soft_lutpair113";
begin
  sig_pcc2data_cmd_valid <= \^sig_pcc2data_cmd_valid\;
  \sig_xfer_len_reg_reg[3]_1\(3 downto 0) <= \^sig_xfer_len_reg_reg[3]_1\(3 downto 0);
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => sig_push_input_reg13_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I3 => sig_parent_done,
      I4 => sig_calc_error_pushed,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_pcc2all_calc_err,
      I1 => sig_cmd2pcc_cmd_valid,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      O => sig_push_input_reg13_out
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => sig_push_input_reg13_out,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => sig_parent_done,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I4 => sig_calc_error_pushed,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[4]\,
      O => \FSM_onehot_sig_pcc_sm_state[4]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[4]\,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_calc_error_pushed,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => sig_cmd2dre_valid_reg_0
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => sig_cmd2dre_valid_reg_0
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => sig_cmd2dre_valid_reg_0
    );
\FSM_onehot_sig_pcc_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_xfer_reg_ns,
      R => sig_cmd2dre_valid_reg_0
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[4]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[4]\,
      R => sig_cmd2dre_valid_reg_0
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => sig_cmd2dre_valid_reg_0
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAC0"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(0),
      I1 => sig_btt_cntr(0),
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0\,
      I3 => sig_first_xfer,
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_1_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa1,
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0\,
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FBFB0808080808"
    )
        port map (
      I0 => sig_btt_cntr(1),
      I1 => sig_btt_lt_b2mbaa1,
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0\,
      I3 => sig_mbaa_addr_cntr_slice(1),
      I4 => sig_mbaa_addr_cntr_slice(0),
      I5 => sig_first_xfer,
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => sig_btt_cntr(2),
      I1 => sig_btt_lt_b2mbaa1,
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0\,
      I3 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2_n_0\,
      I4 => sig_first_xfer,
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(2),
      I1 => sig_mbaa_addr_cntr_slice(1),
      I2 => sig_mbaa_addr_cntr_slice(0),
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_2_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => sig_btt_cntr(3),
      I1 => sig_btt_lt_b2mbaa1,
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0\,
      I3 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_2_n_0\,
      I4 => sig_first_xfer,
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(1),
      I1 => sig_mbaa_addr_cntr_slice(0),
      I2 => sig_mbaa_addr_cntr_slice(2),
      I3 => sig_mbaa_addr_cntr_slice(3),
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_2_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB080808"
    )
        port map (
      I0 => sig_btt_cntr(4),
      I1 => sig_btt_lt_b2mbaa1,
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0\,
      I3 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2_n_0\,
      I4 => sig_first_xfer,
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(4),
      I1 => sig_mbaa_addr_cntr_slice(3),
      I2 => sig_mbaa_addr_cntr_slice(1),
      I3 => sig_mbaa_addr_cntr_slice(0),
      I4 => sig_mbaa_addr_cntr_slice(2),
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_2_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88808"
    )
        port map (
      I0 => sig_first_xfer,
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_2_n_0\,
      I2 => sig_btt_lt_b2mbaa1,
      I3 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0\,
      I4 => sig_btt_cntr(5),
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_1_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(5),
      I1 => sig_mbaa_addr_cntr_slice(4),
      I2 => sig_mbaa_addr_cntr_slice(2),
      I3 => sig_mbaa_addr_cntr_slice(0),
      I4 => sig_mbaa_addr_cntr_slice(1),
      I5 => sig_mbaa_addr_cntr_slice(3),
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_2_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0\,
      I1 => sig_btt_lt_b2mbaa1,
      I2 => sig_bytes_to_mbaa(6),
      I3 => sig_first_xfer,
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_1_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_btt_cntr(11),
      I1 => sig_btt_cntr(10),
      I2 => sig_btt_cntr(7),
      I3 => sig_btt_cntr(8),
      I4 => sig_btt_cntr(9),
      I5 => sig_btt_cntr(6),
      O => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_1_n_0\,
      Q => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[0]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1_n_0\,
      Q => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[1]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0\,
      Q => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[2]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0\,
      Q => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[3]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0\,
      Q => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[4]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_1_n_0\,
      Q => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[5]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_1_n_0\,
      Q => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[6]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[0]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2pcc_cmd_valid,
      I4 => sig_pcc2all_calc_err,
      O => p_1_in(0)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(7),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(8),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(9),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(10),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(11),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => sig_push_input_reg13_out,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_input_burst_type_reg,
      O => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(12),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_predict_addr_lsh_imreg(15),
      O => p_1_in(15)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[1]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2pcc_cmd_valid,
      I4 => sig_pcc2all_calc_err,
      O => p_1_in(1)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[2]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2pcc_cmd_valid,
      I4 => sig_pcc2all_calc_err,
      O => p_1_in(2)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(0),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(1),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(2),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(3),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(4),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(5),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(6),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => sig_mbaa_addr_cntr_slice(0),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[10]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[11]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[12]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[13]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[14]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => sig_mbaa_addr_cntr_slice(1),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => sig_mbaa_addr_cntr_slice(2),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => sig_mbaa_addr_cntr_slice(3),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => sig_mbaa_addr_cntr_slice(4),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => sig_mbaa_addr_cntr_slice(5),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[6]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[7]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[8]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[9]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => sig_push_input_reg13_out,
      I1 => sig_predict_addr_lsh_imreg(15),
      I2 => p_1_in_0,
      I3 => sig_input_burst_type_reg,
      I4 => sig_ld_xfer_reg,
      I5 => sig_xfer_reg_empty,
      O => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(13),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(0),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_3_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(16),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(3),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_4_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(15),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(2),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_5_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(14),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(1),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_6_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555C55555"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(0),
      I1 => Q(13),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2pcc_cmd_valid,
      I5 => sig_pcc2all_calc_err,
      O => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_7_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(28),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(15),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_2_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(27),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(14),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_3_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(26),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(13),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_4_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(25),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(12),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_5_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(20),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(7),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_2_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(19),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(6),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_3_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(18),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(5),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_4_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(17),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(4),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_5_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(24),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(11),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_2_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(23),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(10),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_3_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(22),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(9),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_4_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(21),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(8),
      O => \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_5_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_7\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(0),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(2) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_1\,
      CO(1) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_2\,
      CO(0) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_3_n_0\,
      O(3) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_4\,
      O(2) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_5\,
      O(1) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_6\,
      O(0) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_7\,
      S(3) => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_4_n_0\,
      S(2) => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_5_n_0\,
      S(1) => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_6_n_0\,
      S(0) => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_7_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_5\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(10),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_4\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(11),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_7\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(12),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_1\,
      CO(1) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_2\,
      CO(0) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_4\,
      O(2) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_5\,
      O(1) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_6\,
      O(0) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_7\,
      S(3) => \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_2_n_0\,
      S(2) => \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_3_n_0\,
      S(1) => \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_4_n_0\,
      S(0) => \GEN_ADDR_32.sig_addr_cntr_msh[12]_i_5_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_6\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(13),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_5\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(14),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[12]_i_1_n_4\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(15),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_6\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(1),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_5\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(2),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_4\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(3),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_7\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(4),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_32.sig_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(3) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(2) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_1\,
      CO(1) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_2\,
      CO(0) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_4\,
      O(2) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_5\,
      O(1) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_6\,
      O(0) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_7\,
      S(3) => \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_2_n_0\,
      S(2) => \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_3_n_0\,
      S(1) => \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_4_n_0\,
      S(0) => \GEN_ADDR_32.sig_addr_cntr_msh[4]_i_5_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_6\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(5),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_5\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(6),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_4\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(7),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_7\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(8),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_32.sig_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(3) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(2) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_1\,
      CO(1) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_2\,
      CO(0) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_4\,
      O(2) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_5\,
      O(1) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_6\,
      O(0) => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_7\,
      S(3) => \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_2_n_0\,
      S(2) => \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_3_n_0\,
      S(1) => \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_4_n_0\,
      S(0) => \GEN_ADDR_32.sig_addr_cntr_msh[8]_i_5_n_0\
    );
\GEN_ADDR_32.sig_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0\,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg[8]_i_1_n_6\,
      Q => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(9),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0\,
      I1 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_2_n_0\,
      O => \GEN_ADDR_32.sig_adjusted_addr_incr_reg[2]_i_1_n_0\
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_2_n_0\,
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0\,
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0\,
      O => sig_adjusted_addr_incr(3)
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03573F570F57FF57"
    )
        port map (
      I0 => sig_first_xfer,
      I1 => sig_mbaa_addr_cntr_slice(0),
      I2 => sig_mbaa_addr_cntr_slice(1),
      I3 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0\,
      I4 => sig_btt_cntr(1),
      I5 => sig_btt_cntr(0),
      O => \GEN_ADDR_32.sig_adjusted_addr_incr_reg[3]_i_2_n_0\
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0\,
      I1 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_2_n_0\,
      O => sig_adjusted_addr_incr(4)
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777B888B888B888"
    )
        port map (
      I0 => sig_btt_cntr(5),
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0\,
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_2_n_0\,
      I3 => sig_first_xfer,
      I4 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_2_n_0\,
      I5 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0\,
      O => sig_adjusted_addr_incr(5)
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808000"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0\,
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0\,
      I2 => sig_mbaa_addr_cntr_slice(1),
      I3 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1_n_0\,
      I4 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_3_n_0\,
      O => \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_2_n_0\
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0800"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(0),
      I1 => sig_btt_cntr(0),
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_2_n_0\,
      I3 => sig_btt_lt_b2mbaa1,
      I4 => sig_first_xfer,
      O => \GEN_ADDR_32.sig_adjusted_addr_incr_reg[5]_i_3_n_0\
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_adjusted_addr_incr(0),
      Q => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_adjusted_addr_incr(1),
      Q => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \GEN_ADDR_32.sig_adjusted_addr_incr_reg[2]_i_1_n_0\,
      Q => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_adjusted_addr_incr(3),
      Q => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_adjusted_addr_incr(4),
      Q => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[4]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_adjusted_addr_incr(5),
      Q => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[5]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_first_xfer_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054545454545454"
    )
        port map (
      I0 => sig_cmd2dre_valid_reg_0,
      I1 => sig_push_input_reg13_out,
      I2 => sig_first_xfer,
      I3 => sig_xfer_reg_empty,
      I4 => sig_ld_xfer_reg,
      I5 => sig_input_burst_type_reg,
      O => \GEN_ADDR_32.sig_first_xfer_i_1_n_0\
    );
\GEN_ADDR_32.sig_first_xfer_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \GEN_ADDR_32.sig_first_xfer_i_1_n_0\,
      Q => sig_first_xfer,
      R => '0'
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(3),
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[3]\,
      O => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_2_n_0\
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(2),
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[2]\,
      O => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_3_n_0\
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(1),
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[1]\,
      O => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_4_n_0\
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(0),
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[0]\,
      O => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_5_n_0\
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[6]\,
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[6]\,
      O => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_2_n_0\
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(5),
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[5]\,
      O => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_3_n_0\
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(4),
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[4]\,
      O => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_4_n_0\
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(0),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[0]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(10),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[10]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(11),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[11]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_0\,
      CO(3) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_0\,
      CO(2) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_1\,
      CO(1) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_2\,
      CO(0) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sig_predict_addr_lsh_im(11 downto 8),
      S(3) => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[11]\,
      S(2) => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[10]\,
      S(1) => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[9]\,
      S(0) => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[8]\
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(12),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[12]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(13),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[13]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(14),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[14]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(15),
      Q => sig_predict_addr_lsh_imreg(15),
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[11]_i_1_n_0\,
      CO(3) => \NLW_GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_1\,
      CO(1) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_2\,
      CO(0) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sig_predict_addr_lsh_im(15 downto 12),
      S(3) => p_1_in_0,
      S(2) => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[14]\,
      S(1) => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[13]\,
      S(0) => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[12]\
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(1),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[1]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(2),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[2]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(3),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[3]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_0\,
      CO(2) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_1\,
      CO(1) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_2\,
      CO(0) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_mbaa_addr_cntr_slice(3 downto 0),
      O(3 downto 0) => sig_predict_addr_lsh_im(3 downto 0),
      S(3) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_2_n_0\,
      S(2) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_3_n_0\,
      S(1) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_4_n_0\,
      S(0) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[3]_i_5_n_0\
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(4),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[4]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(5),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[5]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(6),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[6]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(7),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[7]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[3]_i_1_n_0\,
      CO(3) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_0\,
      CO(2) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_1\,
      CO(1) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_2\,
      CO(0) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[6]\,
      DI(1 downto 0) => sig_mbaa_addr_cntr_slice(5 downto 4),
      O(3 downto 0) => sig_predict_addr_lsh_im(7 downto 4),
      S(3) => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[7]\,
      S(2) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_2_n_0\,
      S(1) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_3_n_0\,
      S(0) => \GEN_ADDR_32.sig_predict_addr_lsh_imreg[7]_i_4_n_0\
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(8),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[8]\,
      R => sig_cmd2dre_valid_reg_0
    );
\GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im(9),
      Q => \GEN_ADDR_32.sig_predict_addr_lsh_imreg_reg_n_0_[9]\,
      R => sig_cmd2dre_valid_reg_0
    );
I_END_STRB_GEN: entity work.\design_1_audio_interface_wrap_0_0_axi_master_burst_strb_gen__parameterized0\
     port map (
      D(0) => \GEN_ADDR_MODE.sig_end_addr_us\(1),
      Q(1 downto 0) => sig_finish_addr_offset_reg(1 downto 0)
    );
\sig_btt_cntr[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_sm_halt_reg,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[11]_i_2_n_0\
    );
\sig_btt_cntr[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_sm_halt_reg,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[11]_i_3_n_0\
    );
\sig_btt_cntr[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_sm_halt_reg,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[11]_i_4_n_0\
    );
\sig_btt_cntr[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_pcc2all_calc_err,
      I1 => sig_cmd2pcc_cmd_valid,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_btt_cntr(11),
      O => \sig_btt_cntr[11]_i_5_n_0\
    );
\sig_btt_cntr[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_pcc2all_calc_err,
      I1 => sig_cmd2pcc_cmd_valid,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_btt_cntr(10),
      O => \sig_btt_cntr[11]_i_6_n_0\
    );
\sig_btt_cntr[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_pcc2all_calc_err,
      I1 => sig_cmd2pcc_cmd_valid,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_btt_cntr(9),
      O => \sig_btt_cntr[11]_i_7_n_0\
    );
\sig_btt_cntr[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_pcc2all_calc_err,
      I1 => sig_cmd2pcc_cmd_valid,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_btt_cntr(8),
      O => \sig_btt_cntr[11]_i_8_n_0\
    );
\sig_btt_cntr[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAA55455555"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[0]\,
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_btt_cntr(0),
      O => \sig_btt_cntr[3]_i_10_n_0\
    );
\sig_btt_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_sm_halt_reg,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[3]_i_2_n_0\
    );
\sig_btt_cntr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[3]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2pcc_cmd_valid,
      I4 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[3]_i_3_n_0\
    );
\sig_btt_cntr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[2]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2pcc_cmd_valid,
      I4 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[3]_i_4_n_0\
    );
\sig_btt_cntr[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[1]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2pcc_cmd_valid,
      I4 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[3]_i_5_n_0\
    );
\sig_btt_cntr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[0]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2pcc_cmd_valid,
      I4 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[3]_i_6_n_0\
    );
\sig_btt_cntr[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAA55455555"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[3]\,
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_btt_cntr(3),
      O => \sig_btt_cntr[3]_i_7_n_0\
    );
\sig_btt_cntr[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[2]\,
      I1 => sig_btt_cntr(2),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd_mst_be(0),
      O => \sig_btt_cntr[3]_i_8_n_0\
    );
\sig_btt_cntr[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAA55455555"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[1]\,
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_btt_cntr(1),
      O => \sig_btt_cntr[3]_i_9_n_0\
    );
\sig_btt_cntr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_sm_halt_reg,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[7]_i_2_n_0\
    );
\sig_btt_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[6]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2pcc_cmd_valid,
      I4 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[7]_i_3_n_0\
    );
\sig_btt_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[5]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2pcc_cmd_valid,
      I4 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[7]_i_4_n_0\
    );
\sig_btt_cntr[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[4]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2pcc_cmd_valid,
      I4 => sig_pcc2all_calc_err,
      O => \sig_btt_cntr[7]_i_5_n_0\
    );
\sig_btt_cntr[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_pcc2all_calc_err,
      I1 => sig_cmd2pcc_cmd_valid,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      I4 => sig_btt_cntr(7),
      O => \sig_btt_cntr[7]_i_6_n_0\
    );
\sig_btt_cntr[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAA55455555"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[6]\,
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_btt_cntr(6),
      O => \sig_btt_cntr[7]_i_7_n_0\
    );
\sig_btt_cntr[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAA55455555"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[5]\,
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_btt_cntr(5),
      O => \sig_btt_cntr[7]_i_8_n_0\
    );
\sig_btt_cntr[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAA55455555"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg_reg_n_0_[4]\,
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_btt_cntr(4),
      O => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_7\,
      Q => sig_btt_cntr(0),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_5\,
      Q => sig_btt_cntr(10),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_4\,
      Q => sig_btt_cntr(11),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_btt_cntr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(3) => \NLW_sig_btt_cntr_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_reg[11]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[11]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_btt_cntr[11]_i_2_n_0\,
      DI(1) => \sig_btt_cntr[11]_i_3_n_0\,
      DI(0) => \sig_btt_cntr[11]_i_4_n_0\,
      O(3) => \sig_btt_cntr_reg[11]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[11]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[11]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[11]_i_1_n_7\,
      S(3) => \sig_btt_cntr[11]_i_5_n_0\,
      S(2) => \sig_btt_cntr[11]_i_6_n_0\,
      S(1) => \sig_btt_cntr[11]_i_7_n_0\,
      S(0) => \sig_btt_cntr[11]_i_8_n_0\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_6\,
      Q => sig_btt_cntr(1),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_5\,
      Q => sig_btt_cntr(2),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_4\,
      Q => sig_btt_cntr(3),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_btt_cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_btt_cntr_reg[3]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[3]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[3]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[3]_i_1_n_3\,
      CYINIT => \sig_btt_cntr[3]_i_2_n_0\,
      DI(3) => \sig_btt_cntr[3]_i_3_n_0\,
      DI(2) => \sig_btt_cntr[3]_i_4_n_0\,
      DI(1) => \sig_btt_cntr[3]_i_5_n_0\,
      DI(0) => \sig_btt_cntr[3]_i_6_n_0\,
      O(3) => \sig_btt_cntr_reg[3]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[3]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[3]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[3]_i_1_n_7\,
      S(3) => \sig_btt_cntr[3]_i_7_n_0\,
      S(2) => \sig_btt_cntr[3]_i_8_n_0\,
      S(1) => \sig_btt_cntr[3]_i_9_n_0\,
      S(0) => \sig_btt_cntr[3]_i_10_n_0\
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_7\,
      Q => sig_btt_cntr(4),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_6\,
      Q => sig_btt_cntr(5),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_5\,
      Q => sig_btt_cntr(6),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_4\,
      Q => sig_btt_cntr(7),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_btt_cntr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[3]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[7]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[7]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[7]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[7]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[7]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[7]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[7]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[7]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[7]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[7]_i_1_n_7\,
      S(3) => \sig_btt_cntr[7]_i_6_n_0\,
      S(2) => \sig_btt_cntr[7]_i_7_n_0\,
      S(1) => \sig_btt_cntr[7]_i_8_n_0\,
      S(0) => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_7\,
      Q => sig_btt_cntr(8),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_6\,
      Q => sig_btt_cntr(9),
      R => sig_cmd2dre_valid_reg_0
    );
sig_btt_lt_b2mbaa1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa1,
      CO(2) => sig_btt_lt_b2mbaa1_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa1_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa1_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_bytes_to_mbaa(6),
      DI(2) => sig_btt_lt_b2mbaa1_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa1_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa1_carry_i_4_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa1_carry_i_5_n_0,
      S(2) => sig_btt_lt_b2mbaa1_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa1_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa1_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(4),
      I1 => sig_mbaa_addr_cntr_slice(2),
      I2 => sig_mbaa_addr_cntr_slice(0),
      I3 => sig_mbaa_addr_cntr_slice(1),
      I4 => sig_mbaa_addr_cntr_slice(3),
      I5 => sig_mbaa_addr_cntr_slice(5),
      O => sig_bytes_to_mbaa(6)
    );
sig_btt_lt_b2mbaa1_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10017C37"
    )
        port map (
      I0 => sig_btt_cntr(4),
      I1 => sig_mbaa_addr_cntr_slice(5),
      I2 => sig_mbaa_addr_cntr_slice(4),
      I3 => sig_btt_lt_b2mbaa1_carry_i_9_n_0,
      I4 => sig_btt_cntr(5),
      O => sig_btt_lt_b2mbaa1_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111417171774"
    )
        port map (
      I0 => sig_btt_cntr(3),
      I1 => sig_mbaa_addr_cntr_slice(3),
      I2 => sig_mbaa_addr_cntr_slice(2),
      I3 => sig_mbaa_addr_cntr_slice(0),
      I4 => sig_mbaa_addr_cntr_slice(1),
      I5 => sig_btt_cntr(2),
      O => sig_btt_lt_b2mbaa1_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
        port map (
      I0 => sig_btt_cntr(1),
      I1 => sig_mbaa_addr_cntr_slice(1),
      I2 => sig_mbaa_addr_cntr_slice(0),
      I3 => sig_btt_cntr(0),
      O => sig_btt_lt_b2mbaa1_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(5),
      I1 => sig_mbaa_addr_cntr_slice(3),
      I2 => sig_mbaa_addr_cntr_slice(1),
      I3 => sig_mbaa_addr_cntr_slice(0),
      I4 => sig_mbaa_addr_cntr_slice(2),
      I5 => sig_mbaa_addr_cntr_slice(4),
      O => sig_btt_lt_b2mbaa1_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa1_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => sig_btt_cntr(5),
      I1 => sig_mbaa_addr_cntr_slice(5),
      I2 => sig_mbaa_addr_cntr_slice(4),
      I3 => sig_btt_lt_b2mbaa1_carry_i_9_n_0,
      I4 => sig_btt_cntr(4),
      O => sig_btt_lt_b2mbaa1_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa1_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000156A856A80001"
    )
        port map (
      I0 => sig_btt_cntr(2),
      I1 => sig_mbaa_addr_cntr_slice(0),
      I2 => sig_mbaa_addr_cntr_slice(1),
      I3 => sig_mbaa_addr_cntr_slice(2),
      I4 => sig_btt_cntr(3),
      I5 => sig_mbaa_addr_cntr_slice(3),
      O => sig_btt_lt_b2mbaa1_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(0),
      I1 => sig_btt_cntr(0),
      I2 => sig_btt_cntr(1),
      I3 => sig_mbaa_addr_cntr_slice(1),
      O => sig_btt_lt_b2mbaa1_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa1_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(2),
      I1 => sig_mbaa_addr_cntr_slice(0),
      I2 => sig_mbaa_addr_cntr_slice(1),
      I3 => sig_mbaa_addr_cntr_slice(3),
      O => sig_btt_lt_b2mbaa1_carry_i_9_n_0
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => sig_pcc2all_calc_err,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => sig_calc_error_pushed,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => sig_calc_error_pushed,
      R => sig_cmd2dre_valid_reg_0
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDCCCCC"
    )
        port map (
      I0 => sig_cmd_mst_be(0),
      I1 => sig_pcc2all_calc_err,
      I2 => sig_cmd2pcc_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      O => sig_calc_error_reg_i_1_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_calc_error_reg_i_1_n_0,
      Q => sig_pcc2all_calc_err,
      R => sig_cmd2dre_valid_reg_0
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080808"
    )
        port map (
      I0 => sig_pcc2addr_cmd_valid,
      I1 => \sig_xfer_end_strb_reg_reg[0]_0\,
      I2 => sig_cmd2dre_valid_reg_0,
      I3 => sig_ld_xfer_reg,
      I4 => sig_xfer_reg_empty,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => sig_pcc2addr_cmd_valid,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054545400"
    )
        port map (
      I0 => sig_rdc2pcc_cmd_ready,
      I1 => sig_cmd2all_doing_read,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => sig_push_xfer_reg12_out,
      I4 => \^sig_pcc2data_cmd_valid\,
      I5 => sig_cmd2dre_valid_reg_0,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_pcc2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_ld_xfer_reg,
      I1 => sig_xfer_reg_empty,
      I2 => sig_first_xfer,
      I3 => sig_cmd2dre_valid_reg_n_0,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => sig_cmd2dre_valid_reg_0
    );
sig_cmd_full_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => \sig_cmd_mst_be_reg[0]\,
      I1 => sig_push_cmd_reg,
      I2 => sig_calc_error_pushed,
      I3 => sig_cmd2pcc_cmd_valid,
      I4 => sig_sm_halt_reg,
      I5 => sig_input_reg_empty,
      O => SR(0)
    );
sig_doing_write_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_cmd2pcc_cmd_valid,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      O => sig_calc_error_pushed_reg_0
    );
\sig_finish_addr_offset_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DC0"
    )
        port map (
      I0 => sig_first_xfer,
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0\,
      I2 => sig_btt_cntr(0),
      I3 => sig_mbaa_addr_cntr_slice(0),
      O => sig_adjusted_addr_incr(0)
    );
\sig_finish_addr_offset_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"906030C09F603FC0"
    )
        port map (
      I0 => sig_btt_cntr(0),
      I1 => sig_btt_cntr(1),
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_2_n_0\,
      I3 => sig_mbaa_addr_cntr_slice(1),
      I4 => sig_mbaa_addr_cntr_slice(0),
      I5 => sig_first_xfer,
      O => sig_adjusted_addr_incr(1)
    );
\sig_finish_addr_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_adjusted_addr_incr(0),
      Q => sig_finish_addr_offset_reg(0),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_finish_addr_offset_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_adjusted_addr_incr(1),
      Q => sig_finish_addr_offset_reg(1),
      R => sig_cmd2dre_valid_reg_0
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => sig_input_burst_type_reg,
      I1 => sig_push_input_reg13_out,
      I2 => sig_cmd2dre_valid_reg_0,
      I3 => sig_calc_error_pushed,
      I4 => sig_sm_pop_input_reg,
      O => sig_input_burst_type_reg_i_1_n_0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_input_burst_type_reg_i_1_n_0,
      Q => sig_input_burst_type_reg,
      R => '0'
    );
sig_input_drr_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => sig_input_eof_reg,
      I1 => sig_push_input_reg13_out,
      I2 => sig_cmd2dre_valid_reg_0,
      I3 => sig_calc_error_pushed,
      I4 => sig_sm_pop_input_reg,
      O => sig_input_drr_reg_i_1_n_0
    );
sig_input_drr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_input_drr_reg_i_1_n_0,
      Q => sig_input_eof_reg,
      R => '0'
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_push_input_reg13_out,
      I2 => sig_cmd2dre_valid_reg_0,
      I3 => sig_calc_error_pushed,
      I4 => sig_sm_pop_input_reg,
      O => sig_input_reg_empty_i_1_n_0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_input_reg_empty_i_1_n_0,
      Q => sig_input_reg_empty,
      R => '0'
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sig_xfer_len_reg_reg[3]_1\(3),
      I1 => \^sig_xfer_len_reg_reg[3]_1\(0),
      I2 => \^sig_xfer_len_reg_reg[3]_1\(2),
      I3 => \^sig_xfer_len_reg_reg[3]_1\(1),
      O => \sig_xfer_len_reg_reg[3]_0\
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_cmd2dre_valid_reg_0,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_parent_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045554000"
    )
        port map (
      I0 => sig_cmd2dre_valid_reg_0,
      I1 => sig_last_xfer_valid0_out,
      I2 => sig_xfer_reg_empty,
      I3 => sig_ld_xfer_reg,
      I4 => sig_parent_done,
      I5 => sig_push_input_reg13_out,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
sig_rd_addr_valid_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_pcc2addr_cmd_valid,
      I1 => \sig_xfer_end_strb_reg_reg[0]_0\,
      O => sig_push_addr_reg1_out
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I2 => sig_calc_error_pushed,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => sig_cmd2dre_valid_reg_0
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => sig_cmd2dre_valid_reg_0
    );
\sig_strbgen_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_mbaa_addr_cntr_slice(0),
      Q => sig_strbgen_addr_reg(0),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_strbgen_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_mbaa_addr_cntr_slice(1),
      Q => sig_strbgen_addr_reg(1),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_strbgen_bytes_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \sig_strbgen_bytes_reg_reg_n_0_[0]\,
      I1 => sig_sm_ld_calc2_reg_ns,
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[0]_i_1_n_0\,
      I3 => sig_strbgen_bytes_reg(2),
      I4 => sig_cmd2dre_valid_reg_0,
      O => \sig_strbgen_bytes_reg[0]_i_1_n_0\
    );
\sig_strbgen_bytes_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \sig_strbgen_bytes_reg_reg_n_0_[1]\,
      I1 => sig_sm_ld_calc2_reg_ns,
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[1]_i_1_n_0\,
      I3 => sig_strbgen_bytes_reg(2),
      I4 => sig_cmd2dre_valid_reg_0,
      O => \sig_strbgen_bytes_reg[1]_i_1_n_0\
    );
\sig_strbgen_bytes_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0\,
      I1 => sig_sm_ld_calc2_reg_ns,
      I2 => sig_strbgen_bytes_reg(2),
      I3 => \sig_strbgen_bytes_reg_reg_n_0_[2]\,
      O => \sig_strbgen_bytes_reg[2]_i_1_n_0\
    );
\sig_strbgen_bytes_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg_ns,
      I1 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[5]_i_1_n_0\,
      I2 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[4]_i_1_n_0\,
      I3 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[6]_i_1_n_0\,
      I4 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[3]_i_1_n_0\,
      I5 => \GEN_ADDR_32.sig_addr_cntr_incr_imreg[2]_i_1_n_0\,
      O => sig_strbgen_bytes_reg(2)
    );
\sig_strbgen_bytes_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_strbgen_bytes_reg[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_reg_reg_n_0_[0]\,
      R => '0'
    );
\sig_strbgen_bytes_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_strbgen_bytes_reg[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_reg_reg_n_0_[1]\,
      R => '0'
    );
\sig_strbgen_bytes_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_strbgen_bytes_reg[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_reg_reg_n_0_[2]\,
      R => sig_cmd2dre_valid_reg_0
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_mbaa_addr_cntr_slice(0),
      Q => \sig_xfer_addr_reg_reg[31]_0\(0),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[10]\,
      Q => \sig_xfer_addr_reg_reg[31]_0\(10),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[11]\,
      Q => \sig_xfer_addr_reg_reg[31]_0\(11),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[12]\,
      Q => \sig_xfer_addr_reg_reg[31]_0\(12),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[13]\,
      Q => \sig_xfer_addr_reg_reg[31]_0\(13),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[14]\,
      Q => \sig_xfer_addr_reg_reg[31]_0\(14),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => p_1_in_0,
      Q => \sig_xfer_addr_reg_reg[31]_0\(15),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(0),
      Q => \sig_xfer_addr_reg_reg[31]_0\(16),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(1),
      Q => \sig_xfer_addr_reg_reg[31]_0\(17),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(2),
      Q => \sig_xfer_addr_reg_reg[31]_0\(18),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(3),
      Q => \sig_xfer_addr_reg_reg[31]_0\(19),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_mbaa_addr_cntr_slice(1),
      Q => \sig_xfer_addr_reg_reg[31]_0\(1),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(4),
      Q => \sig_xfer_addr_reg_reg[31]_0\(20),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(5),
      Q => \sig_xfer_addr_reg_reg[31]_0\(21),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(6),
      Q => \sig_xfer_addr_reg_reg[31]_0\(22),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(7),
      Q => \sig_xfer_addr_reg_reg[31]_0\(23),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(8),
      Q => \sig_xfer_addr_reg_reg[31]_0\(24),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(9),
      Q => \sig_xfer_addr_reg_reg[31]_0\(25),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(10),
      Q => \sig_xfer_addr_reg_reg[31]_0\(26),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(11),
      Q => \sig_xfer_addr_reg_reg[31]_0\(27),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(12),
      Q => \sig_xfer_addr_reg_reg[31]_0\(28),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(13),
      Q => \sig_xfer_addr_reg_reg[31]_0\(29),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_mbaa_addr_cntr_slice(2),
      Q => \sig_xfer_addr_reg_reg[31]_0\(2),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(14),
      Q => \sig_xfer_addr_reg_reg[31]_0\(30),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_msh_reg\(15),
      Q => \sig_xfer_addr_reg_reg[31]_0\(31),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_mbaa_addr_cntr_slice(3),
      Q => \sig_xfer_addr_reg_reg[31]_0\(3),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_mbaa_addr_cntr_slice(4),
      Q => \sig_xfer_addr_reg_reg[31]_0\(4),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_mbaa_addr_cntr_slice(5),
      Q => \sig_xfer_addr_reg_reg[31]_0\(5),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[6]\,
      Q => \sig_xfer_addr_reg_reg[31]_0\(6),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[7]\,
      Q => \sig_xfer_addr_reg_reg[31]_0\(7),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[8]\,
      Q => \sig_xfer_addr_reg_reg[31]_0\(8),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => \GEN_ADDR_32.sig_addr_cntr_lsh_reg_n_0_[9]\,
      Q => \sig_xfer_addr_reg_reg[31]_0\(9),
      R => sig_xfer_addr_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_pcc2all_calc_err,
      Q => sig_xfer_calc_err_reg_reg_0,
      R => sig_xfer_addr_reg0
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_pcc2all_calc_err,
      I1 => sig_last_xfer_valid0_out,
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030400000004"
    )
        port map (
      I0 => sig_xfer_cmd_cmplt_reg_i_3_n_0,
      I1 => sig_xfer_cmd_cmplt_reg_i_4_n_0,
      I2 => sig_xfer_cmd_cmplt_reg_i_5_n_0,
      I3 => sig_btt_cntr(6),
      I4 => sig_xfer_cmd_cmplt_reg_i_6_n_0,
      I5 => sig_bytes_to_mbaa(6),
      O => sig_last_xfer_valid0_out
    );
sig_xfer_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => sig_xfer_cmd_cmplt_reg_i_7_n_0,
      I1 => sig_xfer_cmd_cmplt_reg_i_8_n_0,
      I2 => sig_xfer_cmd_cmplt_reg_i_9_n_0,
      I3 => sig_bytes_to_mbaa(6),
      I4 => sig_btt_lt_b2mbaa1,
      O => sig_xfer_cmd_cmplt_reg_i_3_n_0
    );
sig_xfer_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_btt_cntr(5),
      I1 => sig_btt_cntr(4),
      I2 => sig_btt_cntr(0),
      I3 => sig_btt_cntr(3),
      I4 => sig_btt_cntr(1),
      I5 => sig_btt_cntr(2),
      O => sig_xfer_cmd_cmplt_reg_i_4_n_0
    );
sig_xfer_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_btt_cntr(8),
      I1 => sig_btt_cntr(9),
      O => sig_xfer_cmd_cmplt_reg_i_5_n_0
    );
sig_xfer_cmd_cmplt_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_btt_cntr(7),
      I1 => sig_btt_cntr(10),
      I2 => sig_btt_cntr(11),
      O => sig_xfer_cmd_cmplt_reg_i_6_n_0
    );
sig_xfer_cmd_cmplt_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => sig_btt_cntr(5),
      I1 => sig_mbaa_addr_cntr_slice(5),
      I2 => sig_mbaa_addr_cntr_slice(4),
      I3 => sig_btt_lt_b2mbaa1_carry_i_9_n_0,
      I4 => sig_btt_cntr(4),
      O => sig_xfer_cmd_cmplt_reg_i_7_n_0
    );
sig_xfer_cmd_cmplt_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F99F9F9F9FF6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(3),
      I1 => sig_btt_cntr(3),
      I2 => sig_mbaa_addr_cntr_slice(2),
      I3 => sig_mbaa_addr_cntr_slice(1),
      I4 => sig_mbaa_addr_cntr_slice(0),
      I5 => sig_btt_cntr(2),
      O => sig_xfer_cmd_cmplt_reg_i_8_n_0
    );
sig_xfer_cmd_cmplt_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FF6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice(1),
      I1 => sig_btt_cntr(1),
      I2 => sig_btt_cntr(0),
      I3 => sig_mbaa_addr_cntr_slice(0),
      O => sig_xfer_cmd_cmplt_reg_i_9_n_0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => sig_xfer_cmd_cmplt_reg,
      R => sig_xfer_addr_reg0
    );
\sig_xfer_end_strb_imreg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_finish_addr_offset_reg(1),
      I1 => sig_finish_addr_offset_reg(0),
      O => \sig_xfer_end_strb_imreg[1]_i_1_n_0\
    );
\sig_xfer_end_strb_imreg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_finish_addr_offset_reg(1),
      I1 => sig_finish_addr_offset_reg(0),
      O => \sig_xfer_end_strb_imreg[3]_i_1_n_0\
    );
\sig_xfer_end_strb_imreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => '1',
      Q => sig_xfer_end_strb_imreg(0),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_xfer_end_strb_imreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_imreg[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_imreg(1),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_xfer_end_strb_imreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \GEN_ADDR_MODE.sig_end_addr_us\(1),
      Q => sig_xfer_end_strb_imreg(2),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_xfer_end_strb_imreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_end_strb_imreg[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_imreg(3),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_xfer_end_strb_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCAFFF"
    )
        port map (
      I0 => sig_xfer_strt_strb_imreg(0),
      I1 => sig_xfer_end_strb_imreg(0),
      I2 => sig_xfer_len_eq_0_reg,
      I3 => sig_first_xfer,
      I4 => sig_last_xfer_valid0_out,
      O => \sig_xfer_end_strb_reg[0]_i_1_n_0\
    );
\sig_xfer_end_strb_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCAFFF"
    )
        port map (
      I0 => sig_xfer_strt_strb_imreg(1),
      I1 => sig_xfer_end_strb_imreg(1),
      I2 => sig_xfer_len_eq_0_reg,
      I3 => sig_first_xfer,
      I4 => sig_last_xfer_valid0_out,
      O => \sig_xfer_end_strb_reg[1]_i_1_n_0\
    );
\sig_xfer_end_strb_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCAFFF"
    )
        port map (
      I0 => sig_xfer_strt_strb_imreg(2),
      I1 => sig_xfer_end_strb_imreg(2),
      I2 => sig_xfer_len_eq_0_reg,
      I3 => sig_first_xfer,
      I4 => sig_last_xfer_valid0_out,
      O => \sig_xfer_end_strb_reg[2]_i_1_n_0\
    );
\sig_xfer_end_strb_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF707070"
    )
        port map (
      I0 => \sig_xfer_end_strb_reg_reg[0]_0\,
      I1 => sig_pcc2addr_cmd_valid,
      I2 => sig_xfer_reg_empty_i_3_n_0,
      I3 => sig_xfer_reg_empty,
      I4 => sig_ld_xfer_reg,
      O => \sig_xfer_end_strb_reg[3]_i_1_n_0\
    );
\sig_xfer_end_strb_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACCCAFFF"
    )
        port map (
      I0 => sig_xfer_strt_strb_imreg(3),
      I1 => sig_xfer_end_strb_imreg(3),
      I2 => sig_xfer_len_eq_0_reg,
      I3 => sig_first_xfer,
      I4 => sig_last_xfer_valid0_out,
      O => \sig_xfer_end_strb_reg[3]_i_2_n_0\
    );
\sig_xfer_end_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_xfer_end_strb_reg[3]_i_1_n_0\,
      D => \sig_xfer_end_strb_reg[0]_i_1_n_0\,
      Q => D(0),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_end_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_xfer_end_strb_reg[3]_i_1_n_0\,
      D => \sig_xfer_end_strb_reg[1]_i_1_n_0\,
      Q => D(1),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_end_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_xfer_end_strb_reg[3]_i_1_n_0\,
      D => \sig_xfer_end_strb_reg[2]_i_1_n_0\,
      Q => D(2),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_end_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => \sig_xfer_end_strb_reg[3]_i_1_n_0\,
      D => \sig_xfer_end_strb_reg[3]_i_2_n_0\,
      Q => D(3),
      R => sig_xfer_addr_reg0
    );
sig_xfer_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_eof_reg,
      I1 => sig_last_xfer_valid0_out,
      O => sig_xfer_eof_reg0
    );
sig_xfer_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_xfer_eof_reg0,
      Q => sig_xfer_eof_reg,
      R => sig_xfer_addr_reg0
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_last_xfer_valid0_out,
      O => sig_xfer_is_seq_reg_i_1_n_0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_xfer_is_seq_reg_i_1_n_0,
      Q => sig_xfer_is_seq_reg,
      R => sig_xfer_addr_reg0
    );
sig_xfer_len_eq_0_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000011110"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[4]\,
      I1 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[5]\,
      I2 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1]\,
      I3 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0]\,
      I4 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2]\,
      I5 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3]\,
      O => sig_xfer_len_eq_0
    );
sig_xfer_len_eq_0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_len_eq_0,
      Q => sig_xfer_len_eq_0_reg,
      R => sig_cmd2dre_valid_reg_0
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2]\,
      I1 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0]\,
      I2 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1]\,
      O => sig_byte_change_minus1(2)
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3]\,
      I1 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1]\,
      I2 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0]\,
      I3 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2]\,
      O => sig_byte_change_minus1(3)
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[4]\,
      I1 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2]\,
      I2 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0]\,
      I3 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1]\,
      I4 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3]\,
      O => sig_byte_change_minus1(4)
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[5]\,
      I1 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[3]\,
      I2 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[1]\,
      I3 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[0]\,
      I4 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[2]\,
      I5 => \GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg_n_0_[4]\,
      O => sig_byte_change_minus1(5)
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_byte_change_minus1(2),
      Q => \^sig_xfer_len_reg_reg[3]_1\(0),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_byte_change_minus1(3),
      Q => \^sig_xfer_len_reg_reg[3]_1\(1),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_byte_change_minus1(4),
      Q => \^sig_xfer_len_reg_reg[3]_1\(2),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_byte_change_minus1(5),
      Q => \^sig_xfer_len_reg_reg[3]_1\(3),
      R => sig_xfer_addr_reg0
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFBFBFAAAAAAAA"
    )
        port map (
      I0 => sig_cmd2dre_valid_reg_0,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \sig_xfer_end_strb_reg_reg[0]_0\,
      I4 => sig_pcc2addr_cmd_valid,
      I5 => sig_xfer_reg_empty_i_3_n_0,
      O => sig_xfer_addr_reg0
    );
sig_xfer_reg_empty_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_xfer_reg_empty,
      I1 => sig_ld_xfer_reg,
      O => sig_push_xfer_reg12_out
    );
sig_xfer_reg_empty_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABFFFFFFAB"
    )
        port map (
      I0 => sig_rdc2pcc_cmd_ready,
      I1 => sig_cmd2all_doing_read,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => sig_cmd2dre_valid_reg_n_0,
      I4 => sig_pcc2addr_cmd_valid,
      I5 => \^sig_pcc2data_cmd_valid\,
      O => sig_xfer_reg_empty_i_3_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => '0',
      Q => sig_xfer_reg_empty,
      S => sig_xfer_addr_reg0
    );
\sig_xfer_strt_strb_imreg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_strbgen_addr_reg(0),
      I1 => sig_strbgen_addr_reg(1),
      O => \sig_xfer_strt_strb_imreg[0]_i_1_n_0\
    );
\sig_xfer_strt_strb_imreg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEB"
    )
        port map (
      I0 => \sig_strbgen_bytes_reg_reg_n_0_[2]\,
      I1 => sig_strbgen_addr_reg(0),
      I2 => \sig_strbgen_bytes_reg_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_reg_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_reg(1),
      O => sig_xfer_strt_strb(1)
    );
\sig_xfer_strt_strb_imreg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777621"
    )
        port map (
      I0 => sig_strbgen_addr_reg(1),
      I1 => sig_strbgen_addr_reg(0),
      I2 => \sig_strbgen_bytes_reg_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_reg_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_reg_reg_n_0_[2]\,
      O => sig_xfer_strt_strb(2)
    );
\sig_xfer_strt_strb_imreg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA81"
    )
        port map (
      I0 => sig_strbgen_addr_reg(1),
      I1 => \sig_strbgen_bytes_reg_reg_n_0_[0]\,
      I2 => sig_strbgen_addr_reg(0),
      I3 => \sig_strbgen_bytes_reg_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_reg_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_imreg[3]_i_1_n_0\
    );
\sig_xfer_strt_strb_imreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_strt_strb_imreg[0]_i_1_n_0\,
      Q => sig_xfer_strt_strb_imreg(0),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_xfer_strt_strb_imreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb(1),
      Q => sig_xfer_strt_strb_imreg(1),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_xfer_strt_strb_imreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_xfer_strt_strb(2),
      Q => sig_xfer_strt_strb_imreg(2),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_xfer_strt_strb_imreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => \sig_xfer_strt_strb_imreg[3]_i_1_n_0\,
      Q => sig_xfer_strt_strb_imreg(3),
      R => sig_cmd2dre_valid_reg_0
    );
\sig_xfer_strt_strb_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_imreg(0),
      I1 => sig_first_xfer,
      O => sig_xfer_strt_strb2use(0)
    );
\sig_xfer_strt_strb_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_imreg(1),
      I1 => sig_first_xfer,
      O => sig_xfer_strt_strb2use(1)
    );
\sig_xfer_strt_strb_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_imreg(2),
      I1 => sig_first_xfer,
      O => sig_xfer_strt_strb2use(2)
    );
\sig_xfer_strt_strb_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_imreg(3),
      I1 => sig_first_xfer,
      O => sig_xfer_strt_strb2use(3)
    );
\sig_xfer_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_xfer_strt_strb2use(0),
      Q => \sig_xfer_strt_strb_reg_reg[3]_0\(0),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_xfer_strt_strb2use(1),
      Q => \sig_xfer_strt_strb_reg_reg[3]_0\(1),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_xfer_strt_strb2use(2),
      Q => \sig_xfer_strt_strb_reg_reg[3]_0\(2),
      R => sig_xfer_addr_reg0
    );
\sig_xfer_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_xfer_strt_strb2use(3),
      Q => \sig_xfer_strt_strb_reg_reg[3]_0\(3),
      R => sig_xfer_addr_reg0
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_xfer_reg12_out,
      D => sig_input_burst_type_reg,
      Q => sig_xfer_type_reg,
      R => sig_xfer_addr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_fix2fp_flopoco_f250 is
  port (
    i2s_to_fp : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    X : out STD_LOGIC_VECTOR ( 21 downto 0 );
    convertedExponentAfterRounding : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    sys_clk : in STD_LOGIC;
    count3_d1_reg : in STD_LOGIC;
    zeroInput : in STD_LOGIC;
    count4_d1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \plusOp_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zeroInput_d1_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \level3_d1_reg[22]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \level3_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_fix2fp_flopoco_f250 : entity is "fix2fp_flopoco_f250";
end design_1_audio_interface_wrap_0_0_fix2fp_flopoco_f250;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_fix2fp_flopoco_f250 is
  signal LZOC_component_n_10 : STD_LOGIC;
  signal LZOC_component_n_11 : STD_LOGIC;
  signal LZOC_component_n_12 : STD_LOGIC;
  signal LZOC_component_n_13 : STD_LOGIC;
  signal LZOC_component_n_14 : STD_LOGIC;
  signal LZOC_component_n_15 : STD_LOGIC;
  signal LZOC_component_n_16 : STD_LOGIC;
  signal LZOC_component_n_17 : STD_LOGIC;
  signal LZOC_component_n_18 : STD_LOGIC;
  signal LZOC_component_n_19 : STD_LOGIC;
  signal LZOC_component_n_20 : STD_LOGIC;
  signal LZOC_component_n_21 : STD_LOGIC;
  signal LZOC_component_n_22 : STD_LOGIC;
  signal LZOC_component_n_23 : STD_LOGIC;
  signal LZOC_component_n_24 : STD_LOGIC;
  signal LZOC_component_n_25 : STD_LOGIC;
  signal LZOC_component_n_26 : STD_LOGIC;
  signal LZOC_component_n_27 : STD_LOGIC;
  signal LZOC_component_n_4 : STD_LOGIC;
  signal LZOC_component_n_5 : STD_LOGIC;
  signal LZOC_component_n_6 : STD_LOGIC;
  signal LZOC_component_n_7 : STD_LOGIC;
  signal LZOC_component_n_8 : STD_LOGIC;
  signal LZOC_component_n_9 : STD_LOGIC;
  signal \^i2s_to_fp\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal level3_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal roundedResult : STD_LOGIC_VECTOR ( 31 to 31 );
  signal tempConvert0 : STD_LOGIC_VECTOR ( 26 downto 4 );
  signal zeroInput_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \exc_d1[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \exc_d1[1]_i_1\ : label is "soft_lutpair86";
begin
  i2s_to_fp(2 downto 0) <= \^i2s_to_fp\(2 downto 0);
LZOC_component: entity work.design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2_LZOCS
     port map (
      CO(0) => CO(0),
      Q(0) => Q(23),
      S(1 downto 0) => S(1 downto 0),
      X(21 downto 0) => X(21 downto 0),
      \X_1_d1_reg[31]_i_2_0\(0) => roundedResult(31),
      convertedExponentAfterRounding(7 downto 0) => convertedExponentAfterRounding(7 downto 0),
      count3_d1_reg_0 => count3_d1_reg,
      count4_d1_reg_0(3 downto 0) => count4_d1_reg(3 downto 0),
      \level3_d1_reg[10]_0\ => LZOC_component_n_15,
      \level3_d1_reg[11]_0\ => LZOC_component_n_16,
      \level3_d1_reg[12]_0\ => LZOC_component_n_17,
      \level3_d1_reg[13]_0\ => LZOC_component_n_18,
      \level3_d1_reg[14]_0\ => LZOC_component_n_19,
      \level3_d1_reg[15]_0\ => LZOC_component_n_20,
      \level3_d1_reg[16]_0\ => LZOC_component_n_21,
      \level3_d1_reg[17]_0\ => LZOC_component_n_22,
      \level3_d1_reg[18]_0\ => LZOC_component_n_23,
      \level3_d1_reg[19]_0\ => LZOC_component_n_4,
      \level3_d1_reg[19]_1\ => LZOC_component_n_24,
      \level3_d1_reg[1]_0\(1 downto 0) => level3_d1(1 downto 0),
      \level3_d1_reg[20]_0\ => LZOC_component_n_25,
      \level3_d1_reg[20]_1\ => LZOC_component_n_27,
      \level3_d1_reg[21]_0\ => LZOC_component_n_26,
      \level3_d1_reg[22]_0\ => LZOC_component_n_7,
      \level3_d1_reg[22]_1\(14 downto 0) => \level3_d1_reg[22]\(14 downto 0),
      \level3_d1_reg[2]_0\ => LZOC_component_n_6,
      \level3_d1_reg[3]_0\ => LZOC_component_n_8,
      \level3_d1_reg[4]_0\ => LZOC_component_n_9,
      \level3_d1_reg[5]_0\ => LZOC_component_n_10,
      \level3_d1_reg[6]_0\ => LZOC_component_n_11,
      \level3_d1_reg[7]_0\ => LZOC_component_n_12,
      \level3_d1_reg[7]_1\(7 downto 0) => \level3_d1_reg[7]\(7 downto 0),
      \level3_d1_reg[8]_0\ => LZOC_component_n_13,
      \level3_d1_reg[9]_0\ => LZOC_component_n_14,
      sozb_d1_reg_0 => \^i2s_to_fp\(0),
      sozb_d1_reg_1 => LZOC_component_n_5,
      sys_clk => sys_clk,
      tempConvert0(22 downto 0) => tempConvert0(26 downto 4)
    );
\Mint_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_14,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_15,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(14)
    );
\Mint_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_13,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_14,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(13)
    );
\Mint_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_12,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_13,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(12)
    );
\Mint_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_11,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_12,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(11)
    );
\Mint_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_10,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_11,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(10)
    );
\Mint_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_9,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_10,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(9)
    );
\Mint_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_8,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_9,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(8)
    );
Mint_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_6,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_8,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(7)
    );
Mint_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFF7FFF800080"
    )
        port map (
      I0 => level3_d1(1),
      I1 => LZOC_component_n_4,
      I2 => LZOC_component_n_7,
      I3 => LZOC_component_n_5,
      I4 => LZOC_component_n_6,
      I5 => \^i2s_to_fp\(0),
      O => tempConvert0(6)
    );
Mint_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7FFF7FC0800080"
    )
        port map (
      I0 => level3_d1(0),
      I1 => LZOC_component_n_4,
      I2 => LZOC_component_n_7,
      I3 => LZOC_component_n_5,
      I4 => level3_d1(1),
      I5 => \^i2s_to_fp\(0),
      O => tempConvert0(5)
    );
Mint_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => LZOC_component_n_5,
      I1 => LZOC_component_n_7,
      I2 => LZOC_component_n_4,
      I3 => level3_d1(0),
      I4 => \^i2s_to_fp\(0),
      O => tempConvert0(4)
    );
\Mint_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DB"
    )
        port map (
      I0 => LZOC_component_n_26,
      I1 => LZOC_component_n_27,
      I2 => \^i2s_to_fp\(0),
      O => tempConvert0(26)
    );
\Mint_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_25,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_26,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(25)
    );
Mint_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_19,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_20,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(19)
    );
\Mint_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_24,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_25,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(24)
    );
Mint_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_18,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_19,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(18)
    );
\Mint_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_23,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_24,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(23)
    );
Mint_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_17,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_18,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(17)
    );
\Mint_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_22,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_23,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(22)
    );
Mint_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_16,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_17,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(16)
    );
\Mint_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_21,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_22,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(21)
    );
Mint_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_15,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_16,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(15)
    );
\Mint_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => LZOC_component_n_20,
      I1 => LZOC_component_n_5,
      I2 => LZOC_component_n_21,
      I3 => \^i2s_to_fp\(0),
      O => tempConvert0(20)
    );
\exc_d1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zeroInput_d1,
      O => \^i2s_to_fp\(1)
    );
\exc_d1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => roundedResult(31),
      I1 => zeroInput_d1,
      O => \^i2s_to_fp\(2)
    );
zeroD: entity work.design_1_audio_interface_wrap_0_0_Fix2FP_0_23_S_8_23_F250_uid2zeroD
     port map (
      O(0) => O(0),
      Q(22 downto 0) => Q(22 downto 0),
      \plusOp_carry__0_0\(3 downto 0) => \plusOp_carry__0\(3 downto 0),
      \plusOp_carry__1_0\(3 downto 0) => \plusOp_carry__1\(3 downto 0),
      \plusOp_carry__2_0\(3 downto 0) => \plusOp_carry__2\(3 downto 0),
      \plusOp_carry__3_0\(3 downto 0) => \plusOp_carry__3\(3 downto 0),
      \plusOp_carry__4_0\(3 downto 0) => \plusOp_carry__4\(3 downto 0),
      zeroInput_d1_reg(2 downto 0) => zeroInput_d1_reg_0(2 downto 0)
    );
zeroInput_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => zeroInput,
      Q => zeroInput_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f is
  port (
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f
     port map (
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]_1\(0) => \INFERRED_GEN.cnt_i_reg[1]\(0),
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_bvalid => m_axi_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sys_clk => sys_clk
    );
DYNSHREG_F_I: entity work.design_1_audio_interface_wrap_0_0_dynshreg_f
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\(0) => \out\(0),
      sel => \USE_SRL_FIFO.sig_wr_fifo\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wsc2stat_status(1 downto 0) => sig_wsc2stat_status(1 downto 0),
      sys_clk => sys_clk
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      O => m_axi_bready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg_1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    FIFO_Full_reg_2 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^fifo_full_reg_1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  FIFO_Full_reg_1 <= \^fifo_full_reg_1\;
  Q(0) <= \^q\(0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_audio_interface_wrap_0_0_cntr_incr_decr_addn_f_1
     port map (
      FIFO_Full_reg => FIFO_Full_reg_2,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[0]_2\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_1\(0) => \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\(0),
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      \out\(0) => \^out\(1),
      sel => \^fifo_full_reg_1\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sys_clk => sys_clk
    );
DYNSHREG_F_I: entity work.\design_1_audio_interface_wrap_0_0_dynshreg_f__parameterized0\
     port map (
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg\ => \^fifo_full_reg_0\,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg_0\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\(0),
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(2 downto 0) => \in\(2 downto 0),
      \out\(1 downto 0) => \^out\(1 downto 0),
      sel => \^fifo_full_reg_1\,
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wsc2stat_status(0) => sig_wsc2stat_status(0),
      sys_clk => sys_clk
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250 is
  port (
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    sys_clk : in STD_LOGIC;
    X : in STD_LOGIC_VECTOR ( 21 downto 0 );
    i2s_to_fp : in STD_LOGIC_VECTOR ( 2 downto 0 );
    convertedExponentAfterRounding : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250 : entity is "fp_prod_flopoco_f250";
end design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250 is
  signal Cin : STD_LOGIC;
  signal RoundingAdder_n_31 : STD_LOGIC;
  signal RoundingAdder_n_32 : STD_LOGIC;
  signal exc_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sigProd : STD_LOGIC_VECTOR ( 47 downto 23 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \local_storage[32]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \local_storage[33]_i_2\ : label is "soft_lutpair83";
begin
RoundingAdder: entity work.design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17
     port map (
      Cin => Cin,
      D(30 downto 0) => D(30 downto 0),
      O(0) => RoundingAdder_n_31,
      \X_1_d1_reg[31]_0\(0) => RoundingAdder_n_32,
      convertedExponentAfterRounding(7 downto 0) => convertedExponentAfterRounding(7 downto 0),
      sigProd(24 downto 0) => sigProd(47 downto 23),
      sys_clk => sys_clk
    );
SignificandMultiplication: entity work.design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5
     port map (
      Cin => Cin,
      Mint(24 downto 0) => sigProd(47 downto 23),
      X(21 downto 0) => X(21 downto 0)
    );
\exc_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => i2s_to_fp(1),
      Q => exc_d1(0),
      R => '0'
    );
\exc_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => i2s_to_fp(2),
      Q => exc_d1(1),
      R => '0'
    );
\local_storage[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F010"
    )
        port map (
      I0 => RoundingAdder_n_32,
      I1 => RoundingAdder_n_31,
      I2 => exc_d1(0),
      I3 => exc_d1(1),
      O => D(32)
    );
\local_storage[33]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCEC"
    )
        port map (
      I0 => RoundingAdder_n_31,
      I1 => exc_d1(1),
      I2 => exc_d1(0),
      I3 => RoundingAdder_n_32,
      O => D(33)
    );
sign_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => i2s_to_fp(0),
      Q => D(31),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250_3 is
  port (
    sign_d1_reg_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    \X_1_d1_reg[31]\ : out STD_LOGIC;
    \X_1_d1_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fA2_d1[14]_i_7\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \X_1_d1_reg[27]_0\ : out STD_LOGIC;
    \X_1_d1_reg[27]_1\ : out STD_LOGIC;
    \X_1_d1_reg[27]_2\ : out STD_LOGIC;
    \X_1_d1_reg[27]_3\ : out STD_LOGIC;
    \X_1_d1_reg[27]_4\ : out STD_LOGIC;
    \X_1_d1_reg[27]_5\ : out STD_LOGIC;
    \X_1_d1_reg[27]_6\ : out STD_LOGIC;
    \X_1_d1_reg[23]\ : out STD_LOGIC;
    \X_1_d1_reg[27]_7\ : out STD_LOGIC;
    sys_clk : in STD_LOGIC;
    is_stored : in STD_LOGIC;
    Mint : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \exc_d1_reg[1]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250_3 : entity is "fp_prod_flopoco_f250";
end design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250_3;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250_3 is
  signal Cin : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SignificandMultiplication_n_1 : STD_LOGIC;
  signal SignificandMultiplication_n_10 : STD_LOGIC;
  signal SignificandMultiplication_n_11 : STD_LOGIC;
  signal SignificandMultiplication_n_12 : STD_LOGIC;
  signal SignificandMultiplication_n_13 : STD_LOGIC;
  signal SignificandMultiplication_n_14 : STD_LOGIC;
  signal SignificandMultiplication_n_15 : STD_LOGIC;
  signal SignificandMultiplication_n_16 : STD_LOGIC;
  signal SignificandMultiplication_n_17 : STD_LOGIC;
  signal SignificandMultiplication_n_18 : STD_LOGIC;
  signal SignificandMultiplication_n_19 : STD_LOGIC;
  signal SignificandMultiplication_n_2 : STD_LOGIC;
  signal SignificandMultiplication_n_20 : STD_LOGIC;
  signal SignificandMultiplication_n_21 : STD_LOGIC;
  signal SignificandMultiplication_n_22 : STD_LOGIC;
  signal SignificandMultiplication_n_23 : STD_LOGIC;
  signal SignificandMultiplication_n_24 : STD_LOGIC;
  signal SignificandMultiplication_n_25 : STD_LOGIC;
  signal SignificandMultiplication_n_4 : STD_LOGIC;
  signal SignificandMultiplication_n_5 : STD_LOGIC;
  signal SignificandMultiplication_n_6 : STD_LOGIC;
  signal SignificandMultiplication_n_7 : STD_LOGIC;
  signal SignificandMultiplication_n_8 : STD_LOGIC;
  signal SignificandMultiplication_n_9 : STD_LOGIC;
  signal \exc_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \exc_d1_reg_n_0_[1]\ : STD_LOGIC;
begin
  O(0) <= \^o\(0);
RoundingAdder: entity work.design_1_audio_interface_wrap_0_0_IntAdder_33_F250_uid17_4
     port map (
      Cin => Cin,
      D(8 downto 0) => D(8 downto 0),
      O(2) => \^o\(0),
      O(1) => SignificandMultiplication_n_4,
      O(0) => SignificandMultiplication_n_5,
      Q(1) => \exc_d1_reg_n_0_[1]\,
      Q(0) => \exc_d1_reg_n_0_[0]\,
      \X_1_d1_reg[13]_0\(3) => SignificandMultiplication_n_14,
      \X_1_d1_reg[13]_0\(2) => SignificandMultiplication_n_15,
      \X_1_d1_reg[13]_0\(1) => SignificandMultiplication_n_16,
      \X_1_d1_reg[13]_0\(0) => SignificandMultiplication_n_17,
      \X_1_d1_reg[17]_0\(3) => SignificandMultiplication_n_18,
      \X_1_d1_reg[17]_0\(2) => SignificandMultiplication_n_19,
      \X_1_d1_reg[17]_0\(1) => SignificandMultiplication_n_20,
      \X_1_d1_reg[17]_0\(0) => SignificandMultiplication_n_21,
      \X_1_d1_reg[1]_0\(1) => SignificandMultiplication_n_1,
      \X_1_d1_reg[1]_0\(0) => SignificandMultiplication_n_2,
      \X_1_d1_reg[21]_0\(3) => SignificandMultiplication_n_22,
      \X_1_d1_reg[21]_0\(2) => SignificandMultiplication_n_23,
      \X_1_d1_reg[21]_0\(1) => SignificandMultiplication_n_24,
      \X_1_d1_reg[21]_0\(0) => SignificandMultiplication_n_25,
      \X_1_d1_reg[23]_0\ => \X_1_d1_reg[23]\,
      \X_1_d1_reg[27]_0\(3 downto 0) => \X_1_d1_reg[27]\(3 downto 0),
      \X_1_d1_reg[27]_1\ => \X_1_d1_reg[27]_0\,
      \X_1_d1_reg[27]_2\ => \X_1_d1_reg[27]_1\,
      \X_1_d1_reg[27]_3\ => \X_1_d1_reg[27]_2\,
      \X_1_d1_reg[27]_4\ => \X_1_d1_reg[27]_3\,
      \X_1_d1_reg[27]_5\ => \X_1_d1_reg[27]_4\,
      \X_1_d1_reg[27]_6\ => \X_1_d1_reg[27]_5\,
      \X_1_d1_reg[27]_7\ => \X_1_d1_reg[27]_6\,
      \X_1_d1_reg[27]_8\ => \X_1_d1_reg[27]_7\,
      \X_1_d1_reg[31]_0\ => \X_1_d1_reg[31]\,
      \X_1_d1_reg[5]_0\(3) => SignificandMultiplication_n_6,
      \X_1_d1_reg[5]_0\(2) => SignificandMultiplication_n_7,
      \X_1_d1_reg[5]_0\(1) => SignificandMultiplication_n_8,
      \X_1_d1_reg[5]_0\(0) => SignificandMultiplication_n_9,
      \X_1_d1_reg[9]_0\(3) => SignificandMultiplication_n_10,
      \X_1_d1_reg[9]_0\(2) => SignificandMultiplication_n_11,
      \X_1_d1_reg[9]_0\(1) => SignificandMultiplication_n_12,
      \X_1_d1_reg[9]_0\(0) => SignificandMultiplication_n_13,
      \fA2_d1[14]_i_7_0\(14 downto 0) => \fA2_d1[14]_i_7\(14 downto 0),
      sys_clk => sys_clk
    );
SignificandMultiplication: entity work.design_1_audio_interface_wrap_0_0_IntMultiplier_F250_uid5_5
     port map (
      Cin => Cin,
      Mint(1) => SignificandMultiplication_n_1,
      Mint(0) => SignificandMultiplication_n_2,
      Mint_0(3) => SignificandMultiplication_n_6,
      Mint_0(2) => SignificandMultiplication_n_7,
      Mint_0(1) => SignificandMultiplication_n_8,
      Mint_0(0) => SignificandMultiplication_n_9,
      Mint_1(3) => SignificandMultiplication_n_10,
      Mint_1(2) => SignificandMultiplication_n_11,
      Mint_1(1) => SignificandMultiplication_n_12,
      Mint_1(0) => SignificandMultiplication_n_13,
      Mint_2(3) => SignificandMultiplication_n_14,
      Mint_2(2) => SignificandMultiplication_n_15,
      Mint_2(1) => SignificandMultiplication_n_16,
      Mint_2(0) => SignificandMultiplication_n_17,
      Mint_3(3) => SignificandMultiplication_n_18,
      Mint_3(2) => SignificandMultiplication_n_19,
      Mint_3(1) => SignificandMultiplication_n_20,
      Mint_3(0) => SignificandMultiplication_n_21,
      Mint_4(3) => SignificandMultiplication_n_22,
      Mint_4(2) => SignificandMultiplication_n_23,
      Mint_4(1) => SignificandMultiplication_n_24,
      Mint_4(0) => SignificandMultiplication_n_25,
      Mint_5(16 downto 0) => Mint(16 downto 0),
      Mint_6(5 downto 0) => \exc_d1_reg[1]_0\(5 downto 0),
      O(2) => \^o\(0),
      O(1) => SignificandMultiplication_n_4,
      O(0) => SignificandMultiplication_n_5,
      is_stored => is_stored,
      sys_clk => sys_clk
    );
\exc_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \exc_d1_reg[1]_0\(7),
      Q => \exc_d1_reg_n_0_[0]\,
      R => '0'
    );
\exc_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \exc_d1_reg[1]_0\(8),
      Q => \exc_d1_reg_n_0_[1]\,
      R => '0'
    );
sign_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => sys_clk,
      CE => '1',
      D => \exc_d1_reg[1]_0\(6),
      Q => sign_d1_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_srl_fifo_f is
  port (
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_srl_fifo_f : entity is "srl_fifo_f";
end design_1_audio_interface_wrap_0_0_srl_fifo_f;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f
     port map (
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \INFERRED_GEN.cnt_i_reg[1]\(0),
      Q(0) => Q(0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wsc2stat_status(1 downto 0) => sig_wsc2stat_status(1 downto 0),
      sys_clk => sys_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_audio_interface_wrap_0_0_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_audio_interface_wrap_0_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \design_1_audio_interface_wrap_0_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \design_1_audio_interface_wrap_0_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_audio_interface_wrap_0_0_srl_fifo_rbu_f__parameterized0\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => sel,
      FIFO_Full_reg_2 => FIFO_Full_reg_0,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      \out\(1 downto 0) => \out\(1 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wsc2stat_status(0) => sig_wsc2stat_status(0),
      sys_clk => sys_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_fifo is
  port (
    sig_reset_reg_reg : out STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_fifo : entity is "axi_master_burst_fifo";
end design_1_audio_interface_wrap_0_0_axi_master_burst_fifo;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_fifo is
  signal \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_0 : STD_LOGIC;
  signal \sig_init_done_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair132";
begin
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.design_1_audio_interface_wrap_0_0_srl_fifo_f
     port map (
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \INFERRED_GEN.cnt_i_reg[1]\(0),
      Q(0) => Q(0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\(0) => \out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wsc2stat_status(1 downto 0) => sig_wsc2stat_status(1 downto 0),
      sys_clk => sys_clk
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_0,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
sig_init_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      I2 => sig_init_done,
      O => sig_reset_reg_reg
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      I2 => sig_init_done_0,
      O => \sig_init_done_i_1__0_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_init_done_i_1__0_n_0\,
      Q => sig_init_done_0,
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_reset_reg,
      Q => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      S => \INFERRED_GEN.cnt_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_audio_interface_wrap_0_0_axi_master_burst_fifo__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_audio_interface_wrap_0_0_axi_master_burst_fifo__parameterized0\ : entity is "axi_master_burst_fifo";
end \design_1_audio_interface_wrap_0_0_axi_master_burst_fifo__parameterized0\;

architecture STRUCTURE of \design_1_audio_interface_wrap_0_0_axi_master_burst_fifo__parameterized0\ is
  signal \sig_inhibit_rdy_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_audio_interface_wrap_0_0_srl_fifo_f__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      \out\(1 downto 0) => \out\(1 downto 0),
      sel => \USE_SRL_FIFO.sig_wr_fifo\,
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wsc2stat_status(0) => sig_wsc2stat_status(0),
      sys_clk => sys_clk
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__0_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__0_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_fix2fp_and_scaledown is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 33 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    count3_d1_reg : in STD_LOGIC;
    zeroInput : in STD_LOGIC;
    count4_d1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \plusOp_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \plusOp_carry__4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zeroInput_d1_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \level3_d1_reg[22]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \level3_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_fix2fp_and_scaledown : entity is "fix2fp_and_scaledown";
end design_1_audio_interface_wrap_0_0_fix2fp_and_scaledown;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_fix2fp_and_scaledown is
  signal X : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal convertedExponentAfterRounding : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i2s_to_fp : STD_LOGIC_VECTOR ( 33 downto 31 );
begin
fp_prod: entity work.design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250
     port map (
      D(33 downto 0) => D(33 downto 0),
      X(21 downto 0) => X(22 downto 1),
      convertedExponentAfterRounding(7 downto 0) => convertedExponentAfterRounding(7 downto 0),
      i2s_to_fp(2 downto 0) => i2s_to_fp(33 downto 31),
      sys_clk => sys_clk
    );
i2s_to_fp_convertor: entity work.design_1_audio_interface_wrap_0_0_fix2fp_flopoco_f250
     port map (
      CO(0) => CO(0),
      O(0) => O(0),
      Q(23 downto 0) => Q(23 downto 0),
      S(1 downto 0) => S(1 downto 0),
      X(21 downto 0) => X(22 downto 1),
      convertedExponentAfterRounding(7 downto 0) => convertedExponentAfterRounding(7 downto 0),
      count3_d1_reg => count3_d1_reg,
      count4_d1_reg(3 downto 0) => count4_d1_reg(3 downto 0),
      i2s_to_fp(2 downto 0) => i2s_to_fp(33 downto 31),
      \level3_d1_reg[22]\(14 downto 0) => \level3_d1_reg[22]\(14 downto 0),
      \level3_d1_reg[7]\(7 downto 0) => \level3_d1_reg[7]\(7 downto 0),
      \plusOp_carry__0\(3 downto 0) => \plusOp_carry__0\(3 downto 0),
      \plusOp_carry__1\(3 downto 0) => \plusOp_carry__1\(3 downto 0),
      \plusOp_carry__2\(3 downto 0) => \plusOp_carry__2\(3 downto 0),
      \plusOp_carry__3\(3 downto 0) => \plusOp_carry__3\(3 downto 0),
      \plusOp_carry__4\(3 downto 0) => \plusOp_carry__4\(3 downto 0),
      sys_clk => sys_clk,
      zeroInput => zeroInput,
      zeroInput_d1_reg_0(2 downto 0) => zeroInput_d1_reg(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_fp2fix_and_scaleup is
  port (
    p_0_in0 : out STD_LOGIC;
    local_set_reg : out STD_LOGIC;
    \fA4_d1_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fA4_d1_reg[1]\ : out STD_LOGIC;
    \fA4_d1_reg[2]\ : out STD_LOGIC;
    \fA4_d1_reg[3]\ : out STD_LOGIC;
    \fA4_d1_reg[4]\ : out STD_LOGIC;
    \fA4_d1_reg[5]\ : out STD_LOGIC;
    \fA4_d1_reg[6]\ : out STD_LOGIC;
    \fA4_d1_reg[7]\ : out STD_LOGIC;
    \fA4_d1_reg[8]\ : out STD_LOGIC;
    \fA4_d1_reg[9]\ : out STD_LOGIC;
    \fA4_d1_reg[10]\ : out STD_LOGIC;
    \fA4_d1_reg[11]\ : out STD_LOGIC;
    \fA4_d1_reg[12]\ : out STD_LOGIC;
    \fA4_d1_reg[13]\ : out STD_LOGIC;
    \fA4_d1_reg[14]\ : out STD_LOGIC;
    \fA4_d1_reg[15]\ : out STD_LOGIC;
    \fA4_d1_reg[16]\ : out STD_LOGIC;
    \fA4_d1_reg[17]\ : out STD_LOGIC;
    \fA4_d1_reg[18]\ : out STD_LOGIC;
    \fA4_d1_reg[19]\ : out STD_LOGIC;
    \fA4_d1_reg[20]\ : out STD_LOGIC;
    \fA4_d1_reg[21]\ : out STD_LOGIC;
    \fA4_d1_reg[22]\ : out STD_LOGIC;
    eTest : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk : in STD_LOGIC;
    is_stored : in STD_LOGIC;
    Mint : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \exc_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    local_set : in STD_LOGIC;
    dly_trigger_store : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_fp2fix_and_scaleup : entity is "fp2fix_and_scaleup";
end design_1_audio_interface_wrap_0_0_fp2fix_and_scaleup;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_fp2fix_and_scaleup is
  signal eA0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal fA2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal fp_prod_n_0 : STD_LOGIC;
  signal fp_prod_n_2 : STD_LOGIC;
  signal fp_prod_n_22 : STD_LOGIC;
  signal fp_prod_n_23 : STD_LOGIC;
  signal fp_prod_n_24 : STD_LOGIC;
  signal fp_prod_n_25 : STD_LOGIC;
  signal fp_prod_n_26 : STD_LOGIC;
  signal fp_prod_n_27 : STD_LOGIC;
  signal fp_prod_n_28 : STD_LOGIC;
  signal fp_prod_n_29 : STD_LOGIC;
  signal fp_prod_n_30 : STD_LOGIC;
begin
fp_prod: entity work.design_1_audio_interface_wrap_0_0_fp_prod_flopoco_f250_3
     port map (
      D(8 downto 0) => D(8 downto 0),
      Mint(16 downto 0) => Mint(16 downto 0),
      O(0) => O(0),
      \X_1_d1_reg[23]\ => fp_prod_n_29,
      \X_1_d1_reg[27]\(3 downto 0) => eA0(4 downto 1),
      \X_1_d1_reg[27]_0\ => fp_prod_n_22,
      \X_1_d1_reg[27]_1\ => fp_prod_n_23,
      \X_1_d1_reg[27]_2\ => fp_prod_n_24,
      \X_1_d1_reg[27]_3\ => fp_prod_n_25,
      \X_1_d1_reg[27]_4\ => fp_prod_n_26,
      \X_1_d1_reg[27]_5\ => fp_prod_n_27,
      \X_1_d1_reg[27]_6\ => fp_prod_n_28,
      \X_1_d1_reg[27]_7\ => fp_prod_n_30,
      \X_1_d1_reg[31]\ => fp_prod_n_2,
      \exc_d1_reg[1]_0\(8 downto 0) => \exc_d1_reg[1]\(8 downto 0),
      \fA2_d1[14]_i_7\(14 downto 0) => fA2(14 downto 0),
      is_stored => is_stored,
      sign_d1_reg_0 => fp_prod_n_0,
      sys_clk => sys_clk
    );
fp_to_i2s_convertor: entity work.design_1_audio_interface_wrap_0_0_fp2fix_flopoco_f250
     port map (
      D(14 downto 0) => fA2(14 downto 0),
      \I_d1_reg[31]_0\ => fp_prod_n_0,
      Q(0) => Q(0),
      dly_trigger_store => dly_trigger_store,
      eTest => eTest,
      \fA2_d1_reg[15]_0\ => fp_prod_n_22,
      \fA2_d1_reg[15]_1\(3 downto 0) => eA0(4 downto 1),
      \fA2_d1_reg[16]_0\ => fp_prod_n_23,
      \fA2_d1_reg[17]_0\ => fp_prod_n_24,
      \fA2_d1_reg[18]_0\ => fp_prod_n_25,
      \fA2_d1_reg[19]_0\ => fp_prod_n_26,
      \fA2_d1_reg[20]_0\ => fp_prod_n_27,
      \fA2_d1_reg[21]_0\ => fp_prod_n_28,
      \fA2_d1_reg[22]_0\ => fp_prod_n_29,
      \fA2_d1_reg[23]_0\ => fp_prod_n_30,
      \fA4_d1_reg[0]_0\ => \fA4_d1_reg[0]\,
      \fA4_d1_reg[10]_0\ => \fA4_d1_reg[10]\,
      \fA4_d1_reg[11]_0\ => \fA4_d1_reg[11]\,
      \fA4_d1_reg[12]_0\ => \fA4_d1_reg[12]\,
      \fA4_d1_reg[13]_0\ => \fA4_d1_reg[13]\,
      \fA4_d1_reg[14]_0\ => \fA4_d1_reg[14]\,
      \fA4_d1_reg[15]_0\ => \fA4_d1_reg[15]\,
      \fA4_d1_reg[16]_0\ => \fA4_d1_reg[16]\,
      \fA4_d1_reg[17]_0\ => \fA4_d1_reg[17]\,
      \fA4_d1_reg[18]_0\ => \fA4_d1_reg[18]\,
      \fA4_d1_reg[19]_0\ => \fA4_d1_reg[19]\,
      \fA4_d1_reg[1]_0\ => \fA4_d1_reg[1]\,
      \fA4_d1_reg[20]_0\ => \fA4_d1_reg[20]\,
      \fA4_d1_reg[21]_0\ => \fA4_d1_reg[21]\,
      \fA4_d1_reg[22]_0\ => \fA4_d1_reg[22]\,
      \fA4_d1_reg[2]_0\ => \fA4_d1_reg[2]\,
      \fA4_d1_reg[3]_0\ => \fA4_d1_reg[3]\,
      \fA4_d1_reg[4]_0\ => \fA4_d1_reg[4]\,
      \fA4_d1_reg[5]_0\ => \fA4_d1_reg[5]\,
      \fA4_d1_reg[6]_0\ => \fA4_d1_reg[6]\,
      \fA4_d1_reg[7]_0\ => \fA4_d1_reg[7]\,
      \fA4_d1_reg[8]_0\ => \fA4_d1_reg[8]\,
      \fA4_d1_reg[9]_0\ => \fA4_d1_reg[9]\,
      local_set => local_set,
      local_set_reg => local_set_reg,
      overFl0_d1_reg_0 => fp_prod_n_2,
      p_0_in0 => p_0_in0,
      sys_clk => sys_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_wr_status_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wsc2stat_status : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_status_reg_empty_reg : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    sig_muxed_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_coelsc_tag_reg0 : in STD_LOGIC;
    sig_status_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_pcc2data_cmd_valid : in STD_LOGIC;
    sig_cmd2all_doing_write : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_wr_status_cntl : entity is "axi_master_burst_wr_status_cntl";
end design_1_audio_interface_wrap_0_0_axi_master_burst_wr_status_cntl;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_wr_status_cntl is
  signal \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal I_WRESP_STATUS_FIFO_n_0 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_1 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_2 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty_0\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal \^sig_wsc2stat_status\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of sig_wdc_status_going_full_i_1 : label is "soft_lutpair134";
begin
  sig_wsc2stat_status(2 downto 0) <= \^sig_wsc2stat_status\(2 downto 0);
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO\: entity work.\design_1_audio_interface_wrap_0_0_axi_master_burst_fifo__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => I_WRESP_STATUS_FIFO_n_5,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\(0) => \USE_SRL_FIFO.sig_rd_empty_0\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5\,
      Q(0) => \USE_SRL_FIFO.sig_rd_empty\,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2 downto 0) => \in\(2 downto 0),
      \out\(1) => \GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out\(2),
      \out\(0) => \GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out\(0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_10\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => I_WRESP_STATUS_FIFO_n_0,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wsc2stat_status(0) => \^sig_wsc2stat_status\(0),
      sys_clk => sys_clk
    );
\GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_1,
      Q => \^sig_wsc2stat_status\(1),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_STORE_FORWARD.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => \^sig_wsc2stat_status\(0),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_10\,
      Q => sig_coelsc_reg_empty,
      S => sig_coelsc_tag_reg0
    );
\GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out\(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_2,
      Q => \^sig_wsc2stat_status\(2),
      R => sig_coelsc_tag_reg0
    );
I_WRESP_STATUS_FIFO: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_fifo
     port map (
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_1,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_reg_empty_reg\ => I_WRESP_STATUS_FIFO_n_5,
      \GEN_OMIT_STORE_FORWARD.sig_coelsc_slverr_reg_reg\ => I_WRESP_STATUS_FIFO_n_2,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5\,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \USE_SRL_FIFO.sig_rd_empty\,
      Q(0) => \USE_SRL_FIFO.sig_rd_empty_0\,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\(0) => \GEN_OMIT_STORE_FORWARD.sig_dcntl_sfifo_out\(2),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_done => sig_init_done,
      sig_reset_reg => sig_reset_reg,
      sig_reset_reg_reg => I_WRESP_STATUS_FIFO_n_0,
      sig_wsc2stat_status(1 downto 0) => \^sig_wsc2stat_status\(2 downto 1),
      sys_clk => sys_clk
    );
sig_int_error_pulse_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sig_wsc2stat_status\(0),
      I1 => sig_cmd2all_doing_write,
      I2 => sig_rsc2stat_status(0),
      O => sig_muxed_status(0)
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4FFFFFFFFFF"
    )
        port map (
      I0 => sig_status_reg_empty,
      I1 => \^sig_wsc2stat_status_valid\,
      I2 => sig_next_calc_error_reg,
      I3 => sig_pcc2data_cmd_valid,
      I4 => sig_wdc_status_going_full,
      I5 => sig_cmd2all_doing_write,
      O => sig_status_reg_empty_reg
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DAAAA54"
    )
        port map (
      I0 => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5\,
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      I3 => \USE_SRL_FIFO.sig_wr_fifo\,
      I4 => sig_wdc_statcnt(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FA0FA04"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_wr_fifo\,
      I1 => sig_wdc_statcnt(2),
      I2 => sig_wdc_statcnt(0),
      I3 => sig_wdc_statcnt(1),
      I4 => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5\,
      O => \sig_wdc_statcnt[1]_i_1_n_0\
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CCCCCC8"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_wr_fifo\,
      I1 => sig_wdc_statcnt(2),
      I2 => sig_wdc_statcnt(0),
      I3 => sig_wdc_statcnt(1),
      I4 => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO_n_5\,
      O => \sig_wdc_statcnt[2]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => sig_wdc_statcnt(0),
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_wdc_statcnt[1]_i_1_n_0\,
      Q => sig_wdc_statcnt(1),
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => \sig_wdc_statcnt[2]_i_1_n_0\,
      Q => sig_wdc_statcnt(2),
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_wdc_statcnt(2),
      I1 => sig_wdc_statcnt(0),
      I2 => sig_wdc_statcnt(1),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_fpc_to_i2s is
  port (
    is_stored : out STD_LOGIC;
    in_ready_0_reg : out STD_LOGIC;
    is_in_ready_0_reg : out STD_LOGIC;
    fpc_to_i2s_0_op_out_valid_0 : out STD_LOGIC;
    in_ready_0_reg_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out_data_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    sys_clk : in STD_LOGIC;
    local_set_reg : in STD_LOGIC;
    \data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_stored_reg : in STD_LOGIC;
    reset : in STD_LOGIC;
    data_count_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_out_valid_reg : in STD_LOGIC;
    is_out_valid_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    debug_static_delay_out_data : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_fpc_to_i2s : entity is "fpc_to_i2s";
end design_1_audio_interface_wrap_0_0_fpc_to_i2s;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_fpc_to_i2s is
  signal dly_in_ready : STD_LOGIC;
  signal dly_in_valid : STD_LOGIC;
  signal dly_n_3 : STD_LOGIC;
  signal dly_trigger_store : STD_LOGIC;
  signal fA4_d1 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \fp_to_i2s_convertor/eTest\ : STD_LOGIC;
  signal hsm_n_10 : STD_LOGIC;
  signal hsm_n_11 : STD_LOGIC;
  signal hsm_n_12 : STD_LOGIC;
  signal hsm_n_13 : STD_LOGIC;
  signal hsm_n_15 : STD_LOGIC;
  signal hsm_n_16 : STD_LOGIC;
  signal hsm_n_17 : STD_LOGIC;
  signal hsm_n_18 : STD_LOGIC;
  signal hsm_n_19 : STD_LOGIC;
  signal hsm_n_20 : STD_LOGIC;
  signal hsm_n_21 : STD_LOGIC;
  signal hsm_n_22 : STD_LOGIC;
  signal hsm_n_23 : STD_LOGIC;
  signal hsm_n_24 : STD_LOGIC;
  signal hsm_n_25 : STD_LOGIC;
  signal hsm_n_26 : STD_LOGIC;
  signal hsm_n_27 : STD_LOGIC;
  signal hsm_n_28 : STD_LOGIC;
  signal hsm_n_29 : STD_LOGIC;
  signal hsm_n_30 : STD_LOGIC;
  signal hsm_n_31 : STD_LOGIC;
  signal hsm_n_35 : STD_LOGIC;
  signal hsm_n_36 : STD_LOGIC;
  signal hsm_n_37 : STD_LOGIC;
  signal hsm_n_38 : STD_LOGIC;
  signal hsm_n_39 : STD_LOGIC;
  signal hsm_n_40 : STD_LOGIC;
  signal hsm_n_5 : STD_LOGIC;
  signal hsm_n_6 : STD_LOGIC;
  signal hsm_n_7 : STD_LOGIC;
  signal hsm_n_8 : STD_LOGIC;
  signal hsm_n_9 : STD_LOGIC;
  signal hsm_out_data0 : STD_LOGIC_VECTOR ( 33 downto 31 );
  signal is_out_valid16_out : STD_LOGIC;
  signal \^is_stored\ : STD_LOGIC;
  signal local_set : STD_LOGIC;
  signal out_audio_n_1 : STD_LOGIC;
  signal out_audio_n_10 : STD_LOGIC;
  signal out_audio_n_11 : STD_LOGIC;
  signal out_audio_n_12 : STD_LOGIC;
  signal out_audio_n_13 : STD_LOGIC;
  signal out_audio_n_14 : STD_LOGIC;
  signal out_audio_n_15 : STD_LOGIC;
  signal out_audio_n_16 : STD_LOGIC;
  signal out_audio_n_17 : STD_LOGIC;
  signal out_audio_n_18 : STD_LOGIC;
  signal out_audio_n_19 : STD_LOGIC;
  signal out_audio_n_2 : STD_LOGIC;
  signal out_audio_n_20 : STD_LOGIC;
  signal out_audio_n_21 : STD_LOGIC;
  signal out_audio_n_22 : STD_LOGIC;
  signal out_audio_n_23 : STD_LOGIC;
  signal out_audio_n_24 : STD_LOGIC;
  signal out_audio_n_25 : STD_LOGIC;
  signal out_audio_n_27 : STD_LOGIC;
  signal out_audio_n_4 : STD_LOGIC;
  signal out_audio_n_5 : STD_LOGIC;
  signal out_audio_n_6 : STD_LOGIC;
  signal out_audio_n_7 : STD_LOGIC;
  signal out_audio_n_8 : STD_LOGIC;
  signal out_audio_n_9 : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal ss_can_store : STD_LOGIC;
begin
  is_stored <= \^is_stored\;
dly: entity work.design_1_audio_interface_wrap_0_0_countdown_2
     port map (
      dly_in_ready => dly_in_ready,
      dly_in_valid => dly_in_valid,
      dly_trigger_store => dly_trigger_store,
      is_out_valid16_out => is_out_valid16_out,
      is_trigger_store_reg_0 => local_set_reg,
      local_set => local_set,
      local_set_reg => is_out_valid_reg,
      local_set_reg_0 => is_out_valid_reg_0,
      ss_can_store => ss_can_store,
      sys_clk => sys_clk,
      trigger_store_reg_0 => dly_n_3
    );
hsm: entity work.\design_1_audio_interface_wrap_0_0_hs_merger_one__parameterized1\
     port map (
      D(8) => hsm_n_5,
      D(7) => hsm_n_6,
      D(6) => hsm_n_7,
      D(5) => hsm_n_8,
      D(4) => hsm_n_9,
      D(3) => hsm_n_10,
      D(2) => hsm_n_11,
      D(1) => hsm_n_12,
      D(0) => hsm_n_13,
      DI(0) => DI(0),
      E(0) => \^is_stored\,
      O(0) => out_audio_n_27,
      Q(0) => Q(0),
      data_count_reg(0) => data_count_reg(0),
      \data_count_reg[3]\ => \data_count_reg[3]\,
      debug_static_delay_out_data(33 downto 0) => debug_static_delay_out_data(33 downto 0),
      dly_in_ready => dly_in_ready,
      dly_in_valid => dly_in_valid,
      in_ready_0_reg_0 => in_ready_0_reg,
      in_ready_0_reg_1 => in_ready_0_reg_0,
      is_in_ready_0_reg_0 => is_in_ready_0_reg,
      is_stored_reg_0 => is_stored_reg,
      \out_data_reg[33]_0\(8 downto 6) => hsm_out_data0(33 downto 31),
      \out_data_reg[33]_0\(5) => hsm_n_35,
      \out_data_reg[33]_0\(4) => hsm_n_36,
      \out_data_reg[33]_0\(3) => hsm_n_37,
      \out_data_reg[33]_0\(2) => hsm_n_38,
      \out_data_reg[33]_0\(1) => hsm_n_39,
      \out_data_reg[33]_0\(0) => hsm_n_40,
      reset => reset,
      sys_clk => sys_clk,
      \temp_data_reg[16]_0\(16) => hsm_n_15,
      \temp_data_reg[16]_0\(15) => hsm_n_16,
      \temp_data_reg[16]_0\(14) => hsm_n_17,
      \temp_data_reg[16]_0\(13) => hsm_n_18,
      \temp_data_reg[16]_0\(12) => hsm_n_19,
      \temp_data_reg[16]_0\(11) => hsm_n_20,
      \temp_data_reg[16]_0\(10) => hsm_n_21,
      \temp_data_reg[16]_0\(9) => hsm_n_22,
      \temp_data_reg[16]_0\(8) => hsm_n_23,
      \temp_data_reg[16]_0\(7) => hsm_n_24,
      \temp_data_reg[16]_0\(6) => hsm_n_25,
      \temp_data_reg[16]_0\(5) => hsm_n_26,
      \temp_data_reg[16]_0\(4) => hsm_n_27,
      \temp_data_reg[16]_0\(3) => hsm_n_28,
      \temp_data_reg[16]_0\(2) => hsm_n_29,
      \temp_data_reg[16]_0\(1) => hsm_n_30,
      \temp_data_reg[16]_0\(0) => hsm_n_31,
      \temp_data_reg[33]_0\(0) => E(0)
    );
out_audio: entity work.design_1_audio_interface_wrap_0_0_fp2fix_and_scaleup
     port map (
      D(8) => hsm_n_5,
      D(7) => hsm_n_6,
      D(6) => hsm_n_7,
      D(5) => hsm_n_8,
      D(4) => hsm_n_9,
      D(3) => hsm_n_10,
      D(2) => hsm_n_11,
      D(1) => hsm_n_12,
      D(0) => hsm_n_13,
      Mint(16) => hsm_n_15,
      Mint(15) => hsm_n_16,
      Mint(14) => hsm_n_17,
      Mint(13) => hsm_n_18,
      Mint(12) => hsm_n_19,
      Mint(11) => hsm_n_20,
      Mint(10) => hsm_n_21,
      Mint(9) => hsm_n_22,
      Mint(8) => hsm_n_23,
      Mint(7) => hsm_n_24,
      Mint(6) => hsm_n_25,
      Mint(5) => hsm_n_26,
      Mint(4) => hsm_n_27,
      Mint(3) => hsm_n_28,
      Mint(2) => hsm_n_29,
      Mint(1) => hsm_n_30,
      Mint(0) => hsm_n_31,
      O(0) => out_audio_n_27,
      Q(0) => fA4_d1(23),
      dly_trigger_store => dly_trigger_store,
      eTest => \fp_to_i2s_convertor/eTest\,
      \exc_d1_reg[1]\(8 downto 6) => hsm_out_data0(33 downto 31),
      \exc_d1_reg[1]\(5) => hsm_n_35,
      \exc_d1_reg[1]\(4) => hsm_n_36,
      \exc_d1_reg[1]\(3) => hsm_n_37,
      \exc_d1_reg[1]\(2) => hsm_n_38,
      \exc_d1_reg[1]\(1) => hsm_n_39,
      \exc_d1_reg[1]\(0) => hsm_n_40,
      \fA4_d1_reg[0]\ => out_audio_n_2,
      \fA4_d1_reg[10]\ => out_audio_n_13,
      \fA4_d1_reg[11]\ => out_audio_n_14,
      \fA4_d1_reg[12]\ => out_audio_n_15,
      \fA4_d1_reg[13]\ => out_audio_n_16,
      \fA4_d1_reg[14]\ => out_audio_n_17,
      \fA4_d1_reg[15]\ => out_audio_n_18,
      \fA4_d1_reg[16]\ => out_audio_n_19,
      \fA4_d1_reg[17]\ => out_audio_n_20,
      \fA4_d1_reg[18]\ => out_audio_n_21,
      \fA4_d1_reg[19]\ => out_audio_n_22,
      \fA4_d1_reg[1]\ => out_audio_n_4,
      \fA4_d1_reg[20]\ => out_audio_n_23,
      \fA4_d1_reg[21]\ => out_audio_n_24,
      \fA4_d1_reg[22]\ => out_audio_n_25,
      \fA4_d1_reg[2]\ => out_audio_n_5,
      \fA4_d1_reg[3]\ => out_audio_n_6,
      \fA4_d1_reg[4]\ => out_audio_n_7,
      \fA4_d1_reg[5]\ => out_audio_n_8,
      \fA4_d1_reg[6]\ => out_audio_n_9,
      \fA4_d1_reg[7]\ => out_audio_n_10,
      \fA4_d1_reg[8]\ => out_audio_n_11,
      \fA4_d1_reg[9]\ => out_audio_n_12,
      is_stored => \^is_stored\,
      local_set => local_set,
      local_set_reg => out_audio_n_1,
      p_0_in0 => p_0_in0,
      sys_clk => sys_clk
    );
ss: entity work.\design_1_audio_interface_wrap_0_0_store_send__parameterized1\
     port map (
      Q(0) => fA4_d1(23),
      dly_trigger_store => dly_trigger_store,
      eTest => \fp_to_i2s_convertor/eTest\,
      fpc_to_i2s_0_op_out_valid_0 => fpc_to_i2s_0_op_out_valid_0,
      is_out_valid16_out => is_out_valid16_out,
      is_out_valid_reg_0 => is_out_valid_reg_0,
      is_out_valid_reg_1 => is_out_valid_reg,
      local_set => local_set,
      local_set_reg_0 => local_set_reg,
      local_set_reg_1 => dly_n_3,
      \local_storage_reg[0]_0\ => out_audio_n_1,
      \local_storage_reg[0]_1\ => out_audio_n_2,
      \local_storage_reg[10]_0\ => out_audio_n_13,
      \local_storage_reg[11]_0\ => out_audio_n_14,
      \local_storage_reg[12]_0\ => out_audio_n_15,
      \local_storage_reg[13]_0\ => out_audio_n_16,
      \local_storage_reg[14]_0\ => out_audio_n_17,
      \local_storage_reg[15]_0\ => out_audio_n_18,
      \local_storage_reg[16]_0\ => out_audio_n_19,
      \local_storage_reg[17]_0\ => out_audio_n_20,
      \local_storage_reg[18]_0\ => out_audio_n_21,
      \local_storage_reg[19]_0\ => out_audio_n_22,
      \local_storage_reg[1]_0\ => out_audio_n_4,
      \local_storage_reg[20]_0\ => out_audio_n_23,
      \local_storage_reg[21]_0\ => out_audio_n_24,
      \local_storage_reg[22]_0\ => out_audio_n_25,
      \local_storage_reg[2]_0\ => out_audio_n_5,
      \local_storage_reg[3]_0\ => out_audio_n_6,
      \local_storage_reg[4]_0\ => out_audio_n_7,
      \local_storage_reg[5]_0\ => out_audio_n_8,
      \local_storage_reg[6]_0\ => out_audio_n_9,
      \local_storage_reg[7]_0\ => out_audio_n_10,
      \local_storage_reg[8]_0\ => out_audio_n_11,
      \local_storage_reg[9]_0\ => out_audio_n_12,
      \out_data_reg[23]_0\(23 downto 0) => \out_data_reg[23]\(23 downto 0),
      p_0_in0 => p_0_in0,
      ss_can_store => ss_can_store,
      sys_clk => sys_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_i2s_to_fpc is
  port (
    i2s_to_fpc_0_op_in_ready_0 : out STD_LOGIC;
    out_valid_reg : out STD_LOGIC;
    out_valid_reg_0 : out STD_LOGIC;
    debug_static_delay_in_data : out STD_LOGIC_VECTOR ( 33 downto 0 );
    sys_clk : in STD_LOGIC;
    local_set_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_interface_0_l_valid : in STD_LOGIC;
    reset : in STD_LOGIC;
    \temp_data_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_i2s_to_fpc : entity is "i2s_to_fpc";
end design_1_audio_interface_wrap_0_0_i2s_to_fpc;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_i2s_to_fpc is
  signal dly_in_ready : STD_LOGIC;
  signal dly_in_valid : STD_LOGIC;
  signal dly_n_3 : STD_LOGIC;
  signal dly_trigger_store : STD_LOGIC;
  signal hsm_n_10 : STD_LOGIC;
  signal hsm_n_11 : STD_LOGIC;
  signal hsm_n_12 : STD_LOGIC;
  signal hsm_n_13 : STD_LOGIC;
  signal hsm_n_14 : STD_LOGIC;
  signal hsm_n_15 : STD_LOGIC;
  signal hsm_n_16 : STD_LOGIC;
  signal hsm_n_17 : STD_LOGIC;
  signal hsm_n_18 : STD_LOGIC;
  signal hsm_n_19 : STD_LOGIC;
  signal hsm_n_2 : STD_LOGIC;
  signal hsm_n_20 : STD_LOGIC;
  signal hsm_n_21 : STD_LOGIC;
  signal hsm_n_22 : STD_LOGIC;
  signal hsm_n_23 : STD_LOGIC;
  signal hsm_n_24 : STD_LOGIC;
  signal hsm_n_25 : STD_LOGIC;
  signal hsm_n_26 : STD_LOGIC;
  signal hsm_n_27 : STD_LOGIC;
  signal hsm_n_29 : STD_LOGIC;
  signal hsm_n_3 : STD_LOGIC;
  signal hsm_n_30 : STD_LOGIC;
  signal hsm_n_31 : STD_LOGIC;
  signal hsm_n_32 : STD_LOGIC;
  signal hsm_n_33 : STD_LOGIC;
  signal hsm_n_34 : STD_LOGIC;
  signal hsm_n_35 : STD_LOGIC;
  signal hsm_n_36 : STD_LOGIC;
  signal hsm_n_37 : STD_LOGIC;
  signal hsm_n_38 : STD_LOGIC;
  signal hsm_n_39 : STD_LOGIC;
  signal hsm_n_40 : STD_LOGIC;
  signal hsm_n_41 : STD_LOGIC;
  signal hsm_n_42 : STD_LOGIC;
  signal hsm_n_43 : STD_LOGIC;
  signal hsm_n_44 : STD_LOGIC;
  signal hsm_n_45 : STD_LOGIC;
  signal hsm_n_46 : STD_LOGIC;
  signal hsm_n_47 : STD_LOGIC;
  signal hsm_n_48 : STD_LOGIC;
  signal hsm_n_49 : STD_LOGIC;
  signal hsm_n_5 : STD_LOGIC;
  signal hsm_n_50 : STD_LOGIC;
  signal hsm_n_51 : STD_LOGIC;
  signal hsm_n_52 : STD_LOGIC;
  signal hsm_n_53 : STD_LOGIC;
  signal hsm_n_54 : STD_LOGIC;
  signal hsm_n_55 : STD_LOGIC;
  signal hsm_n_6 : STD_LOGIC;
  signal hsm_n_7 : STD_LOGIC;
  signal hsm_n_71 : STD_LOGIC;
  signal hsm_n_8 : STD_LOGIC;
  signal hsm_n_9 : STD_LOGIC;
  signal hsm_out_data0 : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \i2s_to_fp_convertor/zeroDS\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \i2s_to_fp_convertor/zeroInput\ : STD_LOGIC;
  signal in_audio_n_0 : STD_LOGIC;
  signal in_audio_n_1 : STD_LOGIC;
  signal in_audio_n_10 : STD_LOGIC;
  signal in_audio_n_11 : STD_LOGIC;
  signal in_audio_n_12 : STD_LOGIC;
  signal in_audio_n_13 : STD_LOGIC;
  signal in_audio_n_14 : STD_LOGIC;
  signal in_audio_n_15 : STD_LOGIC;
  signal in_audio_n_16 : STD_LOGIC;
  signal in_audio_n_17 : STD_LOGIC;
  signal in_audio_n_18 : STD_LOGIC;
  signal in_audio_n_19 : STD_LOGIC;
  signal in_audio_n_2 : STD_LOGIC;
  signal in_audio_n_20 : STD_LOGIC;
  signal in_audio_n_21 : STD_LOGIC;
  signal in_audio_n_22 : STD_LOGIC;
  signal in_audio_n_23 : STD_LOGIC;
  signal in_audio_n_24 : STD_LOGIC;
  signal in_audio_n_25 : STD_LOGIC;
  signal in_audio_n_26 : STD_LOGIC;
  signal in_audio_n_27 : STD_LOGIC;
  signal in_audio_n_28 : STD_LOGIC;
  signal in_audio_n_29 : STD_LOGIC;
  signal in_audio_n_30 : STD_LOGIC;
  signal in_audio_n_31 : STD_LOGIC;
  signal in_audio_n_32 : STD_LOGIC;
  signal in_audio_n_33 : STD_LOGIC;
  signal in_audio_n_34 : STD_LOGIC;
  signal in_audio_n_4 : STD_LOGIC;
  signal in_audio_n_5 : STD_LOGIC;
  signal in_audio_n_6 : STD_LOGIC;
  signal in_audio_n_7 : STD_LOGIC;
  signal in_audio_n_8 : STD_LOGIC;
  signal in_audio_n_9 : STD_LOGIC;
  signal is_out_valid16_out : STD_LOGIC;
  signal level3 : STD_LOGIC_VECTOR ( 22 downto 8 );
  signal level4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_set : STD_LOGIC;
  signal sign_d1 : STD_LOGIC;
  signal ss_can_store : STD_LOGIC;
begin
dly: entity work.design_1_audio_interface_wrap_0_0_countdown
     port map (
      E(0) => is_out_valid16_out,
      Q(0) => Q(0),
      dly_in_ready => dly_in_ready,
      dly_in_valid => dly_in_valid,
      dly_trigger_store => dly_trigger_store,
      is_trigger_store_reg_0 => local_set_reg,
      local_set => local_set,
      ss_can_store => ss_can_store,
      sys_clk => sys_clk,
      trigger_store_reg_0 => dly_n_3
    );
hsm: entity work.design_1_audio_interface_wrap_0_0_hs_merger_one
     port map (
      CO(0) => in_audio_n_0,
      D(14 downto 0) => level3(22 downto 8),
      O(0) => \i2s_to_fp_convertor/zeroDS\(23),
      Q(23) => hsm_out_data0(23),
      Q(22) => hsm_n_5,
      Q(21) => hsm_n_6,
      Q(20) => hsm_n_7,
      Q(19) => hsm_n_8,
      Q(18) => hsm_n_9,
      Q(17) => hsm_n_10,
      Q(16) => hsm_n_11,
      Q(15) => hsm_n_12,
      Q(14) => hsm_n_13,
      Q(13) => hsm_n_14,
      Q(12) => hsm_n_15,
      Q(11) => hsm_n_16,
      Q(10) => hsm_n_17,
      Q(9) => hsm_n_18,
      Q(8) => hsm_n_19,
      Q(7) => hsm_n_20,
      Q(6) => hsm_n_21,
      Q(5) => hsm_n_22,
      Q(4) => hsm_n_23,
      Q(3) => hsm_n_24,
      Q(2) => hsm_n_25,
      Q(1) => hsm_n_26,
      Q(0) => hsm_n_27,
      S(1) => hsm_n_2,
      S(0) => hsm_n_3,
      dly_in_ready => dly_in_ready,
      dly_in_valid => dly_in_valid,
      i2s_to_fpc_0_op_in_ready_0 => i2s_to_fpc_0_op_in_ready_0,
      input_interface_0_l_valid => input_interface_0_l_valid,
      \out_data_reg[12]_0\(3) => hsm_n_44,
      \out_data_reg[12]_0\(2) => hsm_n_45,
      \out_data_reg[12]_0\(1) => hsm_n_46,
      \out_data_reg[12]_0\(0) => hsm_n_47,
      \out_data_reg[16]_0\(3) => hsm_n_29,
      \out_data_reg[16]_0\(2) => hsm_n_30,
      \out_data_reg[16]_0\(1) => hsm_n_31,
      \out_data_reg[16]_0\(0) => hsm_n_32,
      \out_data_reg[16]_1\(3) => hsm_n_40,
      \out_data_reg[16]_1\(2) => hsm_n_41,
      \out_data_reg[16]_1\(1) => hsm_n_42,
      \out_data_reg[16]_1\(0) => hsm_n_43,
      \out_data_reg[20]_0\(3) => hsm_n_36,
      \out_data_reg[20]_0\(2) => hsm_n_37,
      \out_data_reg[20]_0\(1) => hsm_n_38,
      \out_data_reg[20]_0\(0) => hsm_n_39,
      \out_data_reg[23]_0\(2) => hsm_n_33,
      \out_data_reg[23]_0\(1) => hsm_n_34,
      \out_data_reg[23]_0\(0) => hsm_n_35,
      \out_data_reg[23]_1\ => hsm_n_71,
      \out_data_reg[4]_0\(3) => hsm_n_52,
      \out_data_reg[4]_0\(2) => hsm_n_53,
      \out_data_reg[4]_0\(1) => hsm_n_54,
      \out_data_reg[4]_0\(0) => hsm_n_55,
      \out_data_reg[7]_0\(7 downto 0) => level4(7 downto 0),
      \out_data_reg[8]_0\(3) => hsm_n_48,
      \out_data_reg[8]_0\(2) => hsm_n_49,
      \out_data_reg[8]_0\(1) => hsm_n_50,
      \out_data_reg[8]_0\(0) => hsm_n_51,
      reset => reset,
      sys_clk => sys_clk,
      \temp_data_reg[23]_0\(23 downto 0) => \temp_data_reg[23]\(23 downto 0),
      zeroInput => \i2s_to_fp_convertor/zeroInput\
    );
in_audio: entity work.design_1_audio_interface_wrap_0_0_fix2fp_and_scaledown
     port map (
      CO(0) => in_audio_n_0,
      D(33) => in_audio_n_1,
      D(32) => in_audio_n_2,
      D(31) => sign_d1,
      D(30) => in_audio_n_4,
      D(29) => in_audio_n_5,
      D(28) => in_audio_n_6,
      D(27) => in_audio_n_7,
      D(26) => in_audio_n_8,
      D(25) => in_audio_n_9,
      D(24) => in_audio_n_10,
      D(23) => in_audio_n_11,
      D(22) => in_audio_n_12,
      D(21) => in_audio_n_13,
      D(20) => in_audio_n_14,
      D(19) => in_audio_n_15,
      D(18) => in_audio_n_16,
      D(17) => in_audio_n_17,
      D(16) => in_audio_n_18,
      D(15) => in_audio_n_19,
      D(14) => in_audio_n_20,
      D(13) => in_audio_n_21,
      D(12) => in_audio_n_22,
      D(11) => in_audio_n_23,
      D(10) => in_audio_n_24,
      D(9) => in_audio_n_25,
      D(8) => in_audio_n_26,
      D(7) => in_audio_n_27,
      D(6) => in_audio_n_28,
      D(5) => in_audio_n_29,
      D(4) => in_audio_n_30,
      D(3) => in_audio_n_31,
      D(2) => in_audio_n_32,
      D(1) => in_audio_n_33,
      D(0) => in_audio_n_34,
      O(0) => \i2s_to_fp_convertor/zeroDS\(23),
      Q(23) => hsm_out_data0(23),
      Q(22) => hsm_n_5,
      Q(21) => hsm_n_6,
      Q(20) => hsm_n_7,
      Q(19) => hsm_n_8,
      Q(18) => hsm_n_9,
      Q(17) => hsm_n_10,
      Q(16) => hsm_n_11,
      Q(15) => hsm_n_12,
      Q(14) => hsm_n_13,
      Q(13) => hsm_n_14,
      Q(12) => hsm_n_15,
      Q(11) => hsm_n_16,
      Q(10) => hsm_n_17,
      Q(9) => hsm_n_18,
      Q(8) => hsm_n_19,
      Q(7) => hsm_n_20,
      Q(6) => hsm_n_21,
      Q(5) => hsm_n_22,
      Q(4) => hsm_n_23,
      Q(3) => hsm_n_24,
      Q(2) => hsm_n_25,
      Q(1) => hsm_n_26,
      Q(0) => hsm_n_27,
      S(1) => hsm_n_2,
      S(0) => hsm_n_3,
      count3_d1_reg => hsm_n_71,
      count4_d1_reg(3) => hsm_n_29,
      count4_d1_reg(2) => hsm_n_30,
      count4_d1_reg(1) => hsm_n_31,
      count4_d1_reg(0) => hsm_n_32,
      \level3_d1_reg[22]\(14 downto 0) => level3(22 downto 8),
      \level3_d1_reg[7]\(7 downto 0) => level4(7 downto 0),
      \plusOp_carry__0\(3) => hsm_n_52,
      \plusOp_carry__0\(2) => hsm_n_53,
      \plusOp_carry__0\(1) => hsm_n_54,
      \plusOp_carry__0\(0) => hsm_n_55,
      \plusOp_carry__1\(3) => hsm_n_48,
      \plusOp_carry__1\(2) => hsm_n_49,
      \plusOp_carry__1\(1) => hsm_n_50,
      \plusOp_carry__1\(0) => hsm_n_51,
      \plusOp_carry__2\(3) => hsm_n_44,
      \plusOp_carry__2\(2) => hsm_n_45,
      \plusOp_carry__2\(1) => hsm_n_46,
      \plusOp_carry__2\(0) => hsm_n_47,
      \plusOp_carry__3\(3) => hsm_n_40,
      \plusOp_carry__3\(2) => hsm_n_41,
      \plusOp_carry__3\(1) => hsm_n_42,
      \plusOp_carry__3\(0) => hsm_n_43,
      \plusOp_carry__4\(3) => hsm_n_36,
      \plusOp_carry__4\(2) => hsm_n_37,
      \plusOp_carry__4\(1) => hsm_n_38,
      \plusOp_carry__4\(0) => hsm_n_39,
      sys_clk => sys_clk,
      zeroInput => \i2s_to_fp_convertor/zeroInput\,
      zeroInput_d1_reg(2) => hsm_n_33,
      zeroInput_d1_reg(1) => hsm_n_34,
      zeroInput_d1_reg(0) => hsm_n_35
    );
ss: entity work.design_1_audio_interface_wrap_0_0_store_send
     port map (
      D(33) => in_audio_n_1,
      D(32) => in_audio_n_2,
      D(31) => sign_d1,
      D(30) => in_audio_n_4,
      D(29) => in_audio_n_5,
      D(28) => in_audio_n_6,
      D(27) => in_audio_n_7,
      D(26) => in_audio_n_8,
      D(25) => in_audio_n_9,
      D(24) => in_audio_n_10,
      D(23) => in_audio_n_11,
      D(22) => in_audio_n_12,
      D(21) => in_audio_n_13,
      D(20) => in_audio_n_14,
      D(19) => in_audio_n_15,
      D(18) => in_audio_n_16,
      D(17) => in_audio_n_17,
      D(16) => in_audio_n_18,
      D(15) => in_audio_n_19,
      D(14) => in_audio_n_20,
      D(13) => in_audio_n_21,
      D(12) => in_audio_n_22,
      D(11) => in_audio_n_23,
      D(10) => in_audio_n_24,
      D(9) => in_audio_n_25,
      D(8) => in_audio_n_26,
      D(7) => in_audio_n_27,
      D(6) => in_audio_n_28,
      D(5) => in_audio_n_29,
      D(4) => in_audio_n_30,
      D(3) => in_audio_n_31,
      D(2) => in_audio_n_32,
      D(1) => in_audio_n_33,
      D(0) => in_audio_n_34,
      E(0) => is_out_valid16_out,
      Q(0) => Q(0),
      debug_static_delay_in_data(33 downto 0) => debug_static_delay_in_data(33 downto 0),
      dly_trigger_store => dly_trigger_store,
      local_set => local_set,
      local_set_reg_0 => local_set_reg,
      local_set_reg_1 => dly_n_3,
      out_valid_reg_0 => out_valid_reg,
      out_valid_reg_1 => out_valid_reg_0,
      ss_can_store => ss_can_store,
      sys_clk => sys_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst_rd_wr_cntlr is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_xfer_calc_err_reg : out STD_LOGIC;
    sig_addr2stat_calc_error : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    sig_doing_read_reg : out STD_LOGIC;
    sig_doing_write_reg : out STD_LOGIC;
    sig_calc_error_pushed_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    sig_muxed_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    sig_next_addr_reg0 : in STD_LOGIC;
    sig_rd_addr_valid_reg0 : in STD_LOGIC;
    sig_wr_addr_valid_reg0 : in STD_LOGIC;
    sig_rd_sts_tag_reg0 : in STD_LOGIC;
    sig_coelsc_tag_reg0 : in STD_LOGIC;
    sig_llink2wr_strm_tlast : in STD_LOGIC;
    sig_cmd2all_doing_read : in STD_LOGIC;
    sig_cmd2all_doing_write : in STD_LOGIC;
    sig_cmd2pcc_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 28 downto 0 );
    sig_llink2cmd_rd_busy : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_llink2cmd_wr_busy : in STD_LOGIC;
    ip2bus_mstwr_src_rdy_n : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    \sig_cmd_mst_be_reg[0]\ : in STD_LOGIC;
    sig_push_cmd_reg : in STD_LOGIC;
    sig_status_reg_empty : in STD_LOGIC;
    sig_llink2wr_allow_addr_req : in STD_LOGIC;
    sig_llink2rd_allow_addr_req : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_data_skid_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_cmd_mst_be : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_status1_out : in STD_LOGIC;
    md_error : in STD_LOGIC;
    sig_rd_llink_enable : in STD_LOGIC;
    sig_rd_discontinue : in STD_LOGIC;
    sig_llink_busy_reg : in STD_LOGIC;
    ip2bus_mstwr_eof_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst_rd_wr_cntlr : entity is "axi_master_burst_rd_wr_cntlr";
end design_1_audio_interface_wrap_0_0_axi_master_burst_rd_wr_cntlr;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst_rd_wr_cntlr is
  signal \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal I_MSTR_PCC_n_46 : STD_LOGIC;
  signal I_MSTR_PCC_n_47 : STD_LOGIC;
  signal I_MSTR_PCC_n_48 : STD_LOGIC;
  signal I_MSTR_PCC_n_49 : STD_LOGIC;
  signal I_MSTR_PCC_n_9 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_3 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_4 : STD_LOGIC;
  signal I_READ_STREAM_SKID_BUF_n_5 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_10 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_6 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_7 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_9 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_0 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_6 : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2stat_cmd_fifo_empty : STD_LOGIC;
  signal sig_data_reg_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_pcc2data_cmd_valid : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rdc2pcc_cmd_ready : STD_LOGIC;
  signal sig_rdc2rdskid_tlast : STD_LOGIC;
  signal sig_rdc2rsc_valid : STD_LOGIC;
  signal sig_rdskid2rdc_tready : STD_LOGIC;
  signal sig_reset_reg : STD_LOGIC;
  signal sig_rsc2rdc_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wdc2wrskid_wlast : STD_LOGIC;
  signal sig_wdc2wrskid_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_wdc2wsc_calc_err : STD_LOGIC;
  signal sig_wdc2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_wdc2wsc_last_err : STD_LOGIC;
  signal sig_wrskid2wdc_tlast : STD_LOGIC;
  signal sig_wrskid2wdc_tvalid : STD_LOGIC;
  signal sig_wrskid2wdc_wready : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_xfer_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_xfer_calc_err_reg\ : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg : STD_LOGIC;
  signal sig_xfer_eof_reg : STD_LOGIC;
  signal sig_xfer_is_seq_reg : STD_LOGIC;
  signal sig_xfer_len_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_xfer_type_reg : STD_LOGIC;
begin
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
  sig_xfer_calc_err_reg <= \^sig_xfer_calc_err_reg\;
I_ADDR_CNTL: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_addr_cntl
     port map (
      Q(31 downto 0) => sig_xfer_addr_reg(31 downto 0),
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(3 downto 0) => m_axi_arlen(3 downto 0),
      m_axi_arsize(0) => m_axi_arsize(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awvalid => m_axi_awvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2stat_calc_error => sig_addr2stat_calc_error,
      sig_addr2stat_cmd_fifo_empty => sig_addr2stat_cmd_fifo_empty,
      sig_calc_error_reg_reg_0 => \^sig_xfer_calc_err_reg\,
      sig_next_addr_reg0 => sig_next_addr_reg0,
      \sig_next_len_reg_reg[3]_0\(3 downto 0) => sig_xfer_len_reg(3 downto 0),
      sig_posted_to_axi_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_rd_addr_valid_reg0 => sig_rd_addr_valid_reg0,
      sig_wr_addr_valid_reg0 => sig_wr_addr_valid_reg0,
      sig_xfer_type_reg => sig_xfer_type_reg,
      sys_clk => sys_clk
    );
I_MSTR_PCC: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_pcc
     port map (
      D(3) => I_MSTR_PCC_n_46,
      D(2) => I_MSTR_PCC_n_47,
      D(1) => I_MSTR_PCC_n_48,
      D(0) => I_MSTR_PCC_n_49,
      Q(28 downto 0) => Q(28 downto 0),
      SR(0) => SR(0),
      sig_calc_error_pushed_reg_0 => sig_calc_error_pushed_reg,
      sig_cmd2all_doing_read => sig_cmd2all_doing_read,
      sig_cmd2data_valid_reg_0 => I_WR_DATA_CNTL_n_6,
      sig_cmd2dre_valid_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_cmd2pcc_cmd_valid => sig_cmd2pcc_cmd_valid,
      sig_cmd_mst_be(0) => sig_cmd_mst_be(0),
      \sig_cmd_mst_be_reg[0]\ => \sig_cmd_mst_be_reg[0]\,
      sig_pcc2data_cmd_valid => sig_pcc2data_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_push_cmd_reg => sig_push_cmd_reg,
      sig_rdc2pcc_cmd_ready => sig_rdc2pcc_cmd_ready,
      \sig_xfer_addr_reg_reg[31]_0\(31 downto 0) => sig_xfer_addr_reg(31 downto 0),
      sig_xfer_calc_err_reg_reg_0 => \^sig_xfer_calc_err_reg\,
      sig_xfer_cmd_cmplt_reg => sig_xfer_cmd_cmplt_reg,
      \sig_xfer_end_strb_reg_reg[0]_0\ => I_WR_DATA_CNTL_n_7,
      sig_xfer_eof_reg => sig_xfer_eof_reg,
      sig_xfer_is_seq_reg => sig_xfer_is_seq_reg,
      \sig_xfer_len_reg_reg[3]_0\ => I_MSTR_PCC_n_9,
      \sig_xfer_len_reg_reg[3]_1\(3 downto 0) => sig_xfer_len_reg(3 downto 0),
      \sig_xfer_strt_strb_reg_reg[3]_0\(3 downto 0) => sig_xfer_strt_strb_reg(3 downto 0),
      sig_xfer_type_reg => sig_xfer_type_reg,
      sys_clk => sys_clk
    );
I_RD_DATA_CNTL: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_rddata_cntl
     port map (
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_rvalid_0 => I_RD_DATA_CNTL_n_4,
      \out\ => sig_rdskid2rdc_tready,
      \sig_addr_posted_cntr_reg[0]_0\ => I_RD_DATA_CNTL_n_3,
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      sig_cmd2all_doing_read => sig_cmd2all_doing_read,
      \sig_dbeat_cntr_reg[0]_0\ => I_READ_STREAM_SKID_BUF_n_5,
      \sig_dbeat_cntr_reg[3]_0\(3 downto 0) => sig_xfer_len_reg(3 downto 0),
      sig_last_dbeat_reg_0 => I_MSTR_PCC_n_9,
      sig_ld_new_cmd_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_next_calc_error_reg_reg_0 => \^sig_xfer_calc_err_reg\,
      sig_next_eof_reg => sig_next_eof_reg,
      sig_pcc2data_cmd_valid => sig_pcc2data_cmd_valid,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rdc2pcc_cmd_ready => sig_rdc2pcc_cmd_ready,
      sig_rdc2rdskid_tlast => sig_rdc2rdskid_tlast,
      sig_rdc2rsc_valid => sig_rdc2rsc_valid,
      sig_rsc2rdc_ready => sig_rsc2rdc_ready,
      sig_rsc2stat_status(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2stat_status_valid => \^sig_rsc2stat_status_valid\,
      sig_status_reg_empty => sig_status_reg_empty,
      sig_xfer_cmd_cmplt_reg => sig_xfer_cmd_cmplt_reg,
      sig_xfer_eof_reg => sig_xfer_eof_reg,
      sig_xfer_is_seq_reg => sig_xfer_is_seq_reg,
      sys_clk => sys_clk
    );
I_RD_STATUS_CNTLR: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_rd_status_cntl
     port map (
      md_error => md_error,
      sig_cmd2all_doing_write => sig_cmd2all_doing_write,
      sig_push_status1_out => sig_push_status1_out,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg_0 => sig_rd_sts_slverr_reg_reg,
      sig_rd_sts_tag_reg0 => sig_rd_sts_tag_reg0,
      sig_rdc2rsc_valid => sig_rdc2rsc_valid,
      sig_rsc2rdc_ready => sig_rsc2rdc_ready,
      sig_rsc2stat_status(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2stat_status_valid => \^sig_rsc2stat_status_valid\,
      sig_wsc2stat_status(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      sys_clk => sys_clk
    );
I_READ_STREAM_SKID_BUF: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf
     port map (
      E(0) => E(0),
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rready_0 => I_RD_DATA_CNTL_n_3,
      m_axi_rvalid => m_axi_rvalid,
      \out\ => \out\,
      \sig_data_reg_out_reg[31]_0\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      sig_last_reg_out_reg_0 => sig_last_reg_out_reg,
      sig_llink2cmd_rd_busy => sig_llink2cmd_rd_busy,
      sig_llink_busy_reg => sig_llink_busy_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg,
      sig_m_valid_out_reg_1 => I_RD_DATA_CNTL_n_4,
      sig_next_eof_reg => sig_next_eof_reg,
      sig_rd_discontinue => sig_rd_discontinue,
      sig_rd_llink_enable => sig_rd_llink_enable,
      sig_rdc2rdskid_tlast => sig_rdc2rdskid_tlast,
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_out_reg_0 => sig_rdskid2rdc_tready,
      sig_s_ready_out_reg_1 => I_READ_STREAM_SKID_BUF_n_5,
      sig_s_ready_out_reg_2 => \INFERRED_GEN.cnt_i_reg[0]\,
      sys_clk => sys_clk
    );
I_WRITE_MMAP_SKID_BUF: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_skid2mm_buf
     port map (
      D(3 downto 0) => sig_wdc2wrskid_wstrb(3 downto 0),
      Q(31 downto 0) => sig_data_reg_out(31 downto 0),
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      \out\ => p_0_in3_in,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_out_reg_0 => I_WR_DATA_CNTL_n_10,
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_out_reg_0 => sig_wrskid2wdc_wready,
      sig_s_ready_out_reg_1 => \INFERRED_GEN.cnt_i_reg[0]\,
      \sig_strb_reg_out_reg[3]_0\(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      \sig_strb_skid_reg_reg[3]_0\(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      sig_wdc2wrskid_wlast => sig_wdc2wrskid_wlast,
      sys_clk => sys_clk
    );
I_WRITE_STRM_SKID_BUF: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_skid_buf_0
     port map (
      E(0) => sig_data_reg_out_en,
      Q(31 downto 0) => sig_data_reg_out(31 downto 0),
      ip2bus_mstwr_eof_n => ip2bus_mstwr_eof_n,
      ip2bus_mstwr_src_rdy_n => ip2bus_mstwr_src_rdy_n,
      \out\ => p_0_in2_in,
      \sig_data_skid_reg_reg[31]_0\(31 downto 0) => \sig_data_skid_reg_reg[31]\(31 downto 0),
      sig_llink2cmd_wr_busy => sig_llink2cmd_wr_busy,
      sig_llink2wr_strm_tlast => sig_llink2wr_strm_tlast,
      sig_m_valid_out_reg_0 => sig_wrskid2wdc_tvalid,
      sig_m_valid_out_reg_1 => sig_m_valid_out_reg_0,
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_dup_reg_0 => I_WR_DATA_CNTL_n_9,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg,
      sig_s_ready_out_reg_1 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_wrskid2wdc_tlast => sig_wrskid2wdc_tlast,
      sys_clk => sys_clk
    );
I_WR_DATA_CNTL: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_wrdata_cntl
     port map (
      D(3 downto 0) => sig_wdc2wrskid_wstrb(3 downto 0),
      E(0) => sig_data_reg_out_en,
      \GEN_OMIT_STORE_FORWARD.sig_tlast_err_stop_reg_0\ => I_WR_STATUS_CNTLR_n_0,
      \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_0\ => I_WR_DATA_CNTL_n_7,
      \GEN_OMIT_STORE_FORWARD.sig_tlast_error_reg_reg_1\ => I_WR_DATA_CNTL_n_9,
      \in\(2) => sig_wdc2wsc_calc_err,
      \in\(1) => sig_wdc2wsc_last_err,
      \in\(0) => sig_wdc2wsc_cmd_cmplt,
      \out\ => p_0_in2_in,
      sig_addr2stat_cmd_fifo_empty => sig_addr2stat_cmd_fifo_empty,
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      sig_cmd2all_doing_read => sig_cmd2all_doing_read,
      sig_cmd2all_doing_write => sig_cmd2all_doing_write,
      \sig_data_reg_out_reg[31]\ => sig_wrskid2wdc_wready,
      \sig_dbeat_cntr_reg[3]_0\(3 downto 0) => sig_xfer_len_reg(3 downto 0),
      sig_inhibit_rdy_n => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_last_dbeat_reg_0 => I_WR_DATA_CNTL_n_6,
      sig_last_dbeat_reg_1 => I_MSTR_PCC_n_9,
      sig_last_dbeat_reg_2 => I_WR_STATUS_CNTLR_n_6,
      sig_last_mmap_dbeat_reg_reg_0 => sig_wrskid2wdc_tvalid,
      sig_last_reg_out_reg => p_0_in3_in,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_llink2rd_allow_addr_req => sig_llink2rd_allow_addr_req,
      sig_llink2wr_allow_addr_req => sig_llink2wr_allow_addr_req,
      sig_m_valid_out_reg => I_WR_DATA_CNTL_n_10,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg_0 => \^sig_xfer_calc_err_reg\,
      \sig_next_last_strb_reg_reg[3]_0\(3) => I_MSTR_PCC_n_46,
      \sig_next_last_strb_reg_reg[3]_0\(2) => I_MSTR_PCC_n_47,
      \sig_next_last_strb_reg_reg[3]_0\(1) => I_MSTR_PCC_n_48,
      \sig_next_last_strb_reg_reg[3]_0\(0) => I_MSTR_PCC_n_49,
      \sig_next_strt_strb_reg_reg[3]_0\(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      \sig_next_strt_strb_reg_reg[3]_1\(3 downto 0) => sig_xfer_strt_strb_reg(3 downto 0),
      sig_push_err2wsc_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_push_to_wsc => sig_push_to_wsc,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc2wrskid_wlast => sig_wdc2wrskid_wlast,
      sig_wrskid2wdc_tlast => sig_wrskid2wdc_tlast,
      sig_xfer_cmd_cmplt_reg => sig_xfer_cmd_cmplt_reg,
      sig_xfer_eof_reg => sig_xfer_eof_reg,
      sig_xfer_is_seq_reg => sig_xfer_is_seq_reg,
      sys_clk => sys_clk
    );
I_WR_STATUS_CNTLR: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_wr_status_cntl
     port map (
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \in\(2) => sig_wdc2wsc_calc_err,
      \in\(1) => sig_wdc2wsc_last_err,
      \in\(0) => sig_wdc2wsc_cmd_cmplt,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      sig_cmd2all_doing_write => sig_cmd2all_doing_write,
      sig_coelsc_tag_reg0 => sig_coelsc_tag_reg0,
      sig_inhibit_rdy_n => \GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_muxed_status(0) => sig_muxed_status(0),
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_pcc2data_cmd_valid => sig_pcc2data_cmd_valid,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status(0) => sig_rsc2stat_status(4),
      sig_status_reg_empty => sig_status_reg_empty,
      sig_status_reg_empty_reg => I_WR_STATUS_CNTLR_n_6,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wsc2stat_status(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      sys_clk => sys_clk
    );
sig_doing_read_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_cmd2all_doing_read,
      Q => sig_doing_read_reg,
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
sig_doing_write_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sys_clk,
      CE => '1',
      D => sig_cmd2all_doing_write,
      Q => sig_doing_write_reg,
      R => \INFERRED_GEN.cnt_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_axi_master_burst is
  port (
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    sig_cmd_empty_reg : out STD_LOGIC;
    bus2ip_mst_cmplt : out STD_LOGIC;
    md_error : out STD_LOGIC;
    bus2ip_mst_cmdack : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    ip2bus_mstwr_src_rdy_n_i_reg : out STD_LOGIC;
    sig_llink_busy_reg : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_reg_out_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sys_clk : in STD_LOGIC;
    sig_push_cmd_reg : in STD_LOGIC;
    ip2bus_mstwr_req : in STD_LOGIC;
    ip2bus_mstrd_req : in STD_LOGIC;
    sig_llink2wr_strm_tlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    ip2bus_mstwr_src_rdy_n : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    reset : in STD_LOGIC;
    ip2bus_mst_reset : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    ip2bus_mstwr_eof_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_data_skid_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_cmd_mst_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_axi_master_burst : entity is "axi_master_burst";
end design_1_audio_interface_wrap_0_0_axi_master_burst;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_axi_master_burst is
  signal \I_ADDR_CNTL/sig_next_addr_reg0\ : STD_LOGIC;
  signal \I_ADDR_CNTL/sig_rd_addr_valid_reg0\ : STD_LOGIC;
  signal \I_ADDR_CNTL/sig_wr_addr_valid_reg0\ : STD_LOGIC;
  signal I_CMD_STATUS_MODULE_n_16 : STD_LOGIC;
  signal \I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0\ : STD_LOGIC;
  signal I_RD_WR_CNTRL_MODULE_n_15 : STD_LOGIC;
  signal I_RD_WR_CNTRL_MODULE_n_20 : STD_LOGIC;
  signal I_RD_WR_CNTRL_MODULE_n_21 : STD_LOGIC;
  signal \I_READ_STREAM_SKID_BUF/p_0_in2_in\ : STD_LOGIC;
  signal \I_READ_STREAM_SKID_BUF/sig_data_reg_out_en\ : STD_LOGIC;
  signal I_WR_LLINK_ADAPTER_n_3 : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0\ : STD_LOGIC;
  signal \^m_axi_arsize\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^md_error\ : STD_LOGIC;
  signal sig_addr2stat_calc_error : STD_LOGIC;
  signal sig_cmd2all_doing_read : STD_LOGIC;
  signal sig_cmd2all_doing_write : STD_LOGIC;
  signal sig_cmd2pcc_cmd_valid : STD_LOGIC;
  signal sig_cmd_mst_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sig_cmd_mst_be : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd_mstrd_req0 : STD_LOGIC;
  signal sig_doing_read_reg : STD_LOGIC;
  signal sig_doing_write_reg : STD_LOGIC;
  signal sig_llink2cmd_rd_busy : STD_LOGIC;
  signal sig_llink2cmd_wr_busy : STD_LOGIC;
  signal sig_llink2rd_allow_addr_req : STD_LOGIC;
  signal sig_llink2wr_allow_addr_req : STD_LOGIC;
  signal sig_llink2wr_strm_tready : STD_LOGIC;
  signal sig_muxed_status : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sig_push_status1_out : STD_LOGIC;
  signal sig_rd2llink_strm_tvalid : STD_LOGIC;
  signal sig_rd_discontinue : STD_LOGIC;
  signal sig_rd_llink_enable : STD_LOGIC;
  signal sig_rdwr2llink_int_err : STD_LOGIC;
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_rst2cmd_stat_reset : STD_LOGIC;
  signal sig_rst2llink_reset : STD_LOGIC;
  signal sig_rst2rdwr_cntlr_reset : STD_LOGIC;
  signal sig_status_reg_empty : STD_LOGIC;
  signal sig_wr_error_reg : STD_LOGIC;
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_xfer_calc_err_reg : STD_LOGIC;
begin
  m_axi_arsize(0) <= \^m_axi_arsize\(0);
  md_error <= \^md_error\;
I_CMD_STATUS_MODULE: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_cmd_status
     port map (
      Q(28 downto 0) => sig_cmd_mst_addr(31 downto 3),
      SR(0) => sig_cmd_mstrd_req0,
      bus2ip_mst_cmdack => bus2ip_mst_cmdack,
      ip2bus_mstrd_req => ip2bus_mstrd_req,
      ip2bus_mstwr_req => ip2bus_mstwr_req,
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => \^m_axi_arsize\(0),
      m_axi_awready => m_axi_awready,
      m_axi_awready_0 => I_CMD_STATUS_MODULE_n_16,
      md_error => \^md_error\,
      \out\ => sig_rst2cmd_stat_reset,
      sig_addr2stat_calc_error => sig_addr2stat_calc_error,
      sig_cmd2all_doing_read => sig_cmd2all_doing_read,
      sig_cmd2all_doing_write => sig_cmd2all_doing_write,
      sig_cmd2pcc_cmd_valid => sig_cmd2pcc_cmd_valid,
      sig_cmd_cmplt_reg_reg_0 => bus2ip_mst_cmplt,
      sig_cmd_empty_reg => sig_cmd_empty_reg,
      \sig_cmd_mst_addr_reg[31]_0\(28 downto 0) => \sig_cmd_mst_addr_reg[31]\(28 downto 0),
      sig_cmd_mst_be(0) => sig_cmd_mst_be(0),
      sig_coelsc_tag_reg0 => \I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0\,
      sig_doing_read_reg => sig_doing_read_reg,
      sig_doing_read_reg_reg_0 => I_RD_WR_CNTRL_MODULE_n_15,
      sig_error_sh_reg_reg_0 => I_RD_WR_CNTRL_MODULE_n_20,
      sig_llink2cmd_rd_busy => sig_llink2cmd_rd_busy,
      sig_llink2cmd_wr_busy => sig_llink2cmd_wr_busy,
      sig_muxed_status(0) => sig_muxed_status(4),
      sig_push_cmd_reg => sig_push_cmd_reg,
      sig_push_status1_out => sig_push_status1_out,
      sig_rd_addr_valid_reg0 => \I_ADDR_CNTL/sig_rd_addr_valid_reg0\,
      sig_rd_llink_enable => sig_rd_llink_enable,
      sig_rd_sts_slverr_reg_reg => sig_rst2rdwr_cntlr_reset,
      sig_rd_sts_tag_reg0 => \I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0\,
      sig_rdwr2llink_int_err => sig_rdwr2llink_int_err,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_status_reg_empty => sig_status_reg_empty,
      sig_wr_addr_valid_reg0 => \I_ADDR_CNTL/sig_wr_addr_valid_reg0\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      sig_xfer_calc_err_reg => sig_xfer_calc_err_reg,
      sys_clk => sys_clk
    );
I_RD_LLINK_ADAPTER: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_rd_llink
     port map (
      E(0) => \I_READ_STREAM_SKID_BUF/sig_data_reg_out_en\,
      Q(2 downto 0) => Q(2 downto 0),
      \out\ => sig_rst2llink_reset,
      \ram_out_reg[33]\ => sig_rd2llink_strm_tvalid,
      sig_cmd2all_doing_read => sig_cmd2all_doing_read,
      \sig_data_reg_out_reg[0]\ => \I_READ_STREAM_SKID_BUF/p_0_in2_in\,
      sig_doing_read_reg => sig_doing_read_reg,
      sig_llink2cmd_rd_busy => sig_llink2cmd_rd_busy,
      sig_llink2rd_allow_addr_req => sig_llink2rd_allow_addr_req,
      sig_llink_busy_reg_0 => sig_llink_busy_reg,
      sig_llink_busy_reg_1 => I_RD_WR_CNTRL_MODULE_n_21,
      sig_rd_discontinue => sig_rd_discontinue,
      sig_rdwr2llink_int_err => sig_rdwr2llink_int_err,
      sig_wr_error_reg => sig_wr_error_reg,
      sys_clk => sys_clk
    );
I_RD_WR_CNTRL_MODULE: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_rd_wr_cntlr
     port map (
      E(0) => \I_READ_STREAM_SKID_BUF/sig_data_reg_out_en\,
      \INFERRED_GEN.cnt_i_reg[0]\ => sig_rst2rdwr_cntlr_reset,
      Q(28 downto 0) => sig_cmd_mst_addr(31 downto 3),
      SR(0) => sig_cmd_mstrd_req0,
      ip2bus_mstwr_eof_n => ip2bus_mstwr_eof_n,
      ip2bus_mstwr_src_rdy_n => ip2bus_mstwr_src_rdy_n,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(3 downto 0) => m_axi_arlen(3 downto 0),
      m_axi_arsize(0) => \^m_axi_arsize\(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      md_error => \^md_error\,
      \out\ => \I_READ_STREAM_SKID_BUF/p_0_in2_in\,
      sig_addr2stat_calc_error => sig_addr2stat_calc_error,
      sig_calc_error_pushed_reg => I_RD_WR_CNTRL_MODULE_n_15,
      sig_cmd2all_doing_read => sig_cmd2all_doing_read,
      sig_cmd2all_doing_write => sig_cmd2all_doing_write,
      sig_cmd2pcc_cmd_valid => sig_cmd2pcc_cmd_valid,
      sig_cmd_mst_be(0) => sig_cmd_mst_be(0),
      \sig_cmd_mst_be_reg[0]\ => sig_rst2cmd_stat_reset,
      sig_coelsc_tag_reg0 => \I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0\,
      \sig_data_reg_out_reg[31]\(31 downto 0) => \sig_data_reg_out_reg[31]\(31 downto 0),
      \sig_data_skid_reg_reg[31]\(31 downto 0) => \sig_data_skid_reg_reg[31]\(31 downto 0),
      sig_doing_read_reg => sig_doing_read_reg,
      sig_doing_write_reg => sig_doing_write_reg,
      sig_last_reg_out_reg => I_RD_WR_CNTRL_MODULE_n_21,
      sig_llink2cmd_rd_busy => sig_llink2cmd_rd_busy,
      sig_llink2cmd_wr_busy => sig_llink2cmd_wr_busy,
      sig_llink2rd_allow_addr_req => sig_llink2rd_allow_addr_req,
      sig_llink2wr_allow_addr_req => sig_llink2wr_allow_addr_req,
      sig_llink2wr_strm_tlast => sig_llink2wr_strm_tlast,
      sig_llink_busy_reg => sig_rst2llink_reset,
      sig_m_valid_out_reg => sig_rd2llink_strm_tvalid,
      sig_m_valid_out_reg_0 => I_WR_LLINK_ADAPTER_n_3,
      sig_muxed_status(0) => sig_muxed_status(4),
      sig_next_addr_reg0 => \I_ADDR_CNTL/sig_next_addr_reg0\,
      sig_push_cmd_reg => sig_push_cmd_reg,
      sig_push_status1_out => sig_push_status1_out,
      sig_rd_addr_valid_reg0 => \I_ADDR_CNTL/sig_rd_addr_valid_reg0\,
      sig_rd_discontinue => sig_rd_discontinue,
      sig_rd_llink_enable => sig_rd_llink_enable,
      sig_rd_sts_slverr_reg_reg => I_RD_WR_CNTRL_MODULE_n_20,
      sig_rd_sts_tag_reg0 => \I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0\,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_s_ready_out_reg => sig_llink2wr_strm_tready,
      sig_status_reg_empty => sig_status_reg_empty,
      sig_wr_addr_valid_reg0 => \I_ADDR_CNTL/sig_wr_addr_valid_reg0\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      sig_xfer_calc_err_reg => sig_xfer_calc_err_reg,
      sys_clk => sys_clk
    );
I_RESET_MODULE: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_reset
     port map (
      ip2bus_mst_reset => ip2bus_mst_reset,
      \out\ => sig_rst2cmd_stat_reset,
      reset => reset,
      sig_llink_reset_reg_reg_0 => sig_rst2llink_reset,
      sig_next_addr_reg0 => \I_ADDR_CNTL/sig_next_addr_reg0\,
      sig_rdwr_reset_reg_reg_0 => sig_rst2rdwr_cntlr_reset,
      sig_wr_addr_valid_reg_reg => I_CMD_STATUS_MODULE_n_16,
      sys_clk => sys_clk
    );
I_WR_LLINK_ADAPTER: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst_wr_llink
     port map (
      ip2bus_mstwr_eof_n => ip2bus_mstwr_eof_n,
      ip2bus_mstwr_src_rdy_n => ip2bus_mstwr_src_rdy_n,
      ip2bus_mstwr_src_rdy_n_i_reg => ip2bus_mstwr_src_rdy_n_i_reg,
      sig_cmd2all_doing_write => sig_cmd2all_doing_write,
      sig_doing_write_reg => sig_doing_write_reg,
      sig_llink2cmd_wr_busy => sig_llink2cmd_wr_busy,
      sig_llink2wr_allow_addr_req => sig_llink2wr_allow_addr_req,
      sig_llink_busy_reg_0 => I_WR_LLINK_ADAPTER_n_3,
      sig_llink_busy_reg_1 => sig_rst2llink_reset,
      sig_llink_busy_reg_2 => sig_llink2wr_strm_tready,
      sig_rdwr2llink_int_err => sig_rdwr2llink_int_err,
      sig_wr_error_reg => sig_wr_error_reg,
      sys_clk => sys_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_hs_fifo is
  port (
    reset_0 : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    \data_count_reg[0]\ : out STD_LOGIC;
    md_error : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    debug_static_delay_out_valid : out STD_LOGIC;
    cache_present_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    debug_static_delay_out_data : out STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sys_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    cache_present_reg_0 : in STD_LOGIC;
    \data_count_reg[0]_0\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    reset : in STD_LOGIC;
    \temp_data_reg[33]\ : in STD_LOGIC;
    is_stored : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cache_fresh_reg : in STD_LOGIC;
    \write_segment_reg[0]\ : in STD_LOGIC;
    debug_static_delay_in_data : in STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_hs_fifo : entity is "hs_fifo";
end design_1_audio_interface_wrap_0_0_hs_fifo;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_hs_fifo is
  signal \I_CMD_STATUS_MODULE/sig_cmd_empty_reg\ : STD_LOGIC;
  signal \I_CMD_STATUS_MODULE/sig_push_cmd_reg\ : STD_LOGIC;
  signal axiFSM_currentState : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \axi_master_burst_real.axi_master_burst_0_n_12\ : STD_LOGIC;
  signal \axi_master_burst_real.axi_master_burst_0_n_13\ : STD_LOGIC;
  signal bus2ip_mst_cmdack : STD_LOGIC;
  signal bus2ip_mst_cmplt : STD_LOGIC;
  signal bus2ip_mstrd_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_fifo_n.DUT_n_10\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_100\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_101\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_102\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_103\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_104\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_105\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_106\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_107\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_108\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_109\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_11\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_110\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_111\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_112\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_113\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_114\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_115\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_116\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_117\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_118\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_119\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_12\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_120\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_121\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_122\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_123\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_124\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_125\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_126\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_127\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_128\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_129\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_13\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_130\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_131\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_132\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_133\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_14\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_15\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_16\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_17\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_18\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_19\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_20\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_21\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_22\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_23\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_24\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_25\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_26\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_27\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_28\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_29\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_30\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_31\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_32\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_33\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_34\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_35\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_36\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_37\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_44\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_45\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_46\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_47\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_48\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_49\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_50\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_51\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_52\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_53\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_54\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_55\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_56\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_57\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_58\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_59\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_60\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_61\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_62\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_63\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_64\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_65\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_66\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_67\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_68\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_69\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_7\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_70\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_71\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_72\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_74\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_75\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_76\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_77\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_78\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_79\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_8\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_80\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_81\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_82\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_83\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_84\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_85\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_86\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_87\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_88\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_89\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_9\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_90\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_91\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_92\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_93\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_94\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_95\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_96\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_97\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_98\ : STD_LOGIC;
  signal \gen_fifo_n.DUT_n_99\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__2_n_0\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__3_n_0\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__3_n_1\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__3_n_2\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__3_n_3\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__3_n_4\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__3_n_5\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__3_n_6\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__3_n_7\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__4_n_0\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__4_n_1\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__4_n_2\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__4_n_3\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__4_n_4\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__4_n_5\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__4_n_6\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__4_n_7\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__5_n_0\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__5_n_1\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__5_n_2\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__5_n_3\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__5_n_4\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__5_n_5\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__5_n_6\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__5_n_7\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__6_n_3\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__6_n_6\ : STD_LOGIC;
  signal \i_/i_/i___150_carry__6_n_7\ : STD_LOGIC;
  signal \i_/i_/i___150_carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i___150_carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i___150_carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i___150_carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i___150_carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i___150_carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i___150_carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__2_n_0\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__3_n_0\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__3_n_1\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__3_n_2\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__3_n_3\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__3_n_4\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__3_n_5\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__3_n_6\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__3_n_7\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__4_n_0\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__4_n_1\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__4_n_2\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__4_n_3\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__4_n_4\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__4_n_5\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__4_n_6\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__4_n_7\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__5_n_0\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__5_n_1\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__5_n_2\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__5_n_3\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__5_n_4\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__5_n_5\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__5_n_6\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__5_n_7\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__6_n_3\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__6_n_6\ : STD_LOGIC;
  signal \i_/i_/i___91_carry__6_n_7\ : STD_LOGIC;
  signal \i_/i_/i___91_carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i___91_carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i___91_carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i___91_carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i___91_carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i___91_carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i___91_carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal ip2bus_mst_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal ip2bus_mst_reset : STD_LOGIC;
  signal ip2bus_mstrd_req : STD_LOGIC;
  signal ip2bus_mstwr_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ip2bus_mstwr_eof_n : STD_LOGIC;
  signal ip2bus_mstwr_req : STD_LOGIC;
  signal ip2bus_mstwr_src_rdy_n : STD_LOGIC;
  signal sig_llink2wr_strm_tlast : STD_LOGIC;
  signal \NLW_i_/i_/i___150_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_i_/i_/i___150_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_/i_/i___150_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_/i_/i___91_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_i_/i_/i___91_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_/i_/i___91_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_/i_/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_/i_/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i___150_carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___150_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___150_carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___150_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___150_carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___150_carry__4\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___150_carry__5\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___150_carry__6\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___91_carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___91_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___91_carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___91_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___91_carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___91_carry__4\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___91_carry__5\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___91_carry__6\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__4\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__5\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__6\ : label is 11;
begin
\axi_master_burst_real.axi_master_burst_0\: entity work.design_1_audio_interface_wrap_0_0_axi_master_burst
     port map (
      Q(2 downto 0) => axiFSM_currentState(2 downto 0),
      bus2ip_mst_cmdack => bus2ip_mst_cmdack,
      bus2ip_mst_cmplt => bus2ip_mst_cmplt,
      ip2bus_mst_reset => ip2bus_mst_reset,
      ip2bus_mstrd_req => ip2bus_mstrd_req,
      ip2bus_mstwr_eof_n => ip2bus_mstwr_eof_n,
      ip2bus_mstwr_req => ip2bus_mstwr_req,
      ip2bus_mstwr_src_rdy_n => ip2bus_mstwr_src_rdy_n,
      ip2bus_mstwr_src_rdy_n_i_reg => \axi_master_burst_real.axi_master_burst_0_n_12\,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(3 downto 0) => m_axi_arlen(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => m_axi_arsize(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      md_error => md_error,
      reset => reset,
      sig_cmd_empty_reg => \I_CMD_STATUS_MODULE/sig_cmd_empty_reg\,
      \sig_cmd_mst_addr_reg[31]\(28 downto 0) => ip2bus_mst_addr(31 downto 3),
      \sig_data_reg_out_reg[31]\(31 downto 0) => bus2ip_mstrd_d(31 downto 0),
      \sig_data_skid_reg_reg[31]\(31 downto 0) => ip2bus_mstwr_d(31 downto 0),
      sig_llink2wr_strm_tlast => sig_llink2wr_strm_tlast,
      sig_llink_busy_reg => \axi_master_burst_real.axi_master_burst_0_n_13\,
      sig_push_cmd_reg => \I_CMD_STATUS_MODULE/sig_push_cmd_reg\,
      sys_clk => sys_clk
    );
\gen_fifo_n.DUT\: entity work.design_1_audio_interface_wrap_0_0_axi_fifo_n3
     port map (
      D(31 downto 0) => bus2ip_mstrd_d(31 downto 0),
      DI(2) => \gen_fifo_n.DUT_n_44\,
      DI(1) => \gen_fifo_n.DUT_n_45\,
      DI(0) => \gen_fifo_n.DUT_n_46\,
      E(0) => E(0),
      \FSM_sequential_axiFSM_currentState_reg[2]_0\(2 downto 0) => axiFSM_currentState(2 downto 0),
      O(3) => \i_/i_/i__carry_n_4\,
      O(2) => \i_/i_/i__carry_n_5\,
      O(1) => \i_/i_/i__carry_n_6\,
      O(0) => \i_/i_/i__carry_n_7\,
      Q(0) => Q(0),
      S(2) => \gen_fifo_n.DUT_n_7\,
      S(1) => \gen_fifo_n.DUT_n_8\,
      S(0) => \gen_fifo_n.DUT_n_9\,
      bus2ip_mst_cmdack => bus2ip_mst_cmdack,
      bus2ip_mst_cmplt => bus2ip_mst_cmplt,
      cache_fresh_reg_0 => cache_fresh_reg,
      cache_present_reg_0 => cache_present_reg,
      cache_present_reg_1 => cache_present_reg_0,
      \data_count_reg[0]_0\ => \data_count_reg[0]\,
      \data_count_reg[0]_1\ => \data_count_reg[0]_0\,
      \data_count_reg[11]_0\(3) => \gen_fifo_n.DUT_n_26\,
      \data_count_reg[11]_0\(2) => \gen_fifo_n.DUT_n_27\,
      \data_count_reg[11]_0\(1) => \gen_fifo_n.DUT_n_28\,
      \data_count_reg[11]_0\(0) => \gen_fifo_n.DUT_n_29\,
      \data_count_reg[11]_1\(3) => \i_/i_/i__carry__1_n_4\,
      \data_count_reg[11]_1\(2) => \i_/i_/i__carry__1_n_5\,
      \data_count_reg[11]_1\(1) => \i_/i_/i__carry__1_n_6\,
      \data_count_reg[11]_1\(0) => \i_/i_/i__carry__1_n_7\,
      \data_count_reg[15]_0\(3) => \gen_fifo_n.DUT_n_22\,
      \data_count_reg[15]_0\(2) => \gen_fifo_n.DUT_n_23\,
      \data_count_reg[15]_0\(1) => \gen_fifo_n.DUT_n_24\,
      \data_count_reg[15]_0\(0) => \gen_fifo_n.DUT_n_25\,
      \data_count_reg[15]_1\(3) => \i_/i_/i__carry__2_n_4\,
      \data_count_reg[15]_1\(2) => \i_/i_/i__carry__2_n_5\,
      \data_count_reg[15]_1\(1) => \i_/i_/i__carry__2_n_6\,
      \data_count_reg[15]_1\(0) => \i_/i_/i__carry__2_n_7\,
      \data_count_reg[19]_0\(3) => \gen_fifo_n.DUT_n_18\,
      \data_count_reg[19]_0\(2) => \gen_fifo_n.DUT_n_19\,
      \data_count_reg[19]_0\(1) => \gen_fifo_n.DUT_n_20\,
      \data_count_reg[19]_0\(0) => \gen_fifo_n.DUT_n_21\,
      \data_count_reg[19]_1\(3) => \i_/i_/i__carry__3_n_4\,
      \data_count_reg[19]_1\(2) => \i_/i_/i__carry__3_n_5\,
      \data_count_reg[19]_1\(1) => \i_/i_/i__carry__3_n_6\,
      \data_count_reg[19]_1\(0) => \i_/i_/i__carry__3_n_7\,
      \data_count_reg[23]_0\(3) => \gen_fifo_n.DUT_n_14\,
      \data_count_reg[23]_0\(2) => \gen_fifo_n.DUT_n_15\,
      \data_count_reg[23]_0\(1) => \gen_fifo_n.DUT_n_16\,
      \data_count_reg[23]_0\(0) => \gen_fifo_n.DUT_n_17\,
      \data_count_reg[23]_1\(3) => \i_/i_/i__carry__4_n_4\,
      \data_count_reg[23]_1\(2) => \i_/i_/i__carry__4_n_5\,
      \data_count_reg[23]_1\(1) => \i_/i_/i__carry__4_n_6\,
      \data_count_reg[23]_1\(0) => \i_/i_/i__carry__4_n_7\,
      \data_count_reg[27]_0\(3) => \gen_fifo_n.DUT_n_10\,
      \data_count_reg[27]_0\(2) => \gen_fifo_n.DUT_n_11\,
      \data_count_reg[27]_0\(1) => \gen_fifo_n.DUT_n_12\,
      \data_count_reg[27]_0\(0) => \gen_fifo_n.DUT_n_13\,
      \data_count_reg[27]_1\(3) => \i_/i_/i__carry__5_n_4\,
      \data_count_reg[27]_1\(2) => \i_/i_/i__carry__5_n_5\,
      \data_count_reg[27]_1\(1) => \i_/i_/i__carry__5_n_6\,
      \data_count_reg[27]_1\(0) => \i_/i_/i__carry__5_n_7\,
      \data_count_reg[30]_0\(2) => \i_/i_/i__carry__6_n_5\,
      \data_count_reg[30]_0\(1) => \i_/i_/i__carry__6_n_6\,
      \data_count_reg[30]_0\(0) => \i_/i_/i__carry__6_n_7\,
      \data_count_reg[3]_0\(3) => \gen_fifo_n.DUT_n_34\,
      \data_count_reg[3]_0\(2) => \gen_fifo_n.DUT_n_35\,
      \data_count_reg[3]_0\(1) => \gen_fifo_n.DUT_n_36\,
      \data_count_reg[3]_0\(0) => \gen_fifo_n.DUT_n_37\,
      \data_count_reg[7]_0\(3) => \gen_fifo_n.DUT_n_30\,
      \data_count_reg[7]_0\(2) => \gen_fifo_n.DUT_n_31\,
      \data_count_reg[7]_0\(1) => \gen_fifo_n.DUT_n_32\,
      \data_count_reg[7]_0\(0) => \gen_fifo_n.DUT_n_33\,
      \data_count_reg[7]_1\(3) => \i_/i_/i__carry__0_n_4\,
      \data_count_reg[7]_1\(2) => \i_/i_/i__carry__0_n_5\,
      \data_count_reg[7]_1\(1) => \i_/i_/i__carry__0_n_6\,
      \data_count_reg[7]_1\(0) => \i_/i_/i__carry__0_n_7\,
      debug_static_delay_in_data(33 downto 0) => debug_static_delay_in_data(33 downto 0),
      debug_static_delay_out_data(33 downto 0) => debug_static_delay_out_data(33 downto 0),
      debug_static_delay_out_valid => debug_static_delay_out_valid,
      \ip2bus_mst_addr_reg[31]_0\(28 downto 0) => ip2bus_mst_addr(31 downto 3),
      ip2bus_mst_reset => ip2bus_mst_reset,
      ip2bus_mstrd_req => ip2bus_mstrd_req,
      \ip2bus_mstwr_d_reg[31]_0\(31 downto 0) => ip2bus_mstwr_d(31 downto 0),
      ip2bus_mstwr_eof_n => ip2bus_mstwr_eof_n,
      ip2bus_mstwr_req => ip2bus_mstwr_req,
      ip2bus_mstwr_src_rdy_n => ip2bus_mstwr_src_rdy_n,
      ip2bus_mstwr_src_rdy_n_i_reg_0 => \axi_master_burst_real.axi_master_burst_0_n_12\,
      is_stored => is_stored,
      out_valid_reg(3) => \gen_fifo_n.DUT_n_47\,
      out_valid_reg(2) => \gen_fifo_n.DUT_n_48\,
      out_valid_reg(1) => \gen_fifo_n.DUT_n_49\,
      out_valid_reg(0) => \gen_fifo_n.DUT_n_50\,
      out_valid_reg_0(3) => \gen_fifo_n.DUT_n_51\,
      out_valid_reg_0(2) => \gen_fifo_n.DUT_n_52\,
      out_valid_reg_0(1) => \gen_fifo_n.DUT_n_53\,
      out_valid_reg_0(0) => \gen_fifo_n.DUT_n_54\,
      out_valid_reg_1(3) => \gen_fifo_n.DUT_n_55\,
      out_valid_reg_1(2) => \gen_fifo_n.DUT_n_56\,
      out_valid_reg_1(1) => \gen_fifo_n.DUT_n_57\,
      out_valid_reg_1(0) => \gen_fifo_n.DUT_n_58\,
      out_valid_reg_2(3) => \gen_fifo_n.DUT_n_59\,
      out_valid_reg_2(2) => \gen_fifo_n.DUT_n_60\,
      out_valid_reg_2(1) => \gen_fifo_n.DUT_n_61\,
      out_valid_reg_2(0) => \gen_fifo_n.DUT_n_62\,
      out_valid_reg_3(3) => \gen_fifo_n.DUT_n_63\,
      out_valid_reg_3(2) => \gen_fifo_n.DUT_n_64\,
      out_valid_reg_3(1) => \gen_fifo_n.DUT_n_65\,
      out_valid_reg_3(0) => \gen_fifo_n.DUT_n_66\,
      out_valid_reg_4(3) => \gen_fifo_n.DUT_n_67\,
      out_valid_reg_4(2) => \gen_fifo_n.DUT_n_68\,
      out_valid_reg_4(1) => \gen_fifo_n.DUT_n_69\,
      out_valid_reg_4(0) => \gen_fifo_n.DUT_n_70\,
      out_valid_reg_5(1) => \gen_fifo_n.DUT_n_71\,
      out_valid_reg_5(0) => \gen_fifo_n.DUT_n_72\,
      \ram_out_reg[33]_0\ => \axi_master_burst_real.axi_master_burst_0_n_13\,
      \read_address_reg[13]_0\(3) => \gen_fifo_n.DUT_n_111\,
      \read_address_reg[13]_0\(2) => \gen_fifo_n.DUT_n_112\,
      \read_address_reg[13]_0\(1) => \gen_fifo_n.DUT_n_113\,
      \read_address_reg[13]_0\(0) => \gen_fifo_n.DUT_n_114\,
      \read_address_reg[13]_1\(0) => \gen_fifo_n.DUT_n_133\,
      \read_address_reg[13]_2\(3) => \i_/i_/i___150_carry__1_n_4\,
      \read_address_reg[13]_2\(2) => \i_/i_/i___150_carry__1_n_5\,
      \read_address_reg[13]_2\(1) => \i_/i_/i___150_carry__1_n_6\,
      \read_address_reg[13]_2\(0) => \i_/i_/i___150_carry__1_n_7\,
      \read_address_reg[17]_0\(3) => \gen_fifo_n.DUT_n_115\,
      \read_address_reg[17]_0\(2) => \gen_fifo_n.DUT_n_116\,
      \read_address_reg[17]_0\(1) => \gen_fifo_n.DUT_n_117\,
      \read_address_reg[17]_0\(0) => \gen_fifo_n.DUT_n_118\,
      \read_address_reg[17]_1\(3) => \i_/i_/i___150_carry__2_n_4\,
      \read_address_reg[17]_1\(2) => \i_/i_/i___150_carry__2_n_5\,
      \read_address_reg[17]_1\(1) => \i_/i_/i___150_carry__2_n_6\,
      \read_address_reg[17]_1\(0) => \i_/i_/i___150_carry__2_n_7\,
      \read_address_reg[21]_0\(3) => \gen_fifo_n.DUT_n_119\,
      \read_address_reg[21]_0\(2) => \gen_fifo_n.DUT_n_120\,
      \read_address_reg[21]_0\(1) => \gen_fifo_n.DUT_n_121\,
      \read_address_reg[21]_0\(0) => \gen_fifo_n.DUT_n_122\,
      \read_address_reg[21]_1\(3) => \i_/i_/i___150_carry__3_n_4\,
      \read_address_reg[21]_1\(2) => \i_/i_/i___150_carry__3_n_5\,
      \read_address_reg[21]_1\(1) => \i_/i_/i___150_carry__3_n_6\,
      \read_address_reg[21]_1\(0) => \i_/i_/i___150_carry__3_n_7\,
      \read_address_reg[25]_0\(3) => \gen_fifo_n.DUT_n_123\,
      \read_address_reg[25]_0\(2) => \gen_fifo_n.DUT_n_124\,
      \read_address_reg[25]_0\(1) => \gen_fifo_n.DUT_n_125\,
      \read_address_reg[25]_0\(0) => \gen_fifo_n.DUT_n_126\,
      \read_address_reg[25]_1\(3) => \i_/i_/i___150_carry__4_n_4\,
      \read_address_reg[25]_1\(2) => \i_/i_/i___150_carry__4_n_5\,
      \read_address_reg[25]_1\(1) => \i_/i_/i___150_carry__4_n_6\,
      \read_address_reg[25]_1\(0) => \i_/i_/i___150_carry__4_n_7\,
      \read_address_reg[29]_0\(3) => \gen_fifo_n.DUT_n_127\,
      \read_address_reg[29]_0\(2) => \gen_fifo_n.DUT_n_128\,
      \read_address_reg[29]_0\(1) => \gen_fifo_n.DUT_n_129\,
      \read_address_reg[29]_0\(0) => \gen_fifo_n.DUT_n_130\,
      \read_address_reg[29]_1\(3) => \i_/i_/i___150_carry__5_n_4\,
      \read_address_reg[29]_1\(2) => \i_/i_/i___150_carry__5_n_5\,
      \read_address_reg[29]_1\(1) => \i_/i_/i___150_carry__5_n_6\,
      \read_address_reg[29]_1\(0) => \i_/i_/i___150_carry__5_n_7\,
      \read_address_reg[31]_0\(1) => \gen_fifo_n.DUT_n_131\,
      \read_address_reg[31]_0\(0) => \gen_fifo_n.DUT_n_132\,
      \read_address_reg[31]_1\(1) => \i_/i_/i___150_carry__6_n_6\,
      \read_address_reg[31]_1\(0) => \i_/i_/i___150_carry__6_n_7\,
      \read_address_reg[5]_0\(2) => \gen_fifo_n.DUT_n_104\,
      \read_address_reg[5]_0\(1) => \gen_fifo_n.DUT_n_105\,
      \read_address_reg[5]_0\(0) => \gen_fifo_n.DUT_n_106\,
      \read_address_reg[5]_1\(2) => \i_/i_/i___150_carry_n_4\,
      \read_address_reg[5]_1\(1) => \i_/i_/i___150_carry_n_5\,
      \read_address_reg[5]_1\(0) => \i_/i_/i___150_carry_n_6\,
      \read_address_reg[9]_0\(3) => \gen_fifo_n.DUT_n_107\,
      \read_address_reg[9]_0\(2) => \gen_fifo_n.DUT_n_108\,
      \read_address_reg[9]_0\(1) => \gen_fifo_n.DUT_n_109\,
      \read_address_reg[9]_0\(0) => \gen_fifo_n.DUT_n_110\,
      \read_address_reg[9]_1\(3) => \i_/i_/i___150_carry__0_n_4\,
      \read_address_reg[9]_1\(2) => \i_/i_/i___150_carry__0_n_5\,
      \read_address_reg[9]_1\(1) => \i_/i_/i___150_carry__0_n_6\,
      \read_address_reg[9]_1\(0) => \i_/i_/i___150_carry__0_n_7\,
      reset => reset,
      reset_0 => reset_0,
      sig_cmd_empty_reg => \I_CMD_STATUS_MODULE/sig_cmd_empty_reg\,
      sig_llink2wr_strm_tlast => sig_llink2wr_strm_tlast,
      sig_push_cmd_reg => \I_CMD_STATUS_MODULE/sig_push_cmd_reg\,
      sys_clk => sys_clk,
      \temp_data_reg[33]\ => \temp_data_reg[33]\,
      \write_address_reg[13]_0\(3) => \gen_fifo_n.DUT_n_81\,
      \write_address_reg[13]_0\(2) => \gen_fifo_n.DUT_n_82\,
      \write_address_reg[13]_0\(1) => \gen_fifo_n.DUT_n_83\,
      \write_address_reg[13]_0\(0) => \gen_fifo_n.DUT_n_84\,
      \write_address_reg[13]_1\(0) => \gen_fifo_n.DUT_n_103\,
      \write_address_reg[13]_2\(3) => \i_/i_/i___91_carry__1_n_4\,
      \write_address_reg[13]_2\(2) => \i_/i_/i___91_carry__1_n_5\,
      \write_address_reg[13]_2\(1) => \i_/i_/i___91_carry__1_n_6\,
      \write_address_reg[13]_2\(0) => \i_/i_/i___91_carry__1_n_7\,
      \write_address_reg[17]_0\(3) => \gen_fifo_n.DUT_n_85\,
      \write_address_reg[17]_0\(2) => \gen_fifo_n.DUT_n_86\,
      \write_address_reg[17]_0\(1) => \gen_fifo_n.DUT_n_87\,
      \write_address_reg[17]_0\(0) => \gen_fifo_n.DUT_n_88\,
      \write_address_reg[17]_1\(3) => \i_/i_/i___91_carry__2_n_4\,
      \write_address_reg[17]_1\(2) => \i_/i_/i___91_carry__2_n_5\,
      \write_address_reg[17]_1\(1) => \i_/i_/i___91_carry__2_n_6\,
      \write_address_reg[17]_1\(0) => \i_/i_/i___91_carry__2_n_7\,
      \write_address_reg[21]_0\(3) => \gen_fifo_n.DUT_n_89\,
      \write_address_reg[21]_0\(2) => \gen_fifo_n.DUT_n_90\,
      \write_address_reg[21]_0\(1) => \gen_fifo_n.DUT_n_91\,
      \write_address_reg[21]_0\(0) => \gen_fifo_n.DUT_n_92\,
      \write_address_reg[21]_1\(3) => \i_/i_/i___91_carry__3_n_4\,
      \write_address_reg[21]_1\(2) => \i_/i_/i___91_carry__3_n_5\,
      \write_address_reg[21]_1\(1) => \i_/i_/i___91_carry__3_n_6\,
      \write_address_reg[21]_1\(0) => \i_/i_/i___91_carry__3_n_7\,
      \write_address_reg[25]_0\(3) => \gen_fifo_n.DUT_n_93\,
      \write_address_reg[25]_0\(2) => \gen_fifo_n.DUT_n_94\,
      \write_address_reg[25]_0\(1) => \gen_fifo_n.DUT_n_95\,
      \write_address_reg[25]_0\(0) => \gen_fifo_n.DUT_n_96\,
      \write_address_reg[25]_1\(3) => \i_/i_/i___91_carry__4_n_4\,
      \write_address_reg[25]_1\(2) => \i_/i_/i___91_carry__4_n_5\,
      \write_address_reg[25]_1\(1) => \i_/i_/i___91_carry__4_n_6\,
      \write_address_reg[25]_1\(0) => \i_/i_/i___91_carry__4_n_7\,
      \write_address_reg[29]_0\(3) => \gen_fifo_n.DUT_n_97\,
      \write_address_reg[29]_0\(2) => \gen_fifo_n.DUT_n_98\,
      \write_address_reg[29]_0\(1) => \gen_fifo_n.DUT_n_99\,
      \write_address_reg[29]_0\(0) => \gen_fifo_n.DUT_n_100\,
      \write_address_reg[29]_1\(3) => \i_/i_/i___91_carry__5_n_4\,
      \write_address_reg[29]_1\(2) => \i_/i_/i___91_carry__5_n_5\,
      \write_address_reg[29]_1\(1) => \i_/i_/i___91_carry__5_n_6\,
      \write_address_reg[29]_1\(0) => \i_/i_/i___91_carry__5_n_7\,
      \write_address_reg[31]_0\(1) => \gen_fifo_n.DUT_n_101\,
      \write_address_reg[31]_0\(0) => \gen_fifo_n.DUT_n_102\,
      \write_address_reg[31]_1\(1) => \i_/i_/i___91_carry__6_n_6\,
      \write_address_reg[31]_1\(0) => \i_/i_/i___91_carry__6_n_7\,
      \write_address_reg[5]_0\(2) => \gen_fifo_n.DUT_n_74\,
      \write_address_reg[5]_0\(1) => \gen_fifo_n.DUT_n_75\,
      \write_address_reg[5]_0\(0) => \gen_fifo_n.DUT_n_76\,
      \write_address_reg[5]_1\(2) => \i_/i_/i___91_carry_n_4\,
      \write_address_reg[5]_1\(1) => \i_/i_/i___91_carry_n_5\,
      \write_address_reg[5]_1\(0) => \i_/i_/i___91_carry_n_6\,
      \write_address_reg[9]_0\(3) => \gen_fifo_n.DUT_n_77\,
      \write_address_reg[9]_0\(2) => \gen_fifo_n.DUT_n_78\,
      \write_address_reg[9]_0\(1) => \gen_fifo_n.DUT_n_79\,
      \write_address_reg[9]_0\(0) => \gen_fifo_n.DUT_n_80\,
      \write_address_reg[9]_1\(3) => \i_/i_/i___91_carry__0_n_4\,
      \write_address_reg[9]_1\(2) => \i_/i_/i___91_carry__0_n_5\,
      \write_address_reg[9]_1\(1) => \i_/i_/i___91_carry__0_n_6\,
      \write_address_reg[9]_1\(0) => \i_/i_/i___91_carry__0_n_7\,
      \write_segment_reg[0]_0\ => \write_segment_reg[0]\
    );
\i_/i_/i___150_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i___150_carry_n_0\,
      CO(2) => \i_/i_/i___150_carry_n_1\,
      CO(1) => \i_/i_/i___150_carry_n_2\,
      CO(0) => \i_/i_/i___150_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gen_fifo_n.DUT_n_133\,
      DI(0) => '0',
      O(3) => \i_/i_/i___150_carry_n_4\,
      O(2) => \i_/i_/i___150_carry_n_5\,
      O(1) => \i_/i_/i___150_carry_n_6\,
      O(0) => \NLW_i_/i_/i___150_carry_O_UNCONNECTED\(0),
      S(3) => \gen_fifo_n.DUT_n_104\,
      S(2) => \gen_fifo_n.DUT_n_105\,
      S(1) => \gen_fifo_n.DUT_n_106\,
      S(0) => '0'
    );
\i_/i_/i___150_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___150_carry_n_0\,
      CO(3) => \i_/i_/i___150_carry__0_n_0\,
      CO(2) => \i_/i_/i___150_carry__0_n_1\,
      CO(1) => \i_/i_/i___150_carry__0_n_2\,
      CO(0) => \i_/i_/i___150_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___150_carry__0_n_4\,
      O(2) => \i_/i_/i___150_carry__0_n_5\,
      O(1) => \i_/i_/i___150_carry__0_n_6\,
      O(0) => \i_/i_/i___150_carry__0_n_7\,
      S(3) => \gen_fifo_n.DUT_n_107\,
      S(2) => \gen_fifo_n.DUT_n_108\,
      S(1) => \gen_fifo_n.DUT_n_109\,
      S(0) => \gen_fifo_n.DUT_n_110\
    );
\i_/i_/i___150_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___150_carry__0_n_0\,
      CO(3) => \i_/i_/i___150_carry__1_n_0\,
      CO(2) => \i_/i_/i___150_carry__1_n_1\,
      CO(1) => \i_/i_/i___150_carry__1_n_2\,
      CO(0) => \i_/i_/i___150_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___150_carry__1_n_4\,
      O(2) => \i_/i_/i___150_carry__1_n_5\,
      O(1) => \i_/i_/i___150_carry__1_n_6\,
      O(0) => \i_/i_/i___150_carry__1_n_7\,
      S(3) => \gen_fifo_n.DUT_n_111\,
      S(2) => \gen_fifo_n.DUT_n_112\,
      S(1) => \gen_fifo_n.DUT_n_113\,
      S(0) => \gen_fifo_n.DUT_n_114\
    );
\i_/i_/i___150_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___150_carry__1_n_0\,
      CO(3) => \i_/i_/i___150_carry__2_n_0\,
      CO(2) => \i_/i_/i___150_carry__2_n_1\,
      CO(1) => \i_/i_/i___150_carry__2_n_2\,
      CO(0) => \i_/i_/i___150_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___150_carry__2_n_4\,
      O(2) => \i_/i_/i___150_carry__2_n_5\,
      O(1) => \i_/i_/i___150_carry__2_n_6\,
      O(0) => \i_/i_/i___150_carry__2_n_7\,
      S(3) => \gen_fifo_n.DUT_n_115\,
      S(2) => \gen_fifo_n.DUT_n_116\,
      S(1) => \gen_fifo_n.DUT_n_117\,
      S(0) => \gen_fifo_n.DUT_n_118\
    );
\i_/i_/i___150_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___150_carry__2_n_0\,
      CO(3) => \i_/i_/i___150_carry__3_n_0\,
      CO(2) => \i_/i_/i___150_carry__3_n_1\,
      CO(1) => \i_/i_/i___150_carry__3_n_2\,
      CO(0) => \i_/i_/i___150_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___150_carry__3_n_4\,
      O(2) => \i_/i_/i___150_carry__3_n_5\,
      O(1) => \i_/i_/i___150_carry__3_n_6\,
      O(0) => \i_/i_/i___150_carry__3_n_7\,
      S(3) => \gen_fifo_n.DUT_n_119\,
      S(2) => \gen_fifo_n.DUT_n_120\,
      S(1) => \gen_fifo_n.DUT_n_121\,
      S(0) => \gen_fifo_n.DUT_n_122\
    );
\i_/i_/i___150_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___150_carry__3_n_0\,
      CO(3) => \i_/i_/i___150_carry__4_n_0\,
      CO(2) => \i_/i_/i___150_carry__4_n_1\,
      CO(1) => \i_/i_/i___150_carry__4_n_2\,
      CO(0) => \i_/i_/i___150_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___150_carry__4_n_4\,
      O(2) => \i_/i_/i___150_carry__4_n_5\,
      O(1) => \i_/i_/i___150_carry__4_n_6\,
      O(0) => \i_/i_/i___150_carry__4_n_7\,
      S(3) => \gen_fifo_n.DUT_n_123\,
      S(2) => \gen_fifo_n.DUT_n_124\,
      S(1) => \gen_fifo_n.DUT_n_125\,
      S(0) => \gen_fifo_n.DUT_n_126\
    );
\i_/i_/i___150_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___150_carry__4_n_0\,
      CO(3) => \i_/i_/i___150_carry__5_n_0\,
      CO(2) => \i_/i_/i___150_carry__5_n_1\,
      CO(1) => \i_/i_/i___150_carry__5_n_2\,
      CO(0) => \i_/i_/i___150_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___150_carry__5_n_4\,
      O(2) => \i_/i_/i___150_carry__5_n_5\,
      O(1) => \i_/i_/i___150_carry__5_n_6\,
      O(0) => \i_/i_/i___150_carry__5_n_7\,
      S(3) => \gen_fifo_n.DUT_n_127\,
      S(2) => \gen_fifo_n.DUT_n_128\,
      S(1) => \gen_fifo_n.DUT_n_129\,
      S(0) => \gen_fifo_n.DUT_n_130\
    );
\i_/i_/i___150_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___150_carry__5_n_0\,
      CO(3 downto 1) => \NLW_i_/i_/i___150_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_/i_/i___150_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_/i_/i___150_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \i_/i_/i___150_carry__6_n_6\,
      O(0) => \i_/i_/i___150_carry__6_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \gen_fifo_n.DUT_n_131\,
      S(0) => \gen_fifo_n.DUT_n_132\
    );
\i_/i_/i___91_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i___91_carry_n_0\,
      CO(2) => \i_/i_/i___91_carry_n_1\,
      CO(1) => \i_/i_/i___91_carry_n_2\,
      CO(0) => \i_/i_/i___91_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gen_fifo_n.DUT_n_103\,
      DI(0) => '0',
      O(3) => \i_/i_/i___91_carry_n_4\,
      O(2) => \i_/i_/i___91_carry_n_5\,
      O(1) => \i_/i_/i___91_carry_n_6\,
      O(0) => \NLW_i_/i_/i___91_carry_O_UNCONNECTED\(0),
      S(3) => \gen_fifo_n.DUT_n_74\,
      S(2) => \gen_fifo_n.DUT_n_75\,
      S(1) => \gen_fifo_n.DUT_n_76\,
      S(0) => '0'
    );
\i_/i_/i___91_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___91_carry_n_0\,
      CO(3) => \i_/i_/i___91_carry__0_n_0\,
      CO(2) => \i_/i_/i___91_carry__0_n_1\,
      CO(1) => \i_/i_/i___91_carry__0_n_2\,
      CO(0) => \i_/i_/i___91_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___91_carry__0_n_4\,
      O(2) => \i_/i_/i___91_carry__0_n_5\,
      O(1) => \i_/i_/i___91_carry__0_n_6\,
      O(0) => \i_/i_/i___91_carry__0_n_7\,
      S(3) => \gen_fifo_n.DUT_n_77\,
      S(2) => \gen_fifo_n.DUT_n_78\,
      S(1) => \gen_fifo_n.DUT_n_79\,
      S(0) => \gen_fifo_n.DUT_n_80\
    );
\i_/i_/i___91_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___91_carry__0_n_0\,
      CO(3) => \i_/i_/i___91_carry__1_n_0\,
      CO(2) => \i_/i_/i___91_carry__1_n_1\,
      CO(1) => \i_/i_/i___91_carry__1_n_2\,
      CO(0) => \i_/i_/i___91_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___91_carry__1_n_4\,
      O(2) => \i_/i_/i___91_carry__1_n_5\,
      O(1) => \i_/i_/i___91_carry__1_n_6\,
      O(0) => \i_/i_/i___91_carry__1_n_7\,
      S(3) => \gen_fifo_n.DUT_n_81\,
      S(2) => \gen_fifo_n.DUT_n_82\,
      S(1) => \gen_fifo_n.DUT_n_83\,
      S(0) => \gen_fifo_n.DUT_n_84\
    );
\i_/i_/i___91_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___91_carry__1_n_0\,
      CO(3) => \i_/i_/i___91_carry__2_n_0\,
      CO(2) => \i_/i_/i___91_carry__2_n_1\,
      CO(1) => \i_/i_/i___91_carry__2_n_2\,
      CO(0) => \i_/i_/i___91_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___91_carry__2_n_4\,
      O(2) => \i_/i_/i___91_carry__2_n_5\,
      O(1) => \i_/i_/i___91_carry__2_n_6\,
      O(0) => \i_/i_/i___91_carry__2_n_7\,
      S(3) => \gen_fifo_n.DUT_n_85\,
      S(2) => \gen_fifo_n.DUT_n_86\,
      S(1) => \gen_fifo_n.DUT_n_87\,
      S(0) => \gen_fifo_n.DUT_n_88\
    );
\i_/i_/i___91_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___91_carry__2_n_0\,
      CO(3) => \i_/i_/i___91_carry__3_n_0\,
      CO(2) => \i_/i_/i___91_carry__3_n_1\,
      CO(1) => \i_/i_/i___91_carry__3_n_2\,
      CO(0) => \i_/i_/i___91_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___91_carry__3_n_4\,
      O(2) => \i_/i_/i___91_carry__3_n_5\,
      O(1) => \i_/i_/i___91_carry__3_n_6\,
      O(0) => \i_/i_/i___91_carry__3_n_7\,
      S(3) => \gen_fifo_n.DUT_n_89\,
      S(2) => \gen_fifo_n.DUT_n_90\,
      S(1) => \gen_fifo_n.DUT_n_91\,
      S(0) => \gen_fifo_n.DUT_n_92\
    );
\i_/i_/i___91_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___91_carry__3_n_0\,
      CO(3) => \i_/i_/i___91_carry__4_n_0\,
      CO(2) => \i_/i_/i___91_carry__4_n_1\,
      CO(1) => \i_/i_/i___91_carry__4_n_2\,
      CO(0) => \i_/i_/i___91_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___91_carry__4_n_4\,
      O(2) => \i_/i_/i___91_carry__4_n_5\,
      O(1) => \i_/i_/i___91_carry__4_n_6\,
      O(0) => \i_/i_/i___91_carry__4_n_7\,
      S(3) => \gen_fifo_n.DUT_n_93\,
      S(2) => \gen_fifo_n.DUT_n_94\,
      S(1) => \gen_fifo_n.DUT_n_95\,
      S(0) => \gen_fifo_n.DUT_n_96\
    );
\i_/i_/i___91_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___91_carry__4_n_0\,
      CO(3) => \i_/i_/i___91_carry__5_n_0\,
      CO(2) => \i_/i_/i___91_carry__5_n_1\,
      CO(1) => \i_/i_/i___91_carry__5_n_2\,
      CO(0) => \i_/i_/i___91_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___91_carry__5_n_4\,
      O(2) => \i_/i_/i___91_carry__5_n_5\,
      O(1) => \i_/i_/i___91_carry__5_n_6\,
      O(0) => \i_/i_/i___91_carry__5_n_7\,
      S(3) => \gen_fifo_n.DUT_n_97\,
      S(2) => \gen_fifo_n.DUT_n_98\,
      S(1) => \gen_fifo_n.DUT_n_99\,
      S(0) => \gen_fifo_n.DUT_n_100\
    );
\i_/i_/i___91_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___91_carry__5_n_0\,
      CO(3 downto 1) => \NLW_i_/i_/i___91_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_/i_/i___91_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_/i_/i___91_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \i_/i_/i___91_carry__6_n_6\,
      O(0) => \i_/i_/i___91_carry__6_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \gen_fifo_n.DUT_n_101\,
      S(0) => \gen_fifo_n.DUT_n_102\
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i__carry_n_0\,
      CO(2) => \i_/i_/i__carry_n_1\,
      CO(1) => \i_/i_/i__carry_n_2\,
      CO(0) => \i_/i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \gen_fifo_n.DUT_n_44\,
      DI(2) => \gen_fifo_n.DUT_n_45\,
      DI(1) => \gen_fifo_n.DUT_n_46\,
      DI(0) => DI(0),
      O(3) => \i_/i_/i__carry_n_4\,
      O(2) => \i_/i_/i__carry_n_5\,
      O(1) => \i_/i_/i__carry_n_6\,
      O(0) => \i_/i_/i__carry_n_7\,
      S(3) => \gen_fifo_n.DUT_n_34\,
      S(2) => \gen_fifo_n.DUT_n_35\,
      S(1) => \gen_fifo_n.DUT_n_36\,
      S(0) => \gen_fifo_n.DUT_n_37\
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CO(3) => \i_/i_/i__carry__0_n_0\,
      CO(2) => \i_/i_/i__carry__0_n_1\,
      CO(1) => \i_/i_/i__carry__0_n_2\,
      CO(0) => \i_/i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \gen_fifo_n.DUT_n_47\,
      DI(2) => \gen_fifo_n.DUT_n_48\,
      DI(1) => \gen_fifo_n.DUT_n_49\,
      DI(0) => \gen_fifo_n.DUT_n_50\,
      O(3) => \i_/i_/i__carry__0_n_4\,
      O(2) => \i_/i_/i__carry__0_n_5\,
      O(1) => \i_/i_/i__carry__0_n_6\,
      O(0) => \i_/i_/i__carry__0_n_7\,
      S(3) => \gen_fifo_n.DUT_n_30\,
      S(2) => \gen_fifo_n.DUT_n_31\,
      S(1) => \gen_fifo_n.DUT_n_32\,
      S(0) => \gen_fifo_n.DUT_n_33\
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CO(3) => \i_/i_/i__carry__1_n_0\,
      CO(2) => \i_/i_/i__carry__1_n_1\,
      CO(1) => \i_/i_/i__carry__1_n_2\,
      CO(0) => \i_/i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_fifo_n.DUT_n_51\,
      DI(2) => \gen_fifo_n.DUT_n_52\,
      DI(1) => \gen_fifo_n.DUT_n_53\,
      DI(0) => \gen_fifo_n.DUT_n_54\,
      O(3) => \i_/i_/i__carry__1_n_4\,
      O(2) => \i_/i_/i__carry__1_n_5\,
      O(1) => \i_/i_/i__carry__1_n_6\,
      O(0) => \i_/i_/i__carry__1_n_7\,
      S(3) => \gen_fifo_n.DUT_n_26\,
      S(2) => \gen_fifo_n.DUT_n_27\,
      S(1) => \gen_fifo_n.DUT_n_28\,
      S(0) => \gen_fifo_n.DUT_n_29\
    );
\i_/i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__1_n_0\,
      CO(3) => \i_/i_/i__carry__2_n_0\,
      CO(2) => \i_/i_/i__carry__2_n_1\,
      CO(1) => \i_/i_/i__carry__2_n_2\,
      CO(0) => \i_/i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \gen_fifo_n.DUT_n_55\,
      DI(2) => \gen_fifo_n.DUT_n_56\,
      DI(1) => \gen_fifo_n.DUT_n_57\,
      DI(0) => \gen_fifo_n.DUT_n_58\,
      O(3) => \i_/i_/i__carry__2_n_4\,
      O(2) => \i_/i_/i__carry__2_n_5\,
      O(1) => \i_/i_/i__carry__2_n_6\,
      O(0) => \i_/i_/i__carry__2_n_7\,
      S(3) => \gen_fifo_n.DUT_n_22\,
      S(2) => \gen_fifo_n.DUT_n_23\,
      S(1) => \gen_fifo_n.DUT_n_24\,
      S(0) => \gen_fifo_n.DUT_n_25\
    );
\i_/i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__2_n_0\,
      CO(3) => \i_/i_/i__carry__3_n_0\,
      CO(2) => \i_/i_/i__carry__3_n_1\,
      CO(1) => \i_/i_/i__carry__3_n_2\,
      CO(0) => \i_/i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \gen_fifo_n.DUT_n_59\,
      DI(2) => \gen_fifo_n.DUT_n_60\,
      DI(1) => \gen_fifo_n.DUT_n_61\,
      DI(0) => \gen_fifo_n.DUT_n_62\,
      O(3) => \i_/i_/i__carry__3_n_4\,
      O(2) => \i_/i_/i__carry__3_n_5\,
      O(1) => \i_/i_/i__carry__3_n_6\,
      O(0) => \i_/i_/i__carry__3_n_7\,
      S(3) => \gen_fifo_n.DUT_n_18\,
      S(2) => \gen_fifo_n.DUT_n_19\,
      S(1) => \gen_fifo_n.DUT_n_20\,
      S(0) => \gen_fifo_n.DUT_n_21\
    );
\i_/i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__3_n_0\,
      CO(3) => \i_/i_/i__carry__4_n_0\,
      CO(2) => \i_/i_/i__carry__4_n_1\,
      CO(1) => \i_/i_/i__carry__4_n_2\,
      CO(0) => \i_/i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \gen_fifo_n.DUT_n_63\,
      DI(2) => \gen_fifo_n.DUT_n_64\,
      DI(1) => \gen_fifo_n.DUT_n_65\,
      DI(0) => \gen_fifo_n.DUT_n_66\,
      O(3) => \i_/i_/i__carry__4_n_4\,
      O(2) => \i_/i_/i__carry__4_n_5\,
      O(1) => \i_/i_/i__carry__4_n_6\,
      O(0) => \i_/i_/i__carry__4_n_7\,
      S(3) => \gen_fifo_n.DUT_n_14\,
      S(2) => \gen_fifo_n.DUT_n_15\,
      S(1) => \gen_fifo_n.DUT_n_16\,
      S(0) => \gen_fifo_n.DUT_n_17\
    );
\i_/i_/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__4_n_0\,
      CO(3) => \i_/i_/i__carry__5_n_0\,
      CO(2) => \i_/i_/i__carry__5_n_1\,
      CO(1) => \i_/i_/i__carry__5_n_2\,
      CO(0) => \i_/i_/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \gen_fifo_n.DUT_n_67\,
      DI(2) => \gen_fifo_n.DUT_n_68\,
      DI(1) => \gen_fifo_n.DUT_n_69\,
      DI(0) => \gen_fifo_n.DUT_n_70\,
      O(3) => \i_/i_/i__carry__5_n_4\,
      O(2) => \i_/i_/i__carry__5_n_5\,
      O(1) => \i_/i_/i__carry__5_n_6\,
      O(0) => \i_/i_/i__carry__5_n_7\,
      S(3) => \gen_fifo_n.DUT_n_10\,
      S(2) => \gen_fifo_n.DUT_n_11\,
      S(1) => \gen_fifo_n.DUT_n_12\,
      S(0) => \gen_fifo_n.DUT_n_13\
    );
\i_/i_/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_i_/i_/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_/i_/i__carry__6_n_2\,
      CO(0) => \i_/i_/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gen_fifo_n.DUT_n_71\,
      DI(0) => \gen_fifo_n.DUT_n_72\,
      O(3) => \NLW_i_/i_/i__carry__6_O_UNCONNECTED\(3),
      O(2) => \i_/i_/i__carry__6_n_5\,
      O(1) => \i_/i_/i__carry__6_n_6\,
      O(0) => \i_/i_/i__carry__6_n_7\,
      S(3) => '0',
      S(2) => \gen_fifo_n.DUT_n_7\,
      S(1) => \gen_fifo_n.DUT_n_8\,
      S(0) => \gen_fifo_n.DUT_n_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_static_delay_100 is
  port (
    reset_0 : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    \data_count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    md_error : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    debug_static_delay_out_valid : out STD_LOGIC;
    cache_present_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    debug_static_delay_out_data : out STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sys_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    cache_present_reg_0 : in STD_LOGIC;
    \data_count_reg[0]_0\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    reset : in STD_LOGIC;
    \temp_data_reg[33]\ : in STD_LOGIC;
    is_stored : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cache_fresh_reg : in STD_LOGIC;
    \write_segment_reg[0]\ : in STD_LOGIC;
    debug_static_delay_in_data : in STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_static_delay_100 : entity is "static_delay_100";
end design_1_audio_interface_wrap_0_0_static_delay_100;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_static_delay_100 is
begin
hs_fifo_0: entity work.design_1_audio_interface_wrap_0_0_hs_fifo
     port map (
      DI(0) => DI(0),
      E(0) => E(0),
      Q(0) => Q(0),
      cache_fresh_reg => cache_fresh_reg,
      cache_present_reg => cache_present_reg,
      cache_present_reg_0 => cache_present_reg_0,
      \data_count_reg[0]\ => \data_count_reg[0]\(0),
      \data_count_reg[0]_0\ => \data_count_reg[0]_0\,
      debug_static_delay_in_data(33 downto 0) => debug_static_delay_in_data(33 downto 0),
      debug_static_delay_out_data(33 downto 0) => debug_static_delay_out_data(33 downto 0),
      debug_static_delay_out_valid => debug_static_delay_out_valid,
      is_stored => is_stored,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(3 downto 0) => m_axi_arlen(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => m_axi_arsize(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      md_error => md_error,
      reset => reset,
      reset_0 => reset_0,
      sys_clk => sys_clk,
      \temp_data_reg[33]\ => \temp_data_reg[33]\,
      \write_segment_reg[0]\ => \write_segment_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0_audio_interface_wrapper is
  port (
    debug_static_delay_out_ready : out STD_LOGIC;
    debug_static_delay_in_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    debug_static_delay_out_valid : out STD_LOGIC;
    debug_static_delay_out_data : out STD_LOGIC_VECTOR ( 33 downto 0 );
    debug_static_delay_in_data : out STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    ac_bclk_0 : out STD_LOGIC;
    ws_int_reg : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    md_error : out STD_LOGIC;
    ac_pbdat_0 : out STD_LOGIC;
    sys_clk : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    reset : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mclk : in STD_LOGIC;
    ac_recdat_0 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_audio_interface_wrap_0_0_audio_interface_wrapper : entity is "audio_interface_wrapper";
end design_1_audio_interface_wrap_0_0_audio_interface_wrapper;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0_audio_interface_wrapper is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^debug_static_delay_in_data\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \^debug_static_delay_in_valid\ : STD_LOGIC;
  signal \^debug_static_delay_out_data\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \^debug_static_delay_out_ready\ : STD_LOGIC;
  signal fpc_to_i2s_0_n_10 : STD_LOGIC;
  signal fpc_to_i2s_0_n_11 : STD_LOGIC;
  signal fpc_to_i2s_0_n_12 : STD_LOGIC;
  signal fpc_to_i2s_0_n_13 : STD_LOGIC;
  signal fpc_to_i2s_0_n_14 : STD_LOGIC;
  signal fpc_to_i2s_0_n_15 : STD_LOGIC;
  signal fpc_to_i2s_0_n_16 : STD_LOGIC;
  signal fpc_to_i2s_0_n_17 : STD_LOGIC;
  signal fpc_to_i2s_0_n_18 : STD_LOGIC;
  signal fpc_to_i2s_0_n_19 : STD_LOGIC;
  signal fpc_to_i2s_0_n_2 : STD_LOGIC;
  signal fpc_to_i2s_0_n_20 : STD_LOGIC;
  signal fpc_to_i2s_0_n_21 : STD_LOGIC;
  signal fpc_to_i2s_0_n_22 : STD_LOGIC;
  signal fpc_to_i2s_0_n_23 : STD_LOGIC;
  signal fpc_to_i2s_0_n_24 : STD_LOGIC;
  signal fpc_to_i2s_0_n_25 : STD_LOGIC;
  signal fpc_to_i2s_0_n_26 : STD_LOGIC;
  signal fpc_to_i2s_0_n_27 : STD_LOGIC;
  signal fpc_to_i2s_0_n_28 : STD_LOGIC;
  signal fpc_to_i2s_0_n_29 : STD_LOGIC;
  signal fpc_to_i2s_0_n_4 : STD_LOGIC;
  signal fpc_to_i2s_0_n_5 : STD_LOGIC;
  signal fpc_to_i2s_0_n_6 : STD_LOGIC;
  signal fpc_to_i2s_0_n_7 : STD_LOGIC;
  signal fpc_to_i2s_0_n_8 : STD_LOGIC;
  signal fpc_to_i2s_0_n_9 : STD_LOGIC;
  signal fpc_to_i2s_0_op_out_valid_0 : STD_LOGIC;
  signal \hs_fifo_0/gen_fifo_n.DUT/data_count_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \hsm/is_stored\ : STD_LOGIC;
  signal \hsm/is_stored0\ : STD_LOGIC;
  signal i2s_to_fpc_0_n_2 : STD_LOGIC;
  signal i2s_to_fpc_0_op_in_ready_0 : STD_LOGIC;
  signal input_interface_0_l_valid : STD_LOGIC;
  signal l_data_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal l_data_rx : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal output_interface_0_n_0 : STD_LOGIC;
  signal output_interface_0_n_1 : STD_LOGIC;
  signal output_interface_0_n_10 : STD_LOGIC;
  signal output_interface_0_n_11 : STD_LOGIC;
  signal output_interface_0_n_12 : STD_LOGIC;
  signal output_interface_0_n_13 : STD_LOGIC;
  signal output_interface_0_n_14 : STD_LOGIC;
  signal output_interface_0_n_15 : STD_LOGIC;
  signal output_interface_0_n_16 : STD_LOGIC;
  signal output_interface_0_n_17 : STD_LOGIC;
  signal output_interface_0_n_18 : STD_LOGIC;
  signal output_interface_0_n_19 : STD_LOGIC;
  signal output_interface_0_n_2 : STD_LOGIC;
  signal output_interface_0_n_20 : STD_LOGIC;
  signal output_interface_0_n_21 : STD_LOGIC;
  signal output_interface_0_n_22 : STD_LOGIC;
  signal output_interface_0_n_23 : STD_LOGIC;
  signal output_interface_0_n_24 : STD_LOGIC;
  signal output_interface_0_n_25 : STD_LOGIC;
  signal output_interface_0_n_3 : STD_LOGIC;
  signal output_interface_0_n_4 : STD_LOGIC;
  signal output_interface_0_n_5 : STD_LOGIC;
  signal output_interface_0_n_6 : STD_LOGIC;
  signal output_interface_0_n_7 : STD_LOGIC;
  signal output_interface_0_n_8 : STD_LOGIC;
  signal output_interface_0_n_9 : STD_LOGIC;
  signal static_delay_100_0_n_0 : STD_LOGIC;
  signal static_delay_100_0_n_11 : STD_LOGIC;
  signal ws_cnt1 : STD_LOGIC;
  signal \^ws_int_reg\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  debug_static_delay_in_data(33 downto 0) <= \^debug_static_delay_in_data\(33 downto 0);
  debug_static_delay_in_valid <= \^debug_static_delay_in_valid\;
  debug_static_delay_out_data(33 downto 0) <= \^debug_static_delay_out_data\(33 downto 0);
  debug_static_delay_out_ready <= \^debug_static_delay_out_ready\;
  ws_int_reg <= \^ws_int_reg\;
fpc_to_i2s_0: entity work.design_1_audio_interface_wrap_0_0_fpc_to_i2s
     port map (
      DI(0) => fpc_to_i2s_0_n_5,
      E(0) => \hsm/is_stored0\,
      Q(0) => \^q\(0),
      data_count_reg(0) => \hs_fifo_0/gen_fifo_n.DUT/data_count_reg\(0),
      \data_count_reg[3]\ => \^debug_static_delay_in_valid\,
      debug_static_delay_out_data(33 downto 0) => \^debug_static_delay_out_data\(33 downto 0),
      fpc_to_i2s_0_op_out_valid_0 => fpc_to_i2s_0_op_out_valid_0,
      in_ready_0_reg => \^debug_static_delay_out_ready\,
      in_ready_0_reg_0 => fpc_to_i2s_0_n_4,
      is_in_ready_0_reg => fpc_to_i2s_0_n_2,
      is_out_valid_reg => output_interface_0_n_0,
      is_out_valid_reg_0 => output_interface_0_n_1,
      is_stored => \hsm/is_stored\,
      is_stored_reg => static_delay_100_0_n_11,
      local_set_reg => static_delay_100_0_n_0,
      \out_data_reg[23]\(23) => fpc_to_i2s_0_n_6,
      \out_data_reg[23]\(22) => fpc_to_i2s_0_n_7,
      \out_data_reg[23]\(21) => fpc_to_i2s_0_n_8,
      \out_data_reg[23]\(20) => fpc_to_i2s_0_n_9,
      \out_data_reg[23]\(19) => fpc_to_i2s_0_n_10,
      \out_data_reg[23]\(18) => fpc_to_i2s_0_n_11,
      \out_data_reg[23]\(17) => fpc_to_i2s_0_n_12,
      \out_data_reg[23]\(16) => fpc_to_i2s_0_n_13,
      \out_data_reg[23]\(15) => fpc_to_i2s_0_n_14,
      \out_data_reg[23]\(14) => fpc_to_i2s_0_n_15,
      \out_data_reg[23]\(13) => fpc_to_i2s_0_n_16,
      \out_data_reg[23]\(12) => fpc_to_i2s_0_n_17,
      \out_data_reg[23]\(11) => fpc_to_i2s_0_n_18,
      \out_data_reg[23]\(10) => fpc_to_i2s_0_n_19,
      \out_data_reg[23]\(9) => fpc_to_i2s_0_n_20,
      \out_data_reg[23]\(8) => fpc_to_i2s_0_n_21,
      \out_data_reg[23]\(7) => fpc_to_i2s_0_n_22,
      \out_data_reg[23]\(6) => fpc_to_i2s_0_n_23,
      \out_data_reg[23]\(5) => fpc_to_i2s_0_n_24,
      \out_data_reg[23]\(4) => fpc_to_i2s_0_n_25,
      \out_data_reg[23]\(3) => fpc_to_i2s_0_n_26,
      \out_data_reg[23]\(2) => fpc_to_i2s_0_n_27,
      \out_data_reg[23]\(1) => fpc_to_i2s_0_n_28,
      \out_data_reg[23]\(0) => fpc_to_i2s_0_n_29,
      reset => reset,
      sys_clk => sys_clk
    );
i2s_to_fpc_0: entity work.design_1_audio_interface_wrap_0_0_i2s_to_fpc
     port map (
      Q(0) => \^q\(0),
      debug_static_delay_in_data(33 downto 0) => \^debug_static_delay_in_data\(33 downto 0),
      i2s_to_fpc_0_op_in_ready_0 => i2s_to_fpc_0_op_in_ready_0,
      input_interface_0_l_valid => input_interface_0_l_valid,
      local_set_reg => static_delay_100_0_n_0,
      out_valid_reg => \^debug_static_delay_in_valid\,
      out_valid_reg_0 => i2s_to_fpc_0_n_2,
      reset => reset,
      sys_clk => sys_clk,
      \temp_data_reg[23]\(23 downto 0) => l_data_out(23 downto 0)
    );
i2s_transceiver_0: entity work.design_1_audio_interface_wrap_0_0_i2s_transceiver
     port map (
      CO(0) => ws_cnt1,
      D(0) => output_interface_0_n_2,
      Q(22) => output_interface_0_n_3,
      Q(21) => output_interface_0_n_4,
      Q(20) => output_interface_0_n_5,
      Q(19) => output_interface_0_n_6,
      Q(18) => output_interface_0_n_7,
      Q(17) => output_interface_0_n_8,
      Q(16) => output_interface_0_n_9,
      Q(15) => output_interface_0_n_10,
      Q(14) => output_interface_0_n_11,
      Q(13) => output_interface_0_n_12,
      Q(12) => output_interface_0_n_13,
      Q(11) => output_interface_0_n_14,
      Q(10) => output_interface_0_n_15,
      Q(9) => output_interface_0_n_16,
      Q(8) => output_interface_0_n_17,
      Q(7) => output_interface_0_n_18,
      Q(6) => output_interface_0_n_19,
      Q(5) => output_interface_0_n_20,
      Q(4) => output_interface_0_n_21,
      Q(3) => output_interface_0_n_22,
      Q(2) => output_interface_0_n_23,
      Q(1) => output_interface_0_n_24,
      Q(0) => output_interface_0_n_25,
      ac_pbdat_0 => ac_pbdat_0,
      ac_recdat_0 => ac_recdat_0,
      \l_data_rx_reg[23]_0\(23 downto 0) => l_data_rx(23 downto 0),
      mclk => mclk,
      sclk_int_reg_0 => ac_bclk_0,
      \ws_cnt_reg[0]_0\ => static_delay_100_0_n_0,
      ws_int_reg_0 => \^ws_int_reg\
    );
input_interface_0: entity work.design_1_audio_interface_wrap_0_0_input_interface
     port map (
      D(23 downto 0) => l_data_rx(23 downto 0),
      Q(23 downto 0) => l_data_out(23 downto 0),
      i2s_to_fpc_0_op_in_ready_0 => i2s_to_fpc_0_op_in_ready_0,
      input_interface_0_l_valid => input_interface_0_l_valid,
      \l_data_out_reg[23]_0\ => static_delay_100_0_n_0,
      \l_data_store_reg[23]_0\ => \^ws_int_reg\,
      reset => reset,
      sys_clk => sys_clk
    );
output_interface_0: entity work.design_1_audio_interface_wrap_0_0_output_interface
     port map (
      CO(0) => ws_cnt1,
      D(0) => output_interface_0_n_2,
      Q(22) => output_interface_0_n_3,
      Q(21) => output_interface_0_n_4,
      Q(20) => output_interface_0_n_5,
      Q(19) => output_interface_0_n_6,
      Q(18) => output_interface_0_n_7,
      Q(17) => output_interface_0_n_8,
      Q(16) => output_interface_0_n_9,
      Q(15) => output_interface_0_n_10,
      Q(14) => output_interface_0_n_11,
      Q(13) => output_interface_0_n_12,
      Q(12) => output_interface_0_n_13,
      Q(11) => output_interface_0_n_14,
      Q(10) => output_interface_0_n_15,
      Q(9) => output_interface_0_n_16,
      Q(8) => output_interface_0_n_17,
      Q(7) => output_interface_0_n_18,
      Q(6) => output_interface_0_n_19,
      Q(5) => output_interface_0_n_20,
      Q(4) => output_interface_0_n_21,
      Q(3) => output_interface_0_n_22,
      Q(2) => output_interface_0_n_23,
      Q(1) => output_interface_0_n_24,
      Q(0) => output_interface_0_n_25,
      fpc_to_i2s_0_op_out_valid_0 => fpc_to_i2s_0_op_out_valid_0,
      \l_data_store_reg[23]_0\(23) => fpc_to_i2s_0_n_6,
      \l_data_store_reg[23]_0\(22) => fpc_to_i2s_0_n_7,
      \l_data_store_reg[23]_0\(21) => fpc_to_i2s_0_n_8,
      \l_data_store_reg[23]_0\(20) => fpc_to_i2s_0_n_9,
      \l_data_store_reg[23]_0\(19) => fpc_to_i2s_0_n_10,
      \l_data_store_reg[23]_0\(18) => fpc_to_i2s_0_n_11,
      \l_data_store_reg[23]_0\(17) => fpc_to_i2s_0_n_12,
      \l_data_store_reg[23]_0\(16) => fpc_to_i2s_0_n_13,
      \l_data_store_reg[23]_0\(15) => fpc_to_i2s_0_n_14,
      \l_data_store_reg[23]_0\(14) => fpc_to_i2s_0_n_15,
      \l_data_store_reg[23]_0\(13) => fpc_to_i2s_0_n_16,
      \l_data_store_reg[23]_0\(12) => fpc_to_i2s_0_n_17,
      \l_data_store_reg[23]_0\(11) => fpc_to_i2s_0_n_18,
      \l_data_store_reg[23]_0\(10) => fpc_to_i2s_0_n_19,
      \l_data_store_reg[23]_0\(9) => fpc_to_i2s_0_n_20,
      \l_data_store_reg[23]_0\(8) => fpc_to_i2s_0_n_21,
      \l_data_store_reg[23]_0\(7) => fpc_to_i2s_0_n_22,
      \l_data_store_reg[23]_0\(6) => fpc_to_i2s_0_n_23,
      \l_data_store_reg[23]_0\(5) => fpc_to_i2s_0_n_24,
      \l_data_store_reg[23]_0\(4) => fpc_to_i2s_0_n_25,
      \l_data_store_reg[23]_0\(3) => fpc_to_i2s_0_n_26,
      \l_data_store_reg[23]_0\(2) => fpc_to_i2s_0_n_27,
      \l_data_store_reg[23]_0\(1) => fpc_to_i2s_0_n_28,
      \l_data_store_reg[23]_0\(0) => fpc_to_i2s_0_n_29,
      \l_data_store_reg[23]_1\ => static_delay_100_0_n_0,
      l_is_ready_reg_P_0 => output_interface_0_n_1,
      l_sent_reg_0 => \^ws_int_reg\,
      l_stored_reg_0 => output_interface_0_n_0,
      reset => reset,
      sys_clk => sys_clk
    );
static_delay_100_0: entity work.design_1_audio_interface_wrap_0_0_static_delay_100
     port map (
      DI(0) => fpc_to_i2s_0_n_5,
      E(0) => \hsm/is_stored0\,
      Q(0) => \^q\(0),
      cache_fresh_reg => fpc_to_i2s_0_n_4,
      cache_present_reg => static_delay_100_0_n_11,
      cache_present_reg_0 => \^debug_static_delay_out_ready\,
      \data_count_reg[0]\(0) => \hs_fifo_0/gen_fifo_n.DUT/data_count_reg\(0),
      \data_count_reg[0]_0\ => \^debug_static_delay_in_valid\,
      debug_static_delay_in_data(33 downto 0) => \^debug_static_delay_in_data\(33 downto 0),
      debug_static_delay_out_data(33 downto 0) => \^debug_static_delay_out_data\(33 downto 0),
      debug_static_delay_out_valid => debug_static_delay_out_valid,
      is_stored => \hsm/is_stored\,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(3 downto 0) => m_axi_arlen(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => m_axi_arsize(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      md_error => md_error,
      reset => reset,
      reset_0 => static_delay_100_0_n_0,
      sys_clk => sys_clk,
      \temp_data_reg[33]\ => fpc_to_i2s_0_n_2,
      \write_segment_reg[0]\ => i2s_to_fpc_0_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_audio_interface_wrap_0_0 is
  port (
    ac_bclk_0 : out STD_LOGIC;
    ac_pbdat_0 : out STD_LOGIC;
    ac_recdat_0 : in STD_LOGIC;
    ac_pblrc_0 : out STD_LOGIC;
    ac_reclrc_0 : out STD_LOGIC;
    sys_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    mclk : in STD_LOGIC;
    md_error : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    debug_static_delay_in_ready : out STD_LOGIC;
    debug_static_delay_in_valid : out STD_LOGIC;
    debug_static_delay_in_data : out STD_LOGIC_VECTOR ( 33 downto 0 );
    debug_static_delay_out_ready : out STD_LOGIC;
    debug_static_delay_out_valid : out STD_LOGIC;
    debug_static_delay_out_data : out STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_audio_interface_wrap_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_audio_interface_wrap_0_0 : entity is "design_1_audio_interface_wrap_0_0,audio_interface_wrapper,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_audio_interface_wrap_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_audio_interface_wrap_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of design_1_audio_interface_wrap_0_0 : entity is "audio_interface_wrapper,Vivado 2022.2";
end design_1_audio_interface_wrap_0_0;

architecture STRUCTURE of design_1_audio_interface_wrap_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^ac_reclrc_0\ : STD_LOGIC;
  signal \^m_axi_araddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute x_interface_info : string;
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 m_axi ARREADY";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of m_axi_arready : signal is "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50347222, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARVALID";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 m_axi RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 m_axi RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 m_axi WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi WVALID";
  attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of sys_clk : signal is "xilinx.com:signal:clock:1.0 sys_clk CLK";
  attribute x_interface_parameter of sys_clk : signal is "XIL_INTERFACENAME sys_clk, ASSOCIATED_RESET reset, FREQ_HZ 50347222, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 m_axi ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 m_axi ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 m_axi ARCACHE";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 m_axi ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 m_axi ARPROT";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 m_axi ARSIZE";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 m_axi AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 m_axi AWCACHE";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 m_axi AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 m_axi AWPROT";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 m_axi AWSIZE";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 m_axi RDATA";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 m_axi RRESP";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi WSTRB";
begin
  ac_pblrc_0 <= \^ac_reclrc_0\;
  ac_reclrc_0 <= \^ac_reclrc_0\;
  m_axi_araddr(31 downto 0) <= \^m_axi_araddr\(31 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \^m_axi_arburst\(0);
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3 downto 0) <= \^m_axi_arlen\(3 downto 0);
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \^m_axi_arsize\(1);
  m_axi_arsize(0) <= \<const0>\;
  m_axi_awaddr(31 downto 0) <= \^m_axi_araddr\(31 downto 0);
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_arburst\(0);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3 downto 0) <= \^m_axi_arlen\(3 downto 0);
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \^m_axi_arsize\(1);
  m_axi_awsize(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.design_1_audio_interface_wrap_0_0_audio_interface_wrapper
     port map (
      Q(0) => debug_static_delay_in_ready,
      ac_bclk_0 => ac_bclk_0,
      ac_pbdat_0 => ac_pbdat_0,
      ac_recdat_0 => ac_recdat_0,
      debug_static_delay_in_data(33 downto 0) => debug_static_delay_in_data(33 downto 0),
      debug_static_delay_in_valid => debug_static_delay_in_valid,
      debug_static_delay_out_data(33 downto 0) => debug_static_delay_out_data(33 downto 0),
      debug_static_delay_out_ready => debug_static_delay_out_ready,
      debug_static_delay_out_valid => debug_static_delay_out_valid,
      m_axi_araddr(31 downto 0) => \^m_axi_araddr\(31 downto 0),
      m_axi_arburst(0) => \^m_axi_arburst\(0),
      m_axi_arlen(3 downto 0) => \^m_axi_arlen\(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => \^m_axi_arsize\(1),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      mclk => mclk,
      md_error => md_error,
      reset => reset,
      sys_clk => sys_clk,
      ws_int_reg => \^ac_reclrc_0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
