   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f10x_pwr.c"
  23              	.Ltext0:
  24              		.file 1 "../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c"
 19596              		.align	2
 19597              		.thumb
 19598              		.thumb_func
 19600              	__WFI:
 19601              	.LFB5:
   1:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**************************************************************************//**
   2:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @file     core_cm3.h
   3:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @version  V1.30
   5:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @date     30. October 2009
   6:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
   7:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @note
   8:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
  10:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @par
  11:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
  15:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @par
  16:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
  22:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  ******************************************************************************/
  23:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  24:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #ifndef __CM3_CORE_H__
  25:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __CM3_CORE_H__
  26:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  27:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
  29:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *   - Error 10: \n
  31:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     Error 10: Expecting ';'
  33:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * .
  34:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *   - Error 530: \n
  35:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     return(__regBasePri); \n
  36:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * . 
  38:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *   - Error 550: \n
  39:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * .
  42:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *   - Error 754: \n
  43:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * .
  46:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *   - Error 750: \n
  47:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * .
  50:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *   - Error 528: \n
  51:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * .
  54:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *   - Error 751: \n
  55:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     } InterruptType_Type; \n
  56:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * .
  58:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
  60:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
  61:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  62:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*lint -save */
  63:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*lint -e10  */
  64:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*lint -e530 */
  65:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*lint -e550 */
  66:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*lint -e754 */
  67:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*lint -e750 */
  68:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*lint -e528 */
  69:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*lint -e751 */
  70:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  71:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  72:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****     - CMSIS version number
  75:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****     - Cortex-M core registers and bitfields
  76:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****     - Cortex-M core peripheral base address
  77:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   @{
  78:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
  79:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  80:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #ifdef __cplusplus
  81:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  extern "C" {
  82:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #endif 
  83:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  84:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  88:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  90:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  92:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #if defined (__ICCARM__)
  93:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #endif
  95:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  96:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
  97:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #endif
 100:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 101:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 102:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 103:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 104:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 105:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * IO definitions
 106:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 107:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * define access restrictions to peripheral registers
 108:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 109:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 110:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #ifdef __cplusplus
 111:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #else
 113:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #endif
 115:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 118:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 119:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 120:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*******************************************************************************
 121:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *                 Register Abstraction
 122:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  ******************************************************************************/
 123:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  @{
 125:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** */
 126:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 127:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 128:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   @{
 131:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 132:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** typedef struct
 133:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
 134:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** }  NVIC_Type;                                               
 148:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 150:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 151:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   @{
 154:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 155:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** typedef struct
 156:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
 157:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** } SCB_Type;                                                
 177:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 178:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SCB CPUID Register Definitions */
 179:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 182:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 185:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 188:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 191:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 195:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 198:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 201:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 204:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 207:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 210:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 213:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 216:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 219:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 222:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 226:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 229:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 233:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 236:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 239:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 242:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 245:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 248:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 251:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SCB System Control Register Definitions */
 252:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 255:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 258:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 261:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 265:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 268:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 271:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 274:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 277:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 280:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 284:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 287:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 290:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 293:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 296:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 299:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 302:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 305:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 308:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 311:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****                                      
 314:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 317:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 320:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 323:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 327:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 330:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 333:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 337:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 340:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 343:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 347:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 350:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 353:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 356:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 360:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 361:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   memory mapped structure for SysTick
 363:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   @{
 364:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 365:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** typedef struct
 366:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
 367:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** } SysTick_Type;
 372:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 373:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 377:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 380:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 383:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 386:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SysTick Reload Register Definitions */
 387:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 390:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SysTick Current Register Definitions */
 391:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 394:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 398:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 401:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 405:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 406:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   @{
 409:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 410:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** typedef struct
 411:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
 412:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __O  union  
 413:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   {
 414:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** } ITM_Type;                                                
 445:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 446:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 450:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 454:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 457:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 460:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 463:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 466:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 469:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 472:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 475:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 479:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 483:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 487:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 491:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 494:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 498:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 499:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   memory mapped structure for Interrupt Type
 501:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   @{
 502:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 503:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** typedef struct
 504:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
 505:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED0;
 506:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #else
 510:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****        uint32_t RESERVED1;
 511:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #endif
 512:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** } InterruptType_Type;
 513:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 514:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 518:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 522:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 525:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 529:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 530:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   @{
 534:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 535:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** typedef struct
 536:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
 537:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** } MPU_Type;                                                
 549:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 550:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* MPU Type Register */
 551:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 554:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 557:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 560:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* MPU Control Register */
 561:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 564:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 567:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 570:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* MPU Region Number Register */
 571:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 574:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* MPU Region Base Address Register */
 575:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 578:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 581:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 584:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 588:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 591:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 594:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 597:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 600:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 603:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 606:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 609:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 612:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #endif
 614:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 615:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 616:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   memory mapped structure for Core Debug Register
 618:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   @{
 619:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 620:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** typedef struct
 621:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
 622:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** } CoreDebug_Type;
 627:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 628:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* Debug Halting Control and Status Register */
 629:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 632:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 635:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 638:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 641:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 644:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 647:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 650:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 653:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 656:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 659:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 662:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 665:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* Debug Core Register Selector Register */
 666:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 669:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 672:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 676:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 679:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 682:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 685:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 688:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 691:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 694:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 697:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 700:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 703:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 706:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 709:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 713:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 714:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 722:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 729:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #endif
 733:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 734:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 736:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 737:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /*******************************************************************************
 738:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *                Hardware Abstraction Layer
 739:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  ******************************************************************************/
 740:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 741:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #if defined ( __CC_ARM   )
 742:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 745:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #elif defined ( __ICCARM__ )
 746:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 749:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #elif defined   (  __GNUC__  )
 750:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 753:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #elif defined   (  __TASKING__  )
 754:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 757:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #endif
 758:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 759:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 760:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 762:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* ARM armcc specific functions */
 764:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 765:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 768:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __NOP                             __nop
 769:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __WFI                             __wfi
 770:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __WFE                             __wfe
 771:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __SEV                             __sev
 772:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __ISB()                           __isb(0)
 773:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __DSB()                           __dsb(0)
 774:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __DMB()                           __dmb(0)
 775:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __REV                             __rev
 776:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __RBIT                            __rbit
 777:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 784:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 785:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 790:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 791:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 792:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 794:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return ProcessStackPointer
 795:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 796:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return the actual process stack pointer
 797:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 798:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __get_PSP(void);
 799:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 800:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 801:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 803:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 805:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 808:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 810:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 811:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 813:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return Main Stack Pointer
 814:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 815:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Cortex processor register
 817:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 818:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __get_MSP(void);
 819:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 820:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 821:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 823:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 825:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 828:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 830:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 831:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 833:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param   value  value to reverse
 834:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return         reversed value
 835:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 836:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Reverse byte order in unsigned short value
 837:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 838:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 840:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 841:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 843:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param   value  value to reverse
 844:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return         reversed value
 845:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 846:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 848:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 850:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 851:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 853:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 854:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 856:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 858:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern void __CLREX(void);
 859:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 860:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 861:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Base Priority value
 862:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 863:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return BasePriority
 864:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 865:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return the content of the base priority register
 866:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 867:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 869:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 870:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Base Priority value
 871:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 872:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  basePri  BasePriority
 873:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 874:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Set the base priority register
 875:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 876:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 878:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 879:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Priority Mask value
 880:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 881:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return PriMask
 882:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 883:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 885:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 887:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 888:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Priority Mask value
 889:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 890:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param   priMask  PriMask
 891:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 892:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 894:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 896:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 897:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Fault Mask value
 898:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 899:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return FaultMask
 900:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 901:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return the content of the fault mask register
 902:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 903:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 905:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 906:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Fault Mask value
 907:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 908:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  faultMask faultMask value
 909:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 910:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Set the fault mask register
 911:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 912:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 914:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 915:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Control Register value
 916:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * 
 917:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return Control value
 918:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 919:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return the content of the control register
 920:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 921:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 923:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 924:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Control Register value
 925:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 926:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  control  Control value
 927:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 928:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Set the control register
 929:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 930:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 932:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 934:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 935:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 937:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 939:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __CLREX                           __clrex
 940:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 941:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 942:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Base Priority value
 943:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 944:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return BasePriority
 945:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 946:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return the content of the base priority register
 947:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 948:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
 950:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   return(__regBasePri);
 952:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** }
 953:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 954:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 955:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Base Priority value
 956:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 957:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  basePri  BasePriority
 958:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 959:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Set the base priority register
 960:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 961:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
 963:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** }
 966:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 967:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 968:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Priority Mask value
 969:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 970:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return PriMask
 971:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 972:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 974:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
 976:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   return(__regPriMask);
 978:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** }
 979:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 980:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 981:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Priority Mask value
 982:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 983:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  priMask  PriMask
 984:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 985:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
 987:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
 989:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __regPriMask = (priMask);
 991:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** }
 992:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
 993:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
 994:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Fault Mask value
 995:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 996:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return FaultMask
 997:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
 998:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return the content of the fault mask register
 999:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1000:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
1002:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   return(__regFaultMask);
1004:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** }
1005:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1006:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1007:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Fault Mask value
1008:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1009:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  faultMask  faultMask value
1010:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1011:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Set the fault mask register
1012:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1013:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
1015:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** }
1018:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1019:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1020:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Control Register value
1021:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * 
1022:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return Control value
1023:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1024:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return the content of the control register
1025:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1026:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
1028:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   return(__regControl);
1030:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** }
1031:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1032:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1033:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Control Register value
1034:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1035:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  control  Control value
1036:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1037:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Set the control register
1038:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1039:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** {
1041:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****   __regControl = control;
1043:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** }
1044:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1045:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1047:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1048:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1049:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* IAR iccarm specific functions */
1051:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1052:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1055:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1058:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1064:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1076:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1077:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1078:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1080:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return ProcessStackPointer
1081:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1082:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return the actual process stack pointer
1083:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1084:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __get_PSP(void);
1085:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1086:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1087:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1089:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1091:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1094:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1096:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1097:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1099:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return Main Stack Pointer
1100:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1101:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Cortex processor register
1103:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1104:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __get_MSP(void);
1105:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1106:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1107:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1109:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1111:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1114:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1116:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1117:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1119:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  value  value to reverse
1120:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return        reversed value
1121:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1122:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Reverse byte order in unsigned short value
1123:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1124:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1126:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1127:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  Reverse bit order of value
1128:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1129:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  value  value to reverse
1130:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return        reversed value
1131:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1132:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Reverse bit order of value
1133:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1134:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1136:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1137:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1139:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  *addr  address pointer
1140:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return        value of (*address)
1141:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1142:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1144:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1146:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1147:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1149:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  *addr  address pointer
1150:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return        value of (*address)
1151:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1152:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1154:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1156:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1157:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1159:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  *addr  address pointer
1160:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return        value of (*address)
1161:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1162:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1164:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1166:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1167:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1169:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  value  value to store
1170:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  *addr  address pointer
1171:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return        successful / failed
1172:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1173:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1175:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1177:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1178:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1180:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  value  value to store
1181:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  *addr  address pointer
1182:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return        successful / failed
1183:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1184:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1186:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1188:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /**
1189:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1191:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  value  value to store
1192:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @param  *addr  address pointer
1193:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * @return        successful / failed
1194:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  *
1195:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h ****  */
1197:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1199:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1200:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1201:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** /* GNU gcc specific functions */
1203:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1204:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1207:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** 
1210:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
 19602              		.loc 4 1211 0
 19603              		.cfi_startproc
 19604              		@ args = 0, pretend = 0, frame = 0
 19605              		@ frame_needed = 1, uses_anonymous_args = 0
 19606              		@ link register save eliminated.
 19607 0000 80B4     		push	{r7}
 19608              	.LCFI0:
 19609              		.cfi_def_cfa_offset 4
 19610 0002 00AF     		add	r7, sp, #0
 19611              		.cfi_offset 7, -4
 19612              	.LCFI1:
 19613              		.cfi_def_cfa_register 7
 19614              		.loc 4 1211 0
 19615              	@ 1211 "D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 19616 0004 30BF     		wfi
 19617              	@ 0 "" 2
 19618              		.thumb
 19619 0006 BD46     		mov	sp, r7
 19620 0008 80BC     		pop	{r7}
 19621 000a 7047     		bx	lr
 19622              		.cfi_endproc
 19623              	.LFE5:
 19625              		.section	.text.__WFE,"ax",%progbits
 19626              		.align	2
 19627              		.thumb
 19628              		.thumb_func
 19630              	__WFE:
 19631              	.LFB6:
1212:D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport\core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 19632              		.loc 4 1212 0
 19633              		.cfi_startproc
 19634              		@ args = 0, pretend = 0, frame = 0
 19635              		@ frame_needed = 1, uses_anonymous_args = 0
 19636              		@ link register save eliminated.
 19637 0000 80B4     		push	{r7}
 19638              	.LCFI2:
 19639              		.cfi_def_cfa_offset 4
 19640 0002 00AF     		add	r7, sp, #0
 19641              		.cfi_offset 7, -4
 19642              	.LCFI3:
 19643              		.cfi_def_cfa_register 7
 19644              		.loc 4 1212 0
 19645              	@ 1212 "D:\ProgramowanieARM\ProjektARM\Debug/../Libraries/CMSIS/CM3/CoreSupport/core_cm3.h" 1
 19646 0004 20BF     		wfe
 19647              	@ 0 "" 2
 19648              		.thumb
 19649 0006 BD46     		mov	sp, r7
 19650 0008 80BC     		pop	{r7}
 19651 000a 7047     		bx	lr
 19652              		.cfi_endproc
 19653              	.LFE6:
 19655              		.section	.text.PWR_DeInit,"ax",%progbits
 19656              		.align	2
 19657              		.global	PWR_DeInit
 19658              		.thumb
 19659              		.thumb_func
 19661              	PWR_DeInit:
 19662              	.LFB29:
   1:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
   2:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   ******************************************************************************
   3:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @file    stm32f10x_pwr.c
   4:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @author  MCD Application Team
   5:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @version V3.5.0
   6:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @date    11-March-2011
   7:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief   This file provides all the PWR firmware functions.
   8:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   ******************************************************************************
   9:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @attention
  10:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *
  11:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *
  18:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   ******************************************************************************
  20:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  21:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  22:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Includes ------------------------------------------------------------------*/
  23:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #include "stm32f10x_pwr.h"
  24:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #include "stm32f10x_rcc.h"
  25:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  26:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  28:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  29:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  30:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR 
  31:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief PWR driver modules
  32:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  33:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */ 
  34:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  35:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_TypesDefinitions
  36:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  37:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  38:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  39:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  40:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  41:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  42:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  43:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Defines
  44:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  45:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  46:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  47:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* --------- PWR registers bit address in the alias region ---------- */
  48:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)
  49:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  50:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* --- CR Register ---*/
  51:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  52:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Alias word address of DBP bit */
  53:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_OFFSET                (PWR_OFFSET + 0x00)
  54:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define DBP_BitNumber            0x08
  55:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_DBP_BB                (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4))
  56:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  57:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Alias word address of PVDE bit */
  58:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define PVDE_BitNumber           0x04
  59:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_PVDE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4))
  60:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  61:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* --- CSR Register ---*/
  62:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  63:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* Alias word address of EWUP bit */
  64:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CSR_OFFSET               (PWR_OFFSET + 0x04)
  65:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define EWUP_BitNumber           0x08
  66:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CSR_EWUP_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4))
  67:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  68:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* ------------------ PWR registers bit mask ------------------------ */
  69:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  70:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* CR register bit mask */
  71:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_DS_MASK               ((uint32_t)0xFFFFFFFC)
  72:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #define CR_PLS_MASK              ((uint32_t)0xFFFFFF1F)
  73:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  74:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  75:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  76:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  77:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  78:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  79:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Macros
  80:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  81:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  82:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  83:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  84:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  85:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  86:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  87:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Variables
  88:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  89:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  90:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  91:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
  92:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
  93:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  94:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  95:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_FunctionPrototypes
  96:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
  97:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
  98:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
  99:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 100:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @}
 101:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 102:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 103:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /** @defgroup PWR_Private_Functions
 104:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @{
 105:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 106:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 107:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 108:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Deinitializes the PWR peripheral registers to their default reset values.
 109:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  None
 110:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 111:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 112:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_DeInit(void)
 113:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 19663              		.loc 1 113 0
 19664              		.cfi_startproc
 19665              		@ args = 0, pretend = 0, frame = 0
 19666              		@ frame_needed = 1, uses_anonymous_args = 0
 19667 0000 80B5     		push	{r7, lr}
 19668              	.LCFI4:
 19669              		.cfi_def_cfa_offset 8
 19670 0002 00AF     		add	r7, sp, #0
 19671              		.cfi_offset 14, -4
 19672              		.cfi_offset 7, -8
 19673              	.LCFI5:
 19674              		.cfi_def_cfa_register 7
 114:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 19675              		.loc 1 114 0
 19676 0004 4FF08050 		mov	r0, #268435456
 19677 0008 4FF00101 		mov	r1, #1
 19678 000c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 115:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 19679              		.loc 1 115 0
 19680 0010 4FF08050 		mov	r0, #268435456
 19681 0014 4FF00001 		mov	r1, #0
 19682 0018 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 116:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 19683              		.loc 1 116 0
 19684 001c 80BD     		pop	{r7, pc}
 19685              		.cfi_endproc
 19686              	.LFE29:
 19688 001e 00BF     		.section	.text.PWR_BackupAccessCmd,"ax",%progbits
 19689              		.align	2
 19690              		.global	PWR_BackupAccessCmd
 19691              		.thumb
 19692              		.thumb_func
 19694              	PWR_BackupAccessCmd:
 19695              	.LFB30:
 117:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 118:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 119:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables access to the RTC and backup registers.
 120:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the access to the RTC and backup registers.
 121:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 122:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 123:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 124:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_BackupAccessCmd(FunctionalState NewState)
 125:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 19696              		.loc 1 125 0
 19697              		.cfi_startproc
 19698              		@ args = 0, pretend = 0, frame = 8
 19699              		@ frame_needed = 1, uses_anonymous_args = 0
 19700              		@ link register save eliminated.
 19701 0000 80B4     		push	{r7}
 19702              	.LCFI6:
 19703              		.cfi_def_cfa_offset 4
 19704 0002 83B0     		sub	sp, sp, #12
 19705              	.LCFI7:
 19706              		.cfi_def_cfa_offset 16
 19707 0004 00AF     		add	r7, sp, #0
 19708              		.cfi_offset 7, -4
 19709              	.LCFI8:
 19710              		.cfi_def_cfa_register 7
 19711 0006 0346     		mov	r3, r0
 19712 0008 FB71     		strb	r3, [r7, #7]
 126:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 127:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 128:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 19713              		.loc 1 128 0
 19714 000a 044B     		ldr	r3, .L5
 19715 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 19716 000e 1A60     		str	r2, [r3, #0]
 129:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 19717              		.loc 1 129 0
 19718 0010 07F10C07 		add	r7, r7, #12
 19719 0014 BD46     		mov	sp, r7
 19720 0016 80BC     		pop	{r7}
 19721 0018 7047     		bx	lr
 19722              	.L6:
 19723 001a 00BF     		.align	2
 19724              	.L5:
 19725 001c 20000E42 		.word	1108213792
 19726              		.cfi_endproc
 19727              	.LFE30:
 19729              		.section	.text.PWR_PVDCmd,"ax",%progbits
 19730              		.align	2
 19731              		.global	PWR_PVDCmd
 19732              		.thumb
 19733              		.thumb_func
 19735              	PWR_PVDCmd:
 19736              	.LFB31:
 130:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 131:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 132:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the Power Voltage Detector(PVD).
 133:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the PVD.
 134:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 135:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 136:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 137:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_PVDCmd(FunctionalState NewState)
 138:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 19737              		.loc 1 138 0
 19738              		.cfi_startproc
 19739              		@ args = 0, pretend = 0, frame = 8
 19740              		@ frame_needed = 1, uses_anonymous_args = 0
 19741              		@ link register save eliminated.
 19742 0000 80B4     		push	{r7}
 19743              	.LCFI9:
 19744              		.cfi_def_cfa_offset 4
 19745 0002 83B0     		sub	sp, sp, #12
 19746              	.LCFI10:
 19747              		.cfi_def_cfa_offset 16
 19748 0004 00AF     		add	r7, sp, #0
 19749              		.cfi_offset 7, -4
 19750              	.LCFI11:
 19751              		.cfi_def_cfa_register 7
 19752 0006 0346     		mov	r3, r0
 19753 0008 FB71     		strb	r3, [r7, #7]
 139:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 140:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 141:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 19754              		.loc 1 141 0
 19755 000a 044B     		ldr	r3, .L8
 19756 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 19757 000e 1A60     		str	r2, [r3, #0]
 142:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 19758              		.loc 1 142 0
 19759 0010 07F10C07 		add	r7, r7, #12
 19760 0014 BD46     		mov	sp, r7
 19761 0016 80BC     		pop	{r7}
 19762 0018 7047     		bx	lr
 19763              	.L9:
 19764 001a 00BF     		.align	2
 19765              	.L8:
 19766 001c 10000E42 		.word	1108213776
 19767              		.cfi_endproc
 19768              	.LFE31:
 19770              		.section	.text.PWR_PVDLevelConfig,"ax",%progbits
 19771              		.align	2
 19772              		.global	PWR_PVDLevelConfig
 19773              		.thumb
 19774              		.thumb_func
 19776              	PWR_PVDLevelConfig:
 19777              	.LFB32:
 143:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 144:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 145:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Configures the voltage threshold detected by the Power Voltage Detector(PVD).
 146:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_PVDLevel: specifies the PVD detection level
 147:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 148:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V2: PVD detection level set to 2.2V
 149:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V3: PVD detection level set to 2.3V
 150:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V4: PVD detection level set to 2.4V
 151:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V5: PVD detection level set to 2.5V
 152:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V6: PVD detection level set to 2.6V
 153:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V7: PVD detection level set to 2.7V
 154:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V
 155:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V
 156:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 157:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 158:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
 159:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 19778              		.loc 1 159 0
 19779              		.cfi_startproc
 19780              		@ args = 0, pretend = 0, frame = 16
 19781              		@ frame_needed = 1, uses_anonymous_args = 0
 19782              		@ link register save eliminated.
 19783 0000 80B4     		push	{r7}
 19784              	.LCFI12:
 19785              		.cfi_def_cfa_offset 4
 19786 0002 85B0     		sub	sp, sp, #20
 19787              	.LCFI13:
 19788              		.cfi_def_cfa_offset 24
 19789 0004 00AF     		add	r7, sp, #0
 19790              		.cfi_offset 7, -4
 19791              	.LCFI14:
 19792              		.cfi_def_cfa_register 7
 19793 0006 7860     		str	r0, [r7, #4]
 160:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 19794              		.loc 1 160 0
 19795 0008 4FF00003 		mov	r3, #0
 19796 000c FB60     		str	r3, [r7, #12]
 161:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 162:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
 163:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 19797              		.loc 1 163 0
 19798 000e 0A4B     		ldr	r3, .L11
 19799 0010 1B68     		ldr	r3, [r3, #0]
 19800 0012 FB60     		str	r3, [r7, #12]
 164:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Clear PLS[7:5] bits */
 165:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg &= CR_PLS_MASK;
 19801              		.loc 1 165 0
 19802 0014 FB68     		ldr	r3, [r7, #12]
 19803 0016 23F0E003 		bic	r3, r3, #224
 19804 001a FB60     		str	r3, [r7, #12]
 166:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set PLS[7:5] bits according to PWR_PVDLevel value */
 167:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg |= PWR_PVDLevel;
 19805              		.loc 1 167 0
 19806 001c FA68     		ldr	r2, [r7, #12]
 19807 001e 7B68     		ldr	r3, [r7, #4]
 19808 0020 42EA0303 		orr	r3, r2, r3
 19809 0024 FB60     		str	r3, [r7, #12]
 168:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Store the new value */
 169:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 19810              		.loc 1 169 0
 19811 0026 044B     		ldr	r3, .L11
 19812 0028 FA68     		ldr	r2, [r7, #12]
 19813 002a 1A60     		str	r2, [r3, #0]
 170:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 19814              		.loc 1 170 0
 19815 002c 07F11407 		add	r7, r7, #20
 19816 0030 BD46     		mov	sp, r7
 19817 0032 80BC     		pop	{r7}
 19818 0034 7047     		bx	lr
 19819              	.L12:
 19820 0036 00BF     		.align	2
 19821              	.L11:
 19822 0038 00700040 		.word	1073770496
 19823              		.cfi_endproc
 19824              	.LFE32:
 19826              		.section	.text.PWR_WakeUpPinCmd,"ax",%progbits
 19827              		.align	2
 19828              		.global	PWR_WakeUpPinCmd
 19829              		.thumb
 19830              		.thumb_func
 19832              	PWR_WakeUpPinCmd:
 19833              	.LFB33:
 171:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 172:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 173:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enables or disables the WakeUp Pin functionality.
 174:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  NewState: new state of the WakeUp Pin functionality.
 175:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be: ENABLE or DISABLE.
 176:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 177:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 178:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_WakeUpPinCmd(FunctionalState NewState)
 179:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 19834              		.loc 1 179 0
 19835              		.cfi_startproc
 19836              		@ args = 0, pretend = 0, frame = 8
 19837              		@ frame_needed = 1, uses_anonymous_args = 0
 19838              		@ link register save eliminated.
 19839 0000 80B4     		push	{r7}
 19840              	.LCFI15:
 19841              		.cfi_def_cfa_offset 4
 19842 0002 83B0     		sub	sp, sp, #12
 19843              	.LCFI16:
 19844              		.cfi_def_cfa_offset 16
 19845 0004 00AF     		add	r7, sp, #0
 19846              		.cfi_offset 7, -4
 19847              	.LCFI17:
 19848              		.cfi_def_cfa_register 7
 19849 0006 0346     		mov	r3, r0
 19850 0008 FB71     		strb	r3, [r7, #7]
 180:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 181:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 182:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 19851              		.loc 1 182 0
 19852 000a 044B     		ldr	r3, .L14
 19853 000c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 19854 000e 1A60     		str	r2, [r3, #0]
 183:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 19855              		.loc 1 183 0
 19856 0010 07F10C07 		add	r7, r7, #12
 19857 0014 BD46     		mov	sp, r7
 19858 0016 80BC     		pop	{r7}
 19859 0018 7047     		bx	lr
 19860              	.L15:
 19861 001a 00BF     		.align	2
 19862              	.L14:
 19863 001c A0000E42 		.word	1108213920
 19864              		.cfi_endproc
 19865              	.LFE33:
 19867              		.section	.text.PWR_EnterSTOPMode,"ax",%progbits
 19868              		.align	2
 19869              		.global	PWR_EnterSTOPMode
 19870              		.thumb
 19871              		.thumb_func
 19873              	PWR_EnterSTOPMode:
 19874              	.LFB34:
 184:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 185:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 186:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enters STOP mode.
 187:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_Regulator: specifies the regulator state in STOP mode.
 188:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 189:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_ON: STOP mode with regulator ON
 190:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_Regulator_LowPower: STOP mode with regulator in low power mode
 191:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_STOPEntry: specifies if STOP mode in entered with WFI or WFE instruction.
 192:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 193:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
 194:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
 195:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 196:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 197:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
 198:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 19875              		.loc 1 198 0
 19876              		.cfi_startproc
 19877              		@ args = 0, pretend = 0, frame = 16
 19878              		@ frame_needed = 1, uses_anonymous_args = 0
 19879 0000 80B5     		push	{r7, lr}
 19880              	.LCFI18:
 19881              		.cfi_def_cfa_offset 8
 19882 0002 84B0     		sub	sp, sp, #16
 19883              	.LCFI19:
 19884              		.cfi_def_cfa_offset 24
 19885 0004 00AF     		add	r7, sp, #0
 19886              		.cfi_offset 14, -4
 19887              		.cfi_offset 7, -8
 19888              	.LCFI20:
 19889              		.cfi_def_cfa_register 7
 19890 0006 7860     		str	r0, [r7, #4]
 19891 0008 0B46     		mov	r3, r1
 19892 000a FB70     		strb	r3, [r7, #3]
 199:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   uint32_t tmpreg = 0;
 19893              		.loc 1 199 0
 19894 000c 4FF00003 		mov	r3, #0
 19895 0010 FB60     		str	r3, [r7, #12]
 200:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 201:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_REGULATOR(PWR_Regulator));
 202:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
 203:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 204:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Select the regulator state in STOP mode ---------------------------------*/
 205:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg = PWR->CR;
 19896              		.loc 1 205 0
 19897 0012 134B     		ldr	r3, .L19
 19898 0014 1B68     		ldr	r3, [r3, #0]
 19899 0016 FB60     		str	r3, [r7, #12]
 206:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Clear PDDS and LPDS bits */
 207:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg &= CR_DS_MASK;
 19900              		.loc 1 207 0
 19901 0018 FB68     		ldr	r3, [r7, #12]
 19902 001a 23F00303 		bic	r3, r3, #3
 19903 001e FB60     		str	r3, [r7, #12]
 208:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set LPDS bit according to PWR_Regulator value */
 209:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   tmpreg |= PWR_Regulator;
 19904              		.loc 1 209 0
 19905 0020 FA68     		ldr	r2, [r7, #12]
 19906 0022 7B68     		ldr	r3, [r7, #4]
 19907 0024 42EA0303 		orr	r3, r2, r3
 19908 0028 FB60     		str	r3, [r7, #12]
 210:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Store the new value */
 211:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR = tmpreg;
 19909              		.loc 1 211 0
 19910 002a 0D4B     		ldr	r3, .L19
 19911 002c FA68     		ldr	r2, [r7, #12]
 19912 002e 1A60     		str	r2, [r3, #0]
 212:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 213:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 19913              		.loc 1 213 0
 19914 0030 0C4B     		ldr	r3, .L19+4
 19915 0032 0C4A     		ldr	r2, .L19+4
 19916 0034 1269     		ldr	r2, [r2, #16]
 19917 0036 42F00402 		orr	r2, r2, #4
 19918 003a 1A61     		str	r2, [r3, #16]
 214:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 215:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Select STOP mode entry --------------------------------------------------*/
 216:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 19919              		.loc 1 216 0
 19920 003c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 19921 003e 012B     		cmp	r3, #1
 19922 0040 02D1     		bne	.L17
 217:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {   
 218:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     /* Request Wait For Interrupt */
 219:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     __WFI();
 19923              		.loc 1 219 0
 19924 0042 FFF7FEFF 		bl	__WFI
 19925 0046 01E0     		b	.L18
 19926              	.L17:
 220:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 221:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   else
 222:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {
 223:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     /* Request Wait For Event */
 224:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     __WFE();
 19927              		.loc 1 224 0
 19928 0048 FFF7FEFF 		bl	__WFE
 19929              	.L18:
 225:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 226:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 227:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 228:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 19930              		.loc 1 228 0
 19931 004c 054B     		ldr	r3, .L19+4
 19932 004e 054A     		ldr	r2, .L19+4
 19933 0050 1269     		ldr	r2, [r2, #16]
 19934 0052 22F00402 		bic	r2, r2, #4
 19935 0056 1A61     		str	r2, [r3, #16]
 229:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 19936              		.loc 1 229 0
 19937 0058 07F11007 		add	r7, r7, #16
 19938 005c BD46     		mov	sp, r7
 19939 005e 80BD     		pop	{r7, pc}
 19940              	.L20:
 19941              		.align	2
 19942              	.L19:
 19943 0060 00700040 		.word	1073770496
 19944 0064 00ED00E0 		.word	-536810240
 19945              		.cfi_endproc
 19946              	.LFE34:
 19948              		.section	.text.PWR_EnterSTANDBYMode,"ax",%progbits
 19949              		.align	2
 19950              		.global	PWR_EnterSTANDBYMode
 19951              		.thumb
 19952              		.thumb_func
 19954              	PWR_EnterSTANDBYMode:
 19955              	.LFB35:
 230:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 231:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 232:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Enters STANDBY mode.
 233:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  None
 234:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 235:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 236:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_EnterSTANDBYMode(void)
 237:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 19956              		.loc 1 237 0
 19957              		.cfi_startproc
 19958              		@ args = 0, pretend = 0, frame = 0
 19959              		@ frame_needed = 1, uses_anonymous_args = 0
 19960 0000 80B5     		push	{r7, lr}
 19961              	.LCFI21:
 19962              		.cfi_def_cfa_offset 8
 19963 0002 00AF     		add	r7, sp, #0
 19964              		.cfi_offset 14, -4
 19965              		.cfi_offset 7, -8
 19966              	.LCFI22:
 19967              		.cfi_def_cfa_register 7
 238:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Clear Wake-up flag */
 239:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_CWUF;
 19968              		.loc 1 239 0
 19969 0004 0A4B     		ldr	r3, .L22
 19970 0006 0A4A     		ldr	r2, .L22
 19971 0008 1268     		ldr	r2, [r2, #0]
 19972 000a 42F00402 		orr	r2, r2, #4
 19973 000e 1A60     		str	r2, [r3, #0]
 240:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Select STANDBY mode */
 241:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR |= PWR_CR_PDDS;
 19974              		.loc 1 241 0
 19975 0010 074B     		ldr	r3, .L22
 19976 0012 074A     		ldr	r2, .L22
 19977 0014 1268     		ldr	r2, [r2, #0]
 19978 0016 42F00202 		orr	r2, r2, #2
 19979 001a 1A60     		str	r2, [r3, #0]
 242:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 243:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   SCB->SCR |= SCB_SCR_SLEEPDEEP;
 19980              		.loc 1 243 0
 19981 001c 054B     		ldr	r3, .L22+4
 19982 001e 054A     		ldr	r2, .L22+4
 19983 0020 1269     		ldr	r2, [r2, #16]
 19984 0022 42F00402 		orr	r2, r2, #4
 19985 0026 1A61     		str	r2, [r3, #16]
 244:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /* This option is used to ensure that store operations are completed */
 245:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #if defined ( __CC_ARM   )
 246:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   __force_stores();
 247:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** #endif
 248:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Request Wait For Interrupt */
 249:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   __WFI();
 19986              		.loc 1 249 0
 19987 0028 FFF7FEFF 		bl	__WFI
 250:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 19988              		.loc 1 250 0
 19989 002c 80BD     		pop	{r7, pc}
 19990              	.L23:
 19991 002e 00BF     		.align	2
 19992              	.L22:
 19993 0030 00700040 		.word	1073770496
 19994 0034 00ED00E0 		.word	-536810240
 19995              		.cfi_endproc
 19996              	.LFE35:
 19998              		.section	.text.PWR_GetFlagStatus,"ax",%progbits
 19999              		.align	2
 20000              		.global	PWR_GetFlagStatus
 20001              		.thumb
 20002              		.thumb_func
 20004              	PWR_GetFlagStatus:
 20005              	.LFB36:
 251:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 252:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 253:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Checks whether the specified PWR flag is set or not.
 254:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to check.
 255:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 256:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 257:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 258:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_PVDO: PVD Output
 259:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval The new state of PWR_FLAG (SET or RESET).
 260:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 261:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
 262:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 20006              		.loc 1 262 0
 20007              		.cfi_startproc
 20008              		@ args = 0, pretend = 0, frame = 16
 20009              		@ frame_needed = 1, uses_anonymous_args = 0
 20010              		@ link register save eliminated.
 20011 0000 80B4     		push	{r7}
 20012              	.LCFI23:
 20013              		.cfi_def_cfa_offset 4
 20014 0002 85B0     		sub	sp, sp, #20
 20015              	.LCFI24:
 20016              		.cfi_def_cfa_offset 24
 20017 0004 00AF     		add	r7, sp, #0
 20018              		.cfi_offset 7, -4
 20019              	.LCFI25:
 20020              		.cfi_def_cfa_register 7
 20021 0006 7860     		str	r0, [r7, #4]
 263:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   FlagStatus bitstatus = RESET;
 20022              		.loc 1 263 0
 20023 0008 4FF00003 		mov	r3, #0
 20024 000c FB73     		strb	r3, [r7, #15]
 264:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 265:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
 266:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   
 267:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 20025              		.loc 1 267 0
 20026 000e 0A4B     		ldr	r3, .L27
 20027 0010 5A68     		ldr	r2, [r3, #4]
 20028 0012 7B68     		ldr	r3, [r7, #4]
 20029 0014 02EA0303 		and	r3, r2, r3
 20030 0018 002B     		cmp	r3, #0
 20031 001a 03D0     		beq	.L25
 268:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {
 269:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     bitstatus = SET;
 20032              		.loc 1 269 0
 20033 001c 4FF00103 		mov	r3, #1
 20034 0020 FB73     		strb	r3, [r7, #15]
 20035 0022 02E0     		b	.L26
 20036              	.L25:
 270:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 271:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   else
 272:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   {
 273:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****     bitstatus = RESET;
 20037              		.loc 1 273 0
 20038 0024 4FF00003 		mov	r3, #0
 20039 0028 FB73     		strb	r3, [r7, #15]
 20040              	.L26:
 274:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   }
 275:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Return the flag status */
 276:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   return bitstatus;
 20041              		.loc 1 276 0
 20042 002a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 277:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 20043              		.loc 1 277 0
 20044 002c 1846     		mov	r0, r3
 20045 002e 07F11407 		add	r7, r7, #20
 20046 0032 BD46     		mov	sp, r7
 20047 0034 80BC     		pop	{r7}
 20048 0036 7047     		bx	lr
 20049              	.L28:
 20050              		.align	2
 20051              	.L27:
 20052 0038 00700040 		.word	1073770496
 20053              		.cfi_endproc
 20054              	.LFE36:
 20056              		.section	.text.PWR_ClearFlag,"ax",%progbits
 20057              		.align	2
 20058              		.global	PWR_ClearFlag
 20059              		.thumb
 20060              		.thumb_func
 20062              	PWR_ClearFlag:
 20063              	.LFB37:
 278:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** 
 279:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** /**
 280:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @brief  Clears the PWR's pending flags.
 281:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @param  PWR_FLAG: specifies the flag to clear.
 282:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *   This parameter can be one of the following values:
 283:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_WU: Wake Up flag
 284:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   *     @arg PWR_FLAG_SB: StandBy flag
 285:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   * @retval None
 286:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   */
 287:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** void PWR_ClearFlag(uint32_t PWR_FLAG)
 288:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** {
 20064              		.loc 1 288 0
 20065              		.cfi_startproc
 20066              		@ args = 0, pretend = 0, frame = 8
 20067              		@ frame_needed = 1, uses_anonymous_args = 0
 20068              		@ link register save eliminated.
 20069 0000 80B4     		push	{r7}
 20070              	.LCFI26:
 20071              		.cfi_def_cfa_offset 4
 20072 0002 83B0     		sub	sp, sp, #12
 20073              	.LCFI27:
 20074              		.cfi_def_cfa_offset 16
 20075 0004 00AF     		add	r7, sp, #0
 20076              		.cfi_offset 7, -4
 20077              	.LCFI28:
 20078              		.cfi_def_cfa_register 7
 20079 0006 7860     		str	r0, [r7, #4]
 289:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   /* Check the parameters */
 290:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
 291:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****          
 292:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c ****   PWR->CR |=  PWR_FLAG << 2;
 20080              		.loc 1 292 0
 20081 0008 064B     		ldr	r3, .L30
 20082 000a 064A     		ldr	r2, .L30
 20083 000c 1168     		ldr	r1, [r2, #0]
 20084 000e 7A68     		ldr	r2, [r7, #4]
 20085 0010 4FEA8202 		lsl	r2, r2, #2
 20086 0014 41EA0202 		orr	r2, r1, r2
 20087 0018 1A60     		str	r2, [r3, #0]
 293:../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_pwr.c **** }
 20088              		.loc 1 293 0
 20089 001a 07F10C07 		add	r7, r7, #12
 20090 001e BD46     		mov	sp, r7
 20091 0020 80BC     		pop	{r7}
 20092 0022 7047     		bx	lr
 20093              	.L31:
 20094              		.align	2
 20095              	.L30:
 20096 0024 00700040 		.word	1073770496
 20097              		.cfi_endproc
 20098              	.LFE37:
 20100              		.text
 20101              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_pwr.c
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19596  .text.__WFI:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19600  .text.__WFI:00000000 __WFI
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19626  .text.__WFE:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19630  .text.__WFE:00000000 __WFE
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19656  .text.PWR_DeInit:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19661  .text.PWR_DeInit:00000000 PWR_DeInit
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19689  .text.PWR_BackupAccessCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19694  .text.PWR_BackupAccessCmd:00000000 PWR_BackupAccessCmd
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19725  .text.PWR_BackupAccessCmd:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19730  .text.PWR_PVDCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19735  .text.PWR_PVDCmd:00000000 PWR_PVDCmd
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19766  .text.PWR_PVDCmd:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19771  .text.PWR_PVDLevelConfig:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19776  .text.PWR_PVDLevelConfig:00000000 PWR_PVDLevelConfig
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19822  .text.PWR_PVDLevelConfig:00000038 $d
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19827  .text.PWR_WakeUpPinCmd:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19832  .text.PWR_WakeUpPinCmd:00000000 PWR_WakeUpPinCmd
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19863  .text.PWR_WakeUpPinCmd:0000001c $d
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19868  .text.PWR_EnterSTOPMode:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19873  .text.PWR_EnterSTOPMode:00000000 PWR_EnterSTOPMode
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19943  .text.PWR_EnterSTOPMode:00000060 $d
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19949  .text.PWR_EnterSTANDBYMode:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19954  .text.PWR_EnterSTANDBYMode:00000000 PWR_EnterSTANDBYMode
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19993  .text.PWR_EnterSTANDBYMode:00000030 $d
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:19999  .text.PWR_GetFlagStatus:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:20004  .text.PWR_GetFlagStatus:00000000 PWR_GetFlagStatus
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:20052  .text.PWR_GetFlagStatus:00000038 $d
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:20057  .text.PWR_ClearFlag:00000000 $t
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:20062  .text.PWR_ClearFlag:00000000 PWR_ClearFlag
C:\Users\sMi\AppData\Local\Temp\ccICwwA9.s:20096  .text.PWR_ClearFlag:00000024 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
