<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Sai Anant Edidi - Semiconductor Engineer</title>
    <meta name="description" content="Semiconductor Engineer specializing in VLSI design, FPGA acceleration, and in-memory computing solutions">
    
    <!-- Fonts -->
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&family=Fira+Code:wght@300;400;500&display=swap" rel="stylesheet">
    
    <!-- Styles -->
    <link rel="stylesheet" href="style.css">
    
    <!-- Icons -->
    <script src="https://unpkg.com/lucide@latest/dist/umd/lucide.js"></script>
</head>
<body>
    <!-- Preloader -->
    <div id="preloader">
        <div class="loader-logo">
            <div class="circuit-loader">
                <div class="circuit-node"></div>
                <div class="circuit-path"></div>
                <div class="circuit-node"></div>
            </div>
            <span>SA</span>
        </div>
    </div>

    <!-- Background Grid -->
    <div class="background-grid"></div>
    <div class="circuit-background"></div>

    <!-- Header -->
    <header id="header">
        <div class="logo">
            <a href="#hero">
                <div class="logo-circuit">
                    <div class="chip-icon">
                        <div class="chip-core"></div>
                    </div>
                    <span>SA</span>
                </div>
            </a>
        </div>
        
        <nav>
            <ul id="nav-links">
                <li><a href="#hero"><span>01.</span>Home</a></li>
                <li><a href="#about"><span>02.</span>About</a></li>
                <li><a href="#experience"><span>03.</span>Experience</a></li>
                <li><a href="#projects"><span>04.</span>Projects</a></li>
                <li><a href="#research"><span>05.</span>Research</a></li>
                <li><a href="#contact"><span>06.</span>Connect</a></li>
            </ul>
        </nav>

        <button id="mobile-menu-toggle">
            <div class="hamburger-line"></div>
            <div class="hamburger-line"></div>
            <div class="hamburger-line"></div>
        </button>
    </header>

    <main>
        <!-- Hero Section -->
        <section id="hero">
            <div class="hero-content">
                <p class="hero-greeting">Hello, I'm</p>
                <h1 class="hero-title">Sai Anant Edidi</h1>
                <h2 class="hero-subtitle">Designing Tomorrow's Silicon</h2>
                <p class="hero-description">
                    I'm a semiconductor engineer specializing in <span class="highlight">VLSI design</span>, 
                    <span class="highlight">FPGA acceleration</span>, and <span class="highlight">in-memory computing</span>. 
                    I transform complex computational problems into efficient, high-performance integrated circuits.
                </p>
                <div class="hero-cta">
                    <a href="#projects" class="button primary">View My Work</a>
                    <a href="./Edidi_Sai_Anant_Resume.pdf" class="button secondary" target="_blank">
                        <i data-lucide="download"></i>
                        Resume
                    </a>
                </div>
            </div>
            <div class="hero-visual">
                <div class="floating-chips">
                    <div class="chip-element chip-1">
                        <div class="chip-pins"></div>
                    </div>
                    <div class="chip-element chip-2">
                        <div class="chip-pins"></div>
                    </div>
                    <div class="chip-element chip-3">
                        <div class="chip-pins"></div>
                    </div>
                </div>
            </div>
        </section>

        <!-- About Section -->
        <section id="about">
            <h2 class="section-title">
                <span>01.</span>About Me
            </h2>
            <div class="about-grid">
                <div class="about-text">
                    <p>
                        My journey into electronics began with childhood curiosity—taking apart gadgets and wondering how they worked. 
                        This fascination evolved into a deep academic pursuit, culminating in my <strong>M.Sc. in Electrical Engineering</strong> 
                        from the <strong>National University of Singapore</strong>.
                    </p>
                    <p>
                        During my undergraduate years at <strong>SRM Institute of Science and Technology</strong>, I built a solid foundation 
                        in Electronics and Communication Engineering. My academic journey has been complemented by hands-on experience 
                        in designing and verifying components like AHB-to-APB bridges and optimizing interconnects at the 45nm node.
                    </p>
                    <p>
                        I thrive on bridging the gap between abstract algorithms and tangible, high-performance hardware. My research 
                        focuses on <strong>neural network acceleration</strong>, <strong>in-memory computing</strong>, and 
                        <strong>energy-efficient VLSI design</strong>.
                    </p>
                    <p>
                        Currently seeking opportunities where I can apply my expertise to solve real-world problems in the semiconductor industry.
                    </p>

                    <div class="education-timeline">
                        <div class="education-item">
                            <div class="edu-icon">
                                <i data-lucide="graduation-cap"></i>
                            </div>
                            <div class="edu-content">
                                <h4>M.Sc. Electrical Engineering</h4>
                                <p class="edu-school">National University of Singapore</p>
                                <p class="edu-duration">2023 - 2025</p>
                                <p class="edu-focus">VLSI Design • Memory Technologies • Embedded Systems</p>
                            </div>
                        </div>
                        <div class="education-item">
                            <div class="edu-icon">
                                <i data-lucide="book-open"></i>
                            </div>
                            <div class="edu-content">
                                <h4>B.Tech. Electronics & Communication</h4>
                                <p class="edu-school">SRM Institute of Science and Technology</p>
                                <p class="edu-duration">2019 - 2023</p>
                                <p class="edu-focus">Digital Electronics • VLSI Design • Embedded Systems</p>
                            </div>
                        </div>
                    </div>
                </div>
                <div class="about-skills">
                    <div class="skills-container">
                        <h3>Technical Arsenal</h3>
                        <div class="skills-grid">
                            <div class="skill-category">
                                <h4>
                                    <i data-lucide="cpu"></i>
                                    Hardware Design
                                </h4>
                                <div class="skill-items">
                                    <span class="skill-item">Verilog & SystemVerilog</span>
                                    <span class="skill-item">VLSI Design</span>
                                    <span class="skill-item">RTL Design</span>
                                    <span class="skill-item">FPGA Prototyping</span>
                                </div>
                            </div>
                            <div class="skill-category">
                                <h4>
                                    <i data-lucide="wrench"></i>
                                    EDA Tools
                                </h4>
                                <div class="skill-items">
                                    <span class="skill-item">Cadence Virtuoso</span>
                                    <span class="skill-item">Xilinx Vivado</span>
                                    <span class="skill-item">Synopsys</span>
                                    <span class="skill-item">QuestaSim</span>
                                </div>
                            </div>
                            <div class="skill-category">
                                <h4>
                                    <i data-lucide="code"></i>
                                    Programming
                                </h4>
                                <div class="skill-items">
                                    <span class="skill-item">C++ & Python</span>
                                    <span class="skill-item">HLS</span>
                                    <span class="skill-item">MATLAB</span>
                                    <span class="skill-item">Assembly</span>
                                </div>
                            </div>
                            <div class="skill-category">
                                <h4>
                                    <i data-lucide="circuit-board"></i>
                                    Platforms
                                </h4>
                                <div class="skill-items">
                                    <span class="skill-item">Xilinx Zynq</span>
                                    <span class="skill-item">ARM Cortex</span>
                                    <span class="skill-item">Arduino</span>
                                    <span class="skill-item">Raspberry Pi</span>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Experience Section -->
        <section id="experience">
            <h2 class="section-title">
                <span>02.</span>Experience
            </h2>
            <div class="experience-container">
                <div class="experience-tabs">
                    <button class="tab-button active" data-tab="nus">NUS</button>
                    <button class="tab-button" data-tab="maven">Maven Silicon</button>
                    <button class="tab-button" data-tab="sandeepani">Sandeepani</button>
                </div>
                <div class="experience-content">
                    <div class="tab-content active" id="nus">
                        <h3>Graduate Assistant <span class="company-accent">@ National University of Singapore</span></h3>
                        <p class="experience-duration">August 2023 - Present</p>
                        <ul class="experience-duties">
                            <li>Oversee laboratory sessions for EE2028 Microcontroller Programming and CG3207 Computer Architecture</li>
                            <li>Provide guidance and feedback on lab work for 50+ students per semester</li>
                            <li>Collaborate with faculty to overhaul lab materials and modernize curriculum</li>
                            <li>Develop debugging protocols that reduced student troubleshooting time by 40%</li>
                        </ul>
                    </div>
                    <div class="tab-content" id="maven">
                        <h3>Project Intern <span class="company-accent">@ Maven Silicon</span></h3>
                        <p class="experience-duration">December 2022 - January 2023</p>
                        <ul class="experience-duties">
                            <li>Designed AHB to APB bridge with focus on seamless bus protocol communication</li>
                            <li>Developed modular RTL components in Verilog HDL with emphasis on performance optimization</li>
                            <li>Synthesized individual modules into unified system architecture</li>
                            <li>Interpreted RTL descriptions into gate-level schematics for efficiency analysis</li>
                        </ul>
                    </div>
                    <div class="tab-content" id="sandeepani">
                        <h3>Intern <span class="company-accent">@ Sandeepani School of Embedded Systems</span></h3>
                        <p class="experience-duration">June 2022 - July 2022</p>
                        <ul class="experience-duties">
                            <li>Developed and verified UART protocol implementation using Verilog HDL</li>
                            <li>Executed functional verification of Half Adder using SystemVerilog</li>
                            <li>Performed functional coverage analysis with QuestaSim for optimization</li>
                            <li>Focused on data transmission reliability and system integrity</li>
                        </ul>
                    </div>
                </div>
            </div>
        </section>

        <!-- Projects Section -->
        <section id="projects">
            <h2 class="section-title">
                <span>03.</span>Featured Projects
            </h2>
            <div class="project-list">
                <div class="project-item">
                    <div class="project-content">
                        <div class="project-overline">Featured Project</div>
                        <h3 class="project-title">
                            <a href="#" target="_blank">FPGA Neural Network Accelerator</a>
                        </h3>
                        <div class="project-description">
                            <p>
                                Developed a hardware accelerator for MLP neural network inference on Xilinx Zynq-7000 FPGA. 
                                Achieved <strong>4x performance increase</strong> over software baseline through optimized 
                                pipelining and loop unrolling strategies implemented in Verilog and HLS.
                            </p>
                        </div>
                        <ul class="project-tech-list">
                            <li>Verilog</li>
                            <li>HLS</li>
                            <li>Xilinx Vivado</li>
                            <li>Pipelining</li>
                            <li>Neural Networks</li>
                        </ul>
                        <div class="project-links">
                            <a href="#" aria-label="GitHub" target="_blank">
                                <i data-lucide="github"></i>
                            </a>
                            <a href="#" aria-label="External Link" target="_blank">
                                <i data-lucide="external-link"></i>
                            </a>
                        </div>
                    </div>
                    <div class="project-image">
                        <a href="#" target="_blank">
                            <div class="project-visual fpga-visual">
                                <div class="fpga-board">
                                    <div class="fpga-chip"></div>
                                    <div class="fpga-connections"></div>
                                </div>
                            </div>
                        </a>
                    </div>
                </div>

                <div class="project-item">
                    <div class="project-content">
                        <div class="project-overline">Featured Project</div>
                        <h3 class="project-title">
                            <a href="#" target="_blank">In-Memory Compute Circuit</a>
                        </h3>
                        <div class="project-description">
                            <p>
                                Designed novel in-memory computing circuits for neural network acceleration using NeuroSim 
                                and MuMax3. Focused on quantization optimization and conducted comparative analysis across 
                                different data types (float64, float32, int8, int4) in PyTorch.
                            </p>
                        </div>
                        <ul class="project-tech-list">
                            <li>Circuit Design</li>
                            <li>NeuroSim</li>
                            <li>PyTorch</li>
                            <li>MuMax3</li>
                            <li>Quantization</li>
                        </ul>
                        <div class="project-links">
                            <a href="#" aria-label="GitHub" target="_blank">
                                <i data-lucide="github"></i>
                            </a>
                            <a href="#" aria-label="External Link" target="_blank">
                                <i data-lucide="external-link"></i>
                            </a>
                        </div>
                    </div>
                    <div class="project-image">
                        <a href="#" target="_blank">
                            <div class="project-visual memory-visual">
                                <div class="memory-array">
                                    <div class="memory-cells"></div>
                                    <div class="memory-pathways"></div>
                                </div>
                            </div>
                        </a>
                    </div>
                </div>

                <div class="project-item">
                    <div class="project-content">
                        <div class="project-overline">VLSI Project</div>
                        <h3 class="project-title">
                            <a href="#" target="_blank">Interconnect Optimization</a>
                        </h3>
                        <div class="project-description">
                            <p>
                                Optimized processor interconnects using Elmore RC models and Cadence Virtuoso for 2-core 
                                processor at 45nm technology. Focused on energy-delay tradeoffs to improve system efficiency 
                                and signal integrity.
                            </p>
                        </div>
                        <ul class="project-tech-list">
                            <li>Cadence Virtuoso</li>
                            <li>RC Modeling</li>
                            <li>45nm Technology</li>
                            <li>Signal Integrity</li>
                        </ul>
                        <div class="project-links">
                            <a href="#" aria-label="GitHub" target="_blank">
                                <i data-lucide="github"></i>
                            </a>
                        </div>
                    </div>
                    <div class="project-image">
                        <a href="#" target="_blank">
                            <div class="project-visual interconnect-visual">
                                <div class="interconnect-layout">
                                    <div class="interconnect-traces"></div>
                                    <div class="interconnect-nodes"></div>
                                </div>
                            </div>
                        </a>
                    </div>
                </div>
            </div>
        </section>

        <!-- Research Section -->
        <section id="research">
            <h2 class="section-title">
                <span>04.</span>Publications & Research
            </h2>
            <div class="research-grid">
                <div class="research-card">
                    <div class="card-header">
                        <div class="card-icon">
                            <i data-lucide="file-text"></i>
                        </div>
                        <div class="card-title">
                            <h4>Improving Data Integrity with Reversible Logic</h4>
                        </div>
                    </div>
                    <p>
                        Published IEEE conference paper on innovative Error Detection and Correction module for 
                        AHB-APB Bridge using reversible logic gates to enhance data integrity in semiconductor systems.
                    </p>
                    <div class="research-tags">
                        <span class="tag">Reversible Logic</span>
                        <span class="tag">Error Correction</span>
                        <span class="tag">Bridge Design</span>
                    </div>
                    <span class="publication-venue">IEEE Conference • May 2023</span>
                </div>

                <div class="research-card">
                    <div class="card-header">
                        <div class="card-icon">
                            <i data-lucide="heart-pulse"></i>
                        </div>
                        <div class="card-title">
                            <h4>Affordable IoT Healthcare Systems</h4>
                        </div>
                    </div>
                    <p>
                        Comprehensive survey on cost-effective IoT device design for healthcare sector, identifying 
                        key trends and opportunities in Internet of Medical Things (IoMT) applications.
                    </p>
                    <div class="research-tags">
                        <span class="tag">IoT</span>
                        <span class="tag">Healthcare</span>
                        <span class="tag">Cost Analysis</span>
                    </div>
                    <span class="publication-venue">Grenze International Journal • June 2022</span>
                </div>
            </div>
        </section>

        <!-- Contact Section -->
        <section id="contact">
            <h2 class="section-title">
                <span>05.</span>What's Next?
            </h2>
            <div class="contact-box">
                <h3>Get In Touch</h3>
                <p>
                    I'm currently exploring new opportunities in semiconductor design and research. 
                    Whether you have a question, a project proposal, or just want to connect, 
                    I'd love to hear from you.
                </p>
                <div class="contact-buttons">
                    <a href="mailto:esanant@u.nus.edu" class="button primary">
                        <i data-lucide="mail"></i>
                        Say Hello
                    </a>
                    <a href="https://www.linkedin.com/in/sai-anant/" class="button secondary" target="_blank">
                        <i data-lucide="linkedin"></i>
                        Connect
                    </a>
                </div>
            </div>
        </section>
    </main>

    <!-- Footer -->
    <footer>
        <div class="social-links">
            <a href="https://github.com/yourusername" target="_blank" aria-label="GitHub">
                <i data-lucide="github"></i>
            </a>
            <a href="https://www.linkedin.com/in/sai-anant/" target="_blank" aria-label="LinkedIn">
                <i data-lucide="linkedin"></i>
            </a>
            <a href="mailto:esanant@u.nus.edu" aria-label="Email">
                <i data-lucide="mail"></i>
            </a>
        </div>
        <div class="footer-text">
            <p>Designed & Built by Sai Anant Edidi</p>
        </div>
    </footer>

    <!-- Scripts -->
    <script src="script.js"></script>
    <script>
        // Initialize Lucide icons
        lucide.createIcons();
    </script>
</body>
</html>
