{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 12:03:52 2016 " "Info: Processing started: Tue Apr 05 12:03:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cba_16bit -c Cba_16bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cba_16bit -c Cba_16bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[1\] " "Info: Assuming node \"key\[1\]\" is an undefined clock" {  } { { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key\[1\] register ff_asyncrst_sign16bit:reg02\|Q\[1\] register ff_asyncrst_sign1bit:reg04\|Q 136.89 MHz 7.305 ns Internal " "Info: Clock \"key\[1\]\" has Internal fmax of 136.89 MHz between source register \"ff_asyncrst_sign16bit:reg02\|Q\[1\]\" and destination register \"ff_asyncrst_sign1bit:reg04\|Q\" (period= 7.305 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.092 ns + Longest register register " "Info: + Longest register to register delay is 7.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff_asyncrst_sign16bit:reg02\|Q\[1\] 1 REG LCFF_X58_Y35_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y35_N27; Fanout = 2; REG Node = 'ff_asyncrst_sign16bit:reg02\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff_asyncrst_sign16bit:reg02|Q[1] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.518 ns) + CELL(0.438 ns) 0.956 ns full_adder_16bit:adder\|full_adder_4bit:add1\|carry\[2\]~0 2 COMB LCCOMB_X58_Y35_N0 2 " "Info: 2: + IC(0.518 ns) + CELL(0.438 ns) = 0.956 ns; Loc. = LCCOMB_X58_Y35_N0; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add1\|carry\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { ff_asyncrst_sign16bit:reg02|Q[1] full_adder_16bit:adder|full_adder_4bit:add1|carry[2]~0 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 1.358 ns full_adder_16bit:adder\|full_adder_4bit:add1\|carry\[3\]~2 3 COMB LCCOMB_X58_Y35_N22 3 " "Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 1.358 ns; Loc. = LCCOMB_X58_Y35_N22; Fanout = 3; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add1\|carry\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { full_adder_16bit:adder|full_adder_4bit:add1|carry[2]~0 full_adder_16bit:adder|full_adder_4bit:add1|carry[3]~2 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 1.775 ns full_adder_16bit:adder\|full_adder_4bit:add2\|carry\[1\]~1 4 COMB LCCOMB_X58_Y35_N12 1 " "Info: 4: + IC(0.267 ns) + CELL(0.150 ns) = 1.775 ns; Loc. = LCCOMB_X58_Y35_N12; Fanout = 1; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add2\|carry\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { full_adder_16bit:adder|full_adder_4bit:add1|carry[3]~2 full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~1 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 2.168 ns full_adder_16bit:adder\|full_adder_4bit:add2\|carry\[1\]~2 5 COMB LCCOMB_X58_Y35_N30 2 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 2.168 ns; Loc. = LCCOMB_X58_Y35_N30; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add2\|carry\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~1 full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~2 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 2.569 ns full_adder_16bit:adder\|full_adder_4bit:add2\|carry\[2\]~3 6 COMB LCCOMB_X58_Y35_N2 2 " "Info: 6: + IC(0.251 ns) + CELL(0.150 ns) = 2.569 ns; Loc. = LCCOMB_X58_Y35_N2; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add2\|carry\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~2 full_adder_16bit:adder|full_adder_4bit:add2|carry[2]~3 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.150 ns) 3.169 ns full_adder_16bit:adder\|full_adder_4bit:add2\|carry\[3\]~5 7 COMB LCCOMB_X59_Y35_N2 2 " "Info: 7: + IC(0.450 ns) + CELL(0.150 ns) = 3.169 ns; Loc. = LCCOMB_X59_Y35_N2; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add2\|carry\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { full_adder_16bit:adder|full_adder_4bit:add2|carry[2]~3 full_adder_16bit:adder|full_adder_4bit:add2|carry[3]~5 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 3.568 ns full_adder_16bit:adder\|full_adder_4bit:add2\|carry_o~0 8 COMB LCCOMB_X59_Y35_N4 3 " "Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 3.568 ns; Loc. = LCCOMB_X59_Y35_N4; Fanout = 3; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add2\|carry_o~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { full_adder_16bit:adder|full_adder_4bit:add2|carry[3]~5 full_adder_16bit:adder|full_adder_4bit:add2|carry_o~0 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 4.163 ns full_adder_16bit:adder\|full_adder_4bit:add3\|carry\[1\]~1 9 COMB LCCOMB_X59_Y35_N30 2 " "Info: 9: + IC(0.445 ns) + CELL(0.150 ns) = 4.163 ns; Loc. = LCCOMB_X59_Y35_N30; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add3\|carry\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { full_adder_16bit:adder|full_adder_4bit:add2|carry_o~0 full_adder_16bit:adder|full_adder_4bit:add3|carry[1]~1 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 4.576 ns full_adder_16bit:adder\|full_adder_4bit:add3\|carry\[2\]~2 10 COMB LCCOMB_X59_Y35_N0 2 " "Info: 10: + IC(0.263 ns) + CELL(0.150 ns) = 4.576 ns; Loc. = LCCOMB_X59_Y35_N0; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add3\|carry\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { full_adder_16bit:adder|full_adder_4bit:add3|carry[1]~1 full_adder_16bit:adder|full_adder_4bit:add3|carry[2]~2 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 4.985 ns full_adder_16bit:adder\|full_adder_4bit:add3\|carry\[3\]~4 11 COMB LCCOMB_X59_Y35_N18 2 " "Info: 11: + IC(0.259 ns) + CELL(0.150 ns) = 4.985 ns; Loc. = LCCOMB_X59_Y35_N18; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add3\|carry\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { full_adder_16bit:adder|full_adder_4bit:add3|carry[2]~2 full_adder_16bit:adder|full_adder_4bit:add3|carry[3]~4 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 5.386 ns full_adder_16bit:adder\|full_adder_4bit:add3\|carry_o~0 12 COMB LCCOMB_X59_Y35_N12 2 " "Info: 12: + IC(0.251 ns) + CELL(0.150 ns) = 5.386 ns; Loc. = LCCOMB_X59_Y35_N12; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add3\|carry_o~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { full_adder_16bit:adder|full_adder_4bit:add3|carry[3]~4 full_adder_16bit:adder|full_adder_4bit:add3|carry_o~0 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.790 ns full_adder_16bit:adder\|full_adder_4bit:add4\|carry\[1\]~1 13 COMB LCCOMB_X59_Y35_N26 2 " "Info: 13: + IC(0.254 ns) + CELL(0.150 ns) = 5.790 ns; Loc. = LCCOMB_X59_Y35_N26; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add4\|carry\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { full_adder_16bit:adder|full_adder_4bit:add3|carry_o~0 full_adder_16bit:adder|full_adder_4bit:add4|carry[1]~1 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 6.196 ns full_adder_16bit:adder\|full_adder_4bit:add4\|carry\[2\]~2 14 COMB LCCOMB_X59_Y35_N28 2 " "Info: 14: + IC(0.256 ns) + CELL(0.150 ns) = 6.196 ns; Loc. = LCCOMB_X59_Y35_N28; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add4\|carry\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { full_adder_16bit:adder|full_adder_4bit:add4|carry[1]~1 full_adder_16bit:adder|full_adder_4bit:add4|carry[2]~2 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 6.605 ns full_adder_16bit:adder\|full_adder_4bit:add4\|sum\[3\]~1 15 COMB LCCOMB_X59_Y35_N6 2 " "Info: 15: + IC(0.259 ns) + CELL(0.150 ns) = 6.605 ns; Loc. = LCCOMB_X59_Y35_N6; Fanout = 2; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add4\|sum\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { full_adder_16bit:adder|full_adder_4bit:add4|carry[2]~2 full_adder_16bit:adder|full_adder_4bit:add4|sum[3]~1 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/full_adder_4bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 7.008 ns to_reg04~0 16 COMB LCCOMB_X59_Y35_N16 1 " "Info: 16: + IC(0.253 ns) + CELL(0.150 ns) = 7.008 ns; Loc. = LCCOMB_X59_Y35_N16; Fanout = 1; COMB Node = 'to_reg04~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { full_adder_16bit:adder|full_adder_4bit:add4|sum[3]~1 to_reg04~0 } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.092 ns ff_asyncrst_sign1bit:reg04\|Q 17 REG LCFF_X59_Y35_N17 1 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 7.092 ns; Loc. = LCFF_X59_Y35_N17; Fanout = 1; REG Node = 'ff_asyncrst_sign1bit:reg04\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { to_reg04~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 36.97 % ) " "Info: Total cell delay = 2.622 ns ( 36.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.470 ns ( 63.03 % ) " "Info: Total interconnect delay = 4.470 ns ( 63.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { ff_asyncrst_sign16bit:reg02|Q[1] full_adder_16bit:adder|full_adder_4bit:add1|carry[2]~0 full_adder_16bit:adder|full_adder_4bit:add1|carry[3]~2 full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~1 full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~2 full_adder_16bit:adder|full_adder_4bit:add2|carry[2]~3 full_adder_16bit:adder|full_adder_4bit:add2|carry[3]~5 full_adder_16bit:adder|full_adder_4bit:add2|carry_o~0 full_adder_16bit:adder|full_adder_4bit:add3|carry[1]~1 full_adder_16bit:adder|full_adder_4bit:add3|carry[2]~2 full_adder_16bit:adder|full_adder_4bit:add3|carry[3]~4 full_adder_16bit:adder|full_adder_4bit:add3|carry_o~0 full_adder_16bit:adder|full_adder_4bit:add4|carry[1]~1 full_adder_16bit:adder|full_adder_4bit:add4|carry[2]~2 full_adder_16bit:adder|full_adder_4bit:add4|sum[3]~1 to_reg04~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { ff_asyncrst_sign16bit:reg02|Q[1] {} full_adder_16bit:adder|full_adder_4bit:add1|carry[2]~0 {} full_adder_16bit:adder|full_adder_4bit:add1|carry[3]~2 {} full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~1 {} full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~2 {} full_adder_16bit:adder|full_adder_4bit:add2|carry[2]~3 {} full_adder_16bit:adder|full_adder_4bit:add2|carry[3]~5 {} full_adder_16bit:adder|full_adder_4bit:add2|carry_o~0 {} full_adder_16bit:adder|full_adder_4bit:add3|carry[1]~1 {} full_adder_16bit:adder|full_adder_4bit:add3|carry[2]~2 {} full_adder_16bit:adder|full_adder_4bit:add3|carry[3]~4 {} full_adder_16bit:adder|full_adder_4bit:add3|carry_o~0 {} full_adder_16bit:adder|full_adder_4bit:add4|carry[1]~1 {} full_adder_16bit:adder|full_adder_4bit:add4|carry[2]~2 {} full_adder_16bit:adder|full_adder_4bit:add4|sum[3]~1 {} to_reg04~0 {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.518ns 0.252ns 0.267ns 0.243ns 0.251ns 0.450ns 0.249ns 0.445ns 0.263ns 0.259ns 0.251ns 0.254ns 0.256ns 0.259ns 0.253ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.689 ns + Shortest register " "Info: + Shortest clock path from clock \"key\[1\]\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns ff_asyncrst_sign1bit:reg04\|Q 3 REG LCFF_X59_Y35_N17 1 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X59_Y35_N17; Fanout = 1; REG Node = 'ff_asyncrst_sign1bit:reg04\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 2.688 ns - Longest register " "Info: - Longest clock path from clock \"key\[1\]\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns ff_asyncrst_sign16bit:reg02\|Q\[1\] 3 REG LCFF_X58_Y35_N27 2 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X58_Y35_N27; Fanout = 2; REG Node = 'ff_asyncrst_sign16bit:reg02\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg02|Q[1] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg02|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg02|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg02|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg02|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign1bit.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.092 ns" { ff_asyncrst_sign16bit:reg02|Q[1] full_adder_16bit:adder|full_adder_4bit:add1|carry[2]~0 full_adder_16bit:adder|full_adder_4bit:add1|carry[3]~2 full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~1 full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~2 full_adder_16bit:adder|full_adder_4bit:add2|carry[2]~3 full_adder_16bit:adder|full_adder_4bit:add2|carry[3]~5 full_adder_16bit:adder|full_adder_4bit:add2|carry_o~0 full_adder_16bit:adder|full_adder_4bit:add3|carry[1]~1 full_adder_16bit:adder|full_adder_4bit:add3|carry[2]~2 full_adder_16bit:adder|full_adder_4bit:add3|carry[3]~4 full_adder_16bit:adder|full_adder_4bit:add3|carry_o~0 full_adder_16bit:adder|full_adder_4bit:add4|carry[1]~1 full_adder_16bit:adder|full_adder_4bit:add4|carry[2]~2 full_adder_16bit:adder|full_adder_4bit:add4|sum[3]~1 to_reg04~0 ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.092 ns" { ff_asyncrst_sign16bit:reg02|Q[1] {} full_adder_16bit:adder|full_adder_4bit:add1|carry[2]~0 {} full_adder_16bit:adder|full_adder_4bit:add1|carry[3]~2 {} full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~1 {} full_adder_16bit:adder|full_adder_4bit:add2|carry[1]~2 {} full_adder_16bit:adder|full_adder_4bit:add2|carry[2]~3 {} full_adder_16bit:adder|full_adder_4bit:add2|carry[3]~5 {} full_adder_16bit:adder|full_adder_4bit:add2|carry_o~0 {} full_adder_16bit:adder|full_adder_4bit:add3|carry[1]~1 {} full_adder_16bit:adder|full_adder_4bit:add3|carry[2]~2 {} full_adder_16bit:adder|full_adder_4bit:add3|carry[3]~4 {} full_adder_16bit:adder|full_adder_4bit:add3|carry_o~0 {} full_adder_16bit:adder|full_adder_4bit:add4|carry[1]~1 {} full_adder_16bit:adder|full_adder_4bit:add4|carry[2]~2 {} full_adder_16bit:adder|full_adder_4bit:add4|sum[3]~1 {} to_reg04~0 {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.518ns 0.252ns 0.267ns 0.243ns 0.251ns 0.450ns 0.249ns 0.445ns 0.263ns 0.259ns 0.251ns 0.254ns 0.256ns 0.259ns 0.253ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign1bit:reg04|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign1bit:reg04|Q {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg02|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg02|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ff_asyncrst_sign16bit:reg02\|Q\[3\] sw\[3\] key\[1\] 4.026 ns register " "Info: tsu for register \"ff_asyncrst_sign16bit:reg02\|Q\[3\]\" (data pin = \"sw\[3\]\", clock pin = \"key\[1\]\") is 4.026 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.750 ns + Longest pin register " "Info: + Longest pin to register delay is 6.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns sw\[3\] 1 PIN PIN_D17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 1; PIN Node = 'sw\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[3] } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.544 ns) + CELL(0.366 ns) 6.750 ns ff_asyncrst_sign16bit:reg02\|Q\[3\] 2 REG LCFF_X58_Y35_N19 3 " "Info: 2: + IC(5.544 ns) + CELL(0.366 ns) = 6.750 ns; Loc. = LCFF_X58_Y35_N19; Fanout = 3; REG Node = 'ff_asyncrst_sign16bit:reg02\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { sw[3] ff_asyncrst_sign16bit:reg02|Q[3] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 17.87 % ) " "Info: Total cell delay = 1.206 ns ( 17.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.544 ns ( 82.13 % ) " "Info: Total interconnect delay = 5.544 ns ( 82.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { sw[3] ff_asyncrst_sign16bit:reg02|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { sw[3] {} sw[3]~combout {} ff_asyncrst_sign16bit:reg02|Q[3] {} } { 0.000ns 0.000ns 5.544ns } { 0.000ns 0.840ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.688 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[1\]\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns ff_asyncrst_sign16bit:reg02\|Q\[3\] 3 REG LCFF_X58_Y35_N19 3 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X58_Y35_N19; Fanout = 3; REG Node = 'ff_asyncrst_sign16bit:reg02\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg02|Q[3] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg02|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg02|Q[3] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { sw[3] ff_asyncrst_sign16bit:reg02|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { sw[3] {} sw[3]~combout {} ff_asyncrst_sign16bit:reg02|Q[3] {} } { 0.000ns 0.000ns 5.544ns } { 0.000ns 0.840ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg02|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg02|Q[3] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "key\[1\] output\[12\] ff_asyncrst_sign16bit:reg03\|Q\[12\] 8.861 ns register " "Info: tco from clock \"key\[1\]\" to destination pin \"output\[12\]\" through register \"ff_asyncrst_sign16bit:reg03\|Q\[12\]\" is 8.861 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 2.690 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to source register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns ff_asyncrst_sign16bit:reg03\|Q\[12\] 3 REG LCFF_X61_Y35_N17 1 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X61_Y35_N17; Fanout = 1; REG Node = 'ff_asyncrst_sign16bit:reg03\|Q\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[12] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg03|Q[12] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.921 ns + Longest register pin " "Info: + Longest register to pin delay is 5.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff_asyncrst_sign16bit:reg03\|Q\[12\] 1 REG LCFF_X61_Y35_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y35_N17; Fanout = 1; REG Node = 'ff_asyncrst_sign16bit:reg03\|Q\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff_asyncrst_sign16bit:reg03|Q[12] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.123 ns) + CELL(2.798 ns) 5.921 ns output\[12\] 2 PIN PIN_AD21 0 " "Info: 2: + IC(3.123 ns) + CELL(2.798 ns) = 5.921 ns; Loc. = PIN_AD21; Fanout = 0; PIN Node = 'output\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { ff_asyncrst_sign16bit:reg03|Q[12] output[12] } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 47.26 % ) " "Info: Total cell delay = 2.798 ns ( 47.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.123 ns ( 52.74 % ) " "Info: Total interconnect delay = 3.123 ns ( 52.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { ff_asyncrst_sign16bit:reg03|Q[12] output[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.921 ns" { ff_asyncrst_sign16bit:reg03|Q[12] {} output[12] {} } { 0.000ns 3.123ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg03|Q[12] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { ff_asyncrst_sign16bit:reg03|Q[12] output[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.921 ns" { ff_asyncrst_sign16bit:reg03|Q[12] {} output[12] {} } { 0.000ns 3.123ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ff_asyncrst_sign16bit:reg01\|Q\[0\] sw\[16\] key\[1\] 0.089 ns register " "Info: th for register \"ff_asyncrst_sign16bit:reg01\|Q\[0\]\" (data pin = \"sw\[16\]\", clock pin = \"key\[1\]\") is 0.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.688 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns ff_asyncrst_sign16bit:reg01\|Q\[0\] 3 REG LCFF_X58_Y35_N5 3 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X58_Y35_N5; Fanout = 3; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[0] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.865 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns sw\[16\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'sw\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[16] } "NODE_NAME" } } { "Cba_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/Cba_16bit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.149 ns) 2.781 ns ff_asyncrst_sign16bit:reg01\|Q\[0\]~feeder 2 COMB LCCOMB_X58_Y35_N4 1 " "Info: 2: + IC(1.653 ns) + CELL(0.149 ns) = 2.781 ns; Loc. = LCCOMB_X58_Y35_N4; Fanout = 1; COMB Node = 'ff_asyncrst_sign16bit:reg01\|Q\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { sw[16] ff_asyncrst_sign16bit:reg01|Q[0]~feeder } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.865 ns ff_asyncrst_sign16bit:reg01\|Q\[0\] 3 REG LCFF_X58_Y35_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.865 ns; Loc. = LCFF_X58_Y35_N5; Fanout = 3; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ff_asyncrst_sign16bit:reg01|Q[0]~feeder ff_asyncrst_sign16bit:reg01|Q[0] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CBA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.212 ns ( 42.30 % ) " "Info: Total cell delay = 1.212 ns ( 42.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.653 ns ( 57.70 % ) " "Info: Total interconnect delay = 1.653 ns ( 57.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { sw[16] ff_asyncrst_sign16bit:reg01|Q[0]~feeder ff_asyncrst_sign16bit:reg01|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { sw[16] {} sw[16]~combout {} ff_asyncrst_sign16bit:reg01|Q[0]~feeder {} ff_asyncrst_sign16bit:reg01|Q[0] {} } { 0.000ns 0.000ns 1.653ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { sw[16] ff_asyncrst_sign16bit:reg01|Q[0]~feeder ff_asyncrst_sign16bit:reg01|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { sw[16] {} sw[16]~combout {} ff_asyncrst_sign16bit:reg01|Q[0]~feeder {} ff_asyncrst_sign16bit:reg01|Q[0] {} } { 0.000ns 0.000ns 1.653ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 12:03:53 2016 " "Info: Processing ended: Tue Apr 05 12:03:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
