CAPI=1
[main]
description = Open Multi-Processor Interrupt Controller core

[fileset rtl_files]
files =
 timer.v
file_type = verilogSource

[provider]
name = url
url = https://raw.githubusercontent.com/fusesoc/tiny-cores/2353a67ee0e51e3d458eb7bc71a8e1d06438a31c/timer/rtl/verilog/timer.v
filetype = simple
