0.7
2020.2
May 22 2024
19:03:11
F:/my@VLSI course/verilog/code/LtoR_shiftreg_5bit_beh/LtoR_shiftreg_5bit_beh.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/my@VLSI course/verilog/code/LtoR_shiftreg_5bit_beh/LtoR_shiftreg_5bit_beh.srcs/sources_1/new/LtoR_shiftreg_5bit_beh.v,1730437496,verilog,,,,LtoR_shiftreg_5bit_beh,,,,,,,,
