{"vcs1":{"timestamp_begin":1700136058.370045701, "rt":8.72, "ut":7.85, "st":0.48}}
{"vcselab":{"timestamp_begin":1700136067.152802767, "rt":1.10, "ut":0.35, "st":0.17}}
{"link":{"timestamp_begin":1700136068.321614928, "rt":0.41, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700136057.854949513}
{"VCS_COMP_START_TIME": 1700136057.854949513}
{"VCS_COMP_END_TIME": 1700136076.689693665}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 369512}}
{"stitch_vcselab": {"peak_mem": 239996}}
