Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 19:54:19 2024
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file serialInterface_timing_summary_routed.rpt -pb serialInterface_timing_summary_routed.pb -rpx serialInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : serialInterface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.135        0.000                      0                   75        0.143        0.000                      0                   75        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.135        0.000                      0                   75        0.143        0.000                      0                   75        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.076ns (23.446%)  route 3.513ns (76.554%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  countTransmitCycles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  countTransmitCycles_reg[2]/Q
                         net (fo=2, routed)           1.223     6.834    countTransmitCycles_reg_n_0_[2]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.124     6.958 f  countTransmitCycles[19]_i_7/O
                         net (fo=1, routed)           0.363     7.322    countTransmitCycles[19]_i_7_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.446 f  countTransmitCycles[19]_i_6/O
                         net (fo=1, routed)           0.151     7.597    countTransmitCycles[19]_i_6_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.721 f  countTransmitCycles[19]_i_3/O
                         net (fo=20, routed)          0.759     8.480    countTransmitCycles[19]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.604 r  countBitsTransmitted[3]_i_1/O
                         net (fo=5, routed)           0.482     9.086    countBitsTransmitted[3]_i_1_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.535     9.745    debugPtr[12]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  debugPtr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  debugPtr_reg[10]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.880    debugPtr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.076ns (23.446%)  route 3.513ns (76.554%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  countTransmitCycles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  countTransmitCycles_reg[2]/Q
                         net (fo=2, routed)           1.223     6.834    countTransmitCycles_reg_n_0_[2]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.124     6.958 f  countTransmitCycles[19]_i_7/O
                         net (fo=1, routed)           0.363     7.322    countTransmitCycles[19]_i_7_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.446 f  countTransmitCycles[19]_i_6/O
                         net (fo=1, routed)           0.151     7.597    countTransmitCycles[19]_i_6_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.721 f  countTransmitCycles[19]_i_3/O
                         net (fo=20, routed)          0.759     8.480    countTransmitCycles[19]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.604 r  countBitsTransmitted[3]_i_1/O
                         net (fo=5, routed)           0.482     9.086    countBitsTransmitted[3]_i_1_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.535     9.745    debugPtr[12]_i_1_n_0
    SLICE_X0Y43          FDCE                                         r  debugPtr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  debugPtr_reg[11]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.880    debugPtr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.076ns (23.446%)  route 3.513ns (76.554%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  countTransmitCycles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  countTransmitCycles_reg[2]/Q
                         net (fo=2, routed)           1.223     6.834    countTransmitCycles_reg_n_0_[2]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.124     6.958 f  countTransmitCycles[19]_i_7/O
                         net (fo=1, routed)           0.363     7.322    countTransmitCycles[19]_i_7_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.446 f  countTransmitCycles[19]_i_6/O
                         net (fo=1, routed)           0.151     7.597    countTransmitCycles[19]_i_6_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.721 f  countTransmitCycles[19]_i_3/O
                         net (fo=20, routed)          0.759     8.480    countTransmitCycles[19]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.604 r  countBitsTransmitted[3]_i_1/O
                         net (fo=5, routed)           0.482     9.086    countBitsTransmitted[3]_i_1_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.535     9.745    debugPtr[12]_i_1_n_0
    SLICE_X0Y43          FDCE                                         r  debugPtr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  debugPtr_reg[12]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y43          FDCE (Setup_fdce_C_CE)      -0.205    14.880    debugPtr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.873ns (41.942%)  route 2.593ns (58.058%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  debugPtr_reg[0]/Q
                         net (fo=6, routed)           1.000     6.678    debugPtr_reg_n_0_[0]
    SLICE_X1Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.258 r  debugPtr_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.258    debugPtr_reg[4]_i_2_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.372 r  debugPtr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    debugPtr_reg[8]_i_2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.706 r  debugPtr_reg[12]_i_4/O[1]
                         net (fo=1, routed)           0.800     8.505    debugPtr_reg[12]_i_4_n_6
    SLICE_X2Y43          LUT5 (Prop_lut5_I4_O)        0.327     8.832 r  debugPtr[10]_i_1/O
                         net (fo=1, routed)           0.793     9.625    debugPtr[10]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  debugPtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  debugPtr_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y43          FDCE (Setup_fdce_C_D)       -0.309    14.790    debugPtr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.076ns (24.286%)  route 3.354ns (75.714%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  countTransmitCycles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  countTransmitCycles_reg[2]/Q
                         net (fo=2, routed)           1.223     6.834    countTransmitCycles_reg_n_0_[2]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.124     6.958 f  countTransmitCycles[19]_i_7/O
                         net (fo=1, routed)           0.363     7.322    countTransmitCycles[19]_i_7_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.446 f  countTransmitCycles[19]_i_6/O
                         net (fo=1, routed)           0.151     7.597    countTransmitCycles[19]_i_6_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.721 f  countTransmitCycles[19]_i_3/O
                         net (fo=20, routed)          0.759     8.480    countTransmitCycles[19]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.604 r  countBitsTransmitted[3]_i_1/O
                         net (fo=5, routed)           0.482     9.086    countBitsTransmitted[3]_i_1_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.376     9.586    debugPtr[12]_i_1_n_0
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.879    debugPtr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.076ns (24.286%)  route 3.354ns (75.714%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  countTransmitCycles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  countTransmitCycles_reg[2]/Q
                         net (fo=2, routed)           1.223     6.834    countTransmitCycles_reg_n_0_[2]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.124     6.958 f  countTransmitCycles[19]_i_7/O
                         net (fo=1, routed)           0.363     7.322    countTransmitCycles[19]_i_7_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.446 f  countTransmitCycles[19]_i_6/O
                         net (fo=1, routed)           0.151     7.597    countTransmitCycles[19]_i_6_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.721 f  countTransmitCycles[19]_i_3/O
                         net (fo=20, routed)          0.759     8.480    countTransmitCycles[19]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.604 r  countBitsTransmitted[3]_i_1/O
                         net (fo=5, routed)           0.482     9.086    countBitsTransmitted[3]_i_1_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.376     9.586    debugPtr[12]_i_1_n_0
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.879    debugPtr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.076ns (24.286%)  route 3.354ns (75.714%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  countTransmitCycles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  countTransmitCycles_reg[2]/Q
                         net (fo=2, routed)           1.223     6.834    countTransmitCycles_reg_n_0_[2]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.124     6.958 f  countTransmitCycles[19]_i_7/O
                         net (fo=1, routed)           0.363     7.322    countTransmitCycles[19]_i_7_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.446 f  countTransmitCycles[19]_i_6/O
                         net (fo=1, routed)           0.151     7.597    countTransmitCycles[19]_i_6_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.721 f  countTransmitCycles[19]_i_3/O
                         net (fo=20, routed)          0.759     8.480    countTransmitCycles[19]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.604 r  countBitsTransmitted[3]_i_1/O
                         net (fo=5, routed)           0.482     9.086    countBitsTransmitted[3]_i_1_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.376     9.586    debugPtr[12]_i_1_n_0
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y42          FDCE (Setup_fdce_C_CE)      -0.205    14.879    debugPtr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.076ns (24.381%)  route 3.337ns (75.619%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  countTransmitCycles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  countTransmitCycles_reg[2]/Q
                         net (fo=2, routed)           1.223     6.834    countTransmitCycles_reg_n_0_[2]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.124     6.958 f  countTransmitCycles[19]_i_7/O
                         net (fo=1, routed)           0.363     7.322    countTransmitCycles[19]_i_7_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.446 f  countTransmitCycles[19]_i_6/O
                         net (fo=1, routed)           0.151     7.597    countTransmitCycles[19]_i_6_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.721 f  countTransmitCycles[19]_i_3/O
                         net (fo=20, routed)          0.759     8.480    countTransmitCycles[19]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.604 r  countBitsTransmitted[3]_i_1/O
                         net (fo=5, routed)           0.482     9.086    countBitsTransmitted[3]_i_1_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.359     9.569    debugPtr[12]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y41          FDCE (Setup_fdce_C_CE)      -0.205    14.879    debugPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.076ns (24.381%)  route 3.337ns (75.619%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  countTransmitCycles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  countTransmitCycles_reg[2]/Q
                         net (fo=2, routed)           1.223     6.834    countTransmitCycles_reg_n_0_[2]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.124     6.958 f  countTransmitCycles[19]_i_7/O
                         net (fo=1, routed)           0.363     7.322    countTransmitCycles[19]_i_7_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.446 f  countTransmitCycles[19]_i_6/O
                         net (fo=1, routed)           0.151     7.597    countTransmitCycles[19]_i_6_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.721 f  countTransmitCycles[19]_i_3/O
                         net (fo=20, routed)          0.759     8.480    countTransmitCycles[19]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.604 r  countBitsTransmitted[3]_i_1/O
                         net (fo=5, routed)           0.482     9.086    countBitsTransmitted[3]_i_1_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.359     9.569    debugPtr[12]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y41          FDCE (Setup_fdce_C_CE)      -0.205    14.879    debugPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 countTransmitCycles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.076ns (24.381%)  route 3.337ns (75.619%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  countTransmitCycles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  countTransmitCycles_reg[2]/Q
                         net (fo=2, routed)           1.223     6.834    countTransmitCycles_reg_n_0_[2]
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.124     6.958 f  countTransmitCycles[19]_i_7/O
                         net (fo=1, routed)           0.363     7.322    countTransmitCycles[19]_i_7_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.446 f  countTransmitCycles[19]_i_6/O
                         net (fo=1, routed)           0.151     7.597    countTransmitCycles[19]_i_6_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I5_O)        0.124     7.721 f  countTransmitCycles[19]_i_3/O
                         net (fo=20, routed)          0.759     8.480    countTransmitCycles[19]_i_3_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.604 r  countBitsTransmitted[3]_i_1/O
                         net (fo=5, routed)           0.482     9.086    countBitsTransmitted[3]_i_1_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.359     9.569    debugPtr[12]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y41          FDCE (Setup_fdce_C_CE)      -0.205    14.879    debugPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 countBitsTransmitted_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsTransmitted_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  countBitsTransmitted_reg[2]/Q
                         net (fo=11, routed)          0.090     1.708    countBitsTransmitted_reg_n_0_[2]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.045     1.753 r  countBitsTransmitted[0]_i_1/O
                         net (fo=1, routed)           0.000     1.753    countBitsTransmitted[0]_i_1_n_0
    SLICE_X2Y41          FDCE                                         r  countBitsTransmitted_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  countBitsTransmitted_reg[0]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y41          FDCE (Hold_fdce_C_D)         0.120     1.610    countBitsTransmitted_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 countBitsTransmitted_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsTransmitted_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.090%)  route 0.151ns (41.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  countBitsTransmitted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  countBitsTransmitted_reg[0]/Q
                         net (fo=9, routed)           0.151     1.792    countBitsTransmitted_reg_n_0_[0]
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.045     1.837 r  countBitsTransmitted[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    countBitsTransmitted[1]_i_1_n_0
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.091     1.581    countBitsTransmitted_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 countBitsTransmitted_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsTransmitted_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.929%)  route 0.152ns (42.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  countBitsTransmitted_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  countBitsTransmitted_reg[0]/Q
                         net (fo=9, routed)           0.152     1.793    countBitsTransmitted_reg_n_0_[0]
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  countBitsTransmitted[3]_i_2/O
                         net (fo=1, routed)           0.000     1.838    countBitsTransmitted[3]_i_2_n_0
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.092     1.582    countBitsTransmitted_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 countBitsTransmitted_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countBitsTransmitted_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.182%)  route 0.177ns (48.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  countBitsTransmitted_reg[1]/Q
                         net (fo=9, routed)           0.177     1.796    countBitsTransmitted_reg_n_0_[1]
    SLICE_X3Y41          LUT5 (Prop_lut5_I1_O)        0.045     1.841 r  countBitsTransmitted[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    countBitsTransmitted[2]_i_1_n_0
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.092     1.569    countBitsTransmitted_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 currentlyDebugging_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.189ns (48.003%)  route 0.205ns (51.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  currentlyDebugging_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  currentlyDebugging_reg/Q
                         net (fo=42, routed)          0.205     1.822    currentlyDebugging_reg_n_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.048     1.870 r  countTransmitCycles[8]_i_1/O
                         net (fo=1, routed)           0.000     1.870    p_0_in[8]
    SLICE_X5Y42          FDCE                                         r  countTransmitCycles_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  countTransmitCycles_reg[8]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.107     1.598    countTransmitCycles_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 currentlyDebugging_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countTransmitCycles_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.604%)  route 0.205ns (52.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  currentlyDebugging_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  currentlyDebugging_reg/Q
                         net (fo=42, routed)          0.205     1.822    currentlyDebugging_reg_n_0
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.045     1.867 r  countTransmitCycles[7]_i_1/O
                         net (fo=1, routed)           0.000     1.867    p_0_in[7]
    SLICE_X5Y42          FDCE                                         r  countTransmitCycles_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  countTransmitCycles_reg[7]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.091     1.582    countTransmitCycles_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 debugPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.305%)  route 0.191ns (50.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  debugPtr_reg[1]/Q
                         net (fo=17, routed)          0.191     1.809    debugPtr_reg_n_0_[1]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  debugPtr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    debugPtr[3]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.092     1.569    debugPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 currentlyDebugging_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.159%)  route 0.266ns (58.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  currentlyDebugging_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  currentlyDebugging_reg/Q
                         net (fo=42, routed)          0.266     1.883    currentlyDebugging_reg_n_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I1_O)        0.045     1.928 r  debugPtr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.928    debugPtr[9]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  debugPtr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  debugPtr_reg[9]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.121     1.636    debugPtr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 currentlyDebugging_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            currentlyDebugging_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  currentlyDebugging_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  currentlyDebugging_reg/Q
                         net (fo=42, routed)          0.216     1.833    currentlyDebugging_reg_n_0
    SLICE_X5Y43          LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  currentlyDebugging_i_1/O
                         net (fo=1, routed)           0.000     1.878    currentlyDebugging_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  currentlyDebugging_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  currentlyDebugging_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.091     1.567    currentlyDebugging_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debugPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugPtr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.920%)  route 0.219ns (54.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  debugPtr_reg[1]/Q
                         net (fo=17, routed)          0.219     1.837    debugPtr_reg_n_0_[1]
    SLICE_X0Y41          LUT5 (Prop_lut5_I2_O)        0.045     1.882 r  debugPtr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    debugPtr[2]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.092     1.569    debugPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41    countBitsTransmitted_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    countBitsTransmitted_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    countBitsTransmitted_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    countBitsTransmitted_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y41    countTransmitCycles_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    countTransmitCycles_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    countTransmitCycles_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    countTransmitCycles_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y43    countTransmitCycles_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    countBitsTransmitted_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    countBitsTransmitted_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    countTransmitCycles_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    countTransmitCycles_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    countBitsTransmitted_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41    countBitsTransmitted_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    countBitsTransmitted_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    countTransmitCycles_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y41    countTransmitCycles_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.398ns  (logic 5.348ns (37.143%)  route 9.050ns (62.857%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  switches_IBUF[10]_inst/O
                         net (fo=1, routed)           3.255     4.713    switches_IBUF[10]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124     4.837 r  tx_OBUF_inst_i_10/O
                         net (fo=1, routed)           1.026     5.863    tx_OBUF_inst_i_10_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124     5.987 f  tx_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.820     6.807    tx_OBUF_inst_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.124     6.931 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.949    10.880    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.398 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.398    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[4]
                            (input port)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.009ns  (logic 1.573ns (39.228%)  route 2.436ns (60.772%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches[4] (IN)
                         net (fo=0)                   0.000     0.000    switches[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_IBUF[4]_inst/O
                         net (fo=1, routed)           0.371     0.590    switches_IBUF[4]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.635 r  tx_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.459     1.094    tx_OBUF_inst_i_11_n_0
    SLICE_X0Y39          LUT4 (Prop_lut4_I1_O)        0.045     1.139 r  tx_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.292     1.431    tx_OBUF_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.045     1.476 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.314     2.790    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.009 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.009    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.200ns  (logic 6.498ns (37.778%)  route 10.702ns (62.222%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518     5.677 r  debugPtr_reg[0]/Q
                         net (fo=6, routed)           1.146     6.823    debugPtr_reg_n_0_[0]
    SLICE_X0Y40          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.305 f  tx_OBUF_inst_i_25/O[0]
                         net (fo=1, routed)           0.691     7.996    tx3[1]
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.299     8.295 r  tx_OBUF_inst_i_23/O
                         net (fo=1, routed)           0.000     8.295    tx_OBUF_inst_i_23_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.875 r  tx_OBUF_inst_i_16/O[2]
                         net (fo=1, routed)           0.794     9.669    PCOUT[2]
    SLICE_X2Y40          LUT2 (Prop_lut2_I1_O)        0.302     9.971 r  tx_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     9.971    tx_OBUF_inst_i_18_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.221 f  tx_OBUF_inst_i_9/O[2]
                         net (fo=4, routed)           1.547    11.768    tx_OBUF_inst_i_9_n_5
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.301    12.069 r  tx_OBUF_inst_i_12/O
                         net (fo=1, routed)           1.601    13.670    tx_OBUF_inst_i_12_n_0
    SLICE_X0Y39          LUT4 (Prop_lut4_I2_O)        0.124    13.794 r  tx_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.974    14.769    tx_OBUF_inst_i_4_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.124    14.893 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.949    18.841    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    22.359 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    22.359    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 countBitsTransmitted_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.450ns (48.928%)  route 1.513ns (51.072%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  countBitsTransmitted_reg[1]/Q
                         net (fo=9, routed)           0.147     1.766    countBitsTransmitted_reg_n_0_[1]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  tx_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.052     1.863    tx_OBUF_inst_i_6_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.045     1.908 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.314     3.221    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.440 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.440    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            debugPtr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.923ns  (logic 1.701ns (28.718%)  route 4.222ns (71.282%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          2.873     4.325    debugMode_IBUF
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.449 f  debugPtr[12]_i_3/O
                         net (fo=1, routed)           0.815     5.264    debugPtr[12]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.535     5.923    debugPtr[12]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  debugPtr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  debugPtr_reg[10]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            debugPtr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.923ns  (logic 1.701ns (28.718%)  route 4.222ns (71.282%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          2.873     4.325    debugMode_IBUF
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.449 f  debugPtr[12]_i_3/O
                         net (fo=1, routed)           0.815     5.264    debugPtr[12]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.535     5.923    debugPtr[12]_i_1_n_0
    SLICE_X0Y43          FDCE                                         r  debugPtr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  debugPtr_reg[11]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            debugPtr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.923ns  (logic 1.701ns (28.718%)  route 4.222ns (71.282%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          2.873     4.325    debugMode_IBUF
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.449 f  debugPtr[12]_i_3/O
                         net (fo=1, routed)           0.815     5.264    debugPtr[12]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.535     5.923    debugPtr[12]_i_1_n_0
    SLICE_X0Y43          FDCE                                         r  debugPtr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  debugPtr_reg[12]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            debugPtr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.765ns  (logic 1.701ns (29.505%)  route 4.064ns (70.495%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          2.873     4.325    debugMode_IBUF
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.449 f  debugPtr[12]_i_3/O
                         net (fo=1, routed)           0.815     5.264    debugPtr[12]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.377     5.765    debugPtr[12]_i_1_n_0
    SLICE_X2Y42          FDCE                                         r  debugPtr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X2Y42          FDCE                                         r  debugPtr_reg[5]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            debugPtr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.764ns  (logic 1.701ns (29.509%)  route 4.063ns (70.491%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          2.873     4.325    debugMode_IBUF
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.449 f  debugPtr[12]_i_3/O
                         net (fo=1, routed)           0.815     5.264    debugPtr[12]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.376     5.764    debugPtr[12]_i_1_n_0
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[6]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            debugPtr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.764ns  (logic 1.701ns (29.509%)  route 4.063ns (70.491%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          2.873     4.325    debugMode_IBUF
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.449 f  debugPtr[12]_i_3/O
                         net (fo=1, routed)           0.815     5.264    debugPtr[12]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.376     5.764    debugPtr[12]_i_1_n_0
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[7]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            debugPtr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.764ns  (logic 1.701ns (29.509%)  route 4.063ns (70.491%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          2.873     4.325    debugMode_IBUF
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.449 f  debugPtr[12]_i_3/O
                         net (fo=1, routed)           0.815     5.264    debugPtr[12]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.376     5.764    debugPtr[12]_i_1_n_0
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[8]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            debugPtr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.701ns (29.545%)  route 4.056ns (70.455%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          2.873     4.325    debugMode_IBUF
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.449 f  debugPtr[12]_i_3/O
                         net (fo=1, routed)           0.815     5.264    debugPtr[12]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.369     5.757    debugPtr[12]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  debugPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  debugPtr_reg[0]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            debugPtr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.701ns (29.545%)  route 4.056ns (70.455%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          2.873     4.325    debugMode_IBUF
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.449 f  debugPtr[12]_i_3/O
                         net (fo=1, routed)           0.815     5.264    debugPtr[12]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.369     5.757    debugPtr[12]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  debugPtr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X2Y43          FDCE                                         r  debugPtr_reg[9]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            debugPtr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.747ns  (logic 1.701ns (29.597%)  route 4.046ns (70.403%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          2.873     4.325    debugMode_IBUF
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.124     4.449 f  debugPtr[12]_i_3/O
                         net (fo=1, routed)           0.815     5.264    debugPtr[12]_i_3_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     5.388 r  debugPtr[12]_i_1/O
                         net (fo=13, routed)          0.359     5.747    debugPtr[12]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countBitsTransmitted_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.210ns (23.319%)  route 0.689ns (76.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=38, routed)          0.689     0.899    reset_IBUF
    SLICE_X2Y41          FDCE                                         f  countBitsTransmitted_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y41          FDCE                                         r  countBitsTransmitted_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countBitsTransmitted_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.210ns (23.319%)  route 0.689ns (76.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=38, routed)          0.689     0.899    reset_IBUF
    SLICE_X3Y41          FDCE                                         f  countBitsTransmitted_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countBitsTransmitted_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.210ns (23.319%)  route 0.689ns (76.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=38, routed)          0.689     0.899    reset_IBUF
    SLICE_X3Y41          FDCE                                         f  countBitsTransmitted_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            countBitsTransmitted_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.210ns (23.319%)  route 0.689ns (76.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=38, routed)          0.689     0.899    reset_IBUF
    SLICE_X3Y41          FDCE                                         f  countBitsTransmitted_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  countBitsTransmitted_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debugPtr_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.210ns (22.675%)  route 0.715ns (77.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=38, routed)          0.715     0.924    reset_IBUF
    SLICE_X0Y42          FDCE                                         f  debugPtr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debugPtr_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.210ns (22.675%)  route 0.715ns (77.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=38, routed)          0.715     0.924    reset_IBUF
    SLICE_X0Y42          FDCE                                         f  debugPtr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debugPtr_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.210ns (22.675%)  route 0.715ns (77.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=38, routed)          0.715     0.924    reset_IBUF
    SLICE_X0Y42          FDCE                                         f  debugPtr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y42          FDCE                                         r  debugPtr_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debugPtr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.210ns (20.558%)  route 0.810ns (79.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=38, routed)          0.810     1.019    reset_IBUF
    SLICE_X0Y41          FDCE                                         f  debugPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debugPtr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.210ns (20.558%)  route 0.810ns (79.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=38, routed)          0.810     1.019    reset_IBUF
    SLICE_X0Y41          FDCE                                         f  debugPtr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debugPtr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.210ns (20.558%)  route 0.810ns (79.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=38, routed)          0.810     1.019    reset_IBUF
    SLICE_X0Y41          FDCE                                         f  debugPtr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  debugPtr_reg[3]/C





