Loading plugins phase: Elapsed time ==> 0s.347ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\Tempado_Simulado.cyprj -d CY8C4247AZI-M485 -s C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.850ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Tempado_Simulado.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\Tempado_Simulado.cyprj -dcpsoc3 Tempado_Simulado.v -verilog
======================================================================

======================================================================
Compiling:  Tempado_Simulado.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\Tempado_Simulado.cyprj -dcpsoc3 Tempado_Simulado.v -verilog
======================================================================

======================================================================
Compiling:  Tempado_Simulado.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\Tempado_Simulado.cyprj -dcpsoc3 -verilog Tempado_Simulado.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Sep 25 11:32:26 2017


======================================================================
Compiling:  Tempado_Simulado.v
Program  :   vpp
Options  :    -yv2 -q10 Tempado_Simulado.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Sep 25 11:32:26 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Tempado_Simulado.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Tempado_Simulado.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\Tempado_Simulado.cyprj -dcpsoc3 -verilog Tempado_Simulado.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Sep 25 11:32:27 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\codegentemp\Tempado_Simulado.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\codegentemp\Tempado_Simulado.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Tempado_Simulado.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\Tempado_Simulado.cyprj -dcpsoc3 -verilog Tempado_Simulado.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Sep 25 11:32:27 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\codegentemp\Tempado_Simulado.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\codegentemp\Tempado_Simulado.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SENSOR_U:BUART:tx_hd_send_break\
	\SENSOR_U:BUART:tx_ctrl_mark\
	\SENSOR_U:BUART:reset_sr\
	Net_610
	Net_597
	\SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_592
	\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:xeq\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:xlt\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:xlte\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:xgt\
	\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:xgte\
	\SENSOR_U:BUART:sRX:MODULE_5:lt\
	\SENSOR_U:BUART:sRX:MODULE_5:eq\
	\SENSOR_U:BUART:sRX:MODULE_5:gt\
	\SENSOR_U:BUART:sRX:MODULE_5:gte\
	\SENSOR_U:BUART:sRX:MODULE_5:lte\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_607
	\CAN:Net_15\
	\CAN:Net_13\


Deleted 38 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SENSOR_U:BUART:FinalParityType_1\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:FinalParityType_0\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:FinalAddrMode_2\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:FinalAddrMode_1\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:FinalAddrMode_0\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing zero to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:rx_count7_bit8_wire\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \SENSOR_U:BUART:sRX:s23Poll:MODIN2_1\ to \SENSOR_U:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \SENSOR_U:BUART:sRX:s23Poll:MODIN2_0\ to \SENSOR_U:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \SENSOR_U:BUART:sRX:s23Poll:MODIN3_1\ to \SENSOR_U:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \SENSOR_U:BUART:sRX:s23Poll:MODIN3_0\ to \SENSOR_U:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:rx_status_1\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing Net_231 to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \Timer_1:TimerUDB:trigger_enable\ to one
Aliasing \Timer_1:TimerUDB:status_6\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \Timer_1:TimerUDB:status_5\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \Timer_1:TimerUDB:status_4\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__LED_1_net_0 to one
Aliasing tmpOE__RX_2_net_0 to one
Aliasing tmpOE__TX_2_net_0 to one
Aliasing \SENSOR_U:BUART:reset_reg\\D\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \SENSOR_U:BUART:rx_break_status\\D\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to \SENSOR_U:BUART:HalfDuplexSend\
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_598[3] = \SENSOR_U:BUART:rx_interrupt_out\[22]
Removing Lhs of wire \SENSOR_U:Net_61\[4] = \SENSOR_U:Net_9\[1]
Removing Lhs of wire \SENSOR_U:BUART:FinalParityType_1\[11] = \SENSOR_U:BUART:HalfDuplexSend\[10]
Removing Lhs of wire \SENSOR_U:BUART:FinalParityType_0\[12] = \SENSOR_U:BUART:HalfDuplexSend\[10]
Removing Lhs of wire \SENSOR_U:BUART:FinalAddrMode_2\[13] = \SENSOR_U:BUART:HalfDuplexSend\[10]
Removing Lhs of wire \SENSOR_U:BUART:FinalAddrMode_1\[14] = \SENSOR_U:BUART:HalfDuplexSend\[10]
Removing Lhs of wire \SENSOR_U:BUART:FinalAddrMode_0\[15] = \SENSOR_U:BUART:HalfDuplexSend\[10]
Removing Rhs of wire zero[31] = \SENSOR_U:BUART:HalfDuplexSend\[10]
Removing Lhs of wire \SENSOR_U:BUART:rx_count7_bit8_wire\[77] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[85] = \SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[96]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[87] = \SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[97]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[88] = \SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[113]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[89] = \SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[127]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[90] = \SENSOR_U:BUART:sRX:s23Poll:MODIN1_1\[91]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODIN1_1\[91] = \SENSOR_U:BUART:pollcount_1\[83]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[92] = \SENSOR_U:BUART:sRX:s23Poll:MODIN1_0\[93]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODIN1_0\[93] = \SENSOR_U:BUART:pollcount_0\[86]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[99] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[100] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[101] = \SENSOR_U:BUART:pollcount_1\[83]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODIN2_1\[102] = \SENSOR_U:BUART:pollcount_1\[83]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[103] = \SENSOR_U:BUART:pollcount_0\[86]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODIN2_0\[104] = \SENSOR_U:BUART:pollcount_0\[86]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[105] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[106] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[107] = \SENSOR_U:BUART:pollcount_1\[83]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[108] = \SENSOR_U:BUART:pollcount_0\[86]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[109] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[110] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[115] = \SENSOR_U:BUART:pollcount_1\[83]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODIN3_1\[116] = \SENSOR_U:BUART:pollcount_1\[83]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[117] = \SENSOR_U:BUART:pollcount_0\[86]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODIN3_0\[118] = \SENSOR_U:BUART:pollcount_0\[86]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[119] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[120] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[121] = \SENSOR_U:BUART:pollcount_1\[83]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[122] = \SENSOR_U:BUART:pollcount_0\[86]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[123] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[124] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:rx_status_1\[131] = zero[31]
Removing Rhs of wire \SENSOR_U:BUART:rx_status_2\[132] = \SENSOR_U:BUART:rx_parity_error_status\[133]
Removing Rhs of wire \SENSOR_U:BUART:rx_status_3\[134] = \SENSOR_U:BUART:rx_stop_bit_error\[135]
Removing Lhs of wire \SENSOR_U:BUART:sRX:cmp_vv_vv_MODGEN_4\[145] = \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_0\[194]
Removing Lhs of wire \SENSOR_U:BUART:sRX:cmp_vv_vv_MODGEN_5\[149] = \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:xneq\[216]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newa_6\[150] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newa_5\[151] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newa_4\[152] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newa_3\[153] = \SENSOR_U:BUART:sRX:MODIN4_6\[154]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODIN4_6\[154] = \SENSOR_U:BUART:rx_count_6\[72]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newa_2\[155] = \SENSOR_U:BUART:sRX:MODIN4_5\[156]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODIN4_5\[156] = \SENSOR_U:BUART:rx_count_5\[73]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newa_1\[157] = \SENSOR_U:BUART:sRX:MODIN4_4\[158]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODIN4_4\[158] = \SENSOR_U:BUART:rx_count_4\[74]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newa_0\[159] = \SENSOR_U:BUART:sRX:MODIN4_3\[160]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODIN4_3\[160] = \SENSOR_U:BUART:rx_count_3\[75]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_6\[161] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_5\[162] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_4\[163] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_3\[164] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_2\[165] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_1\[166] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:newb_0\[167] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:dataa_6\[168] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:dataa_5\[169] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:dataa_4\[170] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:dataa_3\[171] = \SENSOR_U:BUART:rx_count_6\[72]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:dataa_2\[172] = \SENSOR_U:BUART:rx_count_5\[73]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:dataa_1\[173] = \SENSOR_U:BUART:rx_count_4\[74]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:dataa_0\[174] = \SENSOR_U:BUART:rx_count_3\[75]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:datab_6\[175] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:datab_5\[176] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:datab_4\[177] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:datab_3\[178] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:datab_2\[179] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:datab_1\[180] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_4:g2:a0:datab_0\[181] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:newa_0\[196] = \SENSOR_U:BUART:rx_postpoll\[30]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:newb_0\[197] = \SENSOR_U:BUART:rx_parity_bit\[148]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:dataa_0\[198] = \SENSOR_U:BUART:rx_postpoll\[30]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:datab_0\[199] = \SENSOR_U:BUART:rx_parity_bit\[148]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[200] = \SENSOR_U:BUART:rx_postpoll\[30]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[201] = \SENSOR_U:BUART:rx_parity_bit\[148]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[203] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[204] = \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[202]
Removing Lhs of wire \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[205] = \SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[202]
Removing Lhs of wire tmpOE__Rx_1_net_0[227] = one[6]
Removing Lhs of wire Net_231[231] = zero[31]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[246] = \Timer_1:TimerUDB:control_7\[238]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[248] = zero[31]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[257] = \Timer_1:TimerUDB:runmode_enable\[270]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[258] = \Timer_1:TimerUDB:hwEnable\[259]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[258] = \Timer_1:TimerUDB:control_7\[238]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[261] = one[6]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[263] = \Timer_1:TimerUDB:status_tc\[260]
Removing Rhs of wire Net_244[266] = \Timer_1:TimerUDB:tc_reg_i\[264]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[269] = \Timer_1:TimerUDB:capt_fifo_load\[256]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[272] = zero[31]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[273] = zero[31]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[274] = zero[31]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[275] = \Timer_1:TimerUDB:status_tc\[260]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[276] = \Timer_1:TimerUDB:capt_fifo_load\[256]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[277] = \Timer_1:TimerUDB:fifo_full\[278]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[279] = \Timer_1:TimerUDB:fifo_nempty\[280]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[283] = zero[31]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[284] = \Timer_1:TimerUDB:trig_reg\[271]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[285] = \Timer_1:TimerUDB:per_zero\[262]
Removing Lhs of wire tmpOE__LED_1_net_0[319] = one[6]
Removing Lhs of wire tmpOE__RX_2_net_0[326] = one[6]
Removing Lhs of wire tmpOE__TX_2_net_0[332] = one[6]
Removing Lhs of wire \SENSOR_U:BUART:reset_reg\\D\[346] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:rx_bitclk\\D\[352] = \SENSOR_U:BUART:rx_bitclk_pre\[66]
Removing Lhs of wire \SENSOR_U:BUART:rx_parity_error_pre\\D\[361] = \SENSOR_U:BUART:rx_parity_error_pre\[143]
Removing Lhs of wire \SENSOR_U:BUART:rx_break_status\\D\[362] = zero[31]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[366] = zero[31]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[367] = \Timer_1:TimerUDB:status_tc\[260]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[368] = \Timer_1:TimerUDB:control_7\[238]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[369] = \Timer_1:TimerUDB:capt_fifo_load\[256]

------------------------------------------------------
Aliased 0 equations, 117 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SENSOR_U:BUART:rx_addressmatch\' (cost = 0):
\SENSOR_U:BUART:rx_addressmatch\ <= (\SENSOR_U:BUART:rx_addressmatch2\
	OR \SENSOR_U:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\SENSOR_U:BUART:rx_bitclk_pre\' (cost = 1):
\SENSOR_U:BUART:rx_bitclk_pre\ <= ((not \SENSOR_U:BUART:rx_count_2\ and not \SENSOR_U:BUART:rx_count_1\ and not \SENSOR_U:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SENSOR_U:BUART:rx_bitclk_pre16x\' (cost = 0):
\SENSOR_U:BUART:rx_bitclk_pre16x\ <= ((not \SENSOR_U:BUART:rx_count_2\ and \SENSOR_U:BUART:rx_count_1\ and \SENSOR_U:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SENSOR_U:BUART:rx_poll_bit1\' (cost = 1):
\SENSOR_U:BUART:rx_poll_bit1\ <= ((not \SENSOR_U:BUART:rx_count_2\ and not \SENSOR_U:BUART:rx_count_1\ and \SENSOR_U:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SENSOR_U:BUART:rx_poll_bit2\' (cost = 1):
\SENSOR_U:BUART:rx_poll_bit2\ <= ((not \SENSOR_U:BUART:rx_count_2\ and not \SENSOR_U:BUART:rx_count_1\ and not \SENSOR_U:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SENSOR_U:BUART:pollingrange\' (cost = 4):
\SENSOR_U:BUART:pollingrange\ <= ((not \SENSOR_U:BUART:rx_count_2\ and not \SENSOR_U:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\SENSOR_U:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \SENSOR_U:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\SENSOR_U:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \SENSOR_U:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\SENSOR_U:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \SENSOR_U:BUART:rx_count_6\ and not \SENSOR_U:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\SENSOR_U:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \SENSOR_U:BUART:rx_count_6\ and not \SENSOR_U:BUART:rx_count_4\)
	OR (not \SENSOR_U:BUART:rx_count_6\ and not \SENSOR_U:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\SENSOR_U:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\SENSOR_U:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \SENSOR_U:BUART:rx_count_6\ and not \SENSOR_U:BUART:rx_count_4\)
	OR (not \SENSOR_U:BUART:rx_count_6\ and not \SENSOR_U:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\SENSOR_U:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \SENSOR_U:BUART:pollcount_1\ and not \SENSOR_U:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\SENSOR_U:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \SENSOR_U:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\SENSOR_U:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \SENSOR_U:BUART:pollcount_0\ and \SENSOR_U:BUART:pollcount_1\)
	OR (not \SENSOR_U:BUART:pollcount_1\ and \SENSOR_U:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\SENSOR_U:BUART:rx_postpoll\' (cost = 72):
\SENSOR_U:BUART:rx_postpoll\ <= (\SENSOR_U:BUART:pollcount_1\
	OR (Net_596 and \SENSOR_U:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \SENSOR_U:BUART:pollcount_1\ and not Net_596 and not \SENSOR_U:BUART:rx_parity_bit\)
	OR (not \SENSOR_U:BUART:pollcount_1\ and not \SENSOR_U:BUART:pollcount_0\ and not \SENSOR_U:BUART:rx_parity_bit\)
	OR (\SENSOR_U:BUART:pollcount_1\ and \SENSOR_U:BUART:rx_parity_bit\)
	OR (Net_596 and \SENSOR_U:BUART:pollcount_0\ and \SENSOR_U:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \SENSOR_U:BUART:pollcount_1\ and not Net_596 and not \SENSOR_U:BUART:rx_parity_bit\)
	OR (not \SENSOR_U:BUART:pollcount_1\ and not \SENSOR_U:BUART:pollcount_0\ and not \SENSOR_U:BUART:rx_parity_bit\)
	OR (\SENSOR_U:BUART:pollcount_1\ and \SENSOR_U:BUART:rx_parity_bit\)
	OR (Net_596 and \SENSOR_U:BUART:pollcount_0\ and \SENSOR_U:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SENSOR_U:BUART:rx_status_0\ to zero
Aliasing \SENSOR_U:BUART:rx_status_6\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \SENSOR_U:BUART:rx_markspace_status\\D\ to zero
Aliasing \SENSOR_U:BUART:rx_parity_error_status\\D\ to zero
Aliasing \SENSOR_U:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \SENSOR_U:BUART:rx_bitclk_enable\[29] = \SENSOR_U:BUART:rx_bitclk\[78]
Removing Lhs of wire \SENSOR_U:BUART:rx_status_0\[129] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:rx_status_6\[138] = zero[31]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[256] = zero[31]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[271] = \Timer_1:TimerUDB:control_7\[238]
Removing Lhs of wire \SENSOR_U:BUART:rx_markspace_status\\D\[356] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:rx_parity_error_status\\D\[357] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:rx_addr_match_status\\D\[359] = zero[31]
Removing Lhs of wire \SENSOR_U:BUART:rx_markspace_pre\\D\[360] = \SENSOR_U:BUART:rx_markspace_pre\[142]
Removing Lhs of wire \SENSOR_U:BUART:rx_parity_bit\\D\[365] = \SENSOR_U:BUART:rx_parity_bit\[148]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\SENSOR_U:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \SENSOR_U:BUART:rx_parity_bit\ and Net_596 and \SENSOR_U:BUART:pollcount_0\)
	OR (not \SENSOR_U:BUART:pollcount_1\ and not \SENSOR_U:BUART:pollcount_0\ and \SENSOR_U:BUART:rx_parity_bit\)
	OR (not \SENSOR_U:BUART:pollcount_1\ and not Net_596 and \SENSOR_U:BUART:rx_parity_bit\)
	OR (not \SENSOR_U:BUART:rx_parity_bit\ and \SENSOR_U:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\Tempado_Simulado.cyprj" -dcpsoc3 Tempado_Simulado.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.638ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Monday, 25 September 2017 11:32:28
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Henry Alberto\Desktop\Algoritmos_Optimizacion\Tempado_Simulado.cydsn\Tempado_Simulado.cyprj -d CY8C4247AZI-M485 Tempado_Simulado.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SENSOR_U:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \SENSOR_U:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \SENSOR_U:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \SENSOR_U:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \SENSOR_U:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'CAN_HFCLK'. Fanout=0
    Digital Clock 0: Automatic-assigning  clock 'SENSOR_U_IntClock'. Fanout=1, Signal=\SENSOR_U:Net_9_digital\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_10_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SENSOR_U:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \SENSOR_U:BUART:rx_parity_bit\, Duplicate of \SENSOR_U:BUART:rx_state_1\ 
    MacroCell: Name=\SENSOR_U:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SENSOR_U:BUART:rx_parity_bit\ (fanout=0)

    Removing \SENSOR_U:BUART:rx_address_detected\, Duplicate of \SENSOR_U:BUART:rx_state_1\ 
    MacroCell: Name=\SENSOR_U:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SENSOR_U:BUART:rx_address_detected\ (fanout=0)

    Removing \SENSOR_U:BUART:rx_parity_error_pre\, Duplicate of \SENSOR_U:BUART:rx_state_1\ 
    MacroCell: Name=\SENSOR_U:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SENSOR_U:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \SENSOR_U:BUART:rx_markspace_pre\, Duplicate of \SENSOR_U:BUART:rx_state_1\ 
    MacroCell: Name=\SENSOR_U:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SENSOR_U:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_596 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_2(0)__PA ,
            fb => Net_11 ,
            pad => RX_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_2(0)__PA ,
            pin_input => Net_12 ,
            pad => TX_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SENSOR_U:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\
        );
        Output = \SENSOR_U:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\SENSOR_U:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SENSOR_U:BUART:pollcount_1\
            + Net_596 * \SENSOR_U:BUART:pollcount_0\
        );
        Output = \SENSOR_U:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\SENSOR_U:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SENSOR_U:BUART:rx_load_fifo\ * \SENSOR_U:BUART:rx_fifofull\
        );
        Output = \SENSOR_U:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\SENSOR_U:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SENSOR_U:BUART:rx_fifonotempty\ * 
              \SENSOR_U:BUART:rx_state_stop1_reg\
        );
        Output = \SENSOR_U:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\SENSOR_U:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SENSOR_U:BUART:rx_state_1\ (fanout=8)

    MacroCell: Name=\SENSOR_U:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * 
              !\SENSOR_U:BUART:rx_state_3\ * \SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:pollcount_1\ * !Net_596
            + !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * 
              !\SENSOR_U:BUART:rx_state_3\ * \SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:pollcount_1\ * !\SENSOR_U:BUART:pollcount_0\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_5\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_4\
        );
        Output = \SENSOR_U:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\SENSOR_U:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_3\ * 
              !\SENSOR_U:BUART:rx_state_2\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_5\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_4\
        );
        Output = \SENSOR_U:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\SENSOR_U:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_3\ * 
              \SENSOR_U:BUART:rx_state_2\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_5\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_4\
        );
        Output = \SENSOR_U:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\SENSOR_U:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_3\
            + !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_2\
            + !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !Net_596 * \SENSOR_U:BUART:rx_last\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_5\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_4\
        );
        Output = \SENSOR_U:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\SENSOR_U:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              !\SENSOR_U:BUART:rx_count_0\
        );
        Output = \SENSOR_U:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\SENSOR_U:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_state_3\ * \SENSOR_U:BUART:rx_state_2\
        );
        Output = \SENSOR_U:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\SENSOR_U:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              !\SENSOR_U:BUART:pollcount_1\ * Net_596 * 
              \SENSOR_U:BUART:pollcount_0\
            + !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              \SENSOR_U:BUART:pollcount_1\ * !Net_596
            + !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              \SENSOR_U:BUART:pollcount_1\ * !\SENSOR_U:BUART:pollcount_0\
        );
        Output = \SENSOR_U:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\SENSOR_U:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              !Net_596 * \SENSOR_U:BUART:pollcount_0\
            + !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              Net_596 * !\SENSOR_U:BUART:pollcount_0\
        );
        Output = \SENSOR_U:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\SENSOR_U:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_3\ * 
              \SENSOR_U:BUART:rx_state_2\ * !\SENSOR_U:BUART:pollcount_1\ * 
              !Net_596
            + !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_3\ * 
              \SENSOR_U:BUART:rx_state_2\ * !\SENSOR_U:BUART:pollcount_1\ * 
              !\SENSOR_U:BUART:pollcount_0\
        );
        Output = \SENSOR_U:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\SENSOR_U:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_596
        );
        Output = \SENSOR_U:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_244, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_244 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SENSOR_U:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \SENSOR_U:Net_9_digital\ ,
            cs_addr_2 => \SENSOR_U:BUART:rx_state_1\ ,
            cs_addr_1 => \SENSOR_U:BUART:rx_state_0\ ,
            cs_addr_0 => \SENSOR_U:BUART:rx_bitclk_enable\ ,
            route_si => \SENSOR_U:BUART:rx_postpoll\ ,
            f0_load => \SENSOR_U:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \SENSOR_U:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \SENSOR_U:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_1:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_10_digital ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SENSOR_U:BUART:sRX:RxSts\
        PORT MAP (
            clock => \SENSOR_U:Net_9_digital\ ,
            status_5 => \SENSOR_U:BUART:rx_status_5\ ,
            status_4 => \SENSOR_U:BUART:rx_status_4\ ,
            status_3 => \SENSOR_U:BUART:rx_status_3\ ,
            interrupt => Net_598 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10_digital ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10_digital ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SENSOR_U:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \SENSOR_U:Net_9_digital\ ,
            load => \SENSOR_U:BUART:rx_counter_load\ ,
            count_6 => \SENSOR_U:BUART:rx_count_6\ ,
            count_5 => \SENSOR_U:BUART:rx_count_5\ ,
            count_4 => \SENSOR_U:BUART:rx_count_4\ ,
            count_3 => \SENSOR_U:BUART:rx_count_3\ ,
            count_2 => \SENSOR_U:BUART:rx_count_2\ ,
            count_1 => \SENSOR_U:BUART:rx_count_1\ ,
            count_0 => \SENSOR_U:BUART:rx_count_0\ ,
            tc => \SENSOR_U:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SENSOR_U:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_598 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Timer
        PORT MAP (
            interrupt => Net_244 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Int_Serial
        PORT MAP (
            interrupt => Net_598 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_612 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :    8 :   43 :   51 : 15.69 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    1 :    2 : 50.00 %
Serial Communication (SCB)    :    0 :    4 :    4 :  0.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   17 :   15 :   32 : 53.13 %
  Unique P-terms              :   25 :   39 :   64 : 39.06 %
  Total P-terms               :   32 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.096ms
Tech Mapping phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Rx_1(0)                             : [IOP=(2)][IoId=(0)]                
LED_1(0)                            : [IOP=(6)][IoId=(5)]                
RX_2(0)                             : [IOP=(4)][IoId=(0)]                
TX_2(0)                             : [IOP=(4)][IoId=(1)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\CAN:CanIP\                         : CAN_[FFB(CAN,0)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.7452302s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.123ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0019983 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :    1 :    8 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.71
                   Pterms :            4.14
               Macrocells :            2.43
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :      10.00 :       4.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_244, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_244 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SENSOR_U:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SENSOR_U:BUART:rx_load_fifo\ * \SENSOR_U:BUART:rx_fifofull\
        );
        Output = \SENSOR_U:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_10_digital ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10_digital ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10_digital ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SENSOR_U:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\
        );
        Output = \SENSOR_U:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SENSOR_U:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_3\ * 
              \SENSOR_U:BUART:rx_state_2\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_5\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_4\
        );
        Output = \SENSOR_U:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SENSOR_U:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SENSOR_U:BUART:rx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SENSOR_U:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * 
              !\SENSOR_U:BUART:rx_state_3\ * \SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:pollcount_1\ * !Net_596
            + !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * 
              !\SENSOR_U:BUART:rx_state_3\ * \SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:pollcount_1\ * !\SENSOR_U:BUART:pollcount_0\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_5\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_4\
        );
        Output = \SENSOR_U:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SENSOR_U:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_3\ * 
              !\SENSOR_U:BUART:rx_state_2\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_5\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_4\
        );
        Output = \SENSOR_U:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SENSOR_U:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SENSOR_U:BUART:pollcount_1\
            + Net_596 * \SENSOR_U:BUART:pollcount_0\
        );
        Output = \SENSOR_U:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SENSOR_U:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_state_3\ * \SENSOR_U:BUART:rx_state_2\
        );
        Output = \SENSOR_U:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SENSOR_U:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SENSOR_U:BUART:rx_fifonotempty\ * 
              \SENSOR_U:BUART:rx_state_stop1_reg\
        );
        Output = \SENSOR_U:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SENSOR_U:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \SENSOR_U:Net_9_digital\ ,
        cs_addr_2 => \SENSOR_U:BUART:rx_state_1\ ,
        cs_addr_1 => \SENSOR_U:BUART:rx_state_0\ ,
        cs_addr_0 => \SENSOR_U:BUART:rx_bitclk_enable\ ,
        route_si => \SENSOR_U:BUART:rx_postpoll\ ,
        f0_load => \SENSOR_U:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \SENSOR_U:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \SENSOR_U:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SENSOR_U:BUART:sRX:RxSts\
    PORT MAP (
        clock => \SENSOR_U:Net_9_digital\ ,
        status_5 => \SENSOR_U:BUART:rx_status_5\ ,
        status_4 => \SENSOR_U:BUART:rx_status_4\ ,
        status_3 => \SENSOR_U:BUART:rx_status_3\ ,
        interrupt => Net_598 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SENSOR_U:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_3\
            + !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_2\
            + !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !Net_596 * \SENSOR_U:BUART:rx_last\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_5\
            + !\SENSOR_U:BUART:rx_state_1\ * \SENSOR_U:BUART:rx_state_0\ * 
              !\SENSOR_U:BUART:rx_state_3\ * !\SENSOR_U:BUART:rx_state_2\ * 
              !\SENSOR_U:BUART:rx_count_6\ * !\SENSOR_U:BUART:rx_count_4\
        );
        Output = \SENSOR_U:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SENSOR_U:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_596
        );
        Output = \SENSOR_U:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SENSOR_U:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              !\SENSOR_U:BUART:pollcount_1\ * Net_596 * 
              \SENSOR_U:BUART:pollcount_0\
            + !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              \SENSOR_U:BUART:pollcount_1\ * !Net_596
            + !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              \SENSOR_U:BUART:pollcount_1\ * !\SENSOR_U:BUART:pollcount_0\
        );
        Output = \SENSOR_U:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SENSOR_U:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_3\ * 
              \SENSOR_U:BUART:rx_state_2\ * !\SENSOR_U:BUART:pollcount_1\ * 
              !Net_596
            + !\SENSOR_U:BUART:rx_state_1\ * !\SENSOR_U:BUART:rx_state_0\ * 
              \SENSOR_U:BUART:rx_bitclk_enable\ * \SENSOR_U:BUART:rx_state_3\ * 
              \SENSOR_U:BUART:rx_state_2\ * !\SENSOR_U:BUART:pollcount_1\ * 
              !\SENSOR_U:BUART:pollcount_0\
        );
        Output = \SENSOR_U:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SENSOR_U:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              !Net_596 * \SENSOR_U:BUART:pollcount_0\
            + !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              Net_596 * !\SENSOR_U:BUART:pollcount_0\
        );
        Output = \SENSOR_U:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SENSOR_U:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SENSOR_U:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SENSOR_U:BUART:rx_count_2\ * !\SENSOR_U:BUART:rx_count_1\ * 
              !\SENSOR_U:BUART:rx_count_0\
        );
        Output = \SENSOR_U:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

count7cell: Name =\SENSOR_U:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \SENSOR_U:Net_9_digital\ ,
        load => \SENSOR_U:BUART:rx_counter_load\ ,
        count_6 => \SENSOR_U:BUART:rx_count_6\ ,
        count_5 => \SENSOR_U:BUART:rx_count_5\ ,
        count_4 => \SENSOR_U:BUART:rx_count_4\ ,
        count_3 => \SENSOR_U:BUART:rx_count_3\ ,
        count_2 => \SENSOR_U:BUART:rx_count_2\ ,
        count_1 => \SENSOR_U:BUART:rx_count_1\ ,
        count_0 => \SENSOR_U:BUART:rx_count_0\ ,
        tc => \SENSOR_U:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Int_Serial
        PORT MAP (
            interrupt => Net_598 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Timer
        PORT MAP (
            interrupt => Net_244 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\SENSOR_U:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_598 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(27)] 
    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_612 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_596 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = RX_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_2(0)__PA ,
        fb => Net_11 ,
        pad => RX_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TX_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_2(0)__PA ,
        pin_input => Net_12 ,
        pad => TX_2(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=5]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

Port 7 contains the following IO cells:
ARM group 0: empty
CAN group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN:CanIP\
        PORT MAP (
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_611 ,
            interrupt => Net_612 );
        Properties:
        {
            cy_registers = ""
        }
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \SENSOR_U:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_10_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |  Rx_1(0) | FB(Net_596)
-----+-----+-------+-----------+------------------+----------+------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |  RX_2(0) | FB(Net_11)
     |   1 |     * |      NONE |         CMOS_OUT |  TX_2(0) | In(Net_12)
-----+-----+-------+-----------+------------------+----------+------------
   6 |   5 |     * |      NONE |         CMOS_OUT | LED_1(0) | 
--------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.074ms
Digital Placement phase: Elapsed time ==> 1s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/4/route_arch-rrg.cydata" --vh2-path "Tempado_Simulado_r.vh2" --pcf-path "Tempado_Simulado.pco" --des-name "Tempado_Simulado" --dsf-path "Tempado_Simulado.dsf" --sdc-path "Tempado_Simulado.sdc" --lib-path "Tempado_Simulado_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.662ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.465ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Tempado_Simulado_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.413ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.493ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.687ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.688ms
API generation phase: Elapsed time ==> 3s.449ms
Dependency generation phase: Elapsed time ==> 0s.038ms
Cleanup phase: Elapsed time ==> 0s.002ms
