# RISC-V cpu implement

### Introduction

This project implement a 5 stage pipeline cpu that support partial RISC-V ISA, the overall architecture is in Figure 1. For more detail please see [**Architecture.pptx**](Architecture.pptx) and [**Report.pdf**](Report.pdf)

* Figure 1
![](https://i.imgur.com/80L4Hfy.png)

### File structure
* src : source code
* test : three test file (include assembly code), can use Jupiter(https://github.com/andrescv/Jupiter) to simulate.
