0.6
2019.2
Nov  6 2019
21:57:16
E:/College/Verilog_practice/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/College/Verilog_practice/full_adder/full_adder.srcs/sources_1/imports/new/Half_Adder.v,1752220697,verilog,,E:/College/Verilog_practice/full_adder/full_adder.srcs/sources_1/new/full_adder.v,,Half_Adder,,,,,,,,
E:/College/Verilog_practice/full_adder/full_adder.srcs/sources_1/new/full_adder.v,1752226026,verilog,,,,full_adder,,,,,,,,
