<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Nov 19 18:30:13 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     PWM
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets \P3/keysamplerpulse]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P3/keystore_i0  (from \P3/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P3/keystore_i1  (to \P3/keysamplerpulse +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \P3/keystore_i0 to \P3/keystore_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.081ns

 Path Details: \P3/keystore_i0 to \P3/keystore_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P3/keystore_i0 (from \P3/keysamplerpulse)
Route         3   e 1.315                                  \P3/keystore[0]
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.


Passed:  The following path meets requirements by 3.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P3/keystore_i1  (from \P3/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P3/keystore_i2  (to \P3/keysamplerpulse +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \P3/keystore_i1 to \P3/keystore_i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.081ns

 Path Details: \P3/keystore_i1 to \P3/keystore_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P3/keystore_i1 (from \P3/keysamplerpulse)
Route         3   e 1.315                                  \P3/keystore[1]
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.

Report: 1.919 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets \P2/keysamplerpulse]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P2/keystore_i0  (from \P2/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P2/keystore_i1  (to \P2/keysamplerpulse +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \P2/keystore_i0 to \P2/keystore_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.081ns

 Path Details: \P2/keystore_i0 to \P2/keystore_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P2/keystore_i0 (from \P2/keysamplerpulse)
Route         3   e 1.315                                  \P2/keystore[0]
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.


Passed:  The following path meets requirements by 3.081ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P2/keystore_i1  (from \P2/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P2/keystore_i2  (to \P2/keysamplerpulse +)

   Delay:                   1.759ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      1.759ns data_path \P2/keystore_i1 to \P2/keystore_i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.081ns

 Path Details: \P2/keystore_i1 to \P2/keystore_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P2/keystore_i1 (from \P2/keysamplerpulse)
Route         3   e 1.315                                  \P2/keystore[1]
                  --------
                    1.759  (25.2% logic, 74.8% route), 1 logic levels.

Report: 1.919 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets key_menu1]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             menu_state_105  (from key_menu1 +)
   Destination:    FD1S3AX    D              menu_state_105  (to key_menu1 +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path menu_state_105 to menu_state_105 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.364ns

 Path Details: menu_state_105 to menu_state_105

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              menu_state_105 (from key_menu1)
Route         8   e 1.598                                  menu_state_c_6
LUT4        ---     0.493              A to Z              i1_1_lut
Route         1   e 0.941                                  a_to_g_6__N_1[5]
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.798ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             menu_state_105  (from key_menu1 +)
   Destination:    FD1S3AY    D              a_to_g_i2  (to key_menu1 +)

   Delay:                   2.042ns  (21.7% logic, 78.3% route), 1 logic levels.

 Constraint Details:

      2.042ns data_path menu_state_105 to a_to_g_i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.798ns

 Path Details: menu_state_105 to a_to_g_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              menu_state_105 (from key_menu1)
Route         8   e 1.598                                  menu_state_c_6
                  --------
                    2.042  (21.7% logic, 78.3% route), 1 logic levels.

Report: 3.636 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets \P1/keysamplerpulse]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P1/keystore_i0  (from \P1/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P1/keystore_i1  (to \P1/keysamplerpulse +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \P1/keystore_i0 to \P1/keystore_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \P1/keystore_i0 to \P1/keystore_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P1/keystore_i0 (from \P1/keysamplerpulse)
Route         2   e 1.198                                  \P1/keystore[0]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \P1/keystore_i1  (from \P1/keysamplerpulse +)
   Destination:    FD1S3AX    D              \P1/keystore_i2  (to \P1/keysamplerpulse +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path \P1/keystore_i1 to \P1/keystore_i2 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: \P1/keystore_i1 to \P1/keystore_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \P1/keystore_i1 (from \P1/keysamplerpulse)
Route         2   e 1.198                                  \P1/keystore[1]
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk0]
            3 items scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.355ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             direction_102  (from clk0 +)
   Destination:    FD1P3IX    D              direction_102  (to clk0 +)

   Delay:                   5.195ns  (27.5% logic, 72.5% route), 3 logic levels.

 Constraint Details:

      5.195ns data_path direction_102 to direction_102 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.355ns

 Path Details: direction_102 to direction_102

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              direction_102 (from clk0)
Route        19   e 1.883                                  direction
LUT4        ---     0.493              A to Z              i1_2_lut_rep_21
Route         1   e 0.941                                  n2604
LUT4        ---     0.493              A to Z              i675_4_lut
Route         1   e 0.941                                  direction_N_196
                  --------
                    5.195  (27.5% logic, 72.5% route), 3 logic levels.


Passed:  The following path meets requirements by 1.079ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             direction_102  (from clk0 +)
   Destination:    FD1P3IX    CD             direction_102  (to clk0 +)

   Delay:                   3.761ns  (24.9% logic, 75.1% route), 2 logic levels.

 Constraint Details:

      3.761ns data_path direction_102 to direction_102 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.079ns

 Path Details: direction_102 to direction_102

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              direction_102 (from clk0)
Route        19   e 1.883                                  direction
LUT4        ---     0.493              A to Z              i303_2_lut_3_lut
Route         1   e 0.941                                  n1280
                  --------
                    3.761  (24.9% logic, 75.1% route), 2 logic levels.


Passed:  The following path meets requirements by 3.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             pulse_out_103  (from clk0 +)
   Destination:    FD1S3AX    D              display_104  (to clk0 -)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path pulse_out_103 to display_104 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.198ns

 Path Details: pulse_out_103 to display_104

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              pulse_out_103 (from clk0)
Route         2   e 1.198                                  pulse_out_c
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Warning: 5.355 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.973ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cycle_pulse_287__i1  (from clk_c +)
   Destination:    FD1P3AX    D              cnt1_i0_i4  (to clk_c +)

   Delay:                  14.813ns  (36.5% logic, 63.5% route), 12 logic levels.

 Constraint Details:

     14.813ns data_path cycle_pulse_287__i1 to cnt1_i0_i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.973ns

 Path Details: cycle_pulse_287__i1 to cnt1_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cycle_pulse_287__i1 (from clk_c)
Route        47   e 2.119                                  cycle[12]
LUT4        ---     0.493              B to Z              i760_2_lut_rep_28
Route         4   e 1.340                                  n2611
A1_TO_FCO   ---     0.827           C[2] to COUT           sub_128_add_2_10
Route         1   e 0.020                                  n2202
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_12
Route         1   e 0.020                                  n2203
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_14
Route         1   e 0.020                                  n2204
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_16
Route         1   e 0.020                                  n2205
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_18
Route         1   e 0.020                                  n2206
FCI_TO_F    ---     0.598            CIN to S[2]           sub_128_add_2_20
Route         3   e 1.603                                  cnt1_16__N_84[18]
A1_TO_FCO   ---     0.827           A[2] to COUT           sub_248_add_2_20
Route         1   e 0.020                                  n2197
FCI_TO_F    ---     0.598            CIN to S[2]           sub_248_add_2_22
Route         2   e 1.486                                  cnt1_16__N_83
LUT4        ---     0.493              A to Z              cnt1_16__I_1_2_lut_rep_19
Route        13   e 1.803                                  n2602
LUT4        ---     0.493              C to Z              cnt1_16__I_0_115_i5_4_lut
Route         1   e 0.941                                  cnt1_16__N_10[4]
                  --------
                   14.813  (36.5% logic, 63.5% route), 12 logic levels.


Error:  The following path violates requirements by 9.973ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cycle_pulse_287__i1  (from clk_c +)
   Destination:    FD1P3AX    D              cnt1_i0_i4  (to clk_c +)

   Delay:                  14.813ns  (36.5% logic, 63.5% route), 12 logic levels.

 Constraint Details:

     14.813ns data_path cycle_pulse_287__i1 to cnt1_i0_i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.973ns

 Path Details: cycle_pulse_287__i1 to cnt1_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cycle_pulse_287__i1 (from clk_c)
Route        47   e 2.119                                  cycle[12]
LUT4        ---     0.493              B to Z              i760_2_lut_rep_28
Route         4   e 1.340                                  n2611
A1_TO_FCO   ---     0.827           C[2] to COUT           sub_128_add_2_10
Route         1   e 0.020                                  n2202
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_12
Route         1   e 0.020                                  n2203
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_14
Route         1   e 0.020                                  n2204
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_16
Route         1   e 0.020                                  n2205
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_18
Route         1   e 0.020                                  n2206
FCI_TO_F    ---     0.598            CIN to S[2]           sub_128_add_2_20
Route         3   e 1.603                                  cnt1_16__N_84[18]
A1_TO_FCO   ---     0.827           A[2] to COUT           sub_248_add_2_20
Route         1   e 0.020                                  n2197
FCI_TO_F    ---     0.598            CIN to S[2]           sub_248_add_2_22
Route         2   e 1.486                                  cnt1_16__N_83
LUT4        ---     0.493              A to Z              cnt1_16__I_1_2_lut_rep_19
Route        13   e 1.803                                  n2602
LUT4        ---     0.493              C to Z              cnt1_16__I_0_115_i5_4_lut
Route         1   e 0.941                                  cnt1_16__N_10[4]
                  --------
                   14.813  (36.5% logic, 63.5% route), 12 logic levels.


Error:  The following path violates requirements by 9.973ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cycle_pulse_287__i1  (from clk_c +)
   Destination:    FD1P3AX    D              cnt1_i0_i5  (to clk_c +)

   Delay:                  14.813ns  (36.5% logic, 63.5% route), 12 logic levels.

 Constraint Details:

     14.813ns data_path cycle_pulse_287__i1 to cnt1_i0_i5 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.973ns

 Path Details: cycle_pulse_287__i1 to cnt1_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cycle_pulse_287__i1 (from clk_c)
Route        47   e 2.119                                  cycle[12]
LUT4        ---     0.493              B to Z              i760_2_lut_rep_28
Route         4   e 1.340                                  n2611
A1_TO_FCO   ---     0.827           C[2] to COUT           sub_128_add_2_10
Route         1   e 0.020                                  n2202
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_12
Route         1   e 0.020                                  n2203
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_14
Route         1   e 0.020                                  n2204
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_16
Route         1   e 0.020                                  n2205
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_128_add_2_18
Route         1   e 0.020                                  n2206
FCI_TO_F    ---     0.598            CIN to S[2]           sub_128_add_2_20
Route         3   e 1.603                                  cnt1_16__N_84[18]
A1_TO_FCO   ---     0.827           A[2] to COUT           sub_248_add_2_20
Route         1   e 0.020                                  n2197
FCI_TO_F    ---     0.598            CIN to S[2]           sub_248_add_2_22
Route         2   e 1.486                                  cnt1_16__N_83
LUT4        ---     0.493              A to Z              cnt1_16__I_1_2_lut_rep_19
Route        13   e 1.803                                  n2602
LUT4        ---     0.493              C to Z              cnt1_16__I_0_115_i6_4_lut
Route         1   e 0.941                                  cnt1_16__N_10[5]
                  --------
                   14.813  (36.5% logic, 63.5% route), 12 logic levels.

Warning: 14.973 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets \P3/keysamplerpulse]     |     5.000 ns|     1.919 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets \P2/keysamplerpulse]     |     5.000 ns|     1.919 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets key_menu1]               |     5.000 ns|     3.636 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \P1/keysamplerpulse]     |     5.000 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk0]                    |     5.000 ns|     5.355 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    14.973 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
cnt2_16__N_153                          |      19|    2800|     68.34%
                                        |        |        |
n2227                                   |       1|    2800|     68.34%
                                        |        |        |
n2226                                   |       1|    2219|     54.16%
                                        |        |        |
cycle[12]                               |      47|    2153|     52.55%
                                        |        |        |
n2286                                   |       1|    1890|     46.13%
                                        |        |        |
n7_adj_237                              |       2|    1872|     45.69%
                                        |        |        |
n2679                                   |      13|    1872|     45.69%
                                        |        |        |
cycle_pulse[0]                          |      40|    1782|     43.50%
                                        |        |        |
n2287                                   |       1|    1751|     42.74%
                                        |        |        |
n2225                                   |       1|    1638|     39.98%
                                        |        |        |
n2285                                   |       1|    1634|     39.88%
                                        |        |        |
n2288                                   |       1|    1430|     34.90%
                                        |        |        |
n2224                                   |       1|    1109|     27.07%
                                        |        |        |
n2262                                   |       1|     928|     22.65%
                                        |        |        |
n2263                                   |       1|     928|     22.65%
                                        |        |        |
n2264                                   |       1|     928|     22.65%
                                        |        |        |
n2289                                   |       1|     927|     22.63%
                                        |        |        |
n2261                                   |       1|     872|     21.28%
                                        |        |        |
n2265                                   |       1|     872|     21.28%
                                        |        |        |
n2284                                   |       1|     818|     19.97%
                                        |        |        |
n24_adj_240                             |       1|     693|     16.91%
                                        |        |        |
n952                                    |      14|     693|     16.91%
                                        |        |        |
n2441                                   |       1|     693|     16.91%
                                        |        |        |
n2223                                   |       1|     658|     16.06%
                                        |        |        |
n2260                                   |       1|     616|     15.04%
                                        |        |        |
n2266                                   |       1|     616|     15.04%
                                        |        |        |
cnt1_16__N_83                           |       2|     603|     14.72%
                                        |        |        |
n2602                                   |      13|     603|     14.72%
                                        |        |        |
n2197                                   |       1|     564|     13.77%
                                        |        |        |
n2202                                   |       1|     563|     13.74%
                                        |        |        |
n2231                                   |       1|     541|     13.20%
                                        |        |        |
n2230                                   |       1|     533|     13.01%
                                        |        |        |
n2203                                   |       1|     502|     12.25%
                                        |        |        |
n1513                                   |       1|     452|     11.03%
                                        |        |        |
n1515                                   |       1|     452|     11.03%
                                        |        |        |
n2204                                   |       1|     441|     10.76%
                                        |        |        |
n2232                                   |       1|     441|     10.76%
                                        |        |        |
n2229                                   |       1|     418|     10.20%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4097  Score: 35629673

Constraints cover  57819 paths, 562 nets, and 1201 connections (86.5% coverage)


Peak memory: 88117248 bytes, TRCE: 7860224 bytes, DLYMAN: 4096 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
