
ir_heat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000013c  00800100  00003492  00003526  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003492  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000074  0080023c  0080023c  00003662  2**0
                  ALLOC
  3 .stab         000038d0  00000000  00000000  00003664  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000021da  00000000  00000000  00006f34  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 77 03 	jmp	0x6ee	; 0x6ee <__vector_1>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      10:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__vector_9>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 0f 01 	jmp	0x21e	; 0x21e <__vector_13>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 6d 01 	jmp	0x2da	; 0x2da <__vector_18>
      4c:	0c 94 8c 01 	jmp	0x318	; 0x318 <__vector_19>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__c.1790>:
      68:	6e 61 6e 00                                         nan.

0000006c <__c.1788>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d4 e0       	ldi	r29, 0x04	; 4
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	12 e0       	ldi	r17, 0x02	; 2
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	e2 e9       	ldi	r30, 0x92	; 146
     17e:	f4 e3       	ldi	r31, 0x34	; 52
     180:	02 c0       	rjmp	.+4      	; 0x186 <.do_copy_data_start>

00000182 <.do_copy_data_loop>:
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0

00000186 <.do_copy_data_start>:
     186:	ac 33       	cpi	r26, 0x3C	; 60
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <.do_copy_data_loop>

0000018c <__do_clear_bss>:
     18c:	12 e0       	ldi	r17, 0x02	; 2
     18e:	ac e3       	ldi	r26, 0x3C	; 60
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a0 3b       	cpi	r26, 0xB0	; 176
     198:	b1 07       	cpc	r27, r17
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 da 04 	call	0x9b4	; 0x9b4 <main>
     1a0:	0c 94 47 1a 	jmp	0x348e	; 0x348e <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <millis>:
volatile uint32_t g_Millis=0;

// Return ellapsed time since startup in [ms]
uint32_t millis(){
    uint32_t m;
    uint8_t oldSREG = SREG;
     1a8:	8f b7       	in	r24, 0x3f	; 63
     // disable interrupts while we read timer0_millis or we might get an
    // inconsistent value (e.g. in the middle of a write to timer0_millis)
    cli();
     1aa:	f8 94       	cli
    m = g_Millis;
     1ac:	20 91 3f 02 	lds	r18, 0x023F
     1b0:	30 91 40 02 	lds	r19, 0x0240
     1b4:	40 91 41 02 	lds	r20, 0x0241
     1b8:	50 91 42 02 	lds	r21, 0x0242
    SREG = oldSREG;
     1bc:	8f bf       	out	0x3f, r24	; 63
    return m;
}
     1be:	62 2f       	mov	r22, r18
     1c0:	73 2f       	mov	r23, r19
     1c2:	84 2f       	mov	r24, r20
     1c4:	95 2f       	mov	r25, r21
     1c6:	08 95       	ret

000001c8 <__vector_9>:

// Clock Timer
SIGNAL(SIG_OVERFLOW2) {
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
     1d2:	8f 93       	push	r24
     1d4:	9f 93       	push	r25
     1d6:	af 93       	push	r26
     1d8:	bf 93       	push	r27
	interval++;
     1da:	80 91 2b 02 	lds	r24, 0x022B
     1de:	8f 5f       	subi	r24, 0xFF	; 255
     1e0:	80 93 2b 02 	sts	0x022B, r24
	//*************************
	static uint8_t usFract=0;
	g_Millis += MILLIS_INC;
     1e4:	80 91 3f 02 	lds	r24, 0x023F
     1e8:	90 91 40 02 	lds	r25, 0x0240
     1ec:	a0 91 41 02 	lds	r26, 0x0241
     1f0:	b0 91 42 02 	lds	r27, 0x0242
     1f4:	8d 57       	subi	r24, 0x7D	; 125
     1f6:	9f 4f       	sbci	r25, 0xFF	; 255
     1f8:	af 4f       	sbci	r26, 0xFF	; 255
     1fa:	bf 4f       	sbci	r27, 0xFF	; 255
     1fc:	80 93 3f 02 	sts	0x023F, r24
     200:	90 93 40 02 	sts	0x0240, r25
     204:	a0 93 41 02 	sts	0x0241, r26
     208:	b0 93 42 02 	sts	0x0242, r27
//	if( usFract >= 1000>>3 ){		//1000 / 8 = 125.0
//		usFract -= 1000>>3;			//Fractional part added up to 1 ms
//		g_Millis++;
//	}
	//**************************
}
     20c:	bf 91       	pop	r27
     20e:	af 91       	pop	r26
     210:	9f 91       	pop	r25
     212:	8f 91       	pop	r24
     214:	0f 90       	pop	r0
     216:	0f be       	out	0x3f, r0	; 63
     218:	0f 90       	pop	r0
     21a:	1f 90       	pop	r1
     21c:	18 95       	reti

0000021e <__vector_13>:

SIGNAL(SIG_OVERFLOW1) {
     21e:	1f 92       	push	r1
     220:	0f 92       	push	r0
     222:	0f b6       	in	r0, 0x3f	; 63
     224:	0f 92       	push	r0
     226:	11 24       	eor	r1, r1
	TIMER1_STOP;
     228:	10 92 81 00 	sts	0x0081, r1
	TCNT1H = 0;
     22c:	10 92 85 00 	sts	0x0085, r1
	TCNT1L = 0;
     230:	10 92 84 00 	sts	0x0084, r1
}
     234:	0f 90       	pop	r0
     236:	0f be       	out	0x3f, r0	; 63
     238:	0f 90       	pop	r0
     23a:	1f 90       	pop	r1
     23c:	18 95       	reti

0000023e <__vector_16>:


// LED Flasher
SIGNAL(SIG_OVERFLOW0) {
     23e:	1f 92       	push	r1
     240:	0f 92       	push	r0
     242:	0f b6       	in	r0, 0x3f	; 63
     244:	0f 92       	push	r0
     246:	11 24       	eor	r1, r1
     248:	2f 93       	push	r18
     24a:	3f 93       	push	r19
     24c:	4f 93       	push	r20
     24e:	8f 93       	push	r24
     250:	9f 93       	push	r25
     252:	ef 93       	push	r30
     254:	ff 93       	push	r31
	static uint8_t	c1 = 0;
	static uint8_t c2 = 0;
	uint8_t slow=0;
	c1++;
     256:	80 91 48 02 	lds	r24, 0x0248
     25a:	28 2f       	mov	r18, r24
     25c:	2f 5f       	subi	r18, 0xFF	; 255
     25e:	20 93 48 02 	sts	0x0248, r18
	c2++;
     262:	80 91 47 02 	lds	r24, 0x0247
     266:	38 2f       	mov	r19, r24
     268:	3f 5f       	subi	r19, 0xFF	; 255
     26a:	30 93 47 02 	sts	0x0247, r19
	
	// Tasten LED
	if (mode==MODE_TEMP_PROT) {
     26e:	40 91 7c 02 	lds	r20, 0x027C
     272:	43 30       	cpi	r20, 0x03	; 3
     274:	49 f4       	brne	.+18     	; 0x288 <__vector_16+0x4a>
		if(c1 > (6<<slow)) {
     276:	82 2f       	mov	r24, r18
     278:	90 e0       	ldi	r25, 0x00	; 0
     27a:	07 97       	sbiw	r24, 0x07	; 7
     27c:	2c f0       	brlt	.+10     	; 0x288 <__vector_16+0x4a>
			FLASH_LED_ON;
     27e:	e8 e2       	ldi	r30, 0x28	; 40
     280:	f0 e0       	ldi	r31, 0x00	; 0
     282:	80 81       	ld	r24, Z
     284:	88 60       	ori	r24, 0x08	; 8
     286:	80 83       	st	Z, r24
		}
	}
	if(c1 > (10<<slow)) {
     288:	82 2f       	mov	r24, r18
     28a:	90 e0       	ldi	r25, 0x00	; 0
     28c:	0b 97       	sbiw	r24, 0x0b	; 11
     28e:	3c f0       	brlt	.+14     	; 0x29e <__vector_16+0x60>
		c1 = 0;
     290:	10 92 48 02 	sts	0x0248, r1
		FLASH_LED_OFF;
     294:	e8 e2       	ldi	r30, 0x28	; 40
     296:	f0 e0       	ldi	r31, 0x00	; 0
     298:	80 81       	ld	r24, Z
     29a:	87 7f       	andi	r24, 0xF7	; 247
     29c:	80 83       	st	Z, r24
	}
	
	// Status LED
	if (mode==MODE_ON_NO_PROT) {
     29e:	42 30       	cpi	r20, 0x02	; 2
     2a0:	39 f4       	brne	.+14     	; 0x2b0 <__vector_16+0x72>
		if(c2 > 120) {
     2a2:	39 37       	cpi	r19, 0x79	; 121
     2a4:	28 f0       	brcs	.+10     	; 0x2b0 <__vector_16+0x72>
			STATUS_LED1_OFF;	// rot
     2a6:	eb e2       	ldi	r30, 0x2B	; 43
     2a8:	f0 e0       	ldi	r31, 0x00	; 0
     2aa:	80 81       	ld	r24, Z
     2ac:	8f 7e       	andi	r24, 0xEF	; 239
     2ae:	80 83       	st	Z, r24
		}
	}
	if(c2 > 135) {
     2b0:	38 38       	cpi	r19, 0x88	; 136
     2b2:	38 f0       	brcs	.+14     	; 0x2c2 <__vector_16+0x84>
		c2 = 0;
     2b4:	10 92 47 02 	sts	0x0247, r1
		STATUS_LED1_ON; 		// orange
     2b8:	eb e2       	ldi	r30, 0x2B	; 43
     2ba:	f0 e0       	ldi	r31, 0x00	; 0
     2bc:	80 81       	ld	r24, Z
     2be:	80 61       	ori	r24, 0x10	; 16
     2c0:	80 83       	st	Z, r24
	}	
}
     2c2:	ff 91       	pop	r31
     2c4:	ef 91       	pop	r30
     2c6:	9f 91       	pop	r25
     2c8:	8f 91       	pop	r24
     2ca:	4f 91       	pop	r20
     2cc:	3f 91       	pop	r19
     2ce:	2f 91       	pop	r18
     2d0:	0f 90       	pop	r0
     2d2:	0f be       	out	0x3f, r0	; 63
     2d4:	0f 90       	pop	r0
     2d6:	1f 90       	pop	r1
     2d8:	18 95       	reti

000002da <__vector_18>:
	//printf("Exit\n");
}



SIGNAL(SIG_USART_RECV) {
     2da:	1f 92       	push	r1
     2dc:	0f 92       	push	r0
     2de:	0f b6       	in	r0, 0x3f	; 63
     2e0:	0f 92       	push	r0
     2e2:	11 24       	eor	r1, r1
     2e4:	8f 93       	push	r24
     2e6:	ef 93       	push	r30
     2e8:	ff 93       	push	r31
//******************
// RX interrupt handler
//
	char c;	
	c = UDR0;							// Get received char
     2ea:	80 91 c6 00 	lds	r24, 0x00C6
	rbuf[r_in & RMASK] = c;
     2ee:	e0 91 4e 02 	lds	r30, 0x024E
     2f2:	f0 e0       	ldi	r31, 0x00	; 0
     2f4:	ef 71       	andi	r30, 0x1F	; 31
     2f6:	f0 70       	andi	r31, 0x00	; 0
     2f8:	e5 5a       	subi	r30, 0xA5	; 165
     2fa:	fd 4f       	sbci	r31, 0xFD	; 253
     2fc:	80 83       	st	Z, r24
	r_in++;
     2fe:	80 91 4e 02 	lds	r24, 0x024E
     302:	8f 5f       	subi	r24, 0xFF	; 255
     304:	80 93 4e 02 	sts	0x024E, r24
}
     308:	ff 91       	pop	r31
     30a:	ef 91       	pop	r30
     30c:	8f 91       	pop	r24
     30e:	0f 90       	pop	r0
     310:	0f be       	out	0x3f, r0	; 63
     312:	0f 90       	pop	r0
     314:	1f 90       	pop	r1
     316:	18 95       	reti

00000318 <__vector_19>:

SIGNAL(SIG_USART_DATA) {
     318:	1f 92       	push	r1
     31a:	0f 92       	push	r0
     31c:	0f b6       	in	r0, 0x3f	; 63
     31e:	0f 92       	push	r0
     320:	11 24       	eor	r1, r1
     322:	8f 93       	push	r24
     324:	9f 93       	push	r25
     326:	ef 93       	push	r30
     328:	ff 93       	push	r31
//*******************
// Data register empty interrupt handler.
// Indicates that next char can be transmitted
//
	if(t_in != t_out) {
     32a:	90 91 7b 02 	lds	r25, 0x027B
     32e:	80 91 7e 02 	lds	r24, 0x027E
     332:	98 17       	cp	r25, r24
     334:	81 f0       	breq	.+32     	; 0x356 <__vector_19+0x3e>
		UDR0 = tbuf[t_out & TMASK];
     336:	e0 91 7e 02 	lds	r30, 0x027E
     33a:	f0 e0       	ldi	r31, 0x00	; 0
     33c:	ef 71       	andi	r30, 0x1F	; 31
     33e:	f0 70       	andi	r31, 0x00	; 0
     340:	e1 58       	subi	r30, 0x81	; 129
     342:	fd 4f       	sbci	r31, 0xFD	; 253
     344:	80 81       	ld	r24, Z
     346:	80 93 c6 00 	sts	0x00C6, r24
		t_out++;	
     34a:	80 91 7e 02 	lds	r24, 0x027E
     34e:	8f 5f       	subi	r24, 0xFF	; 255
     350:	80 93 7e 02 	sts	0x027E, r24
     354:	05 c0       	rjmp	.+10     	; 0x360 <__vector_19+0x48>
	}
	else {
		UCSR0B &= ~(1<<UDRIE0);
     356:	e1 ec       	ldi	r30, 0xC1	; 193
     358:	f0 e0       	ldi	r31, 0x00	; 0
     35a:	80 81       	ld	r24, Z
     35c:	8f 7d       	andi	r24, 0xDF	; 223
     35e:	80 83       	st	Z, r24
	}
}
     360:	ff 91       	pop	r31
     362:	ef 91       	pop	r30
     364:	9f 91       	pop	r25
     366:	8f 91       	pop	r24
     368:	0f 90       	pop	r0
     36a:	0f be       	out	0x3f, r0	; 63
     36c:	0f 90       	pop	r0
     36e:	1f 90       	pop	r1
     370:	18 95       	reti

00000372 <tbuflen>:

char tbuflen(void) {
//****************
// Retrieve pending chars in TX buffer
//
	return(t_in - t_out);
     372:	80 91 7b 02 	lds	r24, 0x027B
     376:	90 91 7e 02 	lds	r25, 0x027E
}
     37a:	89 1b       	sub	r24, r25
     37c:	08 95       	ret

0000037e <UART_putchar>:

int UART_putchar(char c, FILE *stream) {
     37e:	1f 93       	push	r17
     380:	cf 93       	push	r28
     382:	df 93       	push	r29
     384:	18 2f       	mov	r17, r24
//*********************
// Fills the transmit buffer, if it is full wait
//
	while((TBUFSIZE - tbuflen()) <= 2);  // Wait...
     386:	c0 e2       	ldi	r28, 0x20	; 32
     388:	d0 e0       	ldi	r29, 0x00	; 0
     38a:	0e 94 b9 01 	call	0x372	; 0x372 <tbuflen>
     38e:	9e 01       	movw	r18, r28
     390:	28 1b       	sub	r18, r24
     392:	31 09       	sbc	r19, r1
     394:	23 30       	cpi	r18, 0x03	; 3
     396:	31 05       	cpc	r19, r1
     398:	c4 f3       	brlt	.-16     	; 0x38a <UART_putchar+0xc>
	
	// Add data to the transmit buffer, enable TXCIE
	//
	tbuf[t_in & TMASK] = c;
     39a:	e0 91 7b 02 	lds	r30, 0x027B
     39e:	f0 e0       	ldi	r31, 0x00	; 0
     3a0:	ef 71       	andi	r30, 0x1F	; 31
     3a2:	f0 70       	andi	r31, 0x00	; 0
     3a4:	e1 58       	subi	r30, 0x81	; 129
     3a6:	fd 4f       	sbci	r31, 0xFD	; 253
     3a8:	10 83       	st	Z, r17
	t_in++;	
     3aa:	80 91 7b 02 	lds	r24, 0x027B
     3ae:	8f 5f       	subi	r24, 0xFF	; 255
     3b0:	80 93 7b 02 	sts	0x027B, r24
	UCSR0B |= (1<<UDRIE0);			// Enable UDR empty interrupt	
     3b4:	e1 ec       	ldi	r30, 0xC1	; 193
     3b6:	f0 e0       	ldi	r31, 0x00	; 0
     3b8:	80 81       	ld	r24, Z
     3ba:	80 62       	ori	r24, 0x20	; 32
     3bc:	80 83       	st	Z, r24
	return(0);
}
     3be:	80 e0       	ldi	r24, 0x00	; 0
     3c0:	90 e0       	ldi	r25, 0x00	; 0
     3c2:	df 91       	pop	r29
     3c4:	cf 91       	pop	r28
     3c6:	1f 91       	pop	r17
     3c8:	08 95       	ret

000003ca <rbuflen>:

char rbuflen(void) {
// ***************
// Retrive pending chars in RX buffer
//
	return(r_in - r_out);
     3ca:	80 91 4e 02 	lds	r24, 0x024E
     3ce:	90 91 7d 02 	lds	r25, 0x027D
}
     3d2:	89 1b       	sub	r24, r25
     3d4:	08 95       	ret

000003d6 <UART_getchar>:
//*******************
// Retieves character from UART. This function is to be passed
// to fdevopen
//
	unsigned char c;
	while(rbuflen() == 0);	  // Wait...
     3d6:	0e 94 e5 01 	call	0x3ca	; 0x3ca <rbuflen>
     3da:	88 23       	and	r24, r24
     3dc:	e1 f3       	breq	.-8      	; 0x3d6 <UART_getchar>
	c = rbuf[r_out & RMASK];
     3de:	e0 91 7d 02 	lds	r30, 0x027D
     3e2:	f0 e0       	ldi	r31, 0x00	; 0
     3e4:	ef 71       	andi	r30, 0x1F	; 31
     3e6:	f0 70       	andi	r31, 0x00	; 0
     3e8:	e5 5a       	subi	r30, 0xA5	; 165
     3ea:	fd 4f       	sbci	r31, 0xFD	; 253
     3ec:	80 81       	ld	r24, Z
	r_out++;	
     3ee:	90 91 7d 02 	lds	r25, 0x027D
     3f2:	9f 5f       	subi	r25, 0xFF	; 255
     3f4:	90 93 7d 02 	sts	0x027D, r25
	return(c);
}
     3f8:	90 e0       	ldi	r25, 0x00	; 0
     3fa:	08 95       	ret

000003fc <exp_slope>:
}




int16_t exp_slope(int16_t temp) {
     3fc:	22 27       	eor	r18, r18
     3fe:	33 27       	eor	r19, r19
     400:	28 1b       	sub	r18, r24
     402:	39 0b       	sbc	r19, r25
     404:	12 f4       	brpl	.+4      	; 0x40a <exp_slope+0xe>
     406:	21 5f       	subi	r18, 0xF1	; 241
     408:	3f 4f       	sbci	r19, 0xFF	; 255
     40a:	c9 01       	movw	r24, r18
     40c:	95 95       	asr	r25
     40e:	87 95       	ror	r24
     410:	95 95       	asr	r25
     412:	87 95       	ror	r24
     414:	95 95       	asr	r25
     416:	87 95       	ror	r24
     418:	95 95       	asr	r25
     41a:	87 95       	ror	r24
     41c:	9c 01       	movw	r18, r24
     41e:	22 0f       	add	r18, r18
     420:	33 1f       	adc	r19, r19
     422:	88 0f       	add	r24, r24
     424:	99 1f       	adc	r25, r25
     426:	88 0f       	add	r24, r24
     428:	99 1f       	adc	r25, r25
     42a:	88 0f       	add	r24, r24
     42c:	99 1f       	adc	r25, r25
     42e:	28 0f       	add	r18, r24
     430:	39 1f       	adc	r19, r25
     432:	21 5b       	subi	r18, 0xB1	; 177
     434:	3e 4f       	sbci	r19, 0xFE	; 254
	return 10 * (-temp/16 + 32) + 15;
}
     436:	82 2f       	mov	r24, r18
     438:	93 2f       	mov	r25, r19
     43a:	08 95       	ret

0000043c <get_slope2>:


int16_t get_slope2() {
	static int16_t last_slope = 0;
//	last_slope = (200*(t_array[5]-t_array[2]) / 16 +  2*last_slope) / 3;
	last_slope = (16*(t_array[5]-t_array[2]) +  2*last_slope) / 3;
     43c:	80 91 59 02 	lds	r24, 0x0259
     440:	90 91 5a 02 	lds	r25, 0x025A
     444:	20 91 53 02 	lds	r18, 0x0253
     448:	30 91 54 02 	lds	r19, 0x0254
     44c:	82 1b       	sub	r24, r18
     44e:	93 0b       	sbc	r25, r19
     450:	88 0f       	add	r24, r24
     452:	99 1f       	adc	r25, r25
     454:	88 0f       	add	r24, r24
     456:	99 1f       	adc	r25, r25
     458:	88 0f       	add	r24, r24
     45a:	99 1f       	adc	r25, r25
     45c:	20 91 44 02 	lds	r18, 0x0244
     460:	30 91 45 02 	lds	r19, 0x0245
     464:	82 0f       	add	r24, r18
     466:	93 1f       	adc	r25, r19
     468:	88 0f       	add	r24, r24
     46a:	99 1f       	adc	r25, r25
     46c:	63 e0       	ldi	r22, 0x03	; 3
     46e:	70 e0       	ldi	r23, 0x00	; 0
     470:	0e 94 9e 16 	call	0x2d3c	; 0x2d3c <__divmodhi4>
     474:	86 2f       	mov	r24, r22
     476:	97 2f       	mov	r25, r23
     478:	60 93 44 02 	sts	0x0244, r22
     47c:	70 93 45 02 	sts	0x0245, r23
	return last_slope;
}
     480:	08 95       	ret

00000482 <add_value>:
//
// Fügt einen Meßwert zum Ringspeicher hinzu
// Der Ringspeicher enthält die letzten 6 Werte
// t_array[5] ist der neuste Wert
//
void add_value(uint16_t value) {
     482:	48 2f       	mov	r20, r24
     484:	59 2f       	mov	r21, r25
	uint8_t i;
	if(t_array[0]==0) {
     486:	80 91 4f 02 	lds	r24, 0x024F
     48a:	90 91 50 02 	lds	r25, 0x0250
     48e:	89 2b       	or	r24, r25
     490:	e1 f4       	brne	.+56     	; 0x4ca <add_value+0x48>
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
     492:	e9 e5       	ldi	r30, 0x59	; 89
     494:	f2 e0       	ldi	r31, 0x02	; 2
     496:	40 83       	st	Z, r20
     498:	51 83       	std	Z+1, r21	; 0x01
     49a:	df 01       	movw	r26, r30
     49c:	12 97       	sbiw	r26, 0x02	; 2
     49e:	4c 93       	st	X, r20
     4a0:	11 96       	adiw	r26, 0x01	; 1
     4a2:	5c 93       	st	X, r21
     4a4:	df 01       	movw	r26, r30
     4a6:	14 97       	sbiw	r26, 0x04	; 4
     4a8:	4c 93       	st	X, r20
     4aa:	11 96       	adiw	r26, 0x01	; 1
     4ac:	5c 93       	st	X, r21
     4ae:	df 01       	movw	r26, r30
     4b0:	16 97       	sbiw	r26, 0x06	; 6
     4b2:	4c 93       	st	X, r20
     4b4:	11 96       	adiw	r26, 0x01	; 1
     4b6:	5c 93       	st	X, r21
     4b8:	df 01       	movw	r26, r30
     4ba:	18 97       	sbiw	r26, 0x08	; 8
     4bc:	4c 93       	st	X, r20
     4be:	11 96       	adiw	r26, 0x01	; 1
     4c0:	5c 93       	st	X, r21
     4c2:	3a 97       	sbiw	r30, 0x0a	; 10
     4c4:	40 83       	st	Z, r20
     4c6:	51 83       	std	Z+1, r21	; 0x01
     4c8:	08 95       	ret
     4ca:	ef e4       	ldi	r30, 0x4F	; 79
     4cc:	f2 e0       	ldi	r31, 0x02	; 2
	}
	else {
		for(i=0;i<5;i++) {
     4ce:	29 e5       	ldi	r18, 0x59	; 89
     4d0:	32 e0       	ldi	r19, 0x02	; 2
			t_array[i]=t_array[i+1];
     4d2:	82 81       	ldd	r24, Z+2	; 0x02
     4d4:	93 81       	ldd	r25, Z+3	; 0x03
     4d6:	81 93       	st	Z+, r24
     4d8:	91 93       	st	Z+, r25
	uint8_t i;
	if(t_array[0]==0) {
		t_array[0]=t_array[1]=t_array[2]=t_array[3]=t_array[4]=t_array[5]=value;
	}
	else {
		for(i=0;i<5;i++) {
     4da:	e2 17       	cp	r30, r18
     4dc:	f3 07       	cpc	r31, r19
     4de:	c9 f7       	brne	.-14     	; 0x4d2 <add_value+0x50>
			t_array[i]=t_array[i+1];
		}
		t_array[5] = value;
     4e0:	24 2f       	mov	r18, r20
     4e2:	35 2f       	mov	r19, r21
     4e4:	30 93 5a 02 	sts	0x025A, r19
     4e8:	20 93 59 02 	sts	0x0259, r18
		slope2 = (10*(t_array[5]-t_array[4]) + 19*slope2) / 20;
     4ec:	80 91 57 02 	lds	r24, 0x0257
     4f0:	90 91 58 02 	lds	r25, 0x0258
     4f4:	28 1b       	sub	r18, r24
     4f6:	39 0b       	sbc	r19, r25
     4f8:	c9 01       	movw	r24, r18
     4fa:	88 0f       	add	r24, r24
     4fc:	99 1f       	adc	r25, r25
     4fe:	22 0f       	add	r18, r18
     500:	33 1f       	adc	r19, r19
     502:	22 0f       	add	r18, r18
     504:	33 1f       	adc	r19, r19
     506:	22 0f       	add	r18, r18
     508:	33 1f       	adc	r19, r19
     50a:	82 0f       	add	r24, r18
     50c:	93 1f       	adc	r25, r19
     50e:	60 91 4c 02 	lds	r22, 0x024C
     512:	70 91 4d 02 	lds	r23, 0x024D
     516:	9b 01       	movw	r18, r22
     518:	22 0f       	add	r18, r18
     51a:	33 1f       	adc	r19, r19
     51c:	a9 01       	movw	r20, r18
     51e:	44 0f       	add	r20, r20
     520:	55 1f       	adc	r21, r21
     522:	44 0f       	add	r20, r20
     524:	55 1f       	adc	r21, r21
     526:	44 0f       	add	r20, r20
     528:	55 1f       	adc	r21, r21
     52a:	24 0f       	add	r18, r20
     52c:	35 1f       	adc	r19, r21
     52e:	26 0f       	add	r18, r22
     530:	37 1f       	adc	r19, r23
     532:	82 0f       	add	r24, r18
     534:	93 1f       	adc	r25, r19
     536:	64 e1       	ldi	r22, 0x14	; 20
     538:	70 e0       	ldi	r23, 0x00	; 0
     53a:	0e 94 9e 16 	call	0x2d3c	; 0x2d3c <__divmodhi4>
     53e:	70 93 4d 02 	sts	0x024D, r23
     542:	60 93 4c 02 	sts	0x024C, r22
     546:	08 95       	ret

00000548 <get_slope>:
//********************************************
//
// Gibt die gemittelte Steigung
// über die letzten 4 Sekunden zurück
//
int16_t get_slope() {
     548:	a7 e5       	ldi	r26, 0x57	; 87
     54a:	b2 e0       	ldi	r27, 0x02	; 2
     54c:	fd 01       	movw	r30, r26
     54e:	21 91       	ld	r18, Z+
     550:	31 91       	ld	r19, Z+
     552:	80 91 51 02 	lds	r24, 0x0251
     556:	90 91 52 02 	lds	r25, 0x0252
     55a:	28 1b       	sub	r18, r24
     55c:	39 0b       	sbc	r19, r25
     55e:	c9 01       	movw	r24, r18
     560:	88 0f       	add	r24, r24
     562:	99 1f       	adc	r25, r25
     564:	88 0f       	add	r24, r24
     566:	99 1f       	adc	r25, r25
     568:	82 0f       	add	r24, r18
     56a:	93 1f       	adc	r25, r19
     56c:	18 97       	sbiw	r26, 0x08	; 8
     56e:	40 81       	ld	r20, Z
     570:	51 81       	ldd	r21, Z+1	; 0x01
     572:	2d 91       	ld	r18, X+
     574:	3c 91       	ld	r19, X
     576:	11 97       	sbiw	r26, 0x01	; 1
     578:	42 1b       	sub	r20, r18
     57a:	53 0b       	sbc	r21, r19
     57c:	9a 01       	movw	r18, r20
     57e:	22 0f       	add	r18, r18
     580:	33 1f       	adc	r19, r19
     582:	24 0f       	add	r18, r20
     584:	35 1f       	adc	r19, r21
     586:	82 0f       	add	r24, r18
     588:	93 1f       	adc	r25, r19
     58a:	16 96       	adiw	r26, 0x06	; 6
     58c:	4d 91       	ld	r20, X+
     58e:	5c 91       	ld	r21, X
     590:	17 97       	sbiw	r26, 0x07	; 7
     592:	14 96       	adiw	r26, 0x04	; 4
     594:	2d 91       	ld	r18, X+
     596:	3c 91       	ld	r19, X
     598:	15 97       	sbiw	r26, 0x05	; 5
     59a:	42 1b       	sub	r20, r18
     59c:	53 0b       	sbc	r21, r19
     59e:	9a 01       	movw	r18, r20
     5a0:	22 0f       	add	r18, r18
     5a2:	33 1f       	adc	r19, r19
     5a4:	24 0f       	add	r18, r20
     5a6:	35 1f       	adc	r19, r21
     5a8:	a9 01       	movw	r20, r18
     5aa:	44 0f       	add	r20, r20
     5ac:	55 1f       	adc	r21, r21
     5ae:	44 0f       	add	r20, r20
     5b0:	55 1f       	adc	r21, r21
     5b2:	24 0f       	add	r18, r20
     5b4:	35 1f       	adc	r19, r21
     5b6:	82 0f       	add	r24, r18
     5b8:	93 1f       	adc	r25, r19
     5ba:	69 e0       	ldi	r22, 0x09	; 9
     5bc:	70 e0       	ldi	r23, 0x00	; 0
     5be:	0e 94 9e 16 	call	0x2d3c	; 0x2d3c <__divmodhi4>
     5c2:	86 2f       	mov	r24, r22
     5c4:	97 2f       	mov	r25, r23
	s1 = t_array[5] - t_array[0];
	s2 = t_array[4] - t_array[1];
	s3 = t_array[3] - t_array[2];
	
	return ((3*s1+5*s2+15*s3)/9);
}
     5c6:	08 95       	ret

000005c8 <get_last_slope>:
//********************************************
//
// Gibt die aktuelle Steigung der Temperatur zurück
// in 0.1°C in 4s
//
int16_t	get_last_slope() {
     5c8:	20 91 59 02 	lds	r18, 0x0259
     5cc:	30 91 5a 02 	lds	r19, 0x025A
     5d0:	80 91 57 02 	lds	r24, 0x0257
     5d4:	90 91 58 02 	lds	r25, 0x0258
     5d8:	28 1b       	sub	r18, r24
     5da:	39 0b       	sbc	r19, r25
    return (t_array[5] - t_array[4]);
}
     5dc:	82 2f       	mov	r24, r18
     5de:	93 2f       	mov	r25, r19
     5e0:	08 95       	ret

000005e2 <_beep>:



void _beep(uint16_t duration_ms){
	uint16_t i;
	BUZZER_ON;
     5e2:	e5 e2       	ldi	r30, 0x25	; 37
     5e4:	f0 e0       	ldi	r31, 0x00	; 0
     5e6:	20 81       	ld	r18, Z
     5e8:	20 68       	ori	r18, 0x80	; 128
     5ea:	20 83       	st	Z, r18
	for(i=0;i<(duration_ms/20);i++) _delay_ms(20);
     5ec:	64 e1       	ldi	r22, 0x14	; 20
     5ee:	70 e0       	ldi	r23, 0x00	; 0
     5f0:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__udivmodhi4>
     5f4:	86 2f       	mov	r24, r22
     5f6:	97 2f       	mov	r25, r23
     5f8:	00 97       	sbiw	r24, 0x00	; 0
     5fa:	61 f0       	breq	.+24     	; 0x614 <_beep+0x32>
     5fc:	20 e0       	ldi	r18, 0x00	; 0
     5fe:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     600:	40 e1       	ldi	r20, 0x10	; 16
     602:	57 e2       	ldi	r21, 0x27	; 39
     604:	fa 01       	movw	r30, r20
     606:	31 97       	sbiw	r30, 0x01	; 1
     608:	f1 f7       	brne	.-4      	; 0x606 <_beep+0x24>
     60a:	2f 5f       	subi	r18, 0xFF	; 255
     60c:	3f 4f       	sbci	r19, 0xFF	; 255
     60e:	28 17       	cp	r18, r24
     610:	39 07       	cpc	r19, r25
     612:	c0 f3       	brcs	.-16     	; 0x604 <_beep+0x22>
	BUZZER_OFF;
     614:	e5 e2       	ldi	r30, 0x25	; 37
     616:	f0 e0       	ldi	r31, 0x00	; 0
     618:	80 81       	ld	r24, Z
     61a:	8f 77       	andi	r24, 0x7F	; 127
     61c:	80 83       	st	Z, r24
}
     61e:	08 95       	ret

00000620 <set_relais>:

//***************************************************
//
// Relais Ein- und Ausschalen
//
void set_relais(uint8_t on) {
     620:	1f 93       	push	r17
     622:	18 2f       	mov	r17, r24
	static uint8_t last = 0;
	if(on) {
     624:	88 23       	and	r24, r24
     626:	71 f0       	breq	.+28     	; 0x644 <set_relais+0x24>
		if(on != last) printf(">>> Relais ON\n");
     628:	80 91 43 02 	lds	r24, 0x0243
     62c:	18 17       	cp	r17, r24
     62e:	21 f0       	breq	.+8      	; 0x638 <set_relais+0x18>
     630:	80 e0       	ldi	r24, 0x00	; 0
     632:	91 e0       	ldi	r25, 0x01	; 1
     634:	0e 94 8c 18 	call	0x3118	; 0x3118 <puts>
		RELAIS_ON;
     638:	e5 e2       	ldi	r30, 0x25	; 37
     63a:	f0 e0       	ldi	r31, 0x00	; 0
     63c:	80 81       	ld	r24, Z
     63e:	80 64       	ori	r24, 0x40	; 64
     640:	80 83       	st	Z, r24
     642:	0d c0       	rjmp	.+26     	; 0x65e <set_relais+0x3e>
	}
	else {
		if(on != last) printf(">>> Relais OFF\n");
     644:	80 91 43 02 	lds	r24, 0x0243
     648:	88 23       	and	r24, r24
     64a:	21 f0       	breq	.+8      	; 0x654 <set_relais+0x34>
     64c:	8e e0       	ldi	r24, 0x0E	; 14
     64e:	91 e0       	ldi	r25, 0x01	; 1
     650:	0e 94 8c 18 	call	0x3118	; 0x3118 <puts>
		RELAIS_OFF;
     654:	e5 e2       	ldi	r30, 0x25	; 37
     656:	f0 e0       	ldi	r31, 0x00	; 0
     658:	80 81       	ld	r24, Z
     65a:	8f 7b       	andi	r24, 0xBF	; 191
     65c:	80 83       	st	Z, r24
	}
	last = on;
     65e:	10 93 43 02 	sts	0x0243, r17
}
     662:	1f 91       	pop	r17
     664:	08 95       	ret

00000666 <beep>:
	BUZZER_OFF;
}


void	beep(uint8_t type){
	cli();
     666:	f8 94       	cli
	wdt_reset();
     668:	a8 95       	wdr
	switch(type){
     66a:	83 30       	cpi	r24, 0x03	; 3
     66c:	89 f0       	breq	.+34     	; 0x690 <beep+0x2a>
     66e:	84 30       	cpi	r24, 0x04	; 4
     670:	28 f4       	brcc	.+10     	; 0x67c <beep+0x16>
     672:	81 30       	cpi	r24, 0x01	; 1
     674:	41 f0       	breq	.+16     	; 0x686 <beep+0x20>
     676:	82 30       	cpi	r24, 0x02	; 2
     678:	a1 f5       	brne	.+104    	; 0x6e2 <beep+0x7c>
     67a:	14 c0       	rjmp	.+40     	; 0x6a4 <beep+0x3e>
     67c:	84 30       	cpi	r24, 0x04	; 4
     67e:	69 f0       	breq	.+26     	; 0x69a <beep+0x34>
     680:	86 30       	cpi	r24, 0x06	; 6
     682:	79 f5       	brne	.+94     	; 0x6e2 <beep+0x7c>
     684:	1c c0       	rjmp	.+56     	; 0x6be <beep+0x58>
	case BEEP_SHORT:
		_beep(120);
     686:	88 e7       	ldi	r24, 0x78	; 120
     688:	90 e0       	ldi	r25, 0x00	; 0
     68a:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <_beep>
     68e:	29 c0       	rjmp	.+82     	; 0x6e2 <beep+0x7c>
		break;
	case BEEP_LONG:
		_beep(200);
     690:	88 ec       	ldi	r24, 0xC8	; 200
     692:	90 e0       	ldi	r25, 0x00	; 0
     694:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <_beep>
     698:	24 c0       	rjmp	.+72     	; 0x6e2 <beep+0x7c>
		break;
	case BEEP_XLONG:
		_beep(850);
     69a:	82 e5       	ldi	r24, 0x52	; 82
     69c:	93 e0       	ldi	r25, 0x03	; 3
     69e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <_beep>
     6a2:	1f c0       	rjmp	.+62     	; 0x6e2 <beep+0x7c>
		break;
	case BEEP_2SHORT:
		_beep(80);
     6a4:	80 e5       	ldi	r24, 0x50	; 80
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <_beep>
     6ac:	80 e4       	ldi	r24, 0x40	; 64
     6ae:	9c e9       	ldi	r25, 0x9C	; 156
     6b0:	01 97       	sbiw	r24, 0x01	; 1
     6b2:	f1 f7       	brne	.-4      	; 0x6b0 <beep+0x4a>
		_delay_ms(80);
		_beep(80);
     6b4:	80 e5       	ldi	r24, 0x50	; 80
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <_beep>
     6bc:	12 c0       	rjmp	.+36     	; 0x6e2 <beep+0x7c>
		break;
	case BEEP_SHORT_LONG:
		_beep(100);
     6be:	84 e6       	ldi	r24, 0x64	; 100
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <_beep>
     6c6:	28 e0       	ldi	r18, 0x08	; 8
     6c8:	37 e0       	ldi	r19, 0x07	; 7
     6ca:	42 e3       	ldi	r20, 0x32	; 50
     6cc:	50 e0       	ldi	r21, 0x00	; 0
     6ce:	ca 01       	movw	r24, r20
     6d0:	01 97       	sbiw	r24, 0x01	; 1
     6d2:	f1 f7       	brne	.-4      	; 0x6d0 <beep+0x6a>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     6d4:	21 50       	subi	r18, 0x01	; 1
     6d6:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     6d8:	d1 f7       	brne	.-12     	; 0x6ce <beep+0x68>
		_delay_ms(180);
		_beep(350);		
     6da:	8e e5       	ldi	r24, 0x5E	; 94
     6dc:	91 e0       	ldi	r25, 0x01	; 1
     6de:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <_beep>
	}
	sei();	
     6e2:	78 94       	sei
	printf("Beep\n");
     6e4:	8d e1       	ldi	r24, 0x1D	; 29
     6e6:	91 e0       	ldi	r25, 0x01	; 1
     6e8:	0e 94 8c 18 	call	0x3118	; 0x3118 <puts>
}
     6ec:	08 95       	ret

000006ee <__vector_1>:

//*******************************************
//
// Taster IQR und Entprellung
//
SIGNAL(SIG_INTERRUPT0) {
     6ee:	1f 92       	push	r1
     6f0:	0f 92       	push	r0
     6f2:	0f b6       	in	r0, 0x3f	; 63
     6f4:	0f 92       	push	r0
     6f6:	11 24       	eor	r1, r1
     6f8:	2f 93       	push	r18
     6fa:	3f 93       	push	r19
     6fc:	4f 93       	push	r20
     6fe:	5f 93       	push	r21
     700:	6f 93       	push	r22
     702:	7f 93       	push	r23
     704:	8f 93       	push	r24
     706:	9f 93       	push	r25
     708:	af 93       	push	r26
     70a:	bf 93       	push	r27
     70c:	ef 93       	push	r30
     70e:	ff 93       	push	r31
	static uint8_t running = 0;
	
	if(running | TCNT1H | TCNT1L){
     710:	80 91 85 00 	lds	r24, 0x0085
     714:	20 91 84 00 	lds	r18, 0x0084
     718:	90 91 46 02 	lds	r25, 0x0246
     71c:	89 2b       	or	r24, r25
     71e:	82 2b       	or	r24, r18
     720:	09 f0       	breq	.+2      	; 0x724 <__vector_1+0x36>
     722:	6d c0       	rjmp	.+218    	; 0x7fe <__vector_1+0x110>
//		printf("X");
		return;
	}
	running = 1;
     724:	81 e0       	ldi	r24, 0x01	; 1
     726:	80 93 46 02 	sts	0x0246, r24
	wdt_reset();
     72a:	a8 95       	wdr
	
	uint16_t i;
	uint16_t c = 0;
	EIMSK = 0;
     72c:	1d ba       	out	0x1d, r1	; 29
	sei();
     72e:	78 94       	sei
     730:	20 e0       	ldi	r18, 0x00	; 0
     732:	30 e0       	ldi	r19, 0x00	; 0
     734:	40 e0       	ldi	r20, 0x00	; 0
     736:	50 e0       	ldi	r21, 0x00	; 0
	//printf("In");
	for(i=0;i<1000;i++) if((PIND & (1<<SWITCH))) c++;
     738:	e9 e2       	ldi	r30, 0x29	; 41
     73a:	f0 e0       	ldi	r31, 0x00	; 0
     73c:	80 81       	ld	r24, Z
     73e:	82 ff       	sbrs	r24, 2
     740:	02 c0       	rjmp	.+4      	; 0x746 <__vector_1+0x58>
     742:	4f 5f       	subi	r20, 0xFF	; 255
     744:	5f 4f       	sbci	r21, 0xFF	; 255
     746:	2f 5f       	subi	r18, 0xFF	; 255
     748:	3f 4f       	sbci	r19, 0xFF	; 255
     74a:	83 e0       	ldi	r24, 0x03	; 3
     74c:	28 3e       	cpi	r18, 0xE8	; 232
     74e:	38 07       	cpc	r19, r24
     750:	a9 f7       	brne	.-22     	; 0x73c <__vector_1+0x4e>
	//printf(" %i ", c);

	if(c < 200) {
     752:	48 3c       	cpi	r20, 0xC8	; 200
     754:	51 05       	cpc	r21, r1
     756:	08 f0       	brcs	.+2      	; 0x75a <__vector_1+0x6c>
     758:	4d c0       	rjmp	.+154    	; 0x7f4 <__vector_1+0x106>
		TCNT1L = 1;
     75a:	81 e0       	ldi	r24, 0x01	; 1
     75c:	80 93 84 00 	sts	0x0084, r24
		TIMER1_RUN;
     760:	82 e0       	ldi	r24, 0x02	; 2
     762:	80 93 81 00 	sts	0x0081, r24
		switch(mode) {
     766:	80 91 7c 02 	lds	r24, 0x027C
     76a:	88 23       	and	r24, r24
     76c:	09 f0       	breq	.+2      	; 0x770 <__vector_1+0x82>
     76e:	3c c0       	rjmp	.+120    	; 0x7e8 <__vector_1+0xfa>
		case MODE_OFF:
			mode = MODE_ON;
     770:	81 e0       	ldi	r24, 0x01	; 1
     772:	80 93 7c 02 	sts	0x027C, r24
			set_relais(1);
     776:	0e 94 10 03 	call	0x620	; 0x620 <set_relais>
			STATUS_LED1_ON;			// orange
     77a:	eb e2       	ldi	r30, 0x2B	; 43
     77c:	f0 e0       	ldi	r31, 0x00	; 0
     77e:	80 81       	ld	r24, Z
     780:	80 61       	ori	r24, 0x10	; 16
     782:	80 83       	st	Z, r24
			STATUS_LED2_ON;
     784:	80 81       	ld	r24, Z
     786:	88 60       	ori	r24, 0x08	; 8
     788:	80 83       	st	Z, r24
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     78a:	4a 99       	sbic	0x09, 2	; 9
     78c:	16 c0       	rjmp	.+44     	; 0x7ba <__vector_1+0xcc>
     78e:	20 e0       	ldi	r18, 0x00	; 0
     790:	30 e0       	ldi	r19, 0x00	; 0
     792:	48 e8       	ldi	r20, 0x88	; 136
     794:	53 e1       	ldi	r21, 0x13	; 19
     796:	e9 e2       	ldi	r30, 0x29	; 41
     798:	f0 e0       	ldi	r31, 0x00	; 0
				c++;
     79a:	2f 5f       	subi	r18, 0xFF	; 255
     79c:	3f 4f       	sbci	r19, 0xFF	; 255
     79e:	ca 01       	movw	r24, r20
     7a0:	01 97       	sbiw	r24, 0x01	; 1
     7a2:	f1 f7       	brne	.-4      	; 0x7a0 <__vector_1+0xb2>
			mode = MODE_ON;
			set_relais(1);
			STATUS_LED1_ON;			// orange
			STATUS_LED2_ON;
			c = 0;
			while((!(PIND & (1<<SWITCH))) && (c < 300)) {
     7a4:	80 81       	ld	r24, Z
     7a6:	82 fd       	sbrc	r24, 2
     7a8:	05 c0       	rjmp	.+10     	; 0x7b4 <__vector_1+0xc6>
     7aa:	81 e0       	ldi	r24, 0x01	; 1
     7ac:	2c 32       	cpi	r18, 0x2C	; 44
     7ae:	38 07       	cpc	r19, r24
     7b0:	a1 f7       	brne	.-24     	; 0x79a <__vector_1+0xac>
     7b2:	07 c0       	rjmp	.+14     	; 0x7c2 <__vector_1+0xd4>
				c++;
				_delay_ms (10);
			}
			//printf("c: %i", c);

			if(c < 300) {
     7b4:	2c 52       	subi	r18, 0x2C	; 44
     7b6:	31 40       	sbci	r19, 0x01	; 1
     7b8:	20 f4       	brcc	.+8      	; 0x7c2 <__vector_1+0xd4>
				// normal einnschalten
				mode = MODE_ON;
     7ba:	81 e0       	ldi	r24, 0x01	; 1
     7bc:	80 93 7c 02 	sts	0x027C, r24
     7c0:	19 c0       	rjmp	.+50     	; 0x7f4 <__vector_1+0x106>
			}
			else {
				// einschalten, aber ohne Hitzeschutz
				mode = MODE_ON_NO_PROT;
     7c2:	82 e0       	ldi	r24, 0x02	; 2
     7c4:	80 93 7c 02 	sts	0x027C, r24
				printf("Temperature Protection Off!\n");
     7c8:	82 e2       	ldi	r24, 0x22	; 34
     7ca:	91 e0       	ldi	r25, 0x01	; 1
     7cc:	0e 94 8c 18 	call	0x3118	; 0x3118 <puts>
				STATUS_LED1_OFF;		// rot
     7d0:	eb e2       	ldi	r30, 0x2B	; 43
     7d2:	f0 e0       	ldi	r31, 0x00	; 0
     7d4:	80 81       	ld	r24, Z
     7d6:	8f 7e       	andi	r24, 0xEF	; 239
     7d8:	80 83       	st	Z, r24
				STATUS_LED2_ON;
     7da:	80 81       	ld	r24, Z
     7dc:	88 60       	ori	r24, 0x08	; 8
     7de:	80 83       	st	Z, r24
				beep(BEEP_SHORT_LONG);
     7e0:	86 e0       	ldi	r24, 0x06	; 6
     7e2:	0e 94 33 03 	call	0x666	; 0x666 <beep>
     7e6:	06 c0       	rjmp	.+12     	; 0x7f4 <__vector_1+0x106>
			break;
		case MODE_ON:
		case MODE_ON_NO_PROT:
		case MODE_TEMP_PROT:
		default:
			printf("\nxXx\n");
     7e8:	8e e3       	ldi	r24, 0x3E	; 62
     7ea:	91 e0       	ldi	r25, 0x01	; 1
     7ec:	0e 94 8c 18 	call	0x3118	; 0x3118 <puts>
			mode = MODE_OFF;
     7f0:	10 92 7c 02 	sts	0x027C, r1
		}
	}
//	printf("Out\n");
	EIFR 		= (1<<INTF0);
     7f4:	81 e0       	ldi	r24, 0x01	; 1
     7f6:	8c bb       	out	0x1c, r24	; 28
	EIMSK 	= (1<<INT0);
     7f8:	8d bb       	out	0x1d, r24	; 29
	running 	= 0;
     7fa:	10 92 46 02 	sts	0x0246, r1
	//printf("Exit\n");
}
     7fe:	ff 91       	pop	r31
     800:	ef 91       	pop	r30
     802:	bf 91       	pop	r27
     804:	af 91       	pop	r26
     806:	9f 91       	pop	r25
     808:	8f 91       	pop	r24
     80a:	7f 91       	pop	r23
     80c:	6f 91       	pop	r22
     80e:	5f 91       	pop	r21
     810:	4f 91       	pop	r20
     812:	3f 91       	pop	r19
     814:	2f 91       	pop	r18
     816:	0f 90       	pop	r0
     818:	0f be       	out	0x3f, r0	; 63
     81a:	0f 90       	pop	r0
     81c:	1f 90       	pop	r1
     81e:	18 95       	reti

00000820 <get_temperature>:
//********************************************
//
// Liest die vom MLX90614 gemessene Temperatur aus
// Rückgabe in 0.1°C, also 215 = 21.5°C
//
uint16_t get_temperature(uint8_t adr) {
     820:	1f 93       	push	r17
     822:	cf 93       	push	r28
     824:	df 93       	push	r29
     826:	18 2f       	mov	r17, r24
	uint16_t raw;
	uint8_t 	ret;
	uint8_t 	lo, hi, pec;
	uint8_t	pec_read[6];

	if(i2c_start(MLX90614_WRITE)) return DEFAULT_TEMP;
     828:	84 eb       	ldi	r24, 0xB4	; 180
     82a:	0e 94 34 07 	call	0xe68	; 0xe68 <i2c_start>
     82e:	88 23       	and	r24, r24
     830:	39 f5       	brne	.+78     	; 0x880 <get_temperature+0x60>
	if(i2c_write(adr)) return DEFAULT_TEMP;
     832:	81 2f       	mov	r24, r17
     834:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
     838:	88 23       	and	r24, r24
     83a:	11 f5       	brne	.+68     	; 0x880 <get_temperature+0x60>
	
	ret = i2c_rep_start(MLX90614_READ);
     83c:	85 eb       	ldi	r24, 0xB5	; 181
     83e:	90 e0       	ldi	r25, 0x00	; 0
     840:	0e 94 92 07 	call	0xf24	; 0xf24 <i2c_rep_start>
	if(ret) {
     844:	88 23       	and	r24, r24
     846:	21 f0       	breq	.+8      	; 0x850 <get_temperature+0x30>
		i2c_rep_start(MLX90614_READ);
     848:	85 eb       	ldi	r24, 0xB5	; 181
     84a:	90 e0       	ldi	r25, 0x00	; 0
     84c:	0e 94 92 07 	call	0xf24	; 0xf24 <i2c_rep_start>
   }

	lo = i2c_readAck();
     850:	0e 94 bd 07 	call	0xf7a	; 0xf7a <i2c_readAck>
     854:	18 2f       	mov	r17, r24
	hi = i2c_readAck();
     856:	0e 94 bd 07 	call	0xf7a	; 0xf7a <i2c_readAck>
	raw = (uint16_t)(hi<<8)+lo;
     85a:	38 2f       	mov	r19, r24
     85c:	20 e0       	ldi	r18, 0x00	; 0
     85e:	e9 01       	movw	r28, r18
     860:	c1 0f       	add	r28, r17
     862:	d1 1d       	adc	r29, r1
	pec = i2c_readAck();
     864:	0e 94 bd 07 	call	0xf7a	; 0xf7a <i2c_readAck>
	
	i2c_stop();
     868:	0e 94 95 07 	call	0xf2a	; 0xf2a <i2c_stop>
	
	if(raw & 0x8000) return DEFAULT_TEMP;
     86c:	dd 23       	and	r29, r29
     86e:	44 f0       	brlt	.+16     	; 0x880 <get_temperature+0x60>
	
	return (raw / 5 - 2731); 					// 1 = 0.1°C
     870:	ce 01       	movw	r24, r28
     872:	65 e0       	ldi	r22, 0x05	; 5
     874:	70 e0       	ldi	r23, 0x00	; 0
     876:	0e 94 8a 16 	call	0x2d14	; 0x2d14 <__udivmodhi4>
     87a:	6b 5a       	subi	r22, 0xAB	; 171
     87c:	7a 40       	sbci	r23, 0x0A	; 10
     87e:	02 c0       	rjmp	.+4      	; 0x884 <get_temperature+0x64>
     880:	66 e9       	ldi	r22, 0x96	; 150
     882:	70 e0       	ldi	r23, 0x00	; 0
}
     884:	86 2f       	mov	r24, r22
     886:	97 2f       	mov	r25, r23
     888:	df 91       	pop	r29
     88a:	cf 91       	pop	r28
     88c:	1f 91       	pop	r17
     88e:	08 95       	ret

00000890 <print_array>:
//*********************************************
//
// Gibt den Temperatur Ringspeicher
// über den UART aus
//
void print_array(){
     890:	cf 92       	push	r12
     892:	df 92       	push	r13
     894:	ef 92       	push	r14
     896:	ff 92       	push	r15
     898:	0f 93       	push	r16
     89a:	1f 93       	push	r17
	uint8_t i;
  	printf("Array:");
     89c:	00 d0       	rcall	.+0      	; 0x89e <print_array+0xe>
     89e:	83 e4       	ldi	r24, 0x43	; 67
     8a0:	91 e0       	ldi	r25, 0x01	; 1
     8a2:	ad b7       	in	r26, 0x3d	; 61
     8a4:	be b7       	in	r27, 0x3e	; 62
     8a6:	12 96       	adiw	r26, 0x02	; 2
     8a8:	9c 93       	st	X, r25
     8aa:	8e 93       	st	-X, r24
     8ac:	11 97       	sbiw	r26, 0x01	; 1
     8ae:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
	for(i=0;i<6;i++) {
   	printf(" %i", t_array[i]);
     8b2:	00 d0       	rcall	.+0      	; 0x8b4 <print_array+0x24>
     8b4:	ed b7       	in	r30, 0x3d	; 61
     8b6:	fe b7       	in	r31, 0x3e	; 62
     8b8:	31 96       	adiw	r30, 0x01	; 1
     8ba:	0f 2e       	mov	r0, r31
     8bc:	fa e4       	ldi	r31, 0x4A	; 74
     8be:	ef 2e       	mov	r14, r31
     8c0:	f1 e0       	ldi	r31, 0x01	; 1
     8c2:	ff 2e       	mov	r15, r31
     8c4:	f0 2d       	mov	r31, r0
     8c6:	f1 82       	std	Z+1, r15	; 0x01
     8c8:	e0 82       	st	Z, r14
     8ca:	0f 2e       	mov	r0, r31
     8cc:	ff e4       	ldi	r31, 0x4F	; 79
     8ce:	cf 2e       	mov	r12, r31
     8d0:	f2 e0       	ldi	r31, 0x02	; 2
     8d2:	df 2e       	mov	r13, r31
     8d4:	f0 2d       	mov	r31, r0
     8d6:	d6 01       	movw	r26, r12
     8d8:	8d 91       	ld	r24, X+
     8da:	9d 91       	ld	r25, X+
     8dc:	8d 01       	movw	r16, r26
     8de:	93 83       	std	Z+3, r25	; 0x03
     8e0:	82 83       	std	Z+2, r24	; 0x02
     8e2:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
     8e6:	ed b7       	in	r30, 0x3d	; 61
     8e8:	fe b7       	in	r31, 0x3e	; 62
     8ea:	31 96       	adiw	r30, 0x01	; 1
     8ec:	f1 82       	std	Z+1, r15	; 0x01
     8ee:	e0 82       	st	Z, r14
     8f0:	d8 01       	movw	r26, r16
     8f2:	8d 91       	ld	r24, X+
     8f4:	9c 91       	ld	r25, X
     8f6:	93 83       	std	Z+3, r25	; 0x03
     8f8:	82 83       	std	Z+2, r24	; 0x02
     8fa:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
     8fe:	ed b7       	in	r30, 0x3d	; 61
     900:	fe b7       	in	r31, 0x3e	; 62
     902:	31 96       	adiw	r30, 0x01	; 1
     904:	f1 82       	std	Z+1, r15	; 0x01
     906:	e0 82       	st	Z, r14
     908:	d6 01       	movw	r26, r12
     90a:	14 96       	adiw	r26, 0x04	; 4
     90c:	8d 91       	ld	r24, X+
     90e:	9c 91       	ld	r25, X
     910:	15 97       	sbiw	r26, 0x05	; 5
     912:	93 83       	std	Z+3, r25	; 0x03
     914:	82 83       	std	Z+2, r24	; 0x02
     916:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
     91a:	ed b7       	in	r30, 0x3d	; 61
     91c:	fe b7       	in	r31, 0x3e	; 62
     91e:	31 96       	adiw	r30, 0x01	; 1
     920:	f1 82       	std	Z+1, r15	; 0x01
     922:	e0 82       	st	Z, r14
     924:	d6 01       	movw	r26, r12
     926:	16 96       	adiw	r26, 0x06	; 6
     928:	8d 91       	ld	r24, X+
     92a:	9c 91       	ld	r25, X
     92c:	17 97       	sbiw	r26, 0x07	; 7
     92e:	93 83       	std	Z+3, r25	; 0x03
     930:	82 83       	std	Z+2, r24	; 0x02
     932:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
     936:	ed b7       	in	r30, 0x3d	; 61
     938:	fe b7       	in	r31, 0x3e	; 62
     93a:	31 96       	adiw	r30, 0x01	; 1
     93c:	f1 82       	std	Z+1, r15	; 0x01
     93e:	e0 82       	st	Z, r14
     940:	d6 01       	movw	r26, r12
     942:	18 96       	adiw	r26, 0x08	; 8
     944:	8d 91       	ld	r24, X+
     946:	9c 91       	ld	r25, X
     948:	19 97       	sbiw	r26, 0x09	; 9
     94a:	93 83       	std	Z+3, r25	; 0x03
     94c:	82 83       	std	Z+2, r24	; 0x02
     94e:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
     952:	ed b7       	in	r30, 0x3d	; 61
     954:	fe b7       	in	r31, 0x3e	; 62
     956:	31 96       	adiw	r30, 0x01	; 1
     958:	f1 82       	std	Z+1, r15	; 0x01
     95a:	e0 82       	st	Z, r14
     95c:	d6 01       	movw	r26, r12
     95e:	1a 96       	adiw	r26, 0x0a	; 10
     960:	8d 91       	ld	r24, X+
     962:	9c 91       	ld	r25, X
     964:	1b 97       	sbiw	r26, 0x0b	; 11
     966:	93 83       	std	Z+3, r25	; 0x03
     968:	82 83       	std	Z+2, r24	; 0x02
     96a:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
	}
  	printf("\n");
     96e:	0f 90       	pop	r0
     970:	0f 90       	pop	r0
     972:	0f 90       	pop	r0
     974:	0f 90       	pop	r0
     976:	8a e0       	ldi	r24, 0x0A	; 10
     978:	90 e0       	ldi	r25, 0x00	; 0
     97a:	0e 94 85 18 	call	0x310a	; 0x310a <putchar>
}
     97e:	1f 91       	pop	r17
     980:	0f 91       	pop	r16
     982:	ff 90       	pop	r15
     984:	ef 90       	pop	r14
     986:	df 90       	pop	r13
     988:	cf 90       	pop	r12
     98a:	08 95       	ret

0000098c <UART_first_init>:
void UART_first_init(void) {
//***********************
// The function fdevopen(..) must contain as parameters the
// corresponding  ..putchar() and  ..getchar() functions, defined before.
//
	UBRR0 = 12;										 		// 4800 BPS
     98c:	8c e0       	ldi	r24, 0x0C	; 12
     98e:	90 e0       	ldi	r25, 0x00	; 0
     990:	90 93 c5 00 	sts	0x00C5, r25
     994:	80 93 c4 00 	sts	0x00C4, r24
	
	//UCSR0A |= (1<<U2X0);
	UCSR0B = (1<<RXCIE0)|(1<<TXEN0)|(1<<RXEN0);	// 8 Databits, receive and transmit enabled, receive and transmit complete interrupt enabled
     998:	88 e9       	ldi	r24, 0x98	; 152
     99a:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = (1<<UCSZ01)|(1<<UCSZ00);
     99e:	86 e0       	ldi	r24, 0x06	; 6
     9a0:	80 93 c2 00 	sts	0x00C2, r24
	
	fdevopen(UART_putchar, UART_getchar);
     9a4:	8f eb       	ldi	r24, 0xBF	; 191
     9a6:	91 e0       	ldi	r25, 0x01	; 1
     9a8:	6b ee       	ldi	r22, 0xEB	; 235
     9aa:	71 e0       	ldi	r23, 0x01	; 1
     9ac:	0e 94 f8 17 	call	0x2ff0	; 0x2ff0 <fdevopen>
	sei();											 		// Global interrupt enable
     9b0:	78 94       	sei
}
     9b2:	08 95       	ret

000009b4 <main>:


// ***********************************************************
// Main program
//
int main(void) {
     9b4:	2f 92       	push	r2
     9b6:	3f 92       	push	r3
     9b8:	4f 92       	push	r4
     9ba:	5f 92       	push	r5
     9bc:	6f 92       	push	r6
     9be:	7f 92       	push	r7
     9c0:	8f 92       	push	r8
     9c2:	9f 92       	push	r9
     9c4:	af 92       	push	r10
     9c6:	bf 92       	push	r11
     9c8:	cf 92       	push	r12
     9ca:	df 92       	push	r13
     9cc:	ef 92       	push	r14
     9ce:	ff 92       	push	r15
     9d0:	0f 93       	push	r16
     9d2:	1f 93       	push	r17
     9d4:	df 93       	push	r29
     9d6:	cf 93       	push	r28
     9d8:	cd b7       	in	r28, 0x3d	; 61
     9da:	de b7       	in	r29, 0x3e	; 62
     9dc:	2a 97       	sbiw	r28, 0x0a	; 10
     9de:	0f b6       	in	r0, 0x3f	; 63
     9e0:	f8 94       	cli
     9e2:	de bf       	out	0x3e, r29	; 62
     9e4:	0f be       	out	0x3f, r0	; 63
     9e6:	cd bf       	out	0x3d, r28	; 61
   // Ausgänge definieren
	DDRB = 0x00 | (1<<RELAIS) | (1<<BUZZER);
     9e8:	80 ec       	ldi	r24, 0xC0	; 192
     9ea:	84 b9       	out	0x04, r24	; 4
	DDRC = 0x00 | (1<<FLASH_LED);
     9ec:	88 e0       	ldi	r24, 0x08	; 8
     9ee:	87 b9       	out	0x07, r24	; 7
	DDRD = 0x00 | (1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED);
     9f0:	88 e1       	ldi	r24, 0x18	; 24
     9f2:	8a b9       	out	0x0a, r24	; 10

	// Ausgänge ausschalten
	PORTB = ~((1<<RELAIS) | (1<<BUZZER));
     9f4:	8f e3       	ldi	r24, 0x3F	; 63
     9f6:	85 b9       	out	0x05, r24	; 5
	PORTC = ~(1<<FLASH_LED);
     9f8:	87 ef       	ldi	r24, 0xF7	; 247
     9fa:	88 b9       	out	0x08, r24	; 8
	PORTD = ~((1<<STATUS_LED1) | (1<<STATUS_LED2) | (1<<FLASH_LED));
     9fc:	0b e2       	ldi	r16, 0x2B	; 43
     9fe:	10 e0       	ldi	r17, 0x00	; 0
     a00:	87 ee       	ldi	r24, 0xE7	; 231
     a02:	f8 01       	movw	r30, r16
     a04:	80 83       	st	Z, r24

	// TWI aus Energiesparmode rausnehmen
	PRR != ~(1<<PRTWI);
     a06:	80 91 64 00 	lds	r24, 0x0064

	// Whatchdog initialisieren
	wdt_reset();
     a0a:	a8 95       	wdr
	wdt_enable(WDTO_8S);
     a0c:	29 e2       	ldi	r18, 0x29	; 41
     a0e:	88 e1       	ldi	r24, 0x18	; 24
     a10:	90 e0       	ldi	r25, 0x00	; 0
     a12:	0f b6       	in	r0, 0x3f	; 63
     a14:	f8 94       	cli
     a16:	a8 95       	wdr
     a18:	80 93 60 00 	sts	0x0060, r24
     a1c:	0f be       	out	0x3f, r0	; 63
     a1e:	20 93 60 00 	sts	0x0060, r18
	
	// Set clock divider to 4 => 2MHz
	clock_prescale_set(clock_div_4);
     a22:	82 e0       	ldi	r24, 0x02	; 2
     a24:	90 e0       	ldi	r25, 0x00	; 0
     a26:	20 e8       	ldi	r18, 0x80	; 128
     a28:	0f b6       	in	r0, 0x3f	; 63
     a2a:	f8 94       	cli
     a2c:	20 93 61 00 	sts	0x0061, r18
     a30:	80 93 61 00 	sts	0x0061, r24
     a34:	0f be       	out	0x3f, r0	; 63
	
	// UART initialisieren
	UART_first_init();
     a36:	0e 94 c6 04 	call	0x98c	; 0x98c <UART_first_init>
	i2c_init();
     a3a:	0e 94 2b 07 	call	0xe56	; 0xe56 <i2c_init>
	//initMillis();
	
	interval=0;
     a3e:	10 92 2b 02 	sts	0x022B, r1
	
	// Timer 2 initialisieren (RTC)
   TCCR2B = (1<<CS22) | (1<<CS21) | (1<<CS20);	// clk/256
     a42:	87 e0       	ldi	r24, 0x07	; 7
     a44:	80 93 b1 00 	sts	0x00B1, r24
   TIMSK2 = (1<<TOIE2);
     a48:	91 e0       	ldi	r25, 0x01	; 1
     a4a:	90 93 70 00 	sts	0x0070, r25

 	// Timer 0 initialisieren (Blinken)
	TCCR0A = 0;
     a4e:	14 bc       	out	0x24, r1	; 36
	TCCR0B = (0<<CS02) | (1<<CS01) | (1<<CS00);
     a50:	83 e0       	ldi	r24, 0x03	; 3
     a52:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1<<TOIE0);
     a54:	90 93 6e 00 	sts	0x006E, r25
	
	// Timer 1 initialisieren (Entprellen?)
	TCCR1A = 0;
     a58:	10 92 80 00 	sts	0x0080, r1
	TIMER1_STOP;
     a5c:	10 92 81 00 	sts	0x0081, r1
	TCCR1C = 0;
     a60:	10 92 82 00 	sts	0x0082, r1
	TIMSK1 = (1<<TOIE1);
     a64:	90 93 6f 00 	sts	0x006F, r25
	
	// Interrupt für Taster initialisieren
	EICRA = (1<<ISC01);
     a68:	82 e0       	ldi	r24, 0x02	; 2
     a6a:	80 93 69 00 	sts	0x0069, r24
	EIMSK = (1<<INT0);
     a6e:	9d bb       	out	0x1d, r25	; 29
	

	printf("\n\nStart\n\n");
     a70:	8e e4       	ldi	r24, 0x4E	; 78
     a72:	91 e0       	ldi	r25, 0x01	; 1
     a74:	0e 94 8c 18 	call	0x3118	; 0x3118 <puts>
	STATUS_LED1_ON;		// grüne LED ein
     a78:	f8 01       	movw	r30, r16
     a7a:	80 81       	ld	r24, Z
     a7c:	80 61       	ori	r24, 0x10	; 16
     a7e:	80 83       	st	Z, r24
	STATUS_LED2_OFF;		// rote LED aus
     a80:	80 81       	ld	r24, Z
     a82:	87 7f       	andi	r24, 0xF7	; 247
     a84:	80 83       	st	Z, r24
	set_relais(0);			// Relais aus
     a86:	80 e0       	ldi	r24, 0x00	; 0
     a88:	0e 94 10 03 	call	0x620	; 0x620 <set_relais>
	mode = MODE_OFF;
     a8c:	10 92 7c 02 	sts	0x027C, r1
	
	initVL53L0X(1);	
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	0e 94 42 0f 	call	0x1e84	; 0x1e84 <initVL53L0X>
	// lower the return signal rate limit (default is 0.25 MCPS)	
	setSignalRateLimit(0.1);	
     a96:	6d ec       	ldi	r22, 0xCD	; 205
     a98:	7c ec       	ldi	r23, 0xCC	; 204
     a9a:	8c ec       	ldi	r24, 0xCC	; 204
     a9c:	9d e3       	ldi	r25, 0x3D	; 61
     a9e:	0e 94 b6 0b 	call	0x176c	; 0x176c <setSignalRateLimit>
	
	statInfo_t xTraStats;
	uint16_t	dist;
		
	// Interrupts aktivieren
	sei();
     aa2:	78 94       	sei
     aa4:	00 e0       	ldi	r16, 0x00	; 0
     aa6:	10 e0       	ldi	r17, 0x00	; 0
     aa8:	ff 24       	eor	r15, r15
     aaa:	ff ef       	ldi	r31, 0xFF	; 255
     aac:	fa 87       	std	Y+10, r31	; 0x0a
     aae:	0f 2e       	mov	r0, r31
     ab0:	f3 e0       	ldi	r31, 0x03	; 3
     ab2:	4f 2e       	mov	r4, r31
     ab4:	f0 2d       	mov	r31, r0
     ab6:	66 24       	eor	r6, r6
     ab8:	77 24       	eor	r7, r7
     aba:	55 24       	eor	r5, r5
			break;
		case MODE_ON:
			STATUS_LED1_ON;      // Grün
		case MODE_ON_NO_PROT:
			set_relais(1);
			STATUS_LED2_ON;      // Rot
     abc:	0f 2e       	mov	r0, r31
     abe:	fb e2       	ldi	r31, 0x2B	; 43
     ac0:	af 2e       	mov	r10, r31
     ac2:	bb 24       	eor	r11, r11
     ac4:	f0 2d       	mov	r31, r0
     ac6:	0f 2e       	mov	r0, r31
     ac8:	f0 e5       	ldi	r31, 0x50	; 80
     aca:	2f 2e       	mov	r2, r31
     acc:	f3 ec       	ldi	r31, 0xC3	; 195
     ace:	3f 2e       	mov	r3, r31
     ad0:	f0 2d       	mov	r31, r0
		
	// Interrupts aktivieren
	sei();

   while(1) {
   	if(!(interval < 16)) { 					// Alle 16x (alle 4 Sekunden) Temperatur checken
     ad2:	40 91 2b 02 	lds	r20, 0x022B
     ad6:	40 31       	cpi	r20, 0x10	; 16
     ad8:	0c f4       	brge	.+2      	; 0xadc <main+0x128>
     ada:	72 c1       	rjmp	.+740    	; 0xdc0 <main+0x40c>
   		wdt_reset();                  	// Whatchdog zurücksetzen
     adc:	a8 95       	wdr

			temp = temp_sum / count;				// Mittelwert der 16 Messungen ermitteln
     ade:	c8 01       	movw	r24, r16
     ae0:	6f 2d       	mov	r22, r15
     ae2:	70 e0       	ldi	r23, 0x00	; 0
     ae4:	0e 94 9e 16 	call	0x2d3c	; 0x2d3c <__divmodhi4>
     ae8:	86 2f       	mov	r24, r22
     aea:	97 2f       	mov	r25, r23
     aec:	6c 01       	movw	r12, r24

   		interval=0;
     aee:	10 92 2b 02 	sts	0x022B, r1
   		count=0;
			temp_sum = 0;
	      //printf("Temp: %i\n", temp);
	      if(temp==0) {
     af2:	c1 14       	cp	r12, r1
     af4:	d1 04       	cpc	r13, r1
     af6:	61 f4       	brne	.+24     	; 0xb10 <main+0x15c>
	      	// error!
	      	printf("Error Temp=0");
     af8:	00 d0       	rcall	.+0      	; 0xafa <main+0x146>
     afa:	87 e5       	ldi	r24, 0x57	; 87
     afc:	91 e0       	ldi	r25, 0x01	; 1
     afe:	ed b7       	in	r30, 0x3d	; 61
     b00:	fe b7       	in	r31, 0x3e	; 62
     b02:	92 83       	std	Z+2, r25	; 0x02
     b04:	81 83       	std	Z+1, r24	; 0x01
     b06:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
     b0a:	0f 90       	pop	r0
     b0c:	0f 90       	pop	r0
     b0e:	d6 c0       	rjmp	.+428    	; 0xcbc <main+0x308>
	      }
	      else {
				if (startup>0) {
     b10:	44 20       	and	r4, r4
     b12:	b1 f0       	breq	.+44     	; 0xb40 <main+0x18c>
					// wird nur beim ersten Durchlauf, direkt nach Startup ausgeführt
					printf("Startup %i ", startup);
     b14:	00 d0       	rcall	.+0      	; 0xb16 <main+0x162>
     b16:	00 d0       	rcall	.+0      	; 0xb18 <main+0x164>
     b18:	ed b7       	in	r30, 0x3d	; 61
     b1a:	fe b7       	in	r31, 0x3e	; 62
     b1c:	31 96       	adiw	r30, 0x01	; 1
     b1e:	84 e6       	ldi	r24, 0x64	; 100
     b20:	91 e0       	ldi	r25, 0x01	; 1
     b22:	91 83       	std	Z+1, r25	; 0x01
     b24:	80 83       	st	Z, r24
     b26:	42 82       	std	Z+2, r4	; 0x02
     b28:	13 82       	std	Z+3, r1	; 0x03
     b2a:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
					startup--;
     b2e:	4a 94       	dec	r4
					temp = get_temperature(ADR_T_OBJ1);
     b30:	0f 90       	pop	r0
     b32:	0f 90       	pop	r0
     b34:	0f 90       	pop	r0
     b36:	0f 90       	pop	r0
     b38:	87 e0       	ldi	r24, 0x07	; 7
     b3a:	0e 94 10 04 	call	0x820	; 0x820 <get_temperature>
     b3e:	6c 01       	movw	r12, r24
					slope = 0;
				}
   	   	printf("Temp: %i, ", temp);
     b40:	00 d0       	rcall	.+0      	; 0xb42 <main+0x18e>
     b42:	00 d0       	rcall	.+0      	; 0xb44 <main+0x190>
     b44:	ed b7       	in	r30, 0x3d	; 61
     b46:	fe b7       	in	r31, 0x3e	; 62
     b48:	31 96       	adiw	r30, 0x01	; 1
     b4a:	80 e7       	ldi	r24, 0x70	; 112
     b4c:	91 e0       	ldi	r25, 0x01	; 1
     b4e:	91 83       	std	Z+1, r25	; 0x01
     b50:	80 83       	st	Z, r24
     b52:	d3 82       	std	Z+3, r13	; 0x03
     b54:	c2 82       	std	Z+2, r12	; 0x02
     b56:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
   	   	add_value(temp);									// Neue Temperatur zu Array hinzufügen
     b5a:	0f 90       	pop	r0
     b5c:	0f 90       	pop	r0
     b5e:	0f 90       	pop	r0
     b60:	0f 90       	pop	r0
     b62:	c6 01       	movw	r24, r12
     b64:	0e 94 41 02 	call	0x482	; 0x482 <add_value>
   	   	slope_raw = get_slope();						// Aktuelle Steigung ermitteln
     b68:	0e 94 a4 02 	call	0x548	; 0x548 <get_slope>
     b6c:	4c 01       	movw	r8, r24
   	   	if (slope_raw < -100) slope_raw = -100;
   	   	
   	   	factor = (temp - 620) / -25;					// Fakort ermitteln
   	   	temp_a = get_temperature(ADR_T_A);
     b6e:	86 e0       	ldi	r24, 0x06	; 6
     b70:	0e 94 10 04 	call	0x820	; 0x820 <get_temperature>
				else {
	   	   	slope = (31*slope + 10*slope_raw)/32;	// Positive Steigung wird mit einer Dämpfung von 16 gedämpft
	   	   }
	   	

	   		slope_real = get_slope2();
     b74:	0e 94 1e 02 	call	0x43c	; 0x43c <get_slope2>
     b78:	7c 01       	movw	r14, r24

				//printf("bc: %i,sr: %i", beep_counter, slope_real);
				if(beep_counter > 0) {
     b7a:	17 14       	cp	r1, r7
     b7c:	54 f4       	brge	.+20     	; 0xb92 <main+0x1de>
					beep_counter++;
					if((slope_real < 0)) {
     b7e:	99 23       	and	r25, r25
     b80:	14 f0       	brlt	.+4      	; 0xb86 <main+0x1d2>

	   		slope_real = get_slope2();

				//printf("bc: %i,sr: %i", beep_counter, slope_real);
				if(beep_counter > 0) {
					beep_counter++;
     b82:	73 94       	inc	r7
     b84:	06 c0       	rjmp	.+12     	; 0xb92 <main+0x1de>
					if((slope_real < 0)) {
						fx = fx+20;
     b86:	94 e1       	ldi	r25, 0x14	; 20
     b88:	59 0e       	add	r5, r25
     b8a:	0f 2e       	mov	r0, r31
     b8c:	f6 ef       	ldi	r31, 0xF6	; 246
     b8e:	7f 2e       	mov	r7, r31
     b90:	f0 2d       	mov	r31, r0
     b92:	ec e3       	ldi	r30, 0x3C	; 60
     b94:	e5 15       	cp	r30, r5
     b96:	24 f4       	brge	.+8      	; 0xba0 <main+0x1ec>
     b98:	0f 2e       	mov	r0, r31
     b9a:	fc e3       	ldi	r31, 0x3C	; 60
     b9c:	5f 2e       	mov	r5, r31
     b9e:	f0 2d       	mov	r31, r0
					}
				}
				
				if(fx > 60) fx= 60;

	   		slope_std = exp_slope(temp) + fx;
     ba0:	c6 01       	movw	r24, r12
     ba2:	0e 94 fe 01 	call	0x3fc	; 0x3fc <exp_slope>
     ba6:	25 2d       	mov	r18, r5
     ba8:	33 27       	eor	r19, r19
     baa:	27 fd       	sbrc	r18, 7
     bac:	30 95       	com	r19
     bae:	89 01       	movw	r16, r18
     bb0:	08 0f       	add	r16, r24
     bb2:	19 1f       	adc	r17, r25
//   	   	max_slope = temp_a * -1.3 + 240;
//   	   	max_slope = max_slope * (600-temp)/50;
				max_slope = (float)temp * -0.8 + 360;

//   	   	printf("sl_raw: %i, sl: %i, s_max: %i, f: %i, int: %i t_a: %i\n", slope_raw, slope, max_slope, factor, integral, temp_a);
   	   	printf("exp_s: %i, s2: %i, bc: %i, fx: %i\n", slope_std, slope_real, beep_counter, fx);
     bb4:	8d b7       	in	r24, 0x3d	; 61
     bb6:	9e b7       	in	r25, 0x3e	; 62
     bb8:	0a 97       	sbiw	r24, 0x0a	; 10
     bba:	0f b6       	in	r0, 0x3f	; 63
     bbc:	f8 94       	cli
     bbe:	9e bf       	out	0x3e, r25	; 62
     bc0:	0f be       	out	0x3f, r0	; 63
     bc2:	8d bf       	out	0x3d, r24	; 61
     bc4:	ed b7       	in	r30, 0x3d	; 61
     bc6:	fe b7       	in	r31, 0x3e	; 62
     bc8:	31 96       	adiw	r30, 0x01	; 1
     bca:	8b e7       	ldi	r24, 0x7B	; 123
     bcc:	91 e0       	ldi	r25, 0x01	; 1
     bce:	91 83       	std	Z+1, r25	; 0x01
     bd0:	80 83       	st	Z, r24
     bd2:	13 83       	std	Z+3, r17	; 0x03
     bd4:	02 83       	std	Z+2, r16	; 0x02
     bd6:	f5 82       	std	Z+5, r15	; 0x05
     bd8:	e4 82       	std	Z+4, r14	; 0x04
     bda:	87 2d       	mov	r24, r7
     bdc:	99 27       	eor	r25, r25
     bde:	87 fd       	sbrc	r24, 7
     be0:	90 95       	com	r25
     be2:	97 83       	std	Z+7, r25	; 0x07
     be4:	86 83       	std	Z+6, r24	; 0x06
     be6:	31 87       	std	Z+9, r19	; 0x09
     be8:	20 87       	std	Z+8, r18	; 0x08
     bea:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>

//				if((slope > max_slope) || (integral > 500)) {
				if(slope_real > slope_std) {
     bee:	ed b7       	in	r30, 0x3d	; 61
     bf0:	fe b7       	in	r31, 0x3e	; 62
     bf2:	3a 96       	adiw	r30, 0x0a	; 10
     bf4:	0f b6       	in	r0, 0x3f	; 63
     bf6:	f8 94       	cli
     bf8:	fe bf       	out	0x3e, r31	; 62
     bfa:	0f be       	out	0x3f, r0	; 63
     bfc:	ed bf       	out	0x3d, r30	; 61
     bfe:	0e 15       	cp	r16, r14
     c00:	1f 05       	cpc	r17, r15
     c02:	0c f0       	brlt	.+2      	; 0xc06 <main+0x252>
     c04:	5a c0       	rjmp	.+180    	; 0xcba <main+0x306>
					on_counter++;
     c06:	63 94       	inc	r6
		   		printf("On-Counter: %i; \n", on_counter);
     c08:	00 d0       	rcall	.+0      	; 0xc0a <main+0x256>
     c0a:	00 d0       	rcall	.+0      	; 0xc0c <main+0x258>
     c0c:	ed b7       	in	r30, 0x3d	; 61
     c0e:	fe b7       	in	r31, 0x3e	; 62
     c10:	31 96       	adiw	r30, 0x01	; 1
     c12:	8e e9       	ldi	r24, 0x9E	; 158
     c14:	91 e0       	ldi	r25, 0x01	; 1
     c16:	91 83       	std	Z+1, r25	; 0x01
     c18:	80 83       	st	Z, r24
     c1a:	62 82       	std	Z+2, r6	; 0x02
     c1c:	13 82       	std	Z+3, r1	; 0x03
     c1e:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
	   			if(mode == MODE_ON_NO_PROT){
     c22:	0f 90       	pop	r0
     c24:	0f 90       	pop	r0
     c26:	0f 90       	pop	r0
     c28:	0f 90       	pop	r0
     c2a:	80 91 7c 02 	lds	r24, 0x027C
     c2e:	82 30       	cpi	r24, 0x02	; 2
     c30:	59 f4       	brne	.+22     	; 0xc48 <main+0x294>
						//on_counter++;
	   				if(on_counter==3){
     c32:	93 e0       	ldi	r25, 0x03	; 3
     c34:	69 16       	cp	r6, r25
     c36:	09 f0       	breq	.+2      	; 0xc3a <main+0x286>
     c38:	41 c0       	rjmp	.+130    	; 0xcbc <main+0x308>
	   					beep(BEEP_SHORT);
     c3a:	81 e0       	ldi	r24, 0x01	; 1
     c3c:	0e 94 33 03 	call	0x666	; 0x666 <beep>
     c40:	66 24       	eor	r6, r6
     c42:	77 24       	eor	r7, r7
     c44:	73 94       	inc	r7
     c46:	3a c0       	rjmp	.+116    	; 0xcbc <main+0x308>
	   					beep_counter=1;
	   					on_counter = 0;
	   				}
  					}
   				else {
   					if(get_last_slope() > 0) {
     c48:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <get_last_slope>
     c4c:	18 16       	cp	r1, r24
     c4e:	19 06       	cpc	r1, r25
     c50:	94 f5       	brge	.+100    	; 0xcb6 <main+0x302>
							//on_counter++;
			   			if((on_counter > 11) || (temp > 520)) {
     c52:	eb e0       	ldi	r30, 0x0B	; 11
     c54:	e6 15       	cp	r30, r6
     c56:	28 f0       	brcs	.+10     	; 0xc62 <main+0x2ae>
     c58:	f9 e0       	ldi	r31, 0x09	; 9
     c5a:	cf 16       	cp	r12, r31
     c5c:	f2 e0       	ldi	r31, 0x02	; 2
     c5e:	df 06       	cpc	r13, r31
     c60:	b4 f0       	brlt	.+44     	; 0xc8e <main+0x2da>
   							off_counter = OFF_COUNTER+1;
     c62:	53 e0       	ldi	r21, 0x03	; 3
     c64:	50 93 3c 02 	sts	0x023C, r21
   							on_counter = 0;
   							if(mode == MODE_ON) {
     c68:	80 91 7c 02 	lds	r24, 0x027C
     c6c:	81 30       	cpi	r24, 0x01	; 1
     c6e:	19 f0       	breq	.+6      	; 0xc76 <main+0x2c2>
     c70:	66 24       	eor	r6, r6
     c72:	83 e0       	ldi	r24, 0x03	; 3
     c74:	27 c0       	rjmp	.+78     	; 0xcc4 <main+0x310>
	   							beep(BEEP_XLONG);
     c76:	84 e0       	ldi	r24, 0x04	; 4
     c78:	0e 94 33 03 	call	0x666	; 0x666 <beep>
   								if(temp<500) {
     c7c:	84 ef       	ldi	r24, 0xF4	; 244
     c7e:	c8 16       	cp	r12, r24
     c80:	81 e0       	ldi	r24, 0x01	; 1
     c82:	d8 06       	cpc	r13, r24
     c84:	d4 f4       	brge	.+52     	; 0xcba <main+0x306>
     c86:	66 24       	eor	r6, r6
     c88:	77 24       	eor	r7, r7
     c8a:	73 94       	inc	r7
     c8c:	17 c0       	rjmp	.+46     	; 0xcbc <main+0x308>
   									//fx = fx+20;
   								}
   							}
		   				}
		   				else {
		   					if( ((on_counter > 4) && ((on_counter % 3) == 0)) || (temp > 500) ) {
     c8e:	94 e0       	ldi	r25, 0x04	; 4
     c90:	96 15       	cp	r25, r6
     c92:	30 f4       	brcc	.+12     	; 0xca0 <main+0x2ec>
     c94:	86 2d       	mov	r24, r6
     c96:	63 e0       	ldi	r22, 0x03	; 3
     c98:	0e 94 7e 16 	call	0x2cfc	; 0x2cfc <__udivmodqi4>
     c9c:	99 23       	and	r25, r25
     c9e:	29 f0       	breq	.+10     	; 0xcaa <main+0x2f6>
     ca0:	e5 ef       	ldi	r30, 0xF5	; 245
     ca2:	ce 16       	cp	r12, r30
     ca4:	e1 e0       	ldi	r30, 0x01	; 1
     ca6:	de 06       	cpc	r13, r30
     ca8:	4c f0       	brlt	.+18     	; 0xcbc <main+0x308>
		   						beep(BEEP_LONG);
     caa:	83 e0       	ldi	r24, 0x03	; 3
     cac:	0e 94 33 03 	call	0x666	; 0x666 <beep>
     cb0:	77 24       	eor	r7, r7
     cb2:	73 94       	inc	r7
     cb4:	03 c0       	rjmp	.+6      	; 0xcbc <main+0x308>
		   						beep_counter = 1;
		   					}
   						}
   					}
   					else {
   						if(slope_raw<0) on_counter=0;
     cb6:	99 20       	and	r9, r9
     cb8:	0c f4       	brge	.+2      	; 0xcbc <main+0x308>
     cba:	66 24       	eor	r6, r6
				else {
					on_counter = 0;
				}					
   	   }

   		if(off_counter) {
     cbc:	80 91 3c 02 	lds	r24, 0x023C
     cc0:	88 23       	and	r24, r24
     cc2:	f1 f0       	breq	.+60     	; 0xd00 <main+0x34c>
   			// Protection Counter läuft
  				off_counter--;
     cc4:	81 50       	subi	r24, 0x01	; 1
     cc6:	80 93 3c 02 	sts	0x023C, r24
  				if(mode == MODE_ON) mode = MODE_TEMP_PROT;
     cca:	80 91 7c 02 	lds	r24, 0x027C
     cce:	81 30       	cpi	r24, 0x01	; 1
     cd0:	19 f4       	brne	.+6      	; 0xcd8 <main+0x324>
     cd2:	f3 e0       	ldi	r31, 0x03	; 3
     cd4:	f0 93 7c 02 	sts	0x027C, r31
				printf("Off-Counter: %i; \n", off_counter);
     cd8:	00 d0       	rcall	.+0      	; 0xcda <main+0x326>
     cda:	00 d0       	rcall	.+0      	; 0xcdc <main+0x328>
     cdc:	ed b7       	in	r30, 0x3d	; 61
     cde:	fe b7       	in	r31, 0x3e	; 62
     ce0:	31 96       	adiw	r30, 0x01	; 1
     ce2:	80 eb       	ldi	r24, 0xB0	; 176
     ce4:	91 e0       	ldi	r25, 0x01	; 1
     ce6:	91 83       	std	Z+1, r25	; 0x01
     ce8:	80 83       	st	Z, r24
     cea:	80 91 3c 02 	lds	r24, 0x023C
     cee:	82 83       	std	Z+2, r24	; 0x02
     cf0:	13 82       	std	Z+3, r1	; 0x03
     cf2:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
     cf6:	0f 90       	pop	r0
     cf8:	0f 90       	pop	r0
     cfa:	0f 90       	pop	r0
     cfc:	0f 90       	pop	r0
     cfe:	06 c0       	rjmp	.+12     	; 0xd0c <main+0x358>
   		}
   		else {
   			if(mode == MODE_TEMP_PROT) {
     d00:	80 91 7c 02 	lds	r24, 0x027C
     d04:	83 30       	cpi	r24, 0x03	; 3
     d06:	11 f4       	brne	.+4      	; 0xd0c <main+0x358>
   				slope = 0;
   				integral = 0;
   				mode = MODE_OFF;
     d08:	10 92 7c 02 	sts	0x027C, r1
   			}
   		}
   		
   			readRangeSingleMillimeters( &xTraStats );	// blocks until measurement is finished
     d0c:	ce 01       	movw	r24, r28
     d0e:	01 96       	adiw	r24, 0x01	; 1
     d10:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <readRangeSingleMillimeters>
//				dist = readRangeSingleMillimeters( 0 );	// blocks until measurement is finished
//				printf("Dist: %i mm\n", dist);

				printf("Status     %x\n", xTraStats.rangeStatus);
     d14:	00 d0       	rcall	.+0      	; 0xd16 <main+0x362>
     d16:	00 d0       	rcall	.+0      	; 0xd18 <main+0x364>
     d18:	ed b7       	in	r30, 0x3d	; 61
     d1a:	fe b7       	in	r31, 0x3e	; 62
     d1c:	31 96       	adiw	r30, 0x01	; 1
     d1e:	83 ec       	ldi	r24, 0xC3	; 195
     d20:	91 e0       	ldi	r25, 0x01	; 1
     d22:	91 83       	std	Z+1, r25	; 0x01
     d24:	80 83       	st	Z, r24
     d26:	89 85       	ldd	r24, Y+9	; 0x09
     d28:	82 83       	std	Z+2, r24	; 0x02
     d2a:	13 82       	std	Z+3, r1	; 0x03
     d2c:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
				printf("Dist:      %u mm\n", xTraStats.rawDistance);
     d30:	ed b7       	in	r30, 0x3d	; 61
     d32:	fe b7       	in	r31, 0x3e	; 62
     d34:	31 96       	adiw	r30, 0x01	; 1
     d36:	82 ed       	ldi	r24, 0xD2	; 210
     d38:	91 e0       	ldi	r25, 0x01	; 1
     d3a:	91 83       	std	Z+1, r25	; 0x01
     d3c:	80 83       	st	Z, r24
     d3e:	89 81       	ldd	r24, Y+1	; 0x01
     d40:	9a 81       	ldd	r25, Y+2	; 0x02
     d42:	93 83       	std	Z+3, r25	; 0x03
     d44:	82 83       	std	Z+2, r24	; 0x02
     d46:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
				printf("SigCount:  %u MCPS\n", xTraStats.signalCnt);
     d4a:	ed b7       	in	r30, 0x3d	; 61
     d4c:	fe b7       	in	r31, 0x3e	; 62
     d4e:	31 96       	adiw	r30, 0x01	; 1
     d50:	84 ee       	ldi	r24, 0xE4	; 228
     d52:	91 e0       	ldi	r25, 0x01	; 1
     d54:	91 83       	std	Z+1, r25	; 0x01
     d56:	80 83       	st	Z, r24
     d58:	8b 81       	ldd	r24, Y+3	; 0x03
     d5a:	9c 81       	ldd	r25, Y+4	; 0x04
     d5c:	93 83       	std	Z+3, r25	; 0x03
     d5e:	82 83       	std	Z+2, r24	; 0x02
     d60:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
				printf("AmbiCount: %u MCPS\n", xTraStats.ambientCnt);
     d64:	ed b7       	in	r30, 0x3d	; 61
     d66:	fe b7       	in	r31, 0x3e	; 62
     d68:	31 96       	adiw	r30, 0x01	; 1
     d6a:	88 ef       	ldi	r24, 0xF8	; 248
     d6c:	91 e0       	ldi	r25, 0x01	; 1
     d6e:	91 83       	std	Z+1, r25	; 0x01
     d70:	80 83       	st	Z, r24
     d72:	8d 81       	ldd	r24, Y+5	; 0x05
     d74:	9e 81       	ldd	r25, Y+6	; 0x06
     d76:	93 83       	std	Z+3, r25	; 0x03
     d78:	82 83       	std	Z+2, r24	; 0x02
     d7a:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
				printf("SpadCount: %u\n", xTraStats.spadCnt);
     d7e:	ed b7       	in	r30, 0x3d	; 61
     d80:	fe b7       	in	r31, 0x3e	; 62
     d82:	31 96       	adiw	r30, 0x01	; 1
     d84:	8c e0       	ldi	r24, 0x0C	; 12
     d86:	92 e0       	ldi	r25, 0x02	; 2
     d88:	91 83       	std	Z+1, r25	; 0x01
     d8a:	80 83       	st	Z, r24
     d8c:	8f 81       	ldd	r24, Y+7	; 0x07
     d8e:	98 85       	ldd	r25, Y+8	; 0x08
     d90:	93 83       	std	Z+3, r25	; 0x03
     d92:	82 83       	std	Z+2, r24	; 0x02
     d94:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
				if ( timeoutOccurred() ) {
     d98:	0f 90       	pop	r0
     d9a:	0f 90       	pop	r0
     d9c:	0f 90       	pop	r0
     d9e:	0f 90       	pop	r0
     da0:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <timeoutOccurred>
     da4:	88 23       	and	r24, r24
     da6:	21 f4       	brne	.+8      	; 0xdb0 <main+0x3fc>
     da8:	00 e0       	ldi	r16, 0x00	; 0
     daa:	10 e0       	ldi	r17, 0x00	; 0
     dac:	ff 24       	eor	r15, r15
     dae:	1c c0       	rjmp	.+56     	; 0xde8 <main+0x434>
					printf("!!! Timeout !!!\n");
     db0:	8b e1       	ldi	r24, 0x1B	; 27
     db2:	92 e0       	ldi	r25, 0x02	; 2
     db4:	0e 94 8c 18 	call	0x3118	; 0x3118 <puts>
     db8:	00 e0       	ldi	r16, 0x00	; 0
     dba:	10 e0       	ldi	r17, 0x00	; 0
     dbc:	ff 24       	eor	r15, r15
     dbe:	14 c0       	rjmp	.+40     	; 0xde8 <main+0x434>
				}
   		
		}
		else if(interval != last_interval) {
     dc0:	24 2f       	mov	r18, r20
     dc2:	33 27       	eor	r19, r19
     dc4:	27 fd       	sbrc	r18, 7
     dc6:	30 95       	com	r19
     dc8:	ea 85       	ldd	r30, Y+10	; 0x0a
     dca:	8e 2f       	mov	r24, r30
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	28 17       	cp	r18, r24
     dd0:	39 07       	cpc	r19, r25
     dd2:	51 f0       	breq	.+20     	; 0xde8 <main+0x434>
			// In jedem Interval 1x die Temperatur abrufen
			// und für den Mittelwert aufsummieren
   		last_interval = interval;
     dd4:	4a 87       	std	Y+10, r20	; 0x0a
    		if(count<16) {
     dd6:	ff e0       	ldi	r31, 0x0F	; 15
     dd8:	ff 15       	cp	r31, r15
     dda:	30 f0       	brcs	.+12     	; 0xde8 <main+0x434>
	   		count++;
     ddc:	f3 94       	inc	r15
   			// Messwerte für den Mittelwert aufsummieren
   			temp_sum += get_temperature(ADR_T_OBJ1);
     dde:	87 e0       	ldi	r24, 0x07	; 7
     de0:	0e 94 10 04 	call	0x820	; 0x820 <get_temperature>
     de4:	08 0f       	add	r16, r24
     de6:	19 1f       	adc	r17, r25
			//printf("Test: %X\n", readReg(0xC1));
			//_delay_ms(100);
   	}

		// Je nach Mode Relais und LEDs setzen
		switch(mode) {
     de8:	80 91 7c 02 	lds	r24, 0x027C
     dec:	81 30       	cpi	r24, 0x01	; 1
     dee:	b1 f0       	breq	.+44     	; 0xe1c <main+0x468>
     df0:	81 30       	cpi	r24, 0x01	; 1
     df2:	28 f0       	brcs	.+10     	; 0xdfe <main+0x44a>
     df4:	82 30       	cpi	r24, 0x02	; 2
     df6:	b1 f0       	breq	.+44     	; 0xe24 <main+0x470>
     df8:	83 30       	cpi	r24, 0x03	; 3
     dfa:	39 f5       	brne	.+78     	; 0xe4a <main+0x496>
     dfc:	1b c0       	rjmp	.+54     	; 0xe34 <main+0x480>
		case MODE_OFF:
			set_relais(0);
     dfe:	80 e0       	ldi	r24, 0x00	; 0
     e00:	0e 94 10 03 	call	0x620	; 0x620 <set_relais>
			STATUS_LED1_ON;      // Grün
     e04:	f5 01       	movw	r30, r10
     e06:	80 81       	ld	r24, Z
     e08:	80 61       	ori	r24, 0x10	; 16
     e0a:	80 83       	st	Z, r24
			STATUS_LED2_OFF;
     e0c:	80 81       	ld	r24, Z
     e0e:	87 7f       	andi	r24, 0xF7	; 247
     e10:	80 83       	st	Z, r24
			off_counter = 0;
     e12:	10 92 3c 02 	sts	0x023C, r1
     e16:	66 24       	eor	r6, r6
     e18:	77 24       	eor	r7, r7
     e1a:	19 c0       	rjmp	.+50     	; 0xe4e <main+0x49a>
			on_counter = 0;
			beep_counter = 0;
			break;
		case MODE_ON:
			STATUS_LED1_ON;      // Grün
     e1c:	f5 01       	movw	r30, r10
     e1e:	80 81       	ld	r24, Z
     e20:	80 61       	ori	r24, 0x10	; 16
     e22:	80 83       	st	Z, r24
		case MODE_ON_NO_PROT:
			set_relais(1);
     e24:	81 e0       	ldi	r24, 0x01	; 1
     e26:	0e 94 10 03 	call	0x620	; 0x620 <set_relais>
			STATUS_LED2_ON;      // Rot
     e2a:	f5 01       	movw	r30, r10
     e2c:	80 81       	ld	r24, Z
     e2e:	88 60       	ori	r24, 0x08	; 8
     e30:	80 83       	st	Z, r24
     e32:	0d c0       	rjmp	.+26     	; 0xe4e <main+0x49a>
			break;
		case MODE_TEMP_PROT:
			set_relais(0);
     e34:	80 e0       	ldi	r24, 0x00	; 0
     e36:	0e 94 10 03 	call	0x620	; 0x620 <set_relais>
			STATUS_LED1_OFF;
     e3a:	f5 01       	movw	r30, r10
     e3c:	80 81       	ld	r24, Z
     e3e:	8f 7e       	andi	r24, 0xEF	; 239
     e40:	80 83       	st	Z, r24
			STATUS_LED2_ON;      // Rot
     e42:	80 81       	ld	r24, Z
     e44:	88 60       	ori	r24, 0x08	; 8
     e46:	80 83       	st	Z, r24
     e48:	02 c0       	rjmp	.+4      	; 0xe4e <main+0x49a>
			slope = 0;
			integral = 0;
			break;
		default:
			mode = MODE_OFF;
     e4a:	10 92 7c 02 	sts	0x027C, r1
     e4e:	c1 01       	movw	r24, r2
     e50:	01 97       	sbiw	r24, 0x01	; 1
     e52:	f1 f7       	brne	.-4      	; 0xe50 <main+0x49c>
     e54:	3e ce       	rjmp	.-900    	; 0xad2 <main+0x11e>

00000e56 <i2c_init>:
/*************************************************************************
 Initialization of the I2C bus interface. Need to be called only once
*************************************************************************/
void i2c_init(void){
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  TWSR = 0;                         /* no prescaler */
     e56:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
     e5a:	e8 eb       	ldi	r30, 0xB8	; 184
     e5c:	f0 e0       	ldi	r31, 0x00	; 0
     e5e:	8a ef       	ldi	r24, 0xFA	; 250
     e60:	80 83       	st	Z, r24
  TWBR = 10;
     e62:	8a e0       	ldi	r24, 0x0A	; 10
     e64:	80 83       	st	Z, r24
}/* i2c_init */
     e66:	08 95       	ret

00000e68 <i2c_start>:

/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address){
     e68:	98 2f       	mov	r25, r24
    uint8_t   twst;
    uint16_t timeout=0xFFFF;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     e6a:	84 ea       	ldi	r24, 0xA4	; 164
     e6c:	80 93 bc 00 	sts	0x00BC, r24
     e70:	2e ef       	ldi	r18, 0xFE	; 254
     e72:	3f ef       	ldi	r19, 0xFF	; 255

	// wait until  START condition has been transmitted
    while( --timeout > 0 ){
        if( TWCR & (1<<TWINT) ){
     e74:	ec eb       	ldi	r30, 0xBC	; 188
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	80 81       	ld	r24, Z
     e7a:	88 23       	and	r24, r24
     e7c:	24 f0       	brlt	.+8      	; 0xe86 <i2c_start+0x1e>

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);

	// wait until  START condition has been transmitted
    while( --timeout > 0 ){
     e7e:	21 50       	subi	r18, 0x01	; 1
     e80:	30 40       	sbci	r19, 0x00	; 0
     e82:	d1 f7       	brne	.-12     	; 0xe78 <i2c_start+0x10>
     e84:	24 c0       	rjmp	.+72     	; 0xece <i2c_start+0x66>
        return 1;
    }
    timeout=0xFFFF;

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
     e86:	80 91 b9 00 	lds	r24, 0x00B9
     e8a:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) return 1;
     e8c:	88 30       	cpi	r24, 0x08	; 8
     e8e:	11 f0       	breq	.+4      	; 0xe94 <i2c_start+0x2c>
     e90:	80 31       	cpi	r24, 0x10	; 16
     e92:	e9 f4       	brne	.+58     	; 0xece <i2c_start+0x66>

	// send device address
	TWDR = address;
     e94:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
     e98:	84 e8       	ldi	r24, 0x84	; 132
     e9a:	80 93 bc 00 	sts	0x00BC, r24
     e9e:	2e ef       	ldi	r18, 0xFE	; 254
     ea0:	3f ef       	ldi	r19, 0xFF	; 255

	// wail until transmission completed and ACK/NACK has been received
    while( --timeout > 0 ){
        if( TWCR & (1<<TWINT) ){
     ea2:	ec eb       	ldi	r30, 0xBC	; 188
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	80 81       	ld	r24, Z
     ea8:	88 23       	and	r24, r24
     eaa:	24 f0       	brlt	.+8      	; 0xeb4 <i2c_start+0x4c>
	// send device address
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);

	// wail until transmission completed and ACK/NACK has been received
    while( --timeout > 0 ){
     eac:	21 50       	subi	r18, 0x01	; 1
     eae:	30 40       	sbci	r19, 0x00	; 0
     eb0:	d1 f7       	brne	.-12     	; 0xea6 <i2c_start+0x3e>
     eb2:	0d c0       	rjmp	.+26     	; 0xece <i2c_start+0x66>
    if( timeout == 0 ){
        //debug_str("i2c_start(): timeout\n");
        return 1;
    }
	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
     eb4:	80 91 b9 00 	lds	r24, 0x00B9
     eb8:	98 2f       	mov	r25, r24
     eba:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ){
     ebc:	98 31       	cpi	r25, 0x18	; 24
     ebe:	11 f4       	brne	.+4      	; 0xec4 <i2c_start+0x5c>
     ec0:	80 e0       	ldi	r24, 0x00	; 0
     ec2:	08 95       	ret
     ec4:	80 e0       	ldi	r24, 0x00	; 0
     ec6:	90 34       	cpi	r25, 0x40	; 64
     ec8:	19 f0       	breq	.+6      	; 0xed0 <i2c_start+0x68>
     eca:	81 e0       	ldi	r24, 0x01	; 1
     ecc:	08 95       	ret
     ece:	81 e0       	ldi	r24, 0x01	; 1
//		debug_str("\ni2c_start(): !!! com error !!!\n");
		return 1;
	}
	return 0;
}/* i2c_start */
     ed0:	08 95       	ret

00000ed2 <i2c_start_wait>:
/*************************************************************************
 Issues a start condition and sends address and transfer direction.
 If device is busy, use ack polling to wait until device is ready
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address){
     ed2:	cf 93       	push	r28
     ed4:	df 93       	push	r29
     ed6:	28 2f       	mov	r18, r24
    uint8_t   twst;
    while ( 1 ) {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     ed8:	ec eb       	ldi	r30, 0xBC	; 188
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	94 ea       	ldi	r25, 0xA4	; 164

    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));

    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
     ede:	a9 eb       	ldi	r26, 0xB9	; 185
     ee0:	b0 e0       	ldi	r27, 0x00	; 0
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;

    	// send device address
    	TWDR = address;
     ee2:	cb eb       	ldi	r28, 0xBB	; 187
     ee4:	d0 e0       	ldi	r29, 0x00	; 0
    	TWCR = (1<<TWINT) | (1<<TWEN);
     ee6:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) )
    	{    	
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     ee8:	44 e9       	ldi	r20, 0x94	; 148
*************************************************************************/
void i2c_start_wait(unsigned char address){
    uint8_t   twst;
    while ( 1 ) {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     eea:	90 83       	st	Z, r25

    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
     eec:	80 81       	ld	r24, Z
     eee:	88 23       	and	r24, r24
     ef0:	ec f7       	brge	.-6      	; 0xeec <i2c_start_wait+0x1a>

    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
     ef2:	8c 91       	ld	r24, X
     ef4:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
     ef6:	88 30       	cpi	r24, 0x08	; 8
     ef8:	11 f0       	breq	.+4      	; 0xefe <i2c_start_wait+0x2c>
     efa:	80 31       	cpi	r24, 0x10	; 16
     efc:	b1 f7       	brne	.-20     	; 0xeea <i2c_start_wait+0x18>

    	// send device address
    	TWDR = address;
     efe:	28 83       	st	Y, r18
    	TWCR = (1<<TWINT) | (1<<TWEN);
     f00:	30 83       	st	Z, r19

    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
     f02:	80 81       	ld	r24, Z
     f04:	88 23       	and	r24, r24
     f06:	ec f7       	brge	.-6      	; 0xf02 <i2c_start_wait+0x30>

    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
     f08:	8c 91       	ld	r24, X
     f0a:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) )
     f0c:	80 32       	cpi	r24, 0x20	; 32
     f0e:	11 f0       	breq	.+4      	; 0xf14 <i2c_start_wait+0x42>
     f10:	88 35       	cpi	r24, 0x58	; 88
     f12:	29 f4       	brne	.+10     	; 0xf1e <i2c_start_wait+0x4c>
    	{    	
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     f14:	40 83       	st	Z, r20
	
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
     f16:	80 81       	ld	r24, Z
     f18:	84 fd       	sbrc	r24, 4
     f1a:	fd cf       	rjmp	.-6      	; 0xf16 <i2c_start_wait+0x44>
     f1c:	e6 cf       	rjmp	.-52     	; 0xeea <i2c_start_wait+0x18>
    	}
    	//if( twst != TW_MT_SLA_ACK) return 1;
    	break;
     }

}/* i2c_start_wait */
     f1e:	df 91       	pop	r29
     f20:	cf 91       	pop	r28
     f22:	08 95       	ret

00000f24 <i2c_rep_start>:

 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address){
    return i2c_start( address );
     f24:	0e 94 34 07 	call	0xe68	; 0xe68 <i2c_start>

}/* i2c_rep_start */
     f28:	08 95       	ret

00000f2a <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void){
    uint16_t timeout=0xFFFF;
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     f2a:	84 e9       	ldi	r24, 0x94	; 148
     f2c:	80 93 bc 00 	sts	0x00BC, r24
     f30:	2e ef       	ldi	r18, 0xFE	; 254
     f32:	3f ef       	ldi	r19, 0xFF	; 255
	// wait until stop condition is executed and bus released
    while( --timeout > 0 ){
        if( !(TWCR&(1<<TWSTO)) ){
     f34:	ec eb       	ldi	r30, 0xBC	; 188
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	84 ff       	sbrs	r24, 4
     f3c:	03 c0       	rjmp	.+6      	; 0xf44 <i2c_stop+0x1a>
void i2c_stop(void){
    uint16_t timeout=0xFFFF;
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
	// wait until stop condition is executed and bus released
    while( --timeout > 0 ){
     f3e:	21 50       	subi	r18, 0x01	; 1
     f40:	30 40       	sbci	r19, 0x00	; 0
     f42:	d1 f7       	brne	.-12     	; 0xf38 <i2c_stop+0xe>
     f44:	08 95       	ret

00000f46 <i2c_write>:
*************************************************************************/
unsigned char i2c_write( unsigned char data ){
    uint8_t   twst;
    uint16_t timeout=0xFFFF;
	// send data to the previously addressed device
	TWDR = data;
     f46:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
     f4a:	84 e8       	ldi	r24, 0x84	; 132
     f4c:	80 93 bc 00 	sts	0x00BC, r24
     f50:	2e ef       	ldi	r18, 0xFE	; 254
     f52:	3f ef       	ldi	r19, 0xFF	; 255

	// wait until transmission completed
    // wait until  START condition has been transmitted
    while( --timeout > 0 ){
        if( TWCR & (1<<TWINT) ){
     f54:	ec eb       	ldi	r30, 0xBC	; 188
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	80 81       	ld	r24, Z
     f5a:	88 23       	and	r24, r24
     f5c:	2c f0       	brlt	.+10     	; 0xf68 <i2c_write+0x22>
	TWDR = data;
	TWCR = (1<<TWINT) | (1<<TWEN);

	// wait until transmission completed
    // wait until  START condition has been transmitted
    while( --timeout > 0 ){
     f5e:	21 50       	subi	r18, 0x01	; 1
     f60:	30 40       	sbci	r19, 0x00	; 0
     f62:	d1 f7       	brne	.-12     	; 0xf58 <i2c_write+0x12>
     f64:	91 e0       	ldi	r25, 0x01	; 1
     f66:	07 c0       	rjmp	.+14     	; 0xf76 <i2c_write+0x30>
        //debug_str("i2c_write(): timeout\n");
        return 1;
    }

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     f68:	80 91 b9 00 	lds	r24, 0x00B9
     f6c:	90 e0       	ldi	r25, 0x00	; 0
     f6e:	88 7f       	andi	r24, 0xF8	; 248
     f70:	88 32       	cpi	r24, 0x28	; 40
     f72:	09 f0       	breq	.+2      	; 0xf76 <i2c_write+0x30>
     f74:	91 e0       	ldi	r25, 0x01	; 1
		//debug_str("i2c_write(): com error\n");
		return 1;
	}
	return 0;

}/* i2c_write */
     f76:	89 2f       	mov	r24, r25
     f78:	08 95       	ret

00000f7a <i2c_readAck>:

 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void){
	uint16_t timeout=0xFFFF;
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
     f7a:	84 ec       	ldi	r24, 0xC4	; 196
     f7c:	80 93 bc 00 	sts	0x00BC, r24
     f80:	2e ef       	ldi	r18, 0xFE	; 254
     f82:	3f ef       	ldi	r19, 0xFF	; 255
	while( --timeout > 0 ){
		if( TWCR & (1<<TWINT) ){
     f84:	ec eb       	ldi	r30, 0xBC	; 188
     f86:	f0 e0       	ldi	r31, 0x00	; 0
     f88:	80 81       	ld	r24, Z
     f8a:	88 23       	and	r24, r24
     f8c:	1c f4       	brge	.+6      	; 0xf94 <i2c_readAck+0x1a>
		    return TWDR;
     f8e:	80 91 bb 00 	lds	r24, 0x00BB
     f92:	08 95       	ret
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void){
	uint16_t timeout=0xFFFF;
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
	while( --timeout > 0 ){
     f94:	21 50       	subi	r18, 0x01	; 1
     f96:	30 40       	sbci	r19, 0x00	; 0
     f98:	b9 f7       	brne	.-18     	; 0xf88 <i2c_readAck+0xe>
     f9a:	80 e0       	ldi	r24, 0x00	; 0
		    return TWDR;
		}
	}
    //debug_str("i2c_readAck(): timeout\n");
    return 0;
}/* i2c_readAck */
     f9c:	08 95       	ret

00000f9e <i2c_readNak>:

 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void){
	uint16_t timeout=0xFFFF;
	TWCR = (1<<TWINT) | (1<<TWEN);
     f9e:	84 e8       	ldi	r24, 0x84	; 132
     fa0:	80 93 bc 00 	sts	0x00BC, r24
     fa4:	2e ef       	ldi	r18, 0xFE	; 254
     fa6:	3f ef       	ldi	r19, 0xFF	; 255
	while( --timeout > 0 ){
		if( TWCR & (1<<TWINT) ){
     fa8:	ec eb       	ldi	r30, 0xBC	; 188
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	80 81       	ld	r24, Z
     fae:	88 23       	and	r24, r24
     fb0:	1c f4       	brge	.+6      	; 0xfb8 <i2c_readNak+0x1a>
			return TWDR;
     fb2:	80 91 bb 00 	lds	r24, 0x00BB
     fb6:	08 95       	ret
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void){
	uint16_t timeout=0xFFFF;
	TWCR = (1<<TWINT) | (1<<TWEN);
	while( --timeout > 0 ){
     fb8:	21 50       	subi	r18, 0x01	; 1
     fba:	30 40       	sbci	r19, 0x00	; 0
     fbc:	b9 f7       	brne	.-18     	; 0xfac <i2c_readNak+0xe>
     fbe:	80 e0       	ldi	r24, 0x00	; 0
			return TWDR;
		}
	}
    //debug_str("i2c_readNak(): timeout\n");
	return 0;
}/* i2c_readNak */
     fc0:	08 95       	ret

00000fc2 <searchI2C>:

// Print out all the active I2C addresses on the bus
void searchI2C(){
     fc2:	1f 93       	push	r17
     fc4:	10 e0       	ldi	r17, 0x00	; 0
	uint8_t devAdr;
	//debug_str("Discovered I2C addresses: ");
	for( devAdr=0; devAdr<=127; devAdr++ ){
		if( !i2c_start( (devAdr<<1) | I2C_WRITE ) ){
     fc6:	81 2f       	mov	r24, r17
     fc8:	88 0f       	add	r24, r24
     fca:	0e 94 34 07 	call	0xe68	; 0xe68 <i2c_start>
			//debug_hex(devAdr, 2);
            //debug_putc(' ');
		}
		i2c_stop();                             // set stop conditon = release bus
     fce:	0e 94 95 07 	call	0xf2a	; 0xf2a <i2c_stop>

// Print out all the active I2C addresses on the bus
void searchI2C(){
	uint8_t devAdr;
	//debug_str("Discovered I2C addresses: ");
	for( devAdr=0; devAdr<=127; devAdr++ ){
     fd2:	1f 5f       	subi	r17, 0xFF	; 255
     fd4:	10 38       	cpi	r17, 0x80	; 128
     fd6:	b9 f7       	brne	.-18     	; 0xfc6 <searchI2C+0x4>
            //debug_putc(' ');
		}
		i2c_stop();                             // set stop conditon = release bus
	}
	//debug_str("done\n");
}
     fd8:	1f 91       	pop	r17
     fda:	08 95       	ret

00000fdc <getAddress>:
  g_i2cAddr = new_addr;
}

uint8_t getAddress() {
  return g_i2cAddr;
}
     fdc:	80 91 34 02 	lds	r24, 0x0234
     fe0:	08 95       	ret

00000fe2 <timeoutOccurred>:

// Did a timeout occur in one of the read functions since the last call to
// timeoutOccurred()?
bool timeoutOccurred()
{
  bool tmp = g_isTimeout;
     fe2:	80 91 4b 02 	lds	r24, 0x024B
  g_isTimeout = false;
     fe6:	10 92 4b 02 	sts	0x024B, r1
  return tmp;
}
     fea:	08 95       	ret

00000fec <setTimeout>:

void setTimeout(uint16_t timeout){
  g_ioTimeout = timeout;
     fec:	90 93 4a 02 	sts	0x024A, r25
     ff0:	80 93 49 02 	sts	0x0249, r24
}
     ff4:	08 95       	ret

00000ff6 <getTimeout>:

uint16_t getTimeout(void){
  return g_ioTimeout;
}
     ff6:	80 91 49 02 	lds	r24, 0x0249
     ffa:	90 91 4a 02 	lds	r25, 0x024A
     ffe:	08 95       	ret

00001000 <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
    1000:	28 2f       	mov	r18, r24
    1002:	30 e0       	ldi	r19, 0x00	; 0
    1004:	02 c0       	rjmp	.+4      	; 0x100a <decodeTimeout+0xa>
    1006:	22 0f       	add	r18, r18
    1008:	33 1f       	adc	r19, r19
    100a:	9a 95       	dec	r25
    100c:	e2 f7       	brpl	.-8      	; 0x1006 <decodeTimeout+0x6>
    100e:	2f 5f       	subi	r18, 0xFF	; 255
    1010:	3f 4f       	sbci	r19, 0xFF	; 255
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
}
    1012:	82 2f       	mov	r24, r18
    1014:	93 2f       	mov	r25, r19
    1016:	08 95       	ret

00001018 <encodeTimeout>:
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
  uint16_t ms_byte = 0;

  if (timeout_mclks > 0)
    1018:	00 97       	sbiw	r24, 0x00	; 0
    101a:	19 f4       	brne	.+6      	; 0x1022 <encodeTimeout+0xa>
    101c:	20 e0       	ldi	r18, 0x00	; 0
    101e:	30 e0       	ldi	r19, 0x00	; 0
    1020:	22 c0       	rjmp	.+68     	; 0x1066 <encodeTimeout+0x4e>
  {
    ls_byte = timeout_mclks - 1;
    1022:	01 97       	sbiw	r24, 0x01	; 1
    1024:	9c 01       	movw	r18, r24
    1026:	40 e0       	ldi	r20, 0x00	; 0
    1028:	50 e0       	ldi	r21, 0x00	; 0

    while ((ls_byte & 0xFFFFFF00) > 0)
    102a:	da 01       	movw	r26, r20
    102c:	c9 01       	movw	r24, r18
    102e:	80 70       	andi	r24, 0x00	; 0
    1030:	00 97       	sbiw	r24, 0x00	; 0
    1032:	a1 05       	cpc	r26, r1
    1034:	b1 05       	cpc	r27, r1
    1036:	19 f4       	brne	.+6      	; 0x103e <encodeTimeout+0x26>
    1038:	60 e0       	ldi	r22, 0x00	; 0
    103a:	70 e0       	ldi	r23, 0x00	; 0
    103c:	0f c0       	rjmp	.+30     	; 0x105c <encodeTimeout+0x44>
    103e:	60 e0       	ldi	r22, 0x00	; 0
    1040:	70 e0       	ldi	r23, 0x00	; 0
    {
      ls_byte >>= 1;
    1042:	56 95       	lsr	r21
    1044:	47 95       	ror	r20
    1046:	37 95       	ror	r19
    1048:	27 95       	ror	r18
      ms_byte++;
    104a:	6f 5f       	subi	r22, 0xFF	; 255
    104c:	7f 4f       	sbci	r23, 0xFF	; 255

  if (timeout_mclks > 0)
  {
    ls_byte = timeout_mclks - 1;

    while ((ls_byte & 0xFFFFFF00) > 0)
    104e:	da 01       	movw	r26, r20
    1050:	c9 01       	movw	r24, r18
    1052:	80 70       	andi	r24, 0x00	; 0
    1054:	00 97       	sbiw	r24, 0x00	; 0
    1056:	a1 05       	cpc	r26, r1
    1058:	b1 05       	cpc	r27, r1
    105a:	99 f7       	brne	.-26     	; 0x1042 <encodeTimeout+0x2a>
    {
      ls_byte >>= 1;
      ms_byte++;
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
    105c:	30 70       	andi	r19, 0x00	; 0
    105e:	96 2f       	mov	r25, r22
    1060:	88 27       	eor	r24, r24
    1062:	28 2b       	or	r18, r24
    1064:	39 2b       	or	r19, r25
  }
  else { return 0; }
}
    1066:	82 2f       	mov	r24, r18
    1068:	93 2f       	mov	r25, r19
    106a:	08 95       	ret

0000106c <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
    106c:	af 92       	push	r10
    106e:	bf 92       	push	r11
    1070:	cf 92       	push	r12
    1072:	df 92       	push	r13
    1074:	ef 92       	push	r14
    1076:	ff 92       	push	r15
    1078:	0f 93       	push	r16
    107a:	1f 93       	push	r17
    107c:	5c 01       	movw	r10, r24
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
    107e:	70 e0       	ldi	r23, 0x00	; 0
    1080:	80 e0       	ldi	r24, 0x00	; 0
    1082:	90 e0       	ldi	r25, 0x00	; 0
    1084:	20 e0       	ldi	r18, 0x00	; 0
    1086:	3f e2       	ldi	r19, 0x2F	; 47
    1088:	4a e3       	ldi	r20, 0x3A	; 58
    108a:	50 e0       	ldi	r21, 0x00	; 0
    108c:	0e 94 5f 16 	call	0x2cbe	; 0x2cbe <__mulsi3>
    1090:	6c 50       	subi	r22, 0x0C	; 12
    1092:	7e 4f       	sbci	r23, 0xFE	; 254
    1094:	8f 4f       	sbci	r24, 0xFF	; 255
    1096:	9f 4f       	sbci	r25, 0xFF	; 255
    1098:	28 ee       	ldi	r18, 0xE8	; 232
    109a:	33 e0       	ldi	r19, 0x03	; 3
    109c:	40 e0       	ldi	r20, 0x00	; 0
    109e:	50 e0       	ldi	r21, 0x00	; 0
    10a0:	0e 94 b1 16 	call	0x2d62	; 0x2d62 <__udivmodsi4>
    10a4:	62 2f       	mov	r22, r18
    10a6:	73 2f       	mov	r23, r19
    10a8:	84 2f       	mov	r24, r20
    10aa:	95 2f       	mov	r25, r21
    10ac:	7b 01       	movw	r14, r22
    10ae:	8c 01       	movw	r16, r24
    10b0:	16 95       	lsr	r17
    10b2:	07 95       	ror	r16
    10b4:	f7 94       	ror	r15
    10b6:	e7 94       	ror	r14
    10b8:	cc 24       	eor	r12, r12
    10ba:	dd 24       	eor	r13, r13
    10bc:	a6 01       	movw	r20, r12
    10be:	95 01       	movw	r18, r10
    10c0:	0e 94 5f 16 	call	0x2cbe	; 0x2cbe <__mulsi3>
    10c4:	e6 0e       	add	r14, r22
    10c6:	f7 1e       	adc	r15, r23
    10c8:	08 1f       	adc	r16, r24
    10ca:	19 1f       	adc	r17, r25
    10cc:	c8 01       	movw	r24, r16
    10ce:	b7 01       	movw	r22, r14
    10d0:	28 ee       	ldi	r18, 0xE8	; 232
    10d2:	33 e0       	ldi	r19, 0x03	; 3
    10d4:	40 e0       	ldi	r20, 0x00	; 0
    10d6:	50 e0       	ldi	r21, 0x00	; 0
    10d8:	0e 94 b1 16 	call	0x2d62	; 0x2d62 <__udivmodsi4>
    10dc:	84 2f       	mov	r24, r20
    10de:	95 2f       	mov	r25, r21

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
}
    10e0:	62 2f       	mov	r22, r18
    10e2:	73 2f       	mov	r23, r19
    10e4:	1f 91       	pop	r17
    10e6:	0f 91       	pop	r16
    10e8:	ff 90       	pop	r15
    10ea:	ef 90       	pop	r14
    10ec:	df 90       	pop	r13
    10ee:	cf 90       	pop	r12
    10f0:	bf 90       	pop	r11
    10f2:	af 90       	pop	r10
    10f4:	08 95       	ret

000010f6 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
    10f6:	6f 92       	push	r6
    10f8:	7f 92       	push	r7
    10fa:	8f 92       	push	r8
    10fc:	9f 92       	push	r9
    10fe:	af 92       	push	r10
    1100:	bf 92       	push	r11
    1102:	cf 92       	push	r12
    1104:	df 92       	push	r13
    1106:	ef 92       	push	r14
    1108:	ff 92       	push	r15
    110a:	0f 93       	push	r16
    110c:	1f 93       	push	r17
    110e:	3b 01       	movw	r6, r22
    1110:	4c 01       	movw	r8, r24
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
    1112:	50 e0       	ldi	r21, 0x00	; 0
    1114:	60 e0       	ldi	r22, 0x00	; 0
    1116:	70 e0       	ldi	r23, 0x00	; 0
    1118:	cb 01       	movw	r24, r22
    111a:	ba 01       	movw	r22, r20
    111c:	20 e0       	ldi	r18, 0x00	; 0
    111e:	3f e2       	ldi	r19, 0x2F	; 47
    1120:	4a e3       	ldi	r20, 0x3A	; 58
    1122:	50 e0       	ldi	r21, 0x00	; 0
    1124:	0e 94 5f 16 	call	0x2cbe	; 0x2cbe <__mulsi3>
    1128:	6c 50       	subi	r22, 0x0C	; 12
    112a:	7e 4f       	sbci	r23, 0xFE	; 254
    112c:	8f 4f       	sbci	r24, 0xFF	; 255
    112e:	9f 4f       	sbci	r25, 0xFF	; 255
    1130:	28 ee       	ldi	r18, 0xE8	; 232
    1132:	33 e0       	ldi	r19, 0x03	; 3
    1134:	40 e0       	ldi	r20, 0x00	; 0
    1136:	50 e0       	ldi	r21, 0x00	; 0
    1138:	0e 94 b1 16 	call	0x2d62	; 0x2d62 <__udivmodsi4>
    113c:	e2 2e       	mov	r14, r18
    113e:	f3 2e       	mov	r15, r19
    1140:	04 2f       	mov	r16, r20
    1142:	15 2f       	mov	r17, r21
    1144:	57 01       	movw	r10, r14
    1146:	68 01       	movw	r12, r16
    1148:	d6 94       	lsr	r13
    114a:	c7 94       	ror	r12
    114c:	b7 94       	ror	r11
    114e:	a7 94       	ror	r10
    1150:	c4 01       	movw	r24, r8
    1152:	b3 01       	movw	r22, r6
    1154:	28 ee       	ldi	r18, 0xE8	; 232
    1156:	33 e0       	ldi	r19, 0x03	; 3
    1158:	40 e0       	ldi	r20, 0x00	; 0
    115a:	50 e0       	ldi	r21, 0x00	; 0
    115c:	0e 94 5f 16 	call	0x2cbe	; 0x2cbe <__mulsi3>
    1160:	a6 0e       	add	r10, r22
    1162:	b7 1e       	adc	r11, r23
    1164:	c8 1e       	adc	r12, r24
    1166:	d9 1e       	adc	r13, r25
    1168:	c6 01       	movw	r24, r12
    116a:	b5 01       	movw	r22, r10
    116c:	a8 01       	movw	r20, r16
    116e:	97 01       	movw	r18, r14
    1170:	0e 94 b1 16 	call	0x2d62	; 0x2d62 <__udivmodsi4>
    1174:	84 2f       	mov	r24, r20
    1176:	95 2f       	mov	r25, r21

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
}
    1178:	62 2f       	mov	r22, r18
    117a:	73 2f       	mov	r23, r19
    117c:	1f 91       	pop	r17
    117e:	0f 91       	pop	r16
    1180:	ff 90       	pop	r15
    1182:	ef 90       	pop	r14
    1184:	df 90       	pop	r13
    1186:	cf 90       	pop	r12
    1188:	bf 90       	pop	r11
    118a:	af 90       	pop	r10
    118c:	9f 90       	pop	r9
    118e:	8f 90       	pop	r8
    1190:	7f 90       	pop	r7
    1192:	6f 90       	pop	r6
    1194:	08 95       	ret

00001196 <readMulti>:
  i2c_stop();
}

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
    1196:	ef 92       	push	r14
    1198:	ff 92       	push	r15
    119a:	0f 93       	push	r16
    119c:	1f 93       	push	r17
    119e:	cf 93       	push	r28
    11a0:	df 93       	push	r29
    11a2:	18 2f       	mov	r17, r24
    11a4:	f6 2e       	mov	r15, r22
    11a6:	e7 2e       	mov	r14, r23
    11a8:	04 2f       	mov	r16, r20
  i2c_start( g_i2cAddr | I2C_WRITE );
    11aa:	80 91 34 02 	lds	r24, 0x0234
    11ae:	0e 94 34 07 	call	0xe68	; 0xe68 <i2c_start>
  i2c_write( reg );
    11b2:	81 2f       	mov	r24, r17
    11b4:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_rep_start( g_i2cAddr | I2C_READ );
    11b8:	80 91 34 02 	lds	r24, 0x0234
    11bc:	81 60       	ori	r24, 0x01	; 1
    11be:	0e 94 92 07 	call	0xf24	; 0xf24 <i2c_rep_start>
  while ( count > 0 ) {
    11c2:	00 23       	and	r16, r16
    11c4:	81 f0       	breq	.+32     	; 0x11e6 <readMulti+0x50>
    11c6:	2f 2d       	mov	r18, r15
    11c8:	3e 2d       	mov	r19, r14
    11ca:	e9 01       	movw	r28, r18
    if ( count > 1 ){
    11cc:	02 30       	cpi	r16, 0x02	; 2
    11ce:	20 f0       	brcs	.+8      	; 0x11d8 <readMulti+0x42>
      *dst++ = i2c_readAck();
    11d0:	0e 94 bd 07 	call	0xf7a	; 0xf7a <i2c_readAck>
    11d4:	88 83       	st	Y, r24
    11d6:	03 c0       	rjmp	.+6      	; 0x11de <readMulti+0x48>
    } else {
      *dst++ = i2c_readNak();
    11d8:	0e 94 cf 07 	call	0xf9e	; 0xf9e <i2c_readNak>
    11dc:	88 83       	st	Y, r24
    }
    count--;
    11de:	01 50       	subi	r16, 0x01	; 1
    11e0:	21 96       	adiw	r28, 0x01	; 1
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
  i2c_start( g_i2cAddr | I2C_WRITE );
  i2c_write( reg );
  i2c_rep_start( g_i2cAddr | I2C_READ );
  while ( count > 0 ) {
    11e2:	00 23       	and	r16, r16
    11e4:	99 f7       	brne	.-26     	; 0x11cc <readMulti+0x36>
    } else {
      *dst++ = i2c_readNak();
    }
    count--;
  }
  i2c_stop();
    11e6:	0e 94 95 07 	call	0xf2a	; 0xf2a <i2c_stop>
}
    11ea:	df 91       	pop	r29
    11ec:	cf 91       	pop	r28
    11ee:	1f 91       	pop	r17
    11f0:	0f 91       	pop	r16
    11f2:	ff 90       	pop	r15
    11f4:	ef 90       	pop	r14
    11f6:	08 95       	ret

000011f8 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
    11f8:	0f 93       	push	r16
    11fa:	1f 93       	push	r17
    11fc:	cf 93       	push	r28
    11fe:	df 93       	push	r29
    1200:	18 2f       	mov	r17, r24
    1202:	eb 01       	movw	r28, r22
    1204:	04 2f       	mov	r16, r20
  i2c_start( g_i2cAddr | I2C_WRITE );
    1206:	80 91 34 02 	lds	r24, 0x0234
    120a:	0e 94 34 07 	call	0xe68	; 0xe68 <i2c_start>
  i2c_write( reg );
    120e:	81 2f       	mov	r24, r17
    1210:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  while ( count-- > 0 ) {
    1214:	00 23       	and	r16, r16
    1216:	29 f0       	breq	.+10     	; 0x1222 <writeMulti+0x2a>
    i2c_write( *src++ );
    1218:	89 91       	ld	r24, Y+
    121a:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
    121e:	01 50       	subi	r16, 0x01	; 1
// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
  i2c_start( g_i2cAddr | I2C_WRITE );
  i2c_write( reg );
  while ( count-- > 0 ) {
    1220:	d9 f7       	brne	.-10     	; 0x1218 <writeMulti+0x20>
    i2c_write( *src++ );
  }
  i2c_stop();
    1222:	0e 94 95 07 	call	0xf2a	; 0xf2a <i2c_stop>
}
    1226:	df 91       	pop	r29
    1228:	cf 91       	pop	r28
    122a:	1f 91       	pop	r17
    122c:	0f 91       	pop	r16
    122e:	08 95       	ret

00001230 <readReg32Bit>:
  i2c_stop();
  return value;
}

// Read a 32-bit register
uint32_t readReg32Bit(uint8_t reg) {
    1230:	6f 92       	push	r6
    1232:	7f 92       	push	r7
    1234:	8f 92       	push	r8
    1236:	9f 92       	push	r9
    1238:	af 92       	push	r10
    123a:	bf 92       	push	r11
    123c:	cf 92       	push	r12
    123e:	df 92       	push	r13
    1240:	ef 92       	push	r14
    1242:	ff 92       	push	r15
    1244:	0f 93       	push	r16
    1246:	1f 93       	push	r17
    1248:	18 2f       	mov	r17, r24
  uint32_t value;
  i2c_start( g_i2cAddr | I2C_WRITE );
    124a:	80 91 34 02 	lds	r24, 0x0234
    124e:	0e 94 34 07 	call	0xe68	; 0xe68 <i2c_start>
  i2c_write( reg );
    1252:	81 2f       	mov	r24, r17
    1254:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_rep_start( g_i2cAddr | I2C_READ );
    1258:	80 91 34 02 	lds	r24, 0x0234
    125c:	81 60       	ori	r24, 0x01	; 1
    125e:	0e 94 92 07 	call	0xf24	; 0xf24 <i2c_rep_start>
  value  = (uint32_t)i2c_readAck() <<24;
    1262:	0e 94 bd 07 	call	0xf7a	; 0xf7a <i2c_readAck>
    1266:	7c 01       	movw	r14, r24
    1268:	00 27       	eor	r16, r16
    126a:	f7 fc       	sbrc	r15, 7
    126c:	00 95       	com	r16
    126e:	10 2f       	mov	r17, r16
    1270:	1e 2d       	mov	r17, r14
    1272:	00 27       	eor	r16, r16
    1274:	ff 24       	eor	r15, r15
    1276:	ee 24       	eor	r14, r14
  value |= (uint32_t)i2c_readAck() <<16;
    1278:	0e 94 bd 07 	call	0xf7a	; 0xf7a <i2c_readAck>
    127c:	5c 01       	movw	r10, r24
  value |= (uint32_t)i2c_readAck() << 8;
    127e:	0e 94 bd 07 	call	0xf7a	; 0xf7a <i2c_readAck>
    1282:	3c 01       	movw	r6, r24
  value |= i2c_readNak();
    1284:	0e 94 cf 07 	call	0xf9e	; 0xf9e <i2c_readNak>
  uint32_t value;
  i2c_start( g_i2cAddr | I2C_WRITE );
  i2c_write( reg );
  i2c_rep_start( g_i2cAddr | I2C_READ );
  value  = (uint32_t)i2c_readAck() <<24;
  value |= (uint32_t)i2c_readAck() <<16;
    1288:	cc 24       	eor	r12, r12
    128a:	b7 fc       	sbrc	r11, 7
    128c:	c0 94       	com	r12
    128e:	dc 2c       	mov	r13, r12
    1290:	65 01       	movw	r12, r10
    1292:	bb 24       	eor	r11, r11
    1294:	aa 24       	eor	r10, r10
    1296:	ea 28       	or	r14, r10
    1298:	fb 28       	or	r15, r11
    129a:	0c 29       	or	r16, r12
    129c:	1d 29       	or	r17, r13
  value |= (uint32_t)i2c_readAck() << 8;
    129e:	aa 27       	eor	r26, r26
    12a0:	97 fd       	sbrc	r25, 7
    12a2:	a0 95       	com	r26
    12a4:	ba 2f       	mov	r27, r26
    12a6:	e8 2a       	or	r14, r24
    12a8:	f9 2a       	or	r15, r25
    12aa:	0a 2b       	or	r16, r26
    12ac:	1b 2b       	or	r17, r27
  value |= i2c_readNak();
  i2c_stop();
    12ae:	0e 94 95 07 	call	0xf2a	; 0xf2a <i2c_stop>
    12b2:	88 24       	eor	r8, r8
    12b4:	77 fc       	sbrc	r7, 7
    12b6:	80 94       	com	r8
    12b8:	98 2c       	mov	r9, r8
    12ba:	98 2c       	mov	r9, r8
    12bc:	87 2c       	mov	r8, r7
    12be:	76 2c       	mov	r7, r6
    12c0:	66 24       	eor	r6, r6
    12c2:	e6 28       	or	r14, r6
    12c4:	f7 28       	or	r15, r7
    12c6:	08 29       	or	r16, r8
    12c8:	19 29       	or	r17, r9
  return value;
}
    12ca:	6e 2d       	mov	r22, r14
    12cc:	7f 2d       	mov	r23, r15
    12ce:	80 2f       	mov	r24, r16
    12d0:	91 2f       	mov	r25, r17
    12d2:	1f 91       	pop	r17
    12d4:	0f 91       	pop	r16
    12d6:	ff 90       	pop	r15
    12d8:	ef 90       	pop	r14
    12da:	df 90       	pop	r13
    12dc:	cf 90       	pop	r12
    12de:	bf 90       	pop	r11
    12e0:	af 90       	pop	r10
    12e2:	9f 90       	pop	r9
    12e4:	8f 90       	pop	r8
    12e6:	7f 90       	pop	r7
    12e8:	6f 90       	pop	r6
    12ea:	08 95       	ret

000012ec <readReg16Bit>:
  i2c_stop();
  return value;
}

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
    12ec:	ef 92       	push	r14
    12ee:	ff 92       	push	r15
    12f0:	0f 93       	push	r16
    12f2:	1f 93       	push	r17
    12f4:	18 2f       	mov	r17, r24
  uint16_t value;
  i2c_start( g_i2cAddr | I2C_WRITE );
    12f6:	80 91 34 02 	lds	r24, 0x0234
    12fa:	0e 94 34 07 	call	0xe68	; 0xe68 <i2c_start>
  i2c_write( reg );
    12fe:	81 2f       	mov	r24, r17
    1300:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_rep_start( g_i2cAddr | I2C_READ );
    1304:	80 91 34 02 	lds	r24, 0x0234
    1308:	81 60       	ori	r24, 0x01	; 1
    130a:	0e 94 92 07 	call	0xf24	; 0xf24 <i2c_rep_start>
  value  = i2c_readAck() << 8;
    130e:	0e 94 bd 07 	call	0xf7a	; 0xf7a <i2c_readAck>
    1312:	18 2f       	mov	r17, r24
    1314:	00 e0       	ldi	r16, 0x00	; 0
  value |= i2c_readNak();
    1316:	0e 94 cf 07 	call	0xf9e	; 0xf9e <i2c_readNak>
    131a:	7c 01       	movw	r14, r24
  i2c_stop();
    131c:	0e 94 95 07 	call	0xf2a	; 0xf2a <i2c_stop>
    1320:	0e 29       	or	r16, r14
    1322:	1f 29       	or	r17, r15
  return value;
}
    1324:	80 2f       	mov	r24, r16
    1326:	91 2f       	mov	r25, r17
    1328:	1f 91       	pop	r17
    132a:	0f 91       	pop	r16
    132c:	ff 90       	pop	r15
    132e:	ef 90       	pop	r14
    1330:	08 95       	ret

00001332 <getSignalRateLimit>:
}

// Get the return signal rate limit check value in MCPS
float getSignalRateLimit(void)
{
  return (float)readReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT) / (1 << 7);
    1332:	84 e4       	ldi	r24, 0x44	; 68
    1334:	0e 94 76 09 	call	0x12ec	; 0x12ec <readReg16Bit>
    1338:	a0 e0       	ldi	r26, 0x00	; 0
    133a:	b0 e0       	ldi	r27, 0x00	; 0
    133c:	bc 01       	movw	r22, r24
    133e:	cd 01       	movw	r24, r26
    1340:	0e 94 46 15 	call	0x2a8c	; 0x2a8c <__floatunsisf>
    1344:	20 e0       	ldi	r18, 0x00	; 0
    1346:	30 e0       	ldi	r19, 0x00	; 0
    1348:	40 e0       	ldi	r20, 0x00	; 0
    134a:	5c e3       	ldi	r21, 0x3C	; 60
    134c:	0e 94 d4 15 	call	0x2ba8	; 0x2ba8 <__mulsf3>
}
    1350:	08 95       	ret

00001352 <readReg>:
  i2c_write((value     ) & 0xFF);
  i2c_stop();
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
    1352:	1f 93       	push	r17
    1354:	18 2f       	mov	r17, r24
  uint8_t value;
  i2c_start( g_i2cAddr | I2C_WRITE );
    1356:	80 91 34 02 	lds	r24, 0x0234
    135a:	0e 94 34 07 	call	0xe68	; 0xe68 <i2c_start>
  i2c_write( reg );
    135e:	81 2f       	mov	r24, r17
    1360:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_rep_start( g_i2cAddr | I2C_READ );
    1364:	80 91 34 02 	lds	r24, 0x0234
    1368:	81 60       	ori	r24, 0x01	; 1
    136a:	0e 94 92 07 	call	0xf24	; 0xf24 <i2c_rep_start>
  value = i2c_readNak();
    136e:	0e 94 cf 07 	call	0xf9e	; 0xf9e <i2c_readNak>
    1372:	18 2f       	mov	r17, r24
  i2c_stop();
    1374:	0e 94 95 07 	call	0xf2a	; 0xf2a <i2c_stop>
  return value;
}
    1378:	81 2f       	mov	r24, r17
    137a:	1f 91       	pop	r17
    137c:	08 95       	ret

0000137e <getSequenceStepEnables>:
}

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
    137e:	0f 93       	push	r16
    1380:	1f 93       	push	r17
    1382:	8c 01       	movw	r16, r24
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
    1384:	81 e0       	ldi	r24, 0x01	; 1
    1386:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>

  enables->tcc          = (sequence_config >> 4) & 0x1;
    138a:	98 2f       	mov	r25, r24
    138c:	92 95       	swap	r25
    138e:	9f 70       	andi	r25, 0x0F	; 15
    1390:	91 70       	andi	r25, 0x01	; 1
    1392:	f8 01       	movw	r30, r16
    1394:	90 83       	st	Z, r25
  enables->dss          = (sequence_config >> 3) & 0x1;
    1396:	98 2f       	mov	r25, r24
    1398:	96 95       	lsr	r25
    139a:	96 95       	lsr	r25
    139c:	96 95       	lsr	r25
    139e:	91 70       	andi	r25, 0x01	; 1
    13a0:	92 83       	std	Z+2, r25	; 0x02
  enables->msrc         = (sequence_config >> 2) & 0x1;
    13a2:	98 2f       	mov	r25, r24
    13a4:	96 95       	lsr	r25
    13a6:	96 95       	lsr	r25
    13a8:	91 70       	andi	r25, 0x01	; 1
    13aa:	91 83       	std	Z+1, r25	; 0x01
  enables->pre_range    = (sequence_config >> 6) & 0x1;
    13ac:	98 2f       	mov	r25, r24
    13ae:	92 95       	swap	r25
    13b0:	96 95       	lsr	r25
    13b2:	96 95       	lsr	r25
    13b4:	93 70       	andi	r25, 0x03	; 3
    13b6:	91 70       	andi	r25, 0x01	; 1
    13b8:	93 83       	std	Z+3, r25	; 0x03
  enables->final_range  = (sequence_config >> 7) & 0x1;
    13ba:	88 1f       	adc	r24, r24
    13bc:	88 27       	eor	r24, r24
    13be:	88 1f       	adc	r24, r24
    13c0:	84 83       	std	Z+4, r24	; 0x04
}
    13c2:	1f 91       	pop	r17
    13c4:	0f 91       	pop	r16
    13c6:	08 95       	ret

000013c8 <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
  if (type == VcselPeriodPreRange)
    13c8:	88 23       	and	r24, r24
    13ca:	31 f4       	brne	.+12     	; 0x13d8 <getVcselPulsePeriod+0x10>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
    13cc:	80 e5       	ldi	r24, 0x50	; 80
    13ce:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    13d2:	8f 5f       	subi	r24, 0xFF	; 255
    13d4:	88 0f       	add	r24, r24
    13d6:	08 95       	ret
  }
  else if (type == VcselPeriodFinalRange)
    13d8:	81 30       	cpi	r24, 0x01	; 1
    13da:	11 f0       	breq	.+4      	; 0x13e0 <getVcselPulsePeriod+0x18>
    13dc:	8f ef       	ldi	r24, 0xFF	; 255
    13de:	08 95       	ret
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
    13e0:	80 e7       	ldi	r24, 0x70	; 112
    13e2:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    13e6:	8f 5f       	subi	r24, 0xFF	; 255
    13e8:	88 0f       	add	r24, r24
  }
  else { return 255; }
}
    13ea:	08 95       	ret

000013ec <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
    13ec:	0f 93       	push	r16
    13ee:	1f 93       	push	r17
    13f0:	cf 93       	push	r28
    13f2:	df 93       	push	r29
    13f4:	8c 01       	movw	r16, r24
    13f6:	eb 01       	movw	r28, r22
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
    13f8:	80 e0       	ldi	r24, 0x00	; 0
    13fa:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <getVcselPulsePeriod>
    13fe:	88 83       	st	Y, r24
    1400:	19 82       	std	Y+1, r1	; 0x01

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
    1402:	86 e4       	ldi	r24, 0x46	; 70
    1404:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	01 96       	adiw	r24, 0x01	; 1
    140c:	9d 83       	std	Y+5, r25	; 0x05
    140e:	8c 83       	std	Y+4, r24	; 0x04
  timeouts->msrc_dss_tcc_us =
    1410:	68 81       	ld	r22, Y
    1412:	0e 94 36 08 	call	0x106c	; 0x106c <timeoutMclksToMicroseconds>
    1416:	6a 87       	std	Y+10, r22	; 0x0a
    1418:	7b 87       	std	Y+11, r23	; 0x0b
    141a:	8c 87       	std	Y+12, r24	; 0x0c
    141c:	9d 87       	std	Y+13, r25	; 0x0d
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
                               timeouts->pre_range_vcsel_period_pclks);

  timeouts->pre_range_mclks =
    141e:	81 e5       	ldi	r24, 0x51	; 81
    1420:	0e 94 76 09 	call	0x12ec	; 0x12ec <readReg16Bit>
    1424:	0e 94 00 08 	call	0x1000	; 0x1000 <decodeTimeout>
    1428:	9f 83       	std	Y+7, r25	; 0x07
    142a:	8e 83       	std	Y+6, r24	; 0x06
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
  timeouts->pre_range_us =
    142c:	68 81       	ld	r22, Y
    142e:	0e 94 36 08 	call	0x106c	; 0x106c <timeoutMclksToMicroseconds>
    1432:	6e 87       	std	Y+14, r22	; 0x0e
    1434:	7f 87       	std	Y+15, r23	; 0x0f
    1436:	88 8b       	std	Y+16, r24	; 0x10
    1438:	99 8b       	std	Y+17, r25	; 0x11
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
                               timeouts->pre_range_vcsel_period_pclks);

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
    143a:	81 e0       	ldi	r24, 0x01	; 1
    143c:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <getVcselPulsePeriod>
    1440:	8a 83       	std	Y+2, r24	; 0x02
    1442:	1b 82       	std	Y+3, r1	; 0x03

  timeouts->final_range_mclks =
    1444:	81 e7       	ldi	r24, 0x71	; 113
    1446:	0e 94 76 09 	call	0x12ec	; 0x12ec <readReg16Bit>
    144a:	0e 94 00 08 	call	0x1000	; 0x1000 <decodeTimeout>
    144e:	9c 01       	movw	r18, r24
    1450:	99 87       	std	Y+9, r25	; 0x09
    1452:	88 87       	std	Y+8, r24	; 0x08
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));

  if (enables->pre_range)
    1454:	f8 01       	movw	r30, r16
    1456:	83 81       	ldd	r24, Z+3	; 0x03
    1458:	88 23       	and	r24, r24
    145a:	39 f0       	breq	.+14     	; 0x146a <getSequenceStepTimeouts+0x7e>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
    145c:	8e 81       	ldd	r24, Y+6	; 0x06
    145e:	9f 81       	ldd	r25, Y+7	; 0x07
    1460:	a9 01       	movw	r20, r18
    1462:	48 1b       	sub	r20, r24
    1464:	59 0b       	sbc	r21, r25
    1466:	59 87       	std	Y+9, r21	; 0x09
    1468:	48 87       	std	Y+8, r20	; 0x08
  }

  timeouts->final_range_us =
    146a:	88 85       	ldd	r24, Y+8	; 0x08
    146c:	99 85       	ldd	r25, Y+9	; 0x09
    146e:	6a 81       	ldd	r22, Y+2	; 0x02
    1470:	0e 94 36 08 	call	0x106c	; 0x106c <timeoutMclksToMicroseconds>
    1474:	6a 8b       	std	Y+18, r22	; 0x12
    1476:	7b 8b       	std	Y+19, r23	; 0x13
    1478:	8c 8b       	std	Y+20, r24	; 0x14
    147a:	9d 8b       	std	Y+21, r25	; 0x15
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
                               timeouts->final_range_vcsel_period_pclks);
}
    147c:	df 91       	pop	r29
    147e:	cf 91       	pop	r28
    1480:	1f 91       	pop	r17
    1482:	0f 91       	pop	r16
    1484:	08 95       	ret

00001486 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
    1486:	0f 93       	push	r16
    1488:	1f 93       	push	r17
    148a:	df 93       	push	r29
    148c:	cf 93       	push	r28
    148e:	cd b7       	in	r28, 0x3d	; 61
    1490:	de b7       	in	r29, 0x3e	; 62
    1492:	6b 97       	sbiw	r28, 0x1b	; 27
    1494:	0f b6       	in	r0, 0x3f	; 63
    1496:	f8 94       	cli
    1498:	de bf       	out	0x3e, r29	; 62
    149a:	0f be       	out	0x3f, r0	; 63
    149c:	cd bf       	out	0x3d, r28	; 61
  uint16_t const FinalRangeOverhead = 550;

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;

  getSequenceStepEnables(&enables);
    149e:	8e 01       	movw	r16, r28
    14a0:	0f 5f       	subi	r16, 0xFF	; 255
    14a2:	1f 4f       	sbci	r17, 0xFF	; 255
    14a4:	c8 01       	movw	r24, r16
    14a6:	0e 94 bf 09 	call	0x137e	; 0x137e <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
    14aa:	c8 01       	movw	r24, r16
    14ac:	be 01       	movw	r22, r28
    14ae:	6a 5f       	subi	r22, 0xFA	; 250
    14b0:	7f 4f       	sbci	r23, 0xFF	; 255
    14b2:	0e 94 f6 09 	call	0x13ec	; 0x13ec <getSequenceStepTimeouts>

  if (enables.tcc)
    14b6:	89 81       	ldd	r24, Y+1	; 0x01
    14b8:	88 23       	and	r24, r24
    14ba:	29 f4       	brne	.+10     	; 0x14c6 <getMeasurementTimingBudget+0x40>
    14bc:	26 e3       	ldi	r18, 0x36	; 54
    14be:	3b e0       	ldi	r19, 0x0B	; 11
    14c0:	40 e0       	ldi	r20, 0x00	; 0
    14c2:	50 e0       	ldi	r21, 0x00	; 0
    14c4:	0a c0       	rjmp	.+20     	; 0x14da <getMeasurementTimingBudget+0x54>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
    14c6:	88 89       	ldd	r24, Y+16	; 0x10
    14c8:	99 89       	ldd	r25, Y+17	; 0x11
    14ca:	aa 89       	ldd	r26, Y+18	; 0x12
    14cc:	bb 89       	ldd	r27, Y+19	; 0x13
    14ce:	9c 01       	movw	r18, r24
    14d0:	ad 01       	movw	r20, r26
    14d2:	2c 57       	subi	r18, 0x7C	; 124
    14d4:	32 4f       	sbci	r19, 0xF2	; 242
    14d6:	4f 4f       	sbci	r20, 0xFF	; 255
    14d8:	5f 4f       	sbci	r21, 0xFF	; 255
  }

  if (enables.dss)
    14da:	8b 81       	ldd	r24, Y+3	; 0x03
    14dc:	88 23       	and	r24, r24
    14de:	89 f0       	breq	.+34     	; 0x1502 <getMeasurementTimingBudget+0x7c>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
    14e0:	88 89       	ldd	r24, Y+16	; 0x10
    14e2:	99 89       	ldd	r25, Y+17	; 0x11
    14e4:	aa 89       	ldd	r26, Y+18	; 0x12
    14e6:	bb 89       	ldd	r27, Y+19	; 0x13
    14e8:	8e 54       	subi	r24, 0x4E	; 78
    14ea:	9d 4f       	sbci	r25, 0xFD	; 253
    14ec:	af 4f       	sbci	r26, 0xFF	; 255
    14ee:	bf 4f       	sbci	r27, 0xFF	; 255
    14f0:	88 0f       	add	r24, r24
    14f2:	99 1f       	adc	r25, r25
    14f4:	aa 1f       	adc	r26, r26
    14f6:	bb 1f       	adc	r27, r27
    14f8:	28 0f       	add	r18, r24
    14fa:	39 1f       	adc	r19, r25
    14fc:	4a 1f       	adc	r20, r26
    14fe:	5b 1f       	adc	r21, r27
    1500:	0f c0       	rjmp	.+30     	; 0x1520 <getMeasurementTimingBudget+0x9a>
  }
  else if (enables.msrc)
    1502:	8a 81       	ldd	r24, Y+2	; 0x02
    1504:	88 23       	and	r24, r24
    1506:	61 f0       	breq	.+24     	; 0x1520 <getMeasurementTimingBudget+0x9a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
    1508:	88 89       	ldd	r24, Y+16	; 0x10
    150a:	99 89       	ldd	r25, Y+17	; 0x11
    150c:	aa 89       	ldd	r26, Y+18	; 0x12
    150e:	bb 89       	ldd	r27, Y+19	; 0x13
    1510:	8c 56       	subi	r24, 0x6C	; 108
    1512:	9d 4f       	sbci	r25, 0xFD	; 253
    1514:	af 4f       	sbci	r26, 0xFF	; 255
    1516:	bf 4f       	sbci	r27, 0xFF	; 255
    1518:	28 0f       	add	r18, r24
    151a:	39 1f       	adc	r19, r25
    151c:	4a 1f       	adc	r20, r26
    151e:	5b 1f       	adc	r21, r27
  }

  if (enables.pre_range)
    1520:	8c 81       	ldd	r24, Y+4	; 0x04
    1522:	88 23       	and	r24, r24
    1524:	61 f0       	breq	.+24     	; 0x153e <getMeasurementTimingBudget+0xb8>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
    1526:	8c 89       	ldd	r24, Y+20	; 0x14
    1528:	9d 89       	ldd	r25, Y+21	; 0x15
    152a:	ae 89       	ldd	r26, Y+22	; 0x16
    152c:	bf 89       	ldd	r27, Y+23	; 0x17
    152e:	8c 56       	subi	r24, 0x6C	; 108
    1530:	9d 4f       	sbci	r25, 0xFD	; 253
    1532:	af 4f       	sbci	r26, 0xFF	; 255
    1534:	bf 4f       	sbci	r27, 0xFF	; 255
    1536:	28 0f       	add	r18, r24
    1538:	39 1f       	adc	r19, r25
    153a:	4a 1f       	adc	r20, r26
    153c:	5b 1f       	adc	r21, r27
  }

  if (enables.final_range)
    153e:	8d 81       	ldd	r24, Y+5	; 0x05
    1540:	88 23       	and	r24, r24
    1542:	61 f0       	breq	.+24     	; 0x155c <getMeasurementTimingBudget+0xd6>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
    1544:	88 8d       	ldd	r24, Y+24	; 0x18
    1546:	99 8d       	ldd	r25, Y+25	; 0x19
    1548:	aa 8d       	ldd	r26, Y+26	; 0x1a
    154a:	bb 8d       	ldd	r27, Y+27	; 0x1b
    154c:	8a 5d       	subi	r24, 0xDA	; 218
    154e:	9d 4f       	sbci	r25, 0xFD	; 253
    1550:	af 4f       	sbci	r26, 0xFF	; 255
    1552:	bf 4f       	sbci	r27, 0xFF	; 255
    1554:	28 0f       	add	r18, r24
    1556:	39 1f       	adc	r19, r25
    1558:	4a 1f       	adc	r20, r26
    155a:	5b 1f       	adc	r21, r27
  }

  g_measTimBudUs = budget_us; // store for internal reuse
    155c:	20 93 a2 02 	sts	0x02A2, r18
    1560:	30 93 a3 02 	sts	0x02A3, r19
    1564:	40 93 a4 02 	sts	0x02A4, r20
    1568:	50 93 a5 02 	sts	0x02A5, r21
  return budget_us;
}
    156c:	62 2f       	mov	r22, r18
    156e:	73 2f       	mov	r23, r19
    1570:	84 2f       	mov	r24, r20
    1572:	95 2f       	mov	r25, r21
    1574:	6b 96       	adiw	r28, 0x1b	; 27
    1576:	0f b6       	in	r0, 0x3f	; 63
    1578:	f8 94       	cli
    157a:	de bf       	out	0x3e, r29	; 62
    157c:	0f be       	out	0x3f, r0	; 63
    157e:	cd bf       	out	0x3d, r28	; 61
    1580:	cf 91       	pop	r28
    1582:	df 91       	pop	r29
    1584:	1f 91       	pop	r17
    1586:	0f 91       	pop	r16
    1588:	08 95       	ret

0000158a <writeReg32Bit>:
  i2c_write((value     ) & 0xFF);
  i2c_stop();
}

// Write a 32-bit register
void writeReg32Bit(uint8_t reg, uint32_t value){
    158a:	df 92       	push	r13
    158c:	ef 92       	push	r14
    158e:	ff 92       	push	r15
    1590:	0f 93       	push	r16
    1592:	1f 93       	push	r17
    1594:	d8 2e       	mov	r13, r24
    1596:	7a 01       	movw	r14, r20
    1598:	8b 01       	movw	r16, r22
  i2c_start( g_i2cAddr | I2C_WRITE );
    159a:	80 91 34 02 	lds	r24, 0x0234
    159e:	0e 94 34 07 	call	0xe68	; 0xe68 <i2c_start>
  i2c_write(reg);
    15a2:	8d 2d       	mov	r24, r13
    15a4:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_write((value >>24) & 0xFF);
    15a8:	81 2f       	mov	r24, r17
    15aa:	99 27       	eor	r25, r25
    15ac:	aa 27       	eor	r26, r26
    15ae:	bb 27       	eor	r27, r27
    15b0:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_write((value >>16) & 0xFF);
    15b4:	c8 01       	movw	r24, r16
    15b6:	aa 27       	eor	r26, r26
    15b8:	bb 27       	eor	r27, r27
    15ba:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_write((value >> 8) & 0xFF);
    15be:	bb 27       	eor	r27, r27
    15c0:	a1 2f       	mov	r26, r17
    15c2:	90 2f       	mov	r25, r16
    15c4:	8f 2d       	mov	r24, r15
    15c6:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_write((value     ) & 0xFF);
    15ca:	8e 2d       	mov	r24, r14
    15cc:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_stop();
    15d0:	0e 94 95 07 	call	0xf2a	; 0xf2a <i2c_stop>
}
    15d4:	1f 91       	pop	r17
    15d6:	0f 91       	pop	r16
    15d8:	ff 90       	pop	r15
    15da:	ef 90       	pop	r14
    15dc:	df 90       	pop	r13
    15de:	08 95       	ret

000015e0 <writeReg16Bit>:
  i2c_write(value);
  i2c_stop();
}

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
    15e0:	ff 92       	push	r15
    15e2:	0f 93       	push	r16
    15e4:	1f 93       	push	r17
    15e6:	18 2f       	mov	r17, r24
    15e8:	f6 2e       	mov	r15, r22
    15ea:	07 2f       	mov	r16, r23
  i2c_start( g_i2cAddr | I2C_WRITE );
    15ec:	80 91 34 02 	lds	r24, 0x0234
    15f0:	0e 94 34 07 	call	0xe68	; 0xe68 <i2c_start>
  i2c_write(reg);
    15f4:	81 2f       	mov	r24, r17
    15f6:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_write((value >> 8) & 0xFF);
    15fa:	80 2f       	mov	r24, r16
    15fc:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_write((value     ) & 0xFF);
    1600:	8f 2d       	mov	r24, r15
    1602:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_stop();
    1606:	0e 94 95 07 	call	0xf2a	; 0xf2a <i2c_stop>
}
    160a:	1f 91       	pop	r17
    160c:	0f 91       	pop	r16
    160e:	ff 90       	pop	r15
    1610:	08 95       	ret

00001612 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
    1612:	cf 92       	push	r12
    1614:	df 92       	push	r13
    1616:	ef 92       	push	r14
    1618:	ff 92       	push	r15
    161a:	0f 93       	push	r16
    161c:	1f 93       	push	r17
    161e:	df 93       	push	r29
    1620:	cf 93       	push	r28
    1622:	cd b7       	in	r28, 0x3d	; 61
    1624:	de b7       	in	r29, 0x3e	; 62
    1626:	6b 97       	sbiw	r28, 0x1b	; 27
    1628:	0f b6       	in	r0, 0x3f	; 63
    162a:	f8 94       	cli
    162c:	de bf       	out	0x3e, r29	; 62
    162e:	0f be       	out	0x3f, r0	; 63
    1630:	cd bf       	out	0x3d, r28	; 61
    1632:	6b 01       	movw	r12, r22
    1634:	7c 01       	movw	r14, r24
  uint16_t const PreRangeOverhead   = 660;
  uint16_t const FinalRangeOverhead = 550;

  uint32_t const MinTimingBudget = 20000;

  if (budget_us < MinTimingBudget) { return false; }
    1636:	60 32       	cpi	r22, 0x20	; 32
    1638:	2e e4       	ldi	r18, 0x4E	; 78
    163a:	72 07       	cpc	r23, r18
    163c:	20 e0       	ldi	r18, 0x00	; 0
    163e:	82 07       	cpc	r24, r18
    1640:	20 e0       	ldi	r18, 0x00	; 0
    1642:	92 07       	cpc	r25, r18
    1644:	08 f4       	brcc	.+2      	; 0x1648 <setMeasurementTimingBudget+0x36>
    1646:	82 c0       	rjmp	.+260    	; 0x174c <setMeasurementTimingBudget+0x13a>

  uint32_t used_budget_us = StartOverhead + EndOverhead;

  getSequenceStepEnables(&enables);
    1648:	8e 01       	movw	r16, r28
    164a:	0f 5f       	subi	r16, 0xFF	; 255
    164c:	1f 4f       	sbci	r17, 0xFF	; 255
    164e:	c8 01       	movw	r24, r16
    1650:	0e 94 bf 09 	call	0x137e	; 0x137e <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
    1654:	c8 01       	movw	r24, r16
    1656:	be 01       	movw	r22, r28
    1658:	6a 5f       	subi	r22, 0xFA	; 250
    165a:	7f 4f       	sbci	r23, 0xFF	; 255
    165c:	0e 94 f6 09 	call	0x13ec	; 0x13ec <getSequenceStepTimeouts>

  if (enables.tcc)
    1660:	89 81       	ldd	r24, Y+1	; 0x01
    1662:	88 23       	and	r24, r24
    1664:	29 f4       	brne	.+10     	; 0x1670 <setMeasurementTimingBudget+0x5e>
    1666:	28 ee       	ldi	r18, 0xE8	; 232
    1668:	38 e0       	ldi	r19, 0x08	; 8
    166a:	40 e0       	ldi	r20, 0x00	; 0
    166c:	50 e0       	ldi	r21, 0x00	; 0
    166e:	0a c0       	rjmp	.+20     	; 0x1684 <setMeasurementTimingBudget+0x72>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
    1670:	88 89       	ldd	r24, Y+16	; 0x10
    1672:	99 89       	ldd	r25, Y+17	; 0x11
    1674:	aa 89       	ldd	r26, Y+18	; 0x12
    1676:	bb 89       	ldd	r27, Y+19	; 0x13
    1678:	9c 01       	movw	r18, r24
    167a:	ad 01       	movw	r20, r26
    167c:	2a 5c       	subi	r18, 0xCA	; 202
    167e:	34 4f       	sbci	r19, 0xF4	; 244
    1680:	4f 4f       	sbci	r20, 0xFF	; 255
    1682:	5f 4f       	sbci	r21, 0xFF	; 255
  }

  if (enables.dss)
    1684:	8b 81       	ldd	r24, Y+3	; 0x03
    1686:	88 23       	and	r24, r24
    1688:	89 f0       	breq	.+34     	; 0x16ac <setMeasurementTimingBudget+0x9a>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
    168a:	88 89       	ldd	r24, Y+16	; 0x10
    168c:	99 89       	ldd	r25, Y+17	; 0x11
    168e:	aa 89       	ldd	r26, Y+18	; 0x12
    1690:	bb 89       	ldd	r27, Y+19	; 0x13
    1692:	8e 54       	subi	r24, 0x4E	; 78
    1694:	9d 4f       	sbci	r25, 0xFD	; 253
    1696:	af 4f       	sbci	r26, 0xFF	; 255
    1698:	bf 4f       	sbci	r27, 0xFF	; 255
    169a:	88 0f       	add	r24, r24
    169c:	99 1f       	adc	r25, r25
    169e:	aa 1f       	adc	r26, r26
    16a0:	bb 1f       	adc	r27, r27
    16a2:	28 0f       	add	r18, r24
    16a4:	39 1f       	adc	r19, r25
    16a6:	4a 1f       	adc	r20, r26
    16a8:	5b 1f       	adc	r21, r27
    16aa:	0f c0       	rjmp	.+30     	; 0x16ca <setMeasurementTimingBudget+0xb8>
  }
  else if (enables.msrc)
    16ac:	8a 81       	ldd	r24, Y+2	; 0x02
    16ae:	88 23       	and	r24, r24
    16b0:	61 f0       	breq	.+24     	; 0x16ca <setMeasurementTimingBudget+0xb8>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
    16b2:	88 89       	ldd	r24, Y+16	; 0x10
    16b4:	99 89       	ldd	r25, Y+17	; 0x11
    16b6:	aa 89       	ldd	r26, Y+18	; 0x12
    16b8:	bb 89       	ldd	r27, Y+19	; 0x13
    16ba:	8c 56       	subi	r24, 0x6C	; 108
    16bc:	9d 4f       	sbci	r25, 0xFD	; 253
    16be:	af 4f       	sbci	r26, 0xFF	; 255
    16c0:	bf 4f       	sbci	r27, 0xFF	; 255
    16c2:	28 0f       	add	r18, r24
    16c4:	39 1f       	adc	r19, r25
    16c6:	4a 1f       	adc	r20, r26
    16c8:	5b 1f       	adc	r21, r27
  }

  if (enables.pre_range)
    16ca:	0c 81       	ldd	r16, Y+4	; 0x04
    16cc:	00 23       	and	r16, r16
    16ce:	61 f0       	breq	.+24     	; 0x16e8 <setMeasurementTimingBudget+0xd6>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
    16d0:	8c 89       	ldd	r24, Y+20	; 0x14
    16d2:	9d 89       	ldd	r25, Y+21	; 0x15
    16d4:	ae 89       	ldd	r26, Y+22	; 0x16
    16d6:	bf 89       	ldd	r27, Y+23	; 0x17
    16d8:	8c 56       	subi	r24, 0x6C	; 108
    16da:	9d 4f       	sbci	r25, 0xFD	; 253
    16dc:	af 4f       	sbci	r26, 0xFF	; 255
    16de:	bf 4f       	sbci	r27, 0xFF	; 255
    16e0:	28 0f       	add	r18, r24
    16e2:	39 1f       	adc	r19, r25
    16e4:	4a 1f       	adc	r20, r26
    16e6:	5b 1f       	adc	r21, r27
  }

  if (enables.final_range)
    16e8:	8d 81       	ldd	r24, Y+5	; 0x05
    16ea:	88 23       	and	r24, r24
    16ec:	11 f4       	brne	.+4      	; 0x16f2 <setMeasurementTimingBudget+0xe0>
    16ee:	81 e0       	ldi	r24, 0x01	; 1
    16f0:	2e c0       	rjmp	.+92     	; 0x174e <setMeasurementTimingBudget+0x13c>
  {
    used_budget_us += FinalRangeOverhead;
    16f2:	da 01       	movw	r26, r20
    16f4:	c9 01       	movw	r24, r18
    16f6:	8a 5d       	subi	r24, 0xDA	; 218
    16f8:	9d 4f       	sbci	r25, 0xFD	; 253
    16fa:	af 4f       	sbci	r26, 0xFF	; 255
    16fc:	bf 4f       	sbci	r27, 0xFF	; 255
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
    16fe:	c8 16       	cp	r12, r24
    1700:	d9 06       	cpc	r13, r25
    1702:	ea 06       	cpc	r14, r26
    1704:	fb 06       	cpc	r15, r27
    1706:	10 f1       	brcs	.+68     	; 0x174c <setMeasurementTimingBudget+0x13a>
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
    1708:	a7 01       	movw	r20, r14
    170a:	96 01       	movw	r18, r12
    170c:	28 1b       	sub	r18, r24
    170e:	39 0b       	sbc	r19, r25
    1710:	4a 0b       	sbc	r20, r26
    1712:	5b 0b       	sbc	r21, r27
    1714:	ca 01       	movw	r24, r20
    1716:	b9 01       	movw	r22, r18
    1718:	48 85       	ldd	r20, Y+8	; 0x08
    171a:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <timeoutMicrosecondsToMclks>

    if (enables.pre_range)
    171e:	00 23       	and	r16, r16
    1720:	21 f0       	breq	.+8      	; 0x172a <setMeasurementTimingBudget+0x118>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
    1722:	8c 85       	ldd	r24, Y+12	; 0x0c
    1724:	9d 85       	ldd	r25, Y+13	; 0x0d
    1726:	68 0f       	add	r22, r24
    1728:	79 1f       	adc	r23, r25
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
    172a:	cb 01       	movw	r24, r22
    172c:	0e 94 0c 08 	call	0x1018	; 0x1018 <encodeTimeout>
    1730:	bc 01       	movw	r22, r24
    1732:	81 e7       	ldi	r24, 0x71	; 113
    1734:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
    1738:	c0 92 a2 02 	sts	0x02A2, r12
    173c:	d0 92 a3 02 	sts	0x02A3, r13
    1740:	e0 92 a4 02 	sts	0x02A4, r14
    1744:	f0 92 a5 02 	sts	0x02A5, r15
    1748:	81 e0       	ldi	r24, 0x01	; 1
    174a:	01 c0       	rjmp	.+2      	; 0x174e <setMeasurementTimingBudget+0x13c>
    174c:	80 e0       	ldi	r24, 0x00	; 0
  }
  return true;
}
    174e:	6b 96       	adiw	r28, 0x1b	; 27
    1750:	0f b6       	in	r0, 0x3f	; 63
    1752:	f8 94       	cli
    1754:	de bf       	out	0x3e, r29	; 62
    1756:	0f be       	out	0x3f, r0	; 63
    1758:	cd bf       	out	0x3d, r28	; 61
    175a:	cf 91       	pop	r28
    175c:	df 91       	pop	r29
    175e:	1f 91       	pop	r17
    1760:	0f 91       	pop	r16
    1762:	ff 90       	pop	r15
    1764:	ef 90       	pop	r14
    1766:	df 90       	pop	r13
    1768:	cf 90       	pop	r12
    176a:	08 95       	ret

0000176c <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
    176c:	ef 92       	push	r14
    176e:	ff 92       	push	r15
    1770:	0f 93       	push	r16
    1772:	1f 93       	push	r17
    1774:	7b 01       	movw	r14, r22
    1776:	8c 01       	movw	r16, r24
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
    1778:	20 e0       	ldi	r18, 0x00	; 0
    177a:	30 e0       	ldi	r19, 0x00	; 0
    177c:	40 e0       	ldi	r20, 0x00	; 0
    177e:	50 e0       	ldi	r21, 0x00	; 0
    1780:	0e 94 16 15 	call	0x2a2c	; 0x2a2c <__cmpsf2>
    1784:	88 23       	and	r24, r24
    1786:	e4 f0       	brlt	.+56     	; 0x17c0 <setSignalRateLimit+0x54>
    1788:	c8 01       	movw	r24, r16
    178a:	b7 01       	movw	r22, r14
    178c:	28 eb       	ldi	r18, 0xB8	; 184
    178e:	3e ef       	ldi	r19, 0xFE	; 254
    1790:	4f ef       	ldi	r20, 0xFF	; 255
    1792:	53 e4       	ldi	r21, 0x43	; 67
    1794:	0e 94 d0 15 	call	0x2ba0	; 0x2ba0 <__gesf2>
    1798:	18 16       	cp	r1, r24
    179a:	94 f0       	brlt	.+36     	; 0x17c0 <setSignalRateLimit+0x54>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
    179c:	c8 01       	movw	r24, r16
    179e:	b7 01       	movw	r22, r14
    17a0:	20 e0       	ldi	r18, 0x00	; 0
    17a2:	30 e0       	ldi	r19, 0x00	; 0
    17a4:	40 e0       	ldi	r20, 0x00	; 0
    17a6:	53 e4       	ldi	r21, 0x43	; 67
    17a8:	0e 94 d4 15 	call	0x2ba8	; 0x2ba8 <__mulsf3>
    17ac:	0e 94 1a 15 	call	0x2a34	; 0x2a34 <__fixunssfsi>
    17b0:	9b 01       	movw	r18, r22
    17b2:	ac 01       	movw	r20, r24
    17b4:	84 e4       	ldi	r24, 0x44	; 68
    17b6:	b9 01       	movw	r22, r18
    17b8:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <writeReg16Bit>
    17bc:	81 e0       	ldi	r24, 0x01	; 1
    17be:	01 c0       	rjmp	.+2      	; 0x17c2 <setSignalRateLimit+0x56>
  return true;
    17c0:	80 e0       	ldi	r24, 0x00	; 0
}
    17c2:	1f 91       	pop	r17
    17c4:	0f 91       	pop	r16
    17c6:	ff 90       	pop	r15
    17c8:	ef 90       	pop	r14
    17ca:	08 95       	ret

000017cc <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
    17cc:	0f 93       	push	r16
    17ce:	1f 93       	push	r17
    17d0:	18 2f       	mov	r17, r24
    17d2:	06 2f       	mov	r16, r22
  i2c_start( g_i2cAddr | I2C_WRITE );
    17d4:	80 91 34 02 	lds	r24, 0x0234
    17d8:	0e 94 34 07 	call	0xe68	; 0xe68 <i2c_start>
  i2c_write(reg);
    17dc:	81 2f       	mov	r24, r17
    17de:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_write(value);
    17e2:	80 2f       	mov	r24, r16
    17e4:	0e 94 a3 07 	call	0xf46	; 0xf46 <i2c_write>
  i2c_stop();
    17e8:	0e 94 95 07 	call	0xf2a	; 0xf2a <i2c_stop>
}
    17ec:	1f 91       	pop	r17
    17ee:	0f 91       	pop	r16
    17f0:	08 95       	ret

000017f2 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
    17f2:	68 2f       	mov	r22, r24
    17f4:	61 60       	ori	r22, 0x01	; 1
    17f6:	80 e0       	ldi	r24, 0x00	; 0
    17f8:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  startTimeout();
    17fc:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <millis>
    1800:	90 93 a0 02 	sts	0x02A0, r25
    1804:	80 93 9f 02 	sts	0x029F, r24
    1808:	17 c0       	rjmp	.+46     	; 0x1838 <performSingleRefCalibration+0x46>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
  {
    if (checkTimeoutExpired()) { return false; }
    180a:	80 91 49 02 	lds	r24, 0x0249
    180e:	90 91 4a 02 	lds	r25, 0x024A
    1812:	89 2b       	or	r24, r25
    1814:	89 f0       	breq	.+34     	; 0x1838 <performSingleRefCalibration+0x46>
    1816:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <millis>
    181a:	20 91 9f 02 	lds	r18, 0x029F
    181e:	30 91 a0 02 	lds	r19, 0x02A0
    1822:	82 1b       	sub	r24, r18
    1824:	93 0b       	sbc	r25, r19
    1826:	20 91 49 02 	lds	r18, 0x0249
    182a:	30 91 4a 02 	lds	r19, 0x024A
    182e:	28 17       	cp	r18, r24
    1830:	39 07       	cpc	r19, r25
    1832:	10 f4       	brcc	.+4      	; 0x1838 <performSingleRefCalibration+0x46>
    1834:	80 e0       	ldi	r24, 0x00	; 0
    1836:	08 95       	ret
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP

  startTimeout();
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
    1838:	83 e1       	ldi	r24, 0x13	; 19
    183a:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    183e:	90 e0       	ldi	r25, 0x00	; 0
    1840:	87 70       	andi	r24, 0x07	; 7
    1842:	90 70       	andi	r25, 0x00	; 0
    1844:	89 2b       	or	r24, r25
    1846:	09 f3       	breq	.-62     	; 0x180a <performSingleRefCalibration+0x18>
  {
    if (checkTimeoutExpired()) { return false; }
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
    1848:	8b e0       	ldi	r24, 0x0B	; 11
    184a:	61 e0       	ldi	r22, 0x01	; 1
    184c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(SYSRANGE_START, 0x00);
    1850:	80 e0       	ldi	r24, 0x00	; 0
    1852:	60 e0       	ldi	r22, 0x00	; 0
    1854:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    1858:	81 e0       	ldi	r24, 0x01	; 1

  return true;
}
    185a:	08 95       	ret

0000185c <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
    185c:	0f 93       	push	r16
    185e:	1f 93       	push	r17
    1860:	cf 93       	push	r28
    1862:	df 93       	push	r29
    1864:	ec 01       	movw	r28, r24
    1866:	8b 01       	movw	r16, r22
  uint8_t tmp;

  writeReg(0x80, 0x01);
    1868:	80 e8       	ldi	r24, 0x80	; 128
    186a:	61 e0       	ldi	r22, 0x01	; 1
    186c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x01);
    1870:	8f ef       	ldi	r24, 0xFF	; 255
    1872:	61 e0       	ldi	r22, 0x01	; 1
    1874:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x00, 0x00);
    1878:	80 e0       	ldi	r24, 0x00	; 0
    187a:	60 e0       	ldi	r22, 0x00	; 0
    187c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x06);
    1880:	8f ef       	ldi	r24, 0xFF	; 255
    1882:	66 e0       	ldi	r22, 0x06	; 6
    1884:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
    1888:	83 e8       	ldi	r24, 0x83	; 131
    188a:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    188e:	68 2f       	mov	r22, r24
    1890:	64 60       	ori	r22, 0x04	; 4
    1892:	83 e8       	ldi	r24, 0x83	; 131
    1894:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x07);
    1898:	8f ef       	ldi	r24, 0xFF	; 255
    189a:	67 e0       	ldi	r22, 0x07	; 7
    189c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x81, 0x01);
    18a0:	81 e8       	ldi	r24, 0x81	; 129
    18a2:	61 e0       	ldi	r22, 0x01	; 1
    18a4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0x80, 0x01);
    18a8:	80 e8       	ldi	r24, 0x80	; 128
    18aa:	61 e0       	ldi	r22, 0x01	; 1
    18ac:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0x94, 0x6b);
    18b0:	84 e9       	ldi	r24, 0x94	; 148
    18b2:	6b e6       	ldi	r22, 0x6B	; 107
    18b4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x83, 0x00);
    18b8:	83 e8       	ldi	r24, 0x83	; 131
    18ba:	60 e0       	ldi	r22, 0x00	; 0
    18bc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  startTimeout();
    18c0:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <millis>
    18c4:	90 93 a0 02 	sts	0x02A0, r25
    18c8:	80 93 9f 02 	sts	0x029F, r24
    18cc:	17 c0       	rjmp	.+46     	; 0x18fc <getSpadInfo+0xa0>
  while (readReg(0x83) == 0x00)
  {
    if (checkTimeoutExpired()) { return false; }
    18ce:	80 91 49 02 	lds	r24, 0x0249
    18d2:	90 91 4a 02 	lds	r25, 0x024A
    18d6:	89 2b       	or	r24, r25
    18d8:	89 f0       	breq	.+34     	; 0x18fc <getSpadInfo+0xa0>
    18da:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <millis>
    18de:	20 91 9f 02 	lds	r18, 0x029F
    18e2:	30 91 a0 02 	lds	r19, 0x02A0
    18e6:	82 1b       	sub	r24, r18
    18e8:	93 0b       	sbc	r25, r19
    18ea:	20 91 49 02 	lds	r18, 0x0249
    18ee:	30 91 4a 02 	lds	r19, 0x024A
    18f2:	28 17       	cp	r18, r24
    18f4:	39 07       	cpc	r19, r25
    18f6:	10 f4       	brcc	.+4      	; 0x18fc <getSpadInfo+0xa0>
    18f8:	80 e0       	ldi	r24, 0x00	; 0
    18fa:	35 c0       	rjmp	.+106    	; 0x1966 <getSpadInfo+0x10a>
  writeReg(0x80, 0x01);

  writeReg(0x94, 0x6b);
  writeReg(0x83, 0x00);
  startTimeout();
  while (readReg(0x83) == 0x00)
    18fc:	83 e8       	ldi	r24, 0x83	; 131
    18fe:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    1902:	88 23       	and	r24, r24
    1904:	21 f3       	breq	.-56     	; 0x18ce <getSpadInfo+0x72>
  {
    if (checkTimeoutExpired()) { return false; }
  }
  writeReg(0x83, 0x01);
    1906:	83 e8       	ldi	r24, 0x83	; 131
    1908:	61 e0       	ldi	r22, 0x01	; 1
    190a:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  tmp = readReg(0x92);
    190e:	82 e9       	ldi	r24, 0x92	; 146
    1910:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>

  *count = tmp & 0x7f;
    1914:	98 2f       	mov	r25, r24
    1916:	9f 77       	andi	r25, 0x7F	; 127
    1918:	98 83       	st	Y, r25
  *type_is_aperture = (tmp >> 7) & 0x01;
    191a:	88 1f       	adc	r24, r24
    191c:	88 27       	eor	r24, r24
    191e:	88 1f       	adc	r24, r24
    1920:	f8 01       	movw	r30, r16
    1922:	80 83       	st	Z, r24

  writeReg(0x81, 0x00);
    1924:	81 e8       	ldi	r24, 0x81	; 129
    1926:	60 e0       	ldi	r22, 0x00	; 0
    1928:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x06);
    192c:	8f ef       	ldi	r24, 0xFF	; 255
    192e:	66 e0       	ldi	r22, 0x06	; 6
    1930:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
    1934:	83 e8       	ldi	r24, 0x83	; 131
    1936:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    193a:	68 2f       	mov	r22, r24
    193c:	6b 7f       	andi	r22, 0xFB	; 251
    193e:	83 e8       	ldi	r24, 0x83	; 131
    1940:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x01);
    1944:	8f ef       	ldi	r24, 0xFF	; 255
    1946:	61 e0       	ldi	r22, 0x01	; 1
    1948:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x00, 0x01);
    194c:	80 e0       	ldi	r24, 0x00	; 0
    194e:	61 e0       	ldi	r22, 0x01	; 1
    1950:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x00);
    1954:	8f ef       	ldi	r24, 0xFF	; 255
    1956:	60 e0       	ldi	r22, 0x00	; 0
    1958:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x80, 0x00);
    195c:	80 e8       	ldi	r24, 0x80	; 128
    195e:	60 e0       	ldi	r22, 0x00	; 0
    1960:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    1964:	81 e0       	ldi	r24, 0x01	; 1

  return true;
}
    1966:	df 91       	pop	r29
    1968:	cf 91       	pop	r28
    196a:	1f 91       	pop	r17
    196c:	0f 91       	pop	r16
    196e:	08 95       	ret

00001970 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t *extraStats ) {
    1970:	ef 92       	push	r14
    1972:	ff 92       	push	r15
    1974:	0f 93       	push	r16
    1976:	1f 93       	push	r17
    1978:	df 93       	push	r29
    197a:	cf 93       	push	r28
    197c:	cd b7       	in	r28, 0x3d	; 61
    197e:	de b7       	in	r29, 0x3e	; 62
    1980:	2c 97       	sbiw	r28, 0x0c	; 12
    1982:	0f b6       	in	r0, 0x3f	; 63
    1984:	f8 94       	cli
    1986:	de bf       	out	0x3e, r29	; 62
    1988:	0f be       	out	0x3f, r0	; 63
    198a:	cd bf       	out	0x3d, r28	; 61
    198c:	7c 01       	movw	r14, r24
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
    198e:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <millis>
    1992:	90 93 a0 02 	sts	0x02A0, r25
    1996:	80 93 9f 02 	sts	0x029F, r24
    199a:	26 c0       	rjmp	.+76     	; 0x19e8 <readRangeContinuousMillimeters+0x78>
//  return temp;
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
    if (checkTimeoutExpired())
    199c:	80 91 49 02 	lds	r24, 0x0249
    19a0:	90 91 4a 02 	lds	r25, 0x024A
    19a4:	89 2b       	or	r24, r25
    19a6:	01 f1       	breq	.+64     	; 0x19e8 <readRangeContinuousMillimeters+0x78>
    19a8:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <millis>
    19ac:	20 91 9f 02 	lds	r18, 0x029F
    19b0:	30 91 a0 02 	lds	r19, 0x02A0
    19b4:	82 1b       	sub	r24, r18
    19b6:	93 0b       	sbc	r25, r19
    19b8:	20 91 49 02 	lds	r18, 0x0249
    19bc:	30 91 4a 02 	lds	r19, 0x024A
    19c0:	28 17       	cp	r18, r24
    19c2:	39 07       	cpc	r19, r25
    19c4:	88 f4       	brcc	.+34     	; 0x19e8 <readRangeContinuousMillimeters+0x78>
    {
      g_isTimeout = true;
    19c6:	81 e0       	ldi	r24, 0x01	; 1
    19c8:	80 93 4b 02 	sts	0x024B, r24
      printf("T2\m");
    19cc:	00 d0       	rcall	.+0      	; 0x19ce <readRangeContinuousMillimeters+0x5e>
    19ce:	8c e2       	ldi	r24, 0x2C	; 44
    19d0:	92 e0       	ldi	r25, 0x02	; 2
    19d2:	ed b7       	in	r30, 0x3d	; 61
    19d4:	fe b7       	in	r31, 0x3e	; 62
    19d6:	92 83       	std	Z+2, r25	; 0x02
    19d8:	81 83       	std	Z+1, r24	; 0x01
    19da:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
    19de:	0f ef       	ldi	r16, 0xFF	; 255
    19e0:	1f ef       	ldi	r17, 0xFF	; 255
    19e2:	0f 90       	pop	r0
    19e4:	0f 90       	pop	r0
    19e6:	3f c0       	rjmp	.+126    	; 0x1a66 <readRangeContinuousMillimeters+0xf6>
uint16_t readRangeContinuousMillimeters( statInfo_t *extraStats ) {
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
//  return temp;
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
    19e8:	83 e1       	ldi	r24, 0x13	; 19
    19ea:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    19ee:	90 e0       	ldi	r25, 0x00	; 0
    19f0:	87 70       	andi	r24, 0x07	; 7
    19f2:	90 70       	andi	r25, 0x00	; 0
    19f4:	89 2b       	or	r24, r25
    19f6:	91 f2       	breq	.-92     	; 0x199c <readRangeContinuousMillimeters+0x2c>
      printf("T2\m");

      return 65535;
    }
  }
  if( extraStats == 0 ){
    19f8:	e1 14       	cp	r14, r1
    19fa:	f1 04       	cpc	r15, r1
    19fc:	29 f4       	brne	.+10     	; 0x1a08 <readRangeContinuousMillimeters+0x98>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
    19fe:	8e e1       	ldi	r24, 0x1E	; 30
    1a00:	0e 94 76 09 	call	0x12ec	; 0x12ec <readReg16Bit>
    1a04:	8c 01       	movw	r16, r24
    1a06:	2b c0       	rjmp	.+86     	; 0x1a5e <readRangeContinuousMillimeters+0xee>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
    1a08:	84 e1       	ldi	r24, 0x14	; 20
    1a0a:	be 01       	movw	r22, r28
    1a0c:	6f 5f       	subi	r22, 0xFF	; 255
    1a0e:	7f 4f       	sbci	r23, 0xFF	; 255
    1a10:	4c e0       	ldi	r20, 0x0C	; 12
    1a12:	0e 94 cb 08 	call	0x1196	; 0x1196 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]; //>>3;
    1a16:	89 81       	ldd	r24, Y+1	; 0x01
    1a18:	f7 01       	movw	r30, r14
    1a1a:	80 87       	std	Z+8, r24	; 0x08
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
    1a1c:	9b 81       	ldd	r25, Y+3	; 0x03
    1a1e:	80 e0       	ldi	r24, 0x00	; 0
    1a20:	2c 81       	ldd	r18, Y+4	; 0x04
    1a22:	30 e0       	ldi	r19, 0x00	; 0
    1a24:	82 2b       	or	r24, r18
    1a26:	93 2b       	or	r25, r19
    1a28:	97 83       	std	Z+7, r25	; 0x07
    1a2a:	86 83       	std	Z+6, r24	; 0x06
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
    1a2c:	9f 81       	ldd	r25, Y+7	; 0x07
    1a2e:	80 e0       	ldi	r24, 0x00	; 0
    1a30:	28 85       	ldd	r18, Y+8	; 0x08
    1a32:	30 e0       	ldi	r19, 0x00	; 0
    1a34:	82 2b       	or	r24, r18
    1a36:	93 2b       	or	r25, r19
    1a38:	93 83       	std	Z+3, r25	; 0x03
    1a3a:	82 83       	std	Z+2, r24	; 0x02
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];
    1a3c:	99 85       	ldd	r25, Y+9	; 0x09
    1a3e:	80 e0       	ldi	r24, 0x00	; 0
    1a40:	2a 85       	ldd	r18, Y+10	; 0x0a
    1a42:	30 e0       	ldi	r19, 0x00	; 0
    1a44:	82 2b       	or	r24, r18
    1a46:	93 2b       	or	r25, r19
    1a48:	95 83       	std	Z+5, r25	; 0x05
    1a4a:	84 83       	std	Z+4, r24	; 0x04
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
    1a4c:	3b 85       	ldd	r19, Y+11	; 0x0b
    1a4e:	20 e0       	ldi	r18, 0x00	; 0
    1a50:	8c 85       	ldd	r24, Y+12	; 0x0c
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	89 01       	movw	r16, r18
    1a56:	08 2b       	or	r16, r24
    1a58:	19 2b       	or	r17, r25
    extraStats->rawDistance = temp;
    1a5a:	11 83       	std	Z+1, r17	; 0x01
    1a5c:	00 83       	st	Z, r16
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
    1a5e:	8b e0       	ldi	r24, 0x0B	; 11
    1a60:	61 e0       	ldi	r22, 0x01	; 1
    1a62:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  return temp;
}
    1a66:	80 2f       	mov	r24, r16
    1a68:	91 2f       	mov	r25, r17
    1a6a:	2c 96       	adiw	r28, 0x0c	; 12
    1a6c:	0f b6       	in	r0, 0x3f	; 63
    1a6e:	f8 94       	cli
    1a70:	de bf       	out	0x3e, r29	; 62
    1a72:	0f be       	out	0x3f, r0	; 63
    1a74:	cd bf       	out	0x3d, r28	; 61
    1a76:	cf 91       	pop	r28
    1a78:	df 91       	pop	r29
    1a7a:	1f 91       	pop	r17
    1a7c:	0f 91       	pop	r16
    1a7e:	ff 90       	pop	r15
    1a80:	ef 90       	pop	r14
    1a82:	08 95       	ret

00001a84 <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t *extraStats ) {
    1a84:	cf 93       	push	r28
    1a86:	df 93       	push	r29
    1a88:	ec 01       	movw	r28, r24
  writeReg(0x80, 0x01);
    1a8a:	80 e8       	ldi	r24, 0x80	; 128
    1a8c:	61 e0       	ldi	r22, 0x01	; 1
    1a8e:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x01);
    1a92:	8f ef       	ldi	r24, 0xFF	; 255
    1a94:	61 e0       	ldi	r22, 0x01	; 1
    1a96:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x00, 0x00);
    1a9a:	80 e0       	ldi	r24, 0x00	; 0
    1a9c:	60 e0       	ldi	r22, 0x00	; 0
    1a9e:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x91, g_stopVariable);
    1aa2:	81 e9       	ldi	r24, 0x91	; 145
    1aa4:	60 91 a1 02 	lds	r22, 0x02A1
    1aa8:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x00, 0x01);
    1aac:	80 e0       	ldi	r24, 0x00	; 0
    1aae:	61 e0       	ldi	r22, 0x01	; 1
    1ab0:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x00);
    1ab4:	8f ef       	ldi	r24, 0xFF	; 255
    1ab6:	60 e0       	ldi	r22, 0x00	; 0
    1ab8:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x80, 0x00);
    1abc:	80 e8       	ldi	r24, 0x80	; 128
    1abe:	60 e0       	ldi	r22, 0x00	; 0
    1ac0:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(SYSRANGE_START, 0x01);
    1ac4:	80 e0       	ldi	r24, 0x00	; 0
    1ac6:	61 e0       	ldi	r22, 0x01	; 1
    1ac8:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
    1acc:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <millis>
    1ad0:	90 93 a0 02 	sts	0x02A0, r25
    1ad4:	80 93 9f 02 	sts	0x029F, r24
    1ad8:	26 c0       	rjmp	.+76     	; 0x1b26 <readRangeSingleMillimeters+0xa2>
  while (readReg(SYSRANGE_START) & 0x01){
    if (checkTimeoutExpired()){
    1ada:	80 91 49 02 	lds	r24, 0x0249
    1ade:	90 91 4a 02 	lds	r25, 0x024A
    1ae2:	89 2b       	or	r24, r25
    1ae4:	01 f1       	breq	.+64     	; 0x1b26 <readRangeSingleMillimeters+0xa2>
    1ae6:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <millis>
    1aea:	20 91 9f 02 	lds	r18, 0x029F
    1aee:	30 91 a0 02 	lds	r19, 0x02A0
    1af2:	82 1b       	sub	r24, r18
    1af4:	93 0b       	sbc	r25, r19
    1af6:	20 91 49 02 	lds	r18, 0x0249
    1afa:	30 91 4a 02 	lds	r19, 0x024A
    1afe:	28 17       	cp	r18, r24
    1b00:	39 07       	cpc	r19, r25
    1b02:	88 f4       	brcc	.+34     	; 0x1b26 <readRangeSingleMillimeters+0xa2>
      g_isTimeout = true;
    1b04:	81 e0       	ldi	r24, 0x01	; 1
    1b06:	80 93 4b 02 	sts	0x024B, r24
      printf("T1\m");
    1b0a:	00 d0       	rcall	.+0      	; 0x1b0c <readRangeSingleMillimeters+0x88>
    1b0c:	80 e3       	ldi	r24, 0x30	; 48
    1b0e:	92 e0       	ldi	r25, 0x02	; 2
    1b10:	ed b7       	in	r30, 0x3d	; 61
    1b12:	fe b7       	in	r31, 0x3e	; 62
    1b14:	92 83       	std	Z+2, r25	; 0x02
    1b16:	81 83       	std	Z+1, r24	; 0x01
    1b18:	0e 94 70 18 	call	0x30e0	; 0x30e0 <printf>
    1b1c:	2f ef       	ldi	r18, 0xFF	; 255
    1b1e:	3f ef       	ldi	r19, 0xFF	; 255
    1b20:	0f 90       	pop	r0
    1b22:	0f 90       	pop	r0
    1b24:	09 c0       	rjmp	.+18     	; 0x1b38 <readRangeSingleMillimeters+0xb4>
  writeReg(0xFF, 0x00);
  writeReg(0x80, 0x00);
  writeReg(SYSRANGE_START, 0x01);
  // "Wait until start bit has been cleared"
  startTimeout();
  while (readReg(SYSRANGE_START) & 0x01){
    1b26:	80 e0       	ldi	r24, 0x00	; 0
    1b28:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    1b2c:	80 fd       	sbrc	r24, 0
    1b2e:	d5 cf       	rjmp	.-86     	; 0x1ada <readRangeSingleMillimeters+0x56>
      g_isTimeout = true;
      printf("T1\m");
      return 65535;
    }
  }
  return readRangeContinuousMillimeters( extraStats );
    1b30:	ce 01       	movw	r24, r28
    1b32:	0e 94 b8 0c 	call	0x1970	; 0x1970 <readRangeContinuousMillimeters>
    1b36:	9c 01       	movw	r18, r24
}
    1b38:	82 2f       	mov	r24, r18
    1b3a:	93 2f       	mov	r25, r19
    1b3c:	df 91       	pop	r29
    1b3e:	cf 91       	pop	r28
    1b40:	08 95       	ret

00001b42 <stopContinuous>:

// Stop continuous measurements
// based on VL53L0X_StopMeasurement()
void stopContinuous(void)
{
  writeReg(SYSRANGE_START, 0x01); // VL53L0X_REG_SYSRANGE_MODE_SINGLESHOT
    1b42:	80 e0       	ldi	r24, 0x00	; 0
    1b44:	61 e0       	ldi	r22, 0x01	; 1
    1b46:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x01);
    1b4a:	8f ef       	ldi	r24, 0xFF	; 255
    1b4c:	61 e0       	ldi	r22, 0x01	; 1
    1b4e:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x00, 0x00);
    1b52:	80 e0       	ldi	r24, 0x00	; 0
    1b54:	60 e0       	ldi	r22, 0x00	; 0
    1b56:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x91, 0x00);
    1b5a:	81 e9       	ldi	r24, 0x91	; 145
    1b5c:	60 e0       	ldi	r22, 0x00	; 0
    1b5e:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x00, 0x01);
    1b62:	80 e0       	ldi	r24, 0x00	; 0
    1b64:	61 e0       	ldi	r22, 0x01	; 1
    1b66:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x00);
    1b6a:	8f ef       	ldi	r24, 0xFF	; 255
    1b6c:	60 e0       	ldi	r22, 0x00	; 0
    1b6e:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
}
    1b72:	08 95       	ret

00001b74 <startContinuous>:
// often as possible); otherwise, continuous timed mode is used, with the given
// inter-measurement period in milliseconds determining how often the sensor
// takes a measurement.
// based on VL53L0X_StartMeasurement()
void startContinuous(uint32_t period_ms)
{
    1b74:	ef 92       	push	r14
    1b76:	ff 92       	push	r15
    1b78:	0f 93       	push	r16
    1b7a:	1f 93       	push	r17
    1b7c:	7b 01       	movw	r14, r22
    1b7e:	8c 01       	movw	r16, r24
  writeReg(0x80, 0x01);
    1b80:	80 e8       	ldi	r24, 0x80	; 128
    1b82:	61 e0       	ldi	r22, 0x01	; 1
    1b84:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x01);
    1b88:	8f ef       	ldi	r24, 0xFF	; 255
    1b8a:	61 e0       	ldi	r22, 0x01	; 1
    1b8c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x00, 0x00);
    1b90:	80 e0       	ldi	r24, 0x00	; 0
    1b92:	60 e0       	ldi	r22, 0x00	; 0
    1b94:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x91, g_stopVariable);
    1b98:	81 e9       	ldi	r24, 0x91	; 145
    1b9a:	60 91 a1 02 	lds	r22, 0x02A1
    1b9e:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x00, 0x01);
    1ba2:	80 e0       	ldi	r24, 0x00	; 0
    1ba4:	61 e0       	ldi	r22, 0x01	; 1
    1ba6:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x00);
    1baa:	8f ef       	ldi	r24, 0xFF	; 255
    1bac:	60 e0       	ldi	r22, 0x00	; 0
    1bae:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x80, 0x00);
    1bb2:	80 e8       	ldi	r24, 0x80	; 128
    1bb4:	60 e0       	ldi	r22, 0x00	; 0
    1bb6:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  if (period_ms != 0)
    1bba:	e1 14       	cp	r14, r1
    1bbc:	f1 04       	cpc	r15, r1
    1bbe:	01 05       	cpc	r16, r1
    1bc0:	11 05       	cpc	r17, r1
    1bc2:	c1 f0       	breq	.+48     	; 0x1bf4 <startContinuous+0x80>
  {
    // continuous timed mode

    // VL53L0X_SetInterMeasurementPeriodMilliSeconds() begin

    uint16_t osc_calibrate_val = readReg16Bit(OSC_CALIBRATE_VAL);
    1bc4:	88 ef       	ldi	r24, 0xF8	; 248
    1bc6:	0e 94 76 09 	call	0x12ec	; 0x12ec <readReg16Bit>

    if (osc_calibrate_val != 0)
    1bca:	00 97       	sbiw	r24, 0x00	; 0
    1bcc:	49 f0       	breq	.+18     	; 0x1be0 <startContinuous+0x6c>
    {
      period_ms *= osc_calibrate_val;
    1bce:	9c 01       	movw	r18, r24
    1bd0:	40 e0       	ldi	r20, 0x00	; 0
    1bd2:	50 e0       	ldi	r21, 0x00	; 0
    1bd4:	c8 01       	movw	r24, r16
    1bd6:	b7 01       	movw	r22, r14
    1bd8:	0e 94 5f 16 	call	0x2cbe	; 0x2cbe <__mulsi3>
    1bdc:	7b 01       	movw	r14, r22
    1bde:	8c 01       	movw	r16, r24
    }

    writeReg32Bit(SYSTEM_INTERMEASUREMENT_PERIOD, period_ms);
    1be0:	84 e0       	ldi	r24, 0x04	; 4
    1be2:	b8 01       	movw	r22, r16
    1be4:	a7 01       	movw	r20, r14
    1be6:	0e 94 c5 0a 	call	0x158a	; 0x158a <writeReg32Bit>

    // VL53L0X_SetInterMeasurementPeriodMilliSeconds() end

    writeReg(SYSRANGE_START, 0x04); // VL53L0X_REG_SYSRANGE_MODE_TIMED
    1bea:	80 e0       	ldi	r24, 0x00	; 0
    1bec:	64 e0       	ldi	r22, 0x04	; 4
    1bee:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    1bf2:	04 c0       	rjmp	.+8      	; 0x1bfc <startContinuous+0x88>
  }
  else
  {
    // continuous back-to-back mode
    writeReg(SYSRANGE_START, 0x02); // VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK
    1bf4:	80 e0       	ldi	r24, 0x00	; 0
    1bf6:	62 e0       	ldi	r22, 0x02	; 2
    1bf8:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  }
}
    1bfc:	1f 91       	pop	r17
    1bfe:	0f 91       	pop	r16
    1c00:	ff 90       	pop	r15
    1c02:	ef 90       	pop	r14
    1c04:	08 95       	ret

00001c06 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
bool setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
    1c06:	df 92       	push	r13
    1c08:	ef 92       	push	r14
    1c0a:	ff 92       	push	r15
    1c0c:	0f 93       	push	r16
    1c0e:	1f 93       	push	r17
    1c10:	df 93       	push	r29
    1c12:	cf 93       	push	r28
    1c14:	cd b7       	in	r28, 0x3d	; 61
    1c16:	de b7       	in	r29, 0x3e	; 62
    1c18:	6b 97       	sbiw	r28, 0x1b	; 27
    1c1a:	0f b6       	in	r0, 0x3f	; 63
    1c1c:	f8 94       	cli
    1c1e:	de bf       	out	0x3e, r29	; 62
    1c20:	0f be       	out	0x3f, r0	; 63
    1c22:	cd bf       	out	0x3d, r28	; 61
    1c24:	f8 2e       	mov	r15, r24
    1c26:	e6 2e       	mov	r14, r22
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
    1c28:	86 2f       	mov	r24, r22
    1c2a:	86 95       	lsr	r24
    1c2c:	d8 2e       	mov	r13, r24
    1c2e:	da 94       	dec	r13

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
    1c30:	8e 01       	movw	r16, r28
    1c32:	0f 5f       	subi	r16, 0xFF	; 255
    1c34:	1f 4f       	sbci	r17, 0xFF	; 255
    1c36:	c8 01       	movw	r24, r16
    1c38:	0e 94 bf 09 	call	0x137e	; 0x137e <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
    1c3c:	c8 01       	movw	r24, r16
    1c3e:	be 01       	movw	r22, r28
    1c40:	6a 5f       	subi	r22, 0xFA	; 250
    1c42:	7f 4f       	sbci	r23, 0xFF	; 255
    1c44:	0e 94 f6 09 	call	0x13ec	; 0x13ec <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
    1c48:	ff 20       	and	r15, r15
    1c4a:	09 f0       	breq	.+2      	; 0x1c4e <setVcselPulsePeriod+0x48>
    1c4c:	4e c0       	rjmp	.+156    	; 0x1cea <setVcselPulsePeriod+0xe4>
  {
    // "Set phase check limits"
    switch (period_pclks)
    1c4e:	8e e0       	ldi	r24, 0x0E	; 14
    1c50:	e8 16       	cp	r14, r24
    1c52:	a1 f0       	breq	.+40     	; 0x1c7c <setVcselPulsePeriod+0x76>
    1c54:	8e 15       	cp	r24, r14
    1c56:	28 f0       	brcs	.+10     	; 0x1c62 <setVcselPulsePeriod+0x5c>
    1c58:	8c e0       	ldi	r24, 0x0C	; 12
    1c5a:	e8 16       	cp	r14, r24
    1c5c:	09 f0       	breq	.+2      	; 0x1c60 <setVcselPulsePeriod+0x5a>
    1c5e:	03 c1       	rjmp	.+518    	; 0x1e66 <setVcselPulsePeriod+0x260>
    1c60:	08 c0       	rjmp	.+16     	; 0x1c72 <setVcselPulsePeriod+0x6c>
    1c62:	80 e1       	ldi	r24, 0x10	; 16
    1c64:	e8 16       	cp	r14, r24
    1c66:	79 f0       	breq	.+30     	; 0x1c86 <setVcselPulsePeriod+0x80>
    1c68:	82 e1       	ldi	r24, 0x12	; 18
    1c6a:	e8 16       	cp	r14, r24
    1c6c:	09 f0       	breq	.+2      	; 0x1c70 <setVcselPulsePeriod+0x6a>
    1c6e:	fb c0       	rjmp	.+502    	; 0x1e66 <setVcselPulsePeriod+0x260>
    1c70:	0f c0       	rjmp	.+30     	; 0x1c90 <setVcselPulsePeriod+0x8a>
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
    1c72:	87 e5       	ldi	r24, 0x57	; 87
    1c74:	68 e1       	ldi	r22, 0x18	; 24
    1c76:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    1c7a:	0e c0       	rjmp	.+28     	; 0x1c98 <setVcselPulsePeriod+0x92>
        break;

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
    1c7c:	87 e5       	ldi	r24, 0x57	; 87
    1c7e:	60 e3       	ldi	r22, 0x30	; 48
    1c80:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    1c84:	09 c0       	rjmp	.+18     	; 0x1c98 <setVcselPulsePeriod+0x92>
        break;

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
    1c86:	87 e5       	ldi	r24, 0x57	; 87
    1c88:	60 e4       	ldi	r22, 0x40	; 64
    1c8a:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    1c8e:	04 c0       	rjmp	.+8      	; 0x1c98 <setVcselPulsePeriod+0x92>
        break;

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
    1c90:	87 e5       	ldi	r24, 0x57	; 87
    1c92:	60 e5       	ldi	r22, 0x50	; 80
    1c94:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

      default:
        // invalid period
        return false;
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
    1c98:	86 e5       	ldi	r24, 0x56	; 86
    1c9a:	68 e0       	ldi	r22, 0x08	; 8
    1c9c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
    1ca0:	80 e5       	ldi	r24, 0x50	; 80
    1ca2:	6d 2d       	mov	r22, r13
    1ca4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
    1ca8:	6c 89       	ldd	r22, Y+20	; 0x14
    1caa:	7d 89       	ldd	r23, Y+21	; 0x15
    1cac:	8e 89       	ldd	r24, Y+22	; 0x16
    1cae:	9f 89       	ldd	r25, Y+23	; 0x17
    1cb0:	4e 2d       	mov	r20, r14
    1cb2:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <timeoutMicrosecondsToMclks>
    1cb6:	dc 01       	movw	r26, r24
    1cb8:	cb 01       	movw	r24, r22

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
    1cba:	0e 94 0c 08 	call	0x1018	; 0x1018 <encodeTimeout>
    1cbe:	bc 01       	movw	r22, r24
    1cc0:	81 e5       	ldi	r24, 0x51	; 81
    1cc2:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
    1cc6:	68 89       	ldd	r22, Y+16	; 0x10
    1cc8:	79 89       	ldd	r23, Y+17	; 0x11
    1cca:	8a 89       	ldd	r24, Y+18	; 0x12
    1ccc:	9b 89       	ldd	r25, Y+19	; 0x13
    1cce:	4e 2d       	mov	r20, r14
    1cd0:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <timeoutMicrosecondsToMclks>

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
    1cd4:	81 e0       	ldi	r24, 0x01	; 1
    1cd6:	61 30       	cpi	r22, 0x01	; 1
    1cd8:	78 07       	cpc	r23, r24
    1cda:	10 f0       	brcs	.+4      	; 0x1ce0 <setVcselPulsePeriod+0xda>
    1cdc:	6f ef       	ldi	r22, 0xFF	; 255
    1cde:	01 c0       	rjmp	.+2      	; 0x1ce2 <setVcselPulsePeriod+0xdc>
    1ce0:	61 50       	subi	r22, 0x01	; 1
    1ce2:	86 e4       	ldi	r24, 0x46	; 70
    1ce4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    1ce8:	a3 c0       	rjmp	.+326    	; 0x1e30 <setVcselPulsePeriod+0x22a>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
    1cea:	81 e0       	ldi	r24, 0x01	; 1
    1cec:	f8 16       	cp	r15, r24
    1cee:	09 f0       	breq	.+2      	; 0x1cf2 <setVcselPulsePeriod+0xec>
    1cf0:	ba c0       	rjmp	.+372    	; 0x1e66 <setVcselPulsePeriod+0x260>
  {
    switch (period_pclks)
    1cf2:	8a e0       	ldi	r24, 0x0A	; 10
    1cf4:	e8 16       	cp	r14, r24
    1cf6:	69 f1       	breq	.+90     	; 0x1d52 <setVcselPulsePeriod+0x14c>
    1cf8:	8e 15       	cp	r24, r14
    1cfa:	28 f0       	brcs	.+10     	; 0x1d06 <setVcselPulsePeriod+0x100>
    1cfc:	88 e0       	ldi	r24, 0x08	; 8
    1cfe:	e8 16       	cp	r14, r24
    1d00:	09 f0       	breq	.+2      	; 0x1d04 <setVcselPulsePeriod+0xfe>
    1d02:	b1 c0       	rjmp	.+354    	; 0x1e66 <setVcselPulsePeriod+0x260>
    1d04:	09 c0       	rjmp	.+18     	; 0x1d18 <setVcselPulsePeriod+0x112>
    1d06:	8c e0       	ldi	r24, 0x0C	; 12
    1d08:	e8 16       	cp	r14, r24
    1d0a:	09 f4       	brne	.+2      	; 0x1d0e <setVcselPulsePeriod+0x108>
    1d0c:	3f c0       	rjmp	.+126    	; 0x1d8c <setVcselPulsePeriod+0x186>
    1d0e:	8e e0       	ldi	r24, 0x0E	; 14
    1d10:	e8 16       	cp	r14, r24
    1d12:	09 f0       	breq	.+2      	; 0x1d16 <setVcselPulsePeriod+0x110>
    1d14:	a8 c0       	rjmp	.+336    	; 0x1e66 <setVcselPulsePeriod+0x260>
    1d16:	57 c0       	rjmp	.+174    	; 0x1dc6 <setVcselPulsePeriod+0x1c0>
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
    1d18:	88 e4       	ldi	r24, 0x48	; 72
    1d1a:	60 e1       	ldi	r22, 0x10	; 16
    1d1c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
    1d20:	87 e4       	ldi	r24, 0x47	; 71
    1d22:	68 e0       	ldi	r22, 0x08	; 8
    1d24:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
    1d28:	82 e3       	ldi	r24, 0x32	; 50
    1d2a:	62 e0       	ldi	r22, 0x02	; 2
    1d2c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
    1d30:	80 e3       	ldi	r24, 0x30	; 48
    1d32:	6c e0       	ldi	r22, 0x0C	; 12
    1d34:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(0xFF, 0x01);
    1d38:	8f ef       	ldi	r24, 0xFF	; 255
    1d3a:	61 e0       	ldi	r22, 0x01	; 1
    1d3c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
    1d40:	80 e3       	ldi	r24, 0x30	; 48
    1d42:	60 e3       	ldi	r22, 0x30	; 48
    1d44:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(0xFF, 0x00);
    1d48:	8f ef       	ldi	r24, 0xFF	; 255
    1d4a:	60 e0       	ldi	r22, 0x00	; 0
    1d4c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    1d50:	56 c0       	rjmp	.+172    	; 0x1dfe <setVcselPulsePeriod+0x1f8>
        break;

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
    1d52:	88 e4       	ldi	r24, 0x48	; 72
    1d54:	68 e2       	ldi	r22, 0x28	; 40
    1d56:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
    1d5a:	87 e4       	ldi	r24, 0x47	; 71
    1d5c:	68 e0       	ldi	r22, 0x08	; 8
    1d5e:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
    1d62:	82 e3       	ldi	r24, 0x32	; 50
    1d64:	63 e0       	ldi	r22, 0x03	; 3
    1d66:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
    1d6a:	80 e3       	ldi	r24, 0x30	; 48
    1d6c:	69 e0       	ldi	r22, 0x09	; 9
    1d6e:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(0xFF, 0x01);
    1d72:	8f ef       	ldi	r24, 0xFF	; 255
    1d74:	61 e0       	ldi	r22, 0x01	; 1
    1d76:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
    1d7a:	80 e3       	ldi	r24, 0x30	; 48
    1d7c:	60 e2       	ldi	r22, 0x20	; 32
    1d7e:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(0xFF, 0x00);
    1d82:	8f ef       	ldi	r24, 0xFF	; 255
    1d84:	60 e0       	ldi	r22, 0x00	; 0
    1d86:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    1d8a:	39 c0       	rjmp	.+114    	; 0x1dfe <setVcselPulsePeriod+0x1f8>
        break;

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
    1d8c:	88 e4       	ldi	r24, 0x48	; 72
    1d8e:	68 e3       	ldi	r22, 0x38	; 56
    1d90:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
    1d94:	87 e4       	ldi	r24, 0x47	; 71
    1d96:	68 e0       	ldi	r22, 0x08	; 8
    1d98:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
    1d9c:	82 e3       	ldi	r24, 0x32	; 50
    1d9e:	63 e0       	ldi	r22, 0x03	; 3
    1da0:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
    1da4:	80 e3       	ldi	r24, 0x30	; 48
    1da6:	68 e0       	ldi	r22, 0x08	; 8
    1da8:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(0xFF, 0x01);
    1dac:	8f ef       	ldi	r24, 0xFF	; 255
    1dae:	61 e0       	ldi	r22, 0x01	; 1
    1db0:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
    1db4:	80 e3       	ldi	r24, 0x30	; 48
    1db6:	60 e2       	ldi	r22, 0x20	; 32
    1db8:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(0xFF, 0x00);
    1dbc:	8f ef       	ldi	r24, 0xFF	; 255
    1dbe:	60 e0       	ldi	r22, 0x00	; 0
    1dc0:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    1dc4:	1c c0       	rjmp	.+56     	; 0x1dfe <setVcselPulsePeriod+0x1f8>
        break;

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
    1dc6:	88 e4       	ldi	r24, 0x48	; 72
    1dc8:	68 e4       	ldi	r22, 0x48	; 72
    1dca:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
    1dce:	87 e4       	ldi	r24, 0x47	; 71
    1dd0:	68 e0       	ldi	r22, 0x08	; 8
    1dd2:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
    1dd6:	82 e3       	ldi	r24, 0x32	; 50
    1dd8:	63 e0       	ldi	r22, 0x03	; 3
    1dda:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
    1dde:	80 e3       	ldi	r24, 0x30	; 48
    1de0:	67 e0       	ldi	r22, 0x07	; 7
    1de2:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(0xFF, 0x01);
    1de6:	8f ef       	ldi	r24, 0xFF	; 255
    1de8:	61 e0       	ldi	r22, 0x01	; 1
    1dea:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
    1dee:	80 e3       	ldi	r24, 0x30	; 48
    1df0:	60 e2       	ldi	r22, 0x20	; 32
    1df2:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        writeReg(0xFF, 0x00);
    1df6:	8f ef       	ldi	r24, 0xFF	; 255
    1df8:	60 e0       	ldi	r22, 0x00	; 0
    1dfa:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
        // invalid period
        return false;
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
    1dfe:	80 e7       	ldi	r24, 0x70	; 112
    1e00:	6d 2d       	mov	r22, r13
    1e02:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
    1e06:	68 8d       	ldd	r22, Y+24	; 0x18
    1e08:	79 8d       	ldd	r23, Y+25	; 0x19
    1e0a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1e0c:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1e0e:	4e 2d       	mov	r20, r14
    1e10:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <timeoutMicrosecondsToMclks>

    if (enables.pre_range)
    1e14:	8c 81       	ldd	r24, Y+4	; 0x04
    1e16:	88 23       	and	r24, r24
    1e18:	21 f0       	breq	.+8      	; 0x1e22 <setVcselPulsePeriod+0x21c>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
    1e1a:	8c 85       	ldd	r24, Y+12	; 0x0c
    1e1c:	9d 85       	ldd	r25, Y+13	; 0x0d
    1e1e:	68 0f       	add	r22, r24
    1e20:	79 1f       	adc	r23, r25
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
    1e22:	cb 01       	movw	r24, r22
    1e24:	0e 94 0c 08 	call	0x1018	; 0x1018 <encodeTimeout>
    1e28:	bc 01       	movw	r22, r24
    1e2a:	81 e7       	ldi	r24, 0x71	; 113
    1e2c:	0e 94 f0 0a 	call	0x15e0	; 0x15e0 <writeReg16Bit>
    return false;
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
    1e30:	60 91 a2 02 	lds	r22, 0x02A2
    1e34:	70 91 a3 02 	lds	r23, 0x02A3
    1e38:	80 91 a4 02 	lds	r24, 0x02A4
    1e3c:	90 91 a5 02 	lds	r25, 0x02A5
    1e40:	0e 94 09 0b 	call	0x1612	; 0x1612 <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
    1e44:	81 e0       	ldi	r24, 0x01	; 1
    1e46:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    1e4a:	18 2f       	mov	r17, r24
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
    1e4c:	81 e0       	ldi	r24, 0x01	; 1
    1e4e:	62 e0       	ldi	r22, 0x02	; 2
    1e50:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  performSingleRefCalibration(0x0);
    1e54:	80 e0       	ldi	r24, 0x00	; 0
    1e56:	0e 94 f9 0b 	call	0x17f2	; 0x17f2 <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
    1e5a:	81 e0       	ldi	r24, 0x01	; 1
    1e5c:	61 2f       	mov	r22, r17
    1e5e:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    1e62:	81 e0       	ldi	r24, 0x01	; 1
    1e64:	01 c0       	rjmp	.+2      	; 0x1e68 <setVcselPulsePeriod+0x262>

  // VL53L0X_perform_phase_calibration() end

  return true;
    1e66:	80 e0       	ldi	r24, 0x00	; 0
}
    1e68:	6b 96       	adiw	r28, 0x1b	; 27
    1e6a:	0f b6       	in	r0, 0x3f	; 63
    1e6c:	f8 94       	cli
    1e6e:	de bf       	out	0x3e, r29	; 62
    1e70:	0f be       	out	0x3f, r0	; 63
    1e72:	cd bf       	out	0x3d, r28	; 61
    1e74:	cf 91       	pop	r28
    1e76:	df 91       	pop	r29
    1e78:	1f 91       	pop	r17
    1e7a:	0f 91       	pop	r16
    1e7c:	ff 90       	pop	r15
    1e7e:	ef 90       	pop	r14
    1e80:	df 90       	pop	r13
    1e82:	08 95       	ret

00001e84 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X( bool io_2v8 ){
    1e84:	0f 93       	push	r16
    1e86:	1f 93       	push	r17
    1e88:	df 93       	push	r29
    1e8a:	cf 93       	push	r28
    1e8c:	cd b7       	in	r28, 0x3d	; 61
    1e8e:	de b7       	in	r29, 0x3e	; 62
    1e90:	28 97       	sbiw	r28, 0x08	; 8
    1e92:	0f b6       	in	r0, 0x3f	; 63
    1e94:	f8 94       	cli
    1e96:	de bf       	out	0x3e, r29	; 62
    1e98:	0f be       	out	0x3f, r0	; 63
    1e9a:	cd bf       	out	0x3d, r28	; 61
  // VL53L0X_DataInit() begin

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
    1e9c:	88 23       	and	r24, r24
    1e9e:	41 f0       	breq	.+16     	; 0x1eb0 <initVL53L0X+0x2c>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
    1ea0:	89 e8       	ldi	r24, 0x89	; 137
    1ea2:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    1ea6:	68 2f       	mov	r22, r24
    1ea8:	61 60       	ori	r22, 0x01	; 1
    1eaa:	89 e8       	ldi	r24, 0x89	; 137
    1eac:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
    1eb0:	88 e8       	ldi	r24, 0x88	; 136
    1eb2:	60 e0       	ldi	r22, 0x00	; 0
    1eb4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0x80, 0x01);
    1eb8:	80 e8       	ldi	r24, 0x80	; 128
    1eba:	61 e0       	ldi	r22, 0x01	; 1
    1ebc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x01);
    1ec0:	8f ef       	ldi	r24, 0xFF	; 255
    1ec2:	61 e0       	ldi	r22, 0x01	; 1
    1ec4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x00, 0x00);
    1ec8:	80 e0       	ldi	r24, 0x00	; 0
    1eca:	60 e0       	ldi	r22, 0x00	; 0
    1ecc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  g_stopVariable = readReg(0x91);
    1ed0:	81 e9       	ldi	r24, 0x91	; 145
    1ed2:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    1ed6:	80 93 a1 02 	sts	0x02A1, r24
  writeReg(0x00, 0x01);
    1eda:	80 e0       	ldi	r24, 0x00	; 0
    1edc:	61 e0       	ldi	r22, 0x01	; 1
    1ede:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x00);
    1ee2:	8f ef       	ldi	r24, 0xFF	; 255
    1ee4:	60 e0       	ldi	r22, 0x00	; 0
    1ee6:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x80, 0x00);
    1eea:	80 e8       	ldi	r24, 0x80	; 128
    1eec:	60 e0       	ldi	r22, 0x00	; 0
    1eee:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
    1ef2:	80 e6       	ldi	r24, 0x60	; 96
    1ef4:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    1ef8:	68 2f       	mov	r22, r24
    1efa:	62 61       	ori	r22, 0x12	; 18
    1efc:	80 e6       	ldi	r24, 0x60	; 96
    1efe:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
    1f02:	60 e0       	ldi	r22, 0x00	; 0
    1f04:	70 e0       	ldi	r23, 0x00	; 0
    1f06:	80 e8       	ldi	r24, 0x80	; 128
    1f08:	9e e3       	ldi	r25, 0x3E	; 62
    1f0a:	0e 94 b6 0b 	call	0x176c	; 0x176c <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
    1f0e:	81 e0       	ldi	r24, 0x01	; 1
    1f10:	6f ef       	ldi	r22, 0xFF	; 255
    1f12:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
    1f16:	ce 01       	movw	r24, r28
    1f18:	01 96       	adiw	r24, 0x01	; 1
    1f1a:	be 01       	movw	r22, r28
    1f1c:	6e 5f       	subi	r22, 0xFE	; 254
    1f1e:	7f 4f       	sbci	r23, 0xFF	; 255
    1f20:	0e 94 2e 0c 	call	0x185c	; 0x185c <getSpadInfo>
    1f24:	88 23       	and	r24, r24
    1f26:	09 f4       	brne	.+2      	; 0x1f2a <initVL53L0X+0xa6>
    1f28:	e3 c1       	rjmp	.+966    	; 0x22f0 <initVL53L0X+0x46c>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
    1f2a:	80 eb       	ldi	r24, 0xB0	; 176
    1f2c:	be 01       	movw	r22, r28
    1f2e:	6d 5f       	subi	r22, 0xFD	; 253
    1f30:	7f 4f       	sbci	r23, 0xFF	; 255
    1f32:	46 e0       	ldi	r20, 0x06	; 6
    1f34:	0e 94 cb 08 	call	0x1196	; 0x1196 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
    1f38:	8f ef       	ldi	r24, 0xFF	; 255
    1f3a:	61 e0       	ldi	r22, 0x01	; 1
    1f3c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
    1f40:	8f e4       	ldi	r24, 0x4F	; 79
    1f42:	60 e0       	ldi	r22, 0x00	; 0
    1f44:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
    1f48:	8e e4       	ldi	r24, 0x4E	; 78
    1f4a:	6c e2       	ldi	r22, 0x2C	; 44
    1f4c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x00);
    1f50:	8f ef       	ldi	r24, 0xFF	; 255
    1f52:	60 e0       	ldi	r22, 0x00	; 0
    1f54:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
    1f58:	86 eb       	ldi	r24, 0xB6	; 182
    1f5a:	64 eb       	ldi	r22, 0xB4	; 180
    1f5c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
    1f60:	8a 81       	ldd	r24, Y+2	; 0x02
    1f62:	88 23       	and	r24, r24
    1f64:	11 f4       	brne	.+4      	; 0x1f6a <initVL53L0X+0xe6>
    1f66:	70 e0       	ldi	r23, 0x00	; 0
    1f68:	01 c0       	rjmp	.+2      	; 0x1f6c <initVL53L0X+0xe8>
    1f6a:	7c e0       	ldi	r23, 0x0C	; 12
    1f6c:	60 e0       	ldi	r22, 0x00	; 0
    1f6e:	40 e0       	ldi	r20, 0x00	; 0
    1f70:	50 e0       	ldi	r21, 0x00	; 0
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
    1f72:	de 01       	movw	r26, r28
    1f74:	13 96       	adiw	r26, 0x03	; 3
    1f76:	01 e0       	ldi	r16, 0x01	; 1
    1f78:	10 e0       	ldi	r17, 0x00	; 0
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
  writeReg(0xFF, 0x00);
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
    1f7a:	94 2f       	mov	r25, r20
  uint8_t spads_enabled = 0;

  for (uint8_t i = 0; i < 48; i++)
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
    1f7c:	47 17       	cp	r20, r23
    1f7e:	18 f0       	brcs	.+6      	; 0x1f86 <initVL53L0X+0x102>
    1f80:	89 81       	ldd	r24, Y+1	; 0x01
    1f82:	68 17       	cp	r22, r24
    1f84:	b1 f4       	brne	.+44     	; 0x1fb2 <initVL53L0X+0x12e>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
    1f86:	89 2f       	mov	r24, r25
    1f88:	86 95       	lsr	r24
    1f8a:	86 95       	lsr	r24
    1f8c:	86 95       	lsr	r24
    1f8e:	fd 01       	movw	r30, r26
    1f90:	e8 0f       	add	r30, r24
    1f92:	f1 1d       	adc	r31, r1
    1f94:	ca 01       	movw	r24, r20
    1f96:	87 70       	andi	r24, 0x07	; 7
    1f98:	90 70       	andi	r25, 0x00	; 0
    1f9a:	98 01       	movw	r18, r16
    1f9c:	02 c0       	rjmp	.+4      	; 0x1fa2 <initVL53L0X+0x11e>
    1f9e:	22 0f       	add	r18, r18
    1fa0:	33 1f       	adc	r19, r19
    1fa2:	8a 95       	dec	r24
    1fa4:	e2 f7       	brpl	.-8      	; 0x1f9e <initVL53L0X+0x11a>
    1fa6:	c9 01       	movw	r24, r18
    1fa8:	80 95       	com	r24
    1faa:	20 81       	ld	r18, Z
    1fac:	82 23       	and	r24, r18
    1fae:	80 83       	st	Z, r24
    1fb0:	13 c0       	rjmp	.+38     	; 0x1fd8 <initVL53L0X+0x154>
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
    1fb2:	84 2f       	mov	r24, r20
    1fb4:	86 95       	lsr	r24
    1fb6:	86 95       	lsr	r24
    1fb8:	86 95       	lsr	r24
    1fba:	fd 01       	movw	r30, r26
    1fbc:	e8 0f       	add	r30, r24
    1fbe:	f1 1d       	adc	r31, r1
    1fc0:	80 81       	ld	r24, Z
    1fc2:	90 e0       	ldi	r25, 0x00	; 0
    1fc4:	9a 01       	movw	r18, r20
    1fc6:	27 70       	andi	r18, 0x07	; 7
    1fc8:	30 70       	andi	r19, 0x00	; 0
    1fca:	02 c0       	rjmp	.+4      	; 0x1fd0 <initVL53L0X+0x14c>
    1fcc:	95 95       	asr	r25
    1fce:	87 95       	ror	r24
    1fd0:	2a 95       	dec	r18
    1fd2:	e2 f7       	brpl	.-8      	; 0x1fcc <initVL53L0X+0x148>
    1fd4:	80 fd       	sbrc	r24, 0
    {
      spads_enabled++;
    1fd6:	6f 5f       	subi	r22, 0xFF	; 255
    1fd8:	4f 5f       	subi	r20, 0xFF	; 255
    1fda:	5f 4f       	sbci	r21, 0xFF	; 255
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
  uint8_t spads_enabled = 0;

  for (uint8_t i = 0; i < 48; i++)
    1fdc:	40 33       	cpi	r20, 0x30	; 48
    1fde:	51 05       	cpc	r21, r1
    1fe0:	61 f6       	brne	.-104    	; 0x1f7a <initVL53L0X+0xf6>
    {
      spads_enabled++;
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
    1fe2:	80 eb       	ldi	r24, 0xB0	; 176
    1fe4:	be 01       	movw	r22, r28
    1fe6:	6d 5f       	subi	r22, 0xFD	; 253
    1fe8:	7f 4f       	sbci	r23, 0xFF	; 255
    1fea:	46 e0       	ldi	r20, 0x06	; 6
    1fec:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
    1ff0:	8f ef       	ldi	r24, 0xFF	; 255
    1ff2:	61 e0       	ldi	r22, 0x01	; 1
    1ff4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x00, 0x00);
    1ff8:	80 e0       	ldi	r24, 0x00	; 0
    1ffa:	60 e0       	ldi	r22, 0x00	; 0
    1ffc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x00);
    2000:	8f ef       	ldi	r24, 0xFF	; 255
    2002:	60 e0       	ldi	r22, 0x00	; 0
    2004:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x09, 0x00);
    2008:	89 e0       	ldi	r24, 0x09	; 9
    200a:	60 e0       	ldi	r22, 0x00	; 0
    200c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x10, 0x00);
    2010:	80 e1       	ldi	r24, 0x10	; 16
    2012:	60 e0       	ldi	r22, 0x00	; 0
    2014:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x11, 0x00);
    2018:	81 e1       	ldi	r24, 0x11	; 17
    201a:	60 e0       	ldi	r22, 0x00	; 0
    201c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0x24, 0x01);
    2020:	84 e2       	ldi	r24, 0x24	; 36
    2022:	61 e0       	ldi	r22, 0x01	; 1
    2024:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x25, 0xFF);
    2028:	85 e2       	ldi	r24, 0x25	; 37
    202a:	6f ef       	ldi	r22, 0xFF	; 255
    202c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x75, 0x00);
    2030:	85 e7       	ldi	r24, 0x75	; 117
    2032:	60 e0       	ldi	r22, 0x00	; 0
    2034:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x01);
    2038:	8f ef       	ldi	r24, 0xFF	; 255
    203a:	61 e0       	ldi	r22, 0x01	; 1
    203c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x4E, 0x2C);
    2040:	8e e4       	ldi	r24, 0x4E	; 78
    2042:	6c e2       	ldi	r22, 0x2C	; 44
    2044:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x48, 0x00);
    2048:	88 e4       	ldi	r24, 0x48	; 72
    204a:	60 e0       	ldi	r22, 0x00	; 0
    204c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x30, 0x20);
    2050:	80 e3       	ldi	r24, 0x30	; 48
    2052:	60 e2       	ldi	r22, 0x20	; 32
    2054:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x00);
    2058:	8f ef       	ldi	r24, 0xFF	; 255
    205a:	60 e0       	ldi	r22, 0x00	; 0
    205c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x30, 0x09);
    2060:	80 e3       	ldi	r24, 0x30	; 48
    2062:	69 e0       	ldi	r22, 0x09	; 9
    2064:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x54, 0x00);
    2068:	84 e5       	ldi	r24, 0x54	; 84
    206a:	60 e0       	ldi	r22, 0x00	; 0
    206c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x31, 0x04);
    2070:	81 e3       	ldi	r24, 0x31	; 49
    2072:	64 e0       	ldi	r22, 0x04	; 4
    2074:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x32, 0x03);
    2078:	82 e3       	ldi	r24, 0x32	; 50
    207a:	63 e0       	ldi	r22, 0x03	; 3
    207c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x40, 0x83);
    2080:	80 e4       	ldi	r24, 0x40	; 64
    2082:	63 e8       	ldi	r22, 0x83	; 131
    2084:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x46, 0x25);
    2088:	86 e4       	ldi	r24, 0x46	; 70
    208a:	65 e2       	ldi	r22, 0x25	; 37
    208c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x60, 0x00);
    2090:	80 e6       	ldi	r24, 0x60	; 96
    2092:	60 e0       	ldi	r22, 0x00	; 0
    2094:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x27, 0x00);
    2098:	87 e2       	ldi	r24, 0x27	; 39
    209a:	60 e0       	ldi	r22, 0x00	; 0
    209c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x50, 0x06);
    20a0:	80 e5       	ldi	r24, 0x50	; 80
    20a2:	66 e0       	ldi	r22, 0x06	; 6
    20a4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x51, 0x00);
    20a8:	81 e5       	ldi	r24, 0x51	; 81
    20aa:	60 e0       	ldi	r22, 0x00	; 0
    20ac:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x52, 0x96);
    20b0:	82 e5       	ldi	r24, 0x52	; 82
    20b2:	66 e9       	ldi	r22, 0x96	; 150
    20b4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x56, 0x08);
    20b8:	86 e5       	ldi	r24, 0x56	; 86
    20ba:	68 e0       	ldi	r22, 0x08	; 8
    20bc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x57, 0x30);
    20c0:	87 e5       	ldi	r24, 0x57	; 87
    20c2:	60 e3       	ldi	r22, 0x30	; 48
    20c4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x61, 0x00);
    20c8:	81 e6       	ldi	r24, 0x61	; 97
    20ca:	60 e0       	ldi	r22, 0x00	; 0
    20cc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x62, 0x00);
    20d0:	82 e6       	ldi	r24, 0x62	; 98
    20d2:	60 e0       	ldi	r22, 0x00	; 0
    20d4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x64, 0x00);
    20d8:	84 e6       	ldi	r24, 0x64	; 100
    20da:	60 e0       	ldi	r22, 0x00	; 0
    20dc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x65, 0x00);
    20e0:	85 e6       	ldi	r24, 0x65	; 101
    20e2:	60 e0       	ldi	r22, 0x00	; 0
    20e4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x66, 0xA0);
    20e8:	86 e6       	ldi	r24, 0x66	; 102
    20ea:	60 ea       	ldi	r22, 0xA0	; 160
    20ec:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x01);
    20f0:	8f ef       	ldi	r24, 0xFF	; 255
    20f2:	61 e0       	ldi	r22, 0x01	; 1
    20f4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x22, 0x32);
    20f8:	82 e2       	ldi	r24, 0x22	; 34
    20fa:	62 e3       	ldi	r22, 0x32	; 50
    20fc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x47, 0x14);
    2100:	87 e4       	ldi	r24, 0x47	; 71
    2102:	64 e1       	ldi	r22, 0x14	; 20
    2104:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x49, 0xFF);
    2108:	89 e4       	ldi	r24, 0x49	; 73
    210a:	6f ef       	ldi	r22, 0xFF	; 255
    210c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x4A, 0x00);
    2110:	8a e4       	ldi	r24, 0x4A	; 74
    2112:	60 e0       	ldi	r22, 0x00	; 0
    2114:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x00);
    2118:	8f ef       	ldi	r24, 0xFF	; 255
    211a:	60 e0       	ldi	r22, 0x00	; 0
    211c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x7A, 0x0A);
    2120:	8a e7       	ldi	r24, 0x7A	; 122
    2122:	6a e0       	ldi	r22, 0x0A	; 10
    2124:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x7B, 0x00);
    2128:	8b e7       	ldi	r24, 0x7B	; 123
    212a:	60 e0       	ldi	r22, 0x00	; 0
    212c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x78, 0x21);
    2130:	88 e7       	ldi	r24, 0x78	; 120
    2132:	61 e2       	ldi	r22, 0x21	; 33
    2134:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x01);
    2138:	8f ef       	ldi	r24, 0xFF	; 255
    213a:	61 e0       	ldi	r22, 0x01	; 1
    213c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x23, 0x34);
    2140:	83 e2       	ldi	r24, 0x23	; 35
    2142:	64 e3       	ldi	r22, 0x34	; 52
    2144:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x42, 0x00);
    2148:	82 e4       	ldi	r24, 0x42	; 66
    214a:	60 e0       	ldi	r22, 0x00	; 0
    214c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x44, 0xFF);
    2150:	84 e4       	ldi	r24, 0x44	; 68
    2152:	6f ef       	ldi	r22, 0xFF	; 255
    2154:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x45, 0x26);
    2158:	85 e4       	ldi	r24, 0x45	; 69
    215a:	66 e2       	ldi	r22, 0x26	; 38
    215c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x46, 0x05);
    2160:	86 e4       	ldi	r24, 0x46	; 70
    2162:	65 e0       	ldi	r22, 0x05	; 5
    2164:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x40, 0x40);
    2168:	80 e4       	ldi	r24, 0x40	; 64
    216a:	60 e4       	ldi	r22, 0x40	; 64
    216c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x0E, 0x06);
    2170:	8e e0       	ldi	r24, 0x0E	; 14
    2172:	66 e0       	ldi	r22, 0x06	; 6
    2174:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x20, 0x1A);
    2178:	80 e2       	ldi	r24, 0x20	; 32
    217a:	6a e1       	ldi	r22, 0x1A	; 26
    217c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x43, 0x40);
    2180:	83 e4       	ldi	r24, 0x43	; 67
    2182:	60 e4       	ldi	r22, 0x40	; 64
    2184:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x00);
    2188:	8f ef       	ldi	r24, 0xFF	; 255
    218a:	60 e0       	ldi	r22, 0x00	; 0
    218c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x34, 0x03);
    2190:	84 e3       	ldi	r24, 0x34	; 52
    2192:	63 e0       	ldi	r22, 0x03	; 3
    2194:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x35, 0x44);
    2198:	85 e3       	ldi	r24, 0x35	; 53
    219a:	64 e4       	ldi	r22, 0x44	; 68
    219c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x01);
    21a0:	8f ef       	ldi	r24, 0xFF	; 255
    21a2:	61 e0       	ldi	r22, 0x01	; 1
    21a4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x31, 0x04);
    21a8:	81 e3       	ldi	r24, 0x31	; 49
    21aa:	64 e0       	ldi	r22, 0x04	; 4
    21ac:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x4B, 0x09);
    21b0:	8b e4       	ldi	r24, 0x4B	; 75
    21b2:	69 e0       	ldi	r22, 0x09	; 9
    21b4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x4C, 0x05);
    21b8:	8c e4       	ldi	r24, 0x4C	; 76
    21ba:	65 e0       	ldi	r22, 0x05	; 5
    21bc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x4D, 0x04);
    21c0:	8d e4       	ldi	r24, 0x4D	; 77
    21c2:	64 e0       	ldi	r22, 0x04	; 4
    21c4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x00);
    21c8:	8f ef       	ldi	r24, 0xFF	; 255
    21ca:	60 e0       	ldi	r22, 0x00	; 0
    21cc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x44, 0x00);
    21d0:	84 e4       	ldi	r24, 0x44	; 68
    21d2:	60 e0       	ldi	r22, 0x00	; 0
    21d4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x45, 0x20);
    21d8:	85 e4       	ldi	r24, 0x45	; 69
    21da:	60 e2       	ldi	r22, 0x20	; 32
    21dc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x47, 0x08);
    21e0:	87 e4       	ldi	r24, 0x47	; 71
    21e2:	68 e0       	ldi	r22, 0x08	; 8
    21e4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x48, 0x28);
    21e8:	88 e4       	ldi	r24, 0x48	; 72
    21ea:	68 e2       	ldi	r22, 0x28	; 40
    21ec:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x67, 0x00);
    21f0:	87 e6       	ldi	r24, 0x67	; 103
    21f2:	60 e0       	ldi	r22, 0x00	; 0
    21f4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x70, 0x04);
    21f8:	80 e7       	ldi	r24, 0x70	; 112
    21fa:	64 e0       	ldi	r22, 0x04	; 4
    21fc:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x71, 0x01);
    2200:	81 e7       	ldi	r24, 0x71	; 113
    2202:	61 e0       	ldi	r22, 0x01	; 1
    2204:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x72, 0xFE);
    2208:	82 e7       	ldi	r24, 0x72	; 114
    220a:	6e ef       	ldi	r22, 0xFE	; 254
    220c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x76, 0x00);
    2210:	86 e7       	ldi	r24, 0x76	; 118
    2212:	60 e0       	ldi	r22, 0x00	; 0
    2214:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x77, 0x00);
    2218:	87 e7       	ldi	r24, 0x77	; 119
    221a:	60 e0       	ldi	r22, 0x00	; 0
    221c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x01);
    2220:	8f ef       	ldi	r24, 0xFF	; 255
    2222:	61 e0       	ldi	r22, 0x01	; 1
    2224:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x0D, 0x01);
    2228:	8d e0       	ldi	r24, 0x0D	; 13
    222a:	61 e0       	ldi	r22, 0x01	; 1
    222c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x00);
    2230:	8f ef       	ldi	r24, 0xFF	; 255
    2232:	60 e0       	ldi	r22, 0x00	; 0
    2234:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x80, 0x01);
    2238:	80 e8       	ldi	r24, 0x80	; 128
    223a:	61 e0       	ldi	r22, 0x01	; 1
    223c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x01, 0xF8);
    2240:	81 e0       	ldi	r24, 0x01	; 1
    2242:	68 ef       	ldi	r22, 0xF8	; 248
    2244:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  writeReg(0xFF, 0x01);
    2248:	8f ef       	ldi	r24, 0xFF	; 255
    224a:	61 e0       	ldi	r22, 0x01	; 1
    224c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x8E, 0x01);
    2250:	8e e8       	ldi	r24, 0x8E	; 142
    2252:	61 e0       	ldi	r22, 0x01	; 1
    2254:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x00, 0x01);
    2258:	80 e0       	ldi	r24, 0x00	; 0
    225a:	61 e0       	ldi	r22, 0x01	; 1
    225c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0xFF, 0x00);
    2260:	8f ef       	ldi	r24, 0xFF	; 255
    2262:	60 e0       	ldi	r22, 0x00	; 0
    2264:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(0x80, 0x00);
    2268:	80 e8       	ldi	r24, 0x80	; 128
    226a:	60 e0       	ldi	r22, 0x00	; 0
    226c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
    2270:	8a e0       	ldi	r24, 0x0A	; 10
    2272:	64 e0       	ldi	r22, 0x04	; 4
    2274:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
    2278:	84 e8       	ldi	r24, 0x84	; 132
    227a:	0e 94 a9 09 	call	0x1352	; 0x1352 <readReg>
    227e:	68 2f       	mov	r22, r24
    2280:	6f 7e       	andi	r22, 0xEF	; 239
    2282:	84 e8       	ldi	r24, 0x84	; 132
    2284:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
    2288:	8b e0       	ldi	r24, 0x0B	; 11
    228a:	61 e0       	ldi	r22, 0x01	; 1
    228c:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
    2290:	0e 94 43 0a 	call	0x1486	; 0x1486 <getMeasurementTimingBudget>
    2294:	60 93 a2 02 	sts	0x02A2, r22
    2298:	70 93 a3 02 	sts	0x02A3, r23
    229c:	80 93 a4 02 	sts	0x02A4, r24
    22a0:	90 93 a5 02 	sts	0x02A5, r25
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
    22a4:	81 e0       	ldi	r24, 0x01	; 1
    22a6:	68 ee       	ldi	r22, 0xE8	; 232
    22a8:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
    22ac:	60 91 a2 02 	lds	r22, 0x02A2
    22b0:	70 91 a3 02 	lds	r23, 0x02A3
    22b4:	80 91 a4 02 	lds	r24, 0x02A4
    22b8:	90 91 a5 02 	lds	r25, 0x02A5
    22bc:	0e 94 09 0b 	call	0x1612	; 0x1612 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
    22c0:	81 e0       	ldi	r24, 0x01	; 1
    22c2:	61 e0       	ldi	r22, 0x01	; 1
    22c4:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
    22c8:	80 e4       	ldi	r24, 0x40	; 64
    22ca:	0e 94 f9 0b 	call	0x17f2	; 0x17f2 <performSingleRefCalibration>
    22ce:	88 23       	and	r24, r24
    22d0:	79 f0       	breq	.+30     	; 0x22f0 <initVL53L0X+0x46c>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
    22d2:	81 e0       	ldi	r24, 0x01	; 1
    22d4:	62 e0       	ldi	r22, 0x02	; 2
    22d6:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
    22da:	80 e0       	ldi	r24, 0x00	; 0
    22dc:	0e 94 f9 0b 	call	0x17f2	; 0x17f2 <performSingleRefCalibration>
    22e0:	88 23       	and	r24, r24
    22e2:	31 f0       	breq	.+12     	; 0x22f0 <initVL53L0X+0x46c>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
    22e4:	81 e0       	ldi	r24, 0x01	; 1
    22e6:	68 ee       	ldi	r22, 0xE8	; 232
    22e8:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
    22ec:	81 e0       	ldi	r24, 0x01	; 1
    22ee:	01 c0       	rjmp	.+2      	; 0x22f2 <initVL53L0X+0x46e>

  // VL53L0X_PerformRefCalibration() end

  return true;
    22f0:	80 e0       	ldi	r24, 0x00	; 0
}
    22f2:	28 96       	adiw	r28, 0x08	; 8
    22f4:	0f b6       	in	r0, 0x3f	; 63
    22f6:	f8 94       	cli
    22f8:	de bf       	out	0x3e, r29	; 62
    22fa:	0f be       	out	0x3f, r0	; 63
    22fc:	cd bf       	out	0x3d, r28	; 61
    22fe:	cf 91       	pop	r28
    2300:	df 91       	pop	r29
    2302:	1f 91       	pop	r17
    2304:	0f 91       	pop	r16
    2306:	08 95       	ret

00002308 <setAddress>:
}


// Public Methods //////////////////////////////////////////////////////////////

void setAddress(uint8_t new_addr) {
    2308:	1f 93       	push	r17
    230a:	18 2f       	mov	r17, r24
  writeReg( I2C_SLAVE_DEVICE_ADDRESS, (new_addr>>1) & 0x7F );
    230c:	68 2f       	mov	r22, r24
    230e:	66 95       	lsr	r22
    2310:	8a e8       	ldi	r24, 0x8A	; 138
    2312:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <writeReg>
  g_i2cAddr = new_addr;
    2316:	10 93 34 02 	sts	0x0234, r17
}
    231a:	1f 91       	pop	r17
    231c:	08 95       	ret

0000231e <vfprintf>:
    231e:	a1 e1       	ldi	r26, 0x11	; 17
    2320:	b0 e0       	ldi	r27, 0x00	; 0
    2322:	e5 e9       	ldi	r30, 0x95	; 149
    2324:	f1 e1       	ldi	r31, 0x11	; 17
    2326:	0c 94 d3 16 	jmp	0x2da6	; 0x2da6 <__prologue_saves__>
    232a:	3c 01       	movw	r6, r24
    232c:	7f 87       	std	Y+15, r23	; 0x0f
    232e:	6e 87       	std	Y+14, r22	; 0x0e
    2330:	6a 01       	movw	r12, r20
    2332:	fc 01       	movw	r30, r24
    2334:	17 82       	std	Z+7, r1	; 0x07
    2336:	16 82       	std	Z+6, r1	; 0x06
    2338:	83 81       	ldd	r24, Z+3	; 0x03
    233a:	81 fd       	sbrc	r24, 1
    233c:	03 c0       	rjmp	.+6      	; 0x2344 <vfprintf+0x26>
    233e:	6f ef       	ldi	r22, 0xFF	; 255
    2340:	7f ef       	ldi	r23, 0xFF	; 255
    2342:	6f c3       	rjmp	.+1758   	; 0x2a22 <vfprintf+0x704>
    2344:	9e 01       	movw	r18, r28
    2346:	2f 5f       	subi	r18, 0xFF	; 255
    2348:	3f 4f       	sbci	r19, 0xFF	; 255
    234a:	39 8b       	std	Y+17, r19	; 0x11
    234c:	28 8b       	std	Y+16, r18	; 0x10
    234e:	f3 01       	movw	r30, r6
    2350:	23 81       	ldd	r18, Z+3	; 0x03
    2352:	ee 85       	ldd	r30, Y+14	; 0x0e
    2354:	ff 85       	ldd	r31, Y+15	; 0x0f
    2356:	23 fd       	sbrc	r18, 3
    2358:	85 91       	lpm	r24, Z+
    235a:	23 ff       	sbrs	r18, 3
    235c:	81 91       	ld	r24, Z+
    235e:	ff 87       	std	Y+15, r31	; 0x0f
    2360:	ee 87       	std	Y+14, r30	; 0x0e
    2362:	88 23       	and	r24, r24
    2364:	09 f4       	brne	.+2      	; 0x2368 <vfprintf+0x4a>
    2366:	5a c3       	rjmp	.+1716   	; 0x2a1c <vfprintf+0x6fe>
    2368:	85 32       	cpi	r24, 0x25	; 37
    236a:	51 f4       	brne	.+20     	; 0x2380 <vfprintf+0x62>
    236c:	ee 85       	ldd	r30, Y+14	; 0x0e
    236e:	ff 85       	ldd	r31, Y+15	; 0x0f
    2370:	23 fd       	sbrc	r18, 3
    2372:	85 91       	lpm	r24, Z+
    2374:	23 ff       	sbrs	r18, 3
    2376:	81 91       	ld	r24, Z+
    2378:	ff 87       	std	Y+15, r31	; 0x0f
    237a:	ee 87       	std	Y+14, r30	; 0x0e
    237c:	85 32       	cpi	r24, 0x25	; 37
    237e:	29 f4       	brne	.+10     	; 0x238a <vfprintf+0x6c>
    2380:	90 e0       	ldi	r25, 0x00	; 0
    2382:	b3 01       	movw	r22, r6
    2384:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    2388:	e2 cf       	rjmp	.-60     	; 0x234e <vfprintf+0x30>
    238a:	98 2f       	mov	r25, r24
    238c:	10 e0       	ldi	r17, 0x00	; 0
    238e:	88 24       	eor	r8, r8
    2390:	99 24       	eor	r9, r9
    2392:	10 32       	cpi	r17, 0x20	; 32
    2394:	b0 f4       	brcc	.+44     	; 0x23c2 <vfprintf+0xa4>
    2396:	9b 32       	cpi	r25, 0x2B	; 43
    2398:	69 f0       	breq	.+26     	; 0x23b4 <vfprintf+0x96>
    239a:	9c 32       	cpi	r25, 0x2C	; 44
    239c:	28 f4       	brcc	.+10     	; 0x23a8 <vfprintf+0x8a>
    239e:	90 32       	cpi	r25, 0x20	; 32
    23a0:	51 f0       	breq	.+20     	; 0x23b6 <vfprintf+0x98>
    23a2:	93 32       	cpi	r25, 0x23	; 35
    23a4:	71 f4       	brne	.+28     	; 0x23c2 <vfprintf+0xa4>
    23a6:	0b c0       	rjmp	.+22     	; 0x23be <vfprintf+0xa0>
    23a8:	9d 32       	cpi	r25, 0x2D	; 45
    23aa:	39 f0       	breq	.+14     	; 0x23ba <vfprintf+0x9c>
    23ac:	90 33       	cpi	r25, 0x30	; 48
    23ae:	49 f4       	brne	.+18     	; 0x23c2 <vfprintf+0xa4>
    23b0:	11 60       	ori	r17, 0x01	; 1
    23b2:	28 c0       	rjmp	.+80     	; 0x2404 <vfprintf+0xe6>
    23b4:	12 60       	ori	r17, 0x02	; 2
    23b6:	14 60       	ori	r17, 0x04	; 4
    23b8:	25 c0       	rjmp	.+74     	; 0x2404 <vfprintf+0xe6>
    23ba:	18 60       	ori	r17, 0x08	; 8
    23bc:	23 c0       	rjmp	.+70     	; 0x2404 <vfprintf+0xe6>
    23be:	10 61       	ori	r17, 0x10	; 16
    23c0:	21 c0       	rjmp	.+66     	; 0x2404 <vfprintf+0xe6>
    23c2:	17 fd       	sbrc	r17, 7
    23c4:	2a c0       	rjmp	.+84     	; 0x241a <vfprintf+0xfc>
    23c6:	89 2f       	mov	r24, r25
    23c8:	80 53       	subi	r24, 0x30	; 48
    23ca:	8a 30       	cpi	r24, 0x0A	; 10
    23cc:	78 f4       	brcc	.+30     	; 0x23ec <vfprintf+0xce>
    23ce:	16 ff       	sbrs	r17, 6
    23d0:	06 c0       	rjmp	.+12     	; 0x23de <vfprintf+0xc0>
    23d2:	fa e0       	ldi	r31, 0x0A	; 10
    23d4:	9f 9e       	mul	r9, r31
    23d6:	90 2c       	mov	r9, r0
    23d8:	11 24       	eor	r1, r1
    23da:	98 0e       	add	r9, r24
    23dc:	13 c0       	rjmp	.+38     	; 0x2404 <vfprintf+0xe6>
    23de:	3a e0       	ldi	r19, 0x0A	; 10
    23e0:	83 9e       	mul	r8, r19
    23e2:	80 2c       	mov	r8, r0
    23e4:	11 24       	eor	r1, r1
    23e6:	88 0e       	add	r8, r24
    23e8:	10 62       	ori	r17, 0x20	; 32
    23ea:	0c c0       	rjmp	.+24     	; 0x2404 <vfprintf+0xe6>
    23ec:	9e 32       	cpi	r25, 0x2E	; 46
    23ee:	21 f4       	brne	.+8      	; 0x23f8 <vfprintf+0xda>
    23f0:	16 fd       	sbrc	r17, 6
    23f2:	14 c3       	rjmp	.+1576   	; 0x2a1c <vfprintf+0x6fe>
    23f4:	10 64       	ori	r17, 0x40	; 64
    23f6:	06 c0       	rjmp	.+12     	; 0x2404 <vfprintf+0xe6>
    23f8:	9c 36       	cpi	r25, 0x6C	; 108
    23fa:	11 f4       	brne	.+4      	; 0x2400 <vfprintf+0xe2>
    23fc:	10 68       	ori	r17, 0x80	; 128
    23fe:	02 c0       	rjmp	.+4      	; 0x2404 <vfprintf+0xe6>
    2400:	98 36       	cpi	r25, 0x68	; 104
    2402:	59 f4       	brne	.+22     	; 0x241a <vfprintf+0xfc>
    2404:	ee 85       	ldd	r30, Y+14	; 0x0e
    2406:	ff 85       	ldd	r31, Y+15	; 0x0f
    2408:	23 fd       	sbrc	r18, 3
    240a:	95 91       	lpm	r25, Z+
    240c:	23 ff       	sbrs	r18, 3
    240e:	91 91       	ld	r25, Z+
    2410:	ff 87       	std	Y+15, r31	; 0x0f
    2412:	ee 87       	std	Y+14, r30	; 0x0e
    2414:	99 23       	and	r25, r25
    2416:	09 f0       	breq	.+2      	; 0x241a <vfprintf+0xfc>
    2418:	bc cf       	rjmp	.-136    	; 0x2392 <vfprintf+0x74>
    241a:	89 2f       	mov	r24, r25
    241c:	85 54       	subi	r24, 0x45	; 69
    241e:	83 30       	cpi	r24, 0x03	; 3
    2420:	20 f4       	brcc	.+8      	; 0x242a <vfprintf+0x10c>
    2422:	81 2f       	mov	r24, r17
    2424:	80 61       	ori	r24, 0x10	; 16
    2426:	90 5e       	subi	r25, 0xE0	; 224
    2428:	07 c0       	rjmp	.+14     	; 0x2438 <vfprintf+0x11a>
    242a:	89 2f       	mov	r24, r25
    242c:	85 56       	subi	r24, 0x65	; 101
    242e:	83 30       	cpi	r24, 0x03	; 3
    2430:	08 f0       	brcs	.+2      	; 0x2434 <vfprintf+0x116>
    2432:	9f c1       	rjmp	.+830    	; 0x2772 <vfprintf+0x454>
    2434:	81 2f       	mov	r24, r17
    2436:	8f 7e       	andi	r24, 0xEF	; 239
    2438:	86 fd       	sbrc	r24, 6
    243a:	02 c0       	rjmp	.+4      	; 0x2440 <vfprintf+0x122>
    243c:	76 e0       	ldi	r23, 0x06	; 6
    243e:	97 2e       	mov	r9, r23
    2440:	6f e3       	ldi	r22, 0x3F	; 63
    2442:	f6 2e       	mov	r15, r22
    2444:	f8 22       	and	r15, r24
    2446:	95 36       	cpi	r25, 0x65	; 101
    2448:	19 f4       	brne	.+6      	; 0x2450 <vfprintf+0x132>
    244a:	f0 e4       	ldi	r31, 0x40	; 64
    244c:	ff 2a       	or	r15, r31
    244e:	07 c0       	rjmp	.+14     	; 0x245e <vfprintf+0x140>
    2450:	96 36       	cpi	r25, 0x66	; 102
    2452:	19 f4       	brne	.+6      	; 0x245a <vfprintf+0x13c>
    2454:	20 e8       	ldi	r18, 0x80	; 128
    2456:	f2 2a       	or	r15, r18
    2458:	02 c0       	rjmp	.+4      	; 0x245e <vfprintf+0x140>
    245a:	91 10       	cpse	r9, r1
    245c:	9a 94       	dec	r9
    245e:	f7 fe       	sbrs	r15, 7
    2460:	0a c0       	rjmp	.+20     	; 0x2476 <vfprintf+0x158>
    2462:	3b e3       	ldi	r19, 0x3B	; 59
    2464:	39 15       	cp	r19, r9
    2466:	18 f4       	brcc	.+6      	; 0x246e <vfprintf+0x150>
    2468:	5c e3       	ldi	r21, 0x3C	; 60
    246a:	b5 2e       	mov	r11, r21
    246c:	02 c0       	rjmp	.+4      	; 0x2472 <vfprintf+0x154>
    246e:	b9 2c       	mov	r11, r9
    2470:	b3 94       	inc	r11
    2472:	27 e0       	ldi	r18, 0x07	; 7
    2474:	09 c0       	rjmp	.+18     	; 0x2488 <vfprintf+0x16a>
    2476:	47 e0       	ldi	r20, 0x07	; 7
    2478:	49 15       	cp	r20, r9
    247a:	20 f4       	brcc	.+8      	; 0x2484 <vfprintf+0x166>
    247c:	bb 24       	eor	r11, r11
    247e:	47 e0       	ldi	r20, 0x07	; 7
    2480:	94 2e       	mov	r9, r20
    2482:	f7 cf       	rjmp	.-18     	; 0x2472 <vfprintf+0x154>
    2484:	29 2d       	mov	r18, r9
    2486:	bb 24       	eor	r11, r11
    2488:	c6 01       	movw	r24, r12
    248a:	04 96       	adiw	r24, 0x04	; 4
    248c:	9d 87       	std	Y+13, r25	; 0x0d
    248e:	8c 87       	std	Y+12, r24	; 0x0c
    2490:	f6 01       	movw	r30, r12
    2492:	60 81       	ld	r22, Z
    2494:	71 81       	ldd	r23, Z+1	; 0x01
    2496:	82 81       	ldd	r24, Z+2	; 0x02
    2498:	93 81       	ldd	r25, Z+3	; 0x03
    249a:	ae 01       	movw	r20, r28
    249c:	4f 5f       	subi	r20, 0xFF	; 255
    249e:	5f 4f       	sbci	r21, 0xFF	; 255
    24a0:	0b 2d       	mov	r16, r11
    24a2:	0e 94 0a 17 	call	0x2e14	; 0x2e14 <__ftoa_engine>
    24a6:	6c 01       	movw	r12, r24
    24a8:	09 81       	ldd	r16, Y+1	; 0x01
    24aa:	20 2e       	mov	r2, r16
    24ac:	33 24       	eor	r3, r3
    24ae:	00 ff       	sbrs	r16, 0
    24b0:	04 c0       	rjmp	.+8      	; 0x24ba <vfprintf+0x19c>
    24b2:	03 fd       	sbrc	r16, 3
    24b4:	02 c0       	rjmp	.+4      	; 0x24ba <vfprintf+0x19c>
    24b6:	1d e2       	ldi	r17, 0x2D	; 45
    24b8:	09 c0       	rjmp	.+18     	; 0x24cc <vfprintf+0x1ae>
    24ba:	f1 fe       	sbrs	r15, 1
    24bc:	02 c0       	rjmp	.+4      	; 0x24c2 <vfprintf+0x1a4>
    24be:	1b e2       	ldi	r17, 0x2B	; 43
    24c0:	05 c0       	rjmp	.+10     	; 0x24cc <vfprintf+0x1ae>
    24c2:	f2 fc       	sbrc	r15, 2
    24c4:	02 c0       	rjmp	.+4      	; 0x24ca <vfprintf+0x1ac>
    24c6:	10 e0       	ldi	r17, 0x00	; 0
    24c8:	01 c0       	rjmp	.+2      	; 0x24cc <vfprintf+0x1ae>
    24ca:	10 e2       	ldi	r17, 0x20	; 32
    24cc:	c1 01       	movw	r24, r2
    24ce:	8c 70       	andi	r24, 0x0C	; 12
    24d0:	90 70       	andi	r25, 0x00	; 0
    24d2:	89 2b       	or	r24, r25
    24d4:	b9 f1       	breq	.+110    	; 0x2544 <vfprintf+0x226>
    24d6:	11 23       	and	r17, r17
    24d8:	11 f4       	brne	.+4      	; 0x24de <vfprintf+0x1c0>
    24da:	83 e0       	ldi	r24, 0x03	; 3
    24dc:	01 c0       	rjmp	.+2      	; 0x24e0 <vfprintf+0x1c2>
    24de:	84 e0       	ldi	r24, 0x04	; 4
    24e0:	88 15       	cp	r24, r8
    24e2:	10 f0       	brcs	.+4      	; 0x24e8 <vfprintf+0x1ca>
    24e4:	88 24       	eor	r8, r8
    24e6:	0a c0       	rjmp	.+20     	; 0x24fc <vfprintf+0x1de>
    24e8:	88 1a       	sub	r8, r24
    24ea:	f3 fc       	sbrc	r15, 3
    24ec:	07 c0       	rjmp	.+14     	; 0x24fc <vfprintf+0x1de>
    24ee:	80 e2       	ldi	r24, 0x20	; 32
    24f0:	90 e0       	ldi	r25, 0x00	; 0
    24f2:	b3 01       	movw	r22, r6
    24f4:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    24f8:	8a 94       	dec	r8
    24fa:	c9 f7       	brne	.-14     	; 0x24ee <vfprintf+0x1d0>
    24fc:	11 23       	and	r17, r17
    24fe:	29 f0       	breq	.+10     	; 0x250a <vfprintf+0x1ec>
    2500:	81 2f       	mov	r24, r17
    2502:	90 e0       	ldi	r25, 0x00	; 0
    2504:	b3 01       	movw	r22, r6
    2506:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    250a:	23 fe       	sbrs	r2, 3
    250c:	03 c0       	rjmp	.+6      	; 0x2514 <vfprintf+0x1f6>
    250e:	08 e6       	ldi	r16, 0x68	; 104
    2510:	10 e0       	ldi	r17, 0x00	; 0
    2512:	0e c0       	rjmp	.+28     	; 0x2530 <vfprintf+0x212>
    2514:	0c e6       	ldi	r16, 0x6C	; 108
    2516:	10 e0       	ldi	r17, 0x00	; 0
    2518:	0b c0       	rjmp	.+22     	; 0x2530 <vfprintf+0x212>
    251a:	e1 14       	cp	r14, r1
    251c:	f1 04       	cpc	r15, r1
    251e:	09 f0       	breq	.+2      	; 0x2522 <vfprintf+0x204>
    2520:	80 52       	subi	r24, 0x20	; 32
    2522:	90 e0       	ldi	r25, 0x00	; 0
    2524:	b3 01       	movw	r22, r6
    2526:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    252a:	0f 5f       	subi	r16, 0xFF	; 255
    252c:	1f 4f       	sbci	r17, 0xFF	; 255
    252e:	05 c0       	rjmp	.+10     	; 0x253a <vfprintf+0x21c>
    2530:	ef 2c       	mov	r14, r15
    2532:	ff 24       	eor	r15, r15
    2534:	f0 e1       	ldi	r31, 0x10	; 16
    2536:	ef 22       	and	r14, r31
    2538:	ff 24       	eor	r15, r15
    253a:	f8 01       	movw	r30, r16
    253c:	84 91       	lpm	r24, Z+
    253e:	88 23       	and	r24, r24
    2540:	61 f7       	brne	.-40     	; 0x251a <vfprintf+0x1fc>
    2542:	14 c1       	rjmp	.+552    	; 0x276c <vfprintf+0x44e>
    2544:	f7 fe       	sbrs	r15, 7
    2546:	12 c0       	rjmp	.+36     	; 0x256c <vfprintf+0x24e>
    2548:	bc 0c       	add	r11, r12
    254a:	24 fe       	sbrs	r2, 4
    254c:	04 c0       	rjmp	.+8      	; 0x2556 <vfprintf+0x238>
    254e:	8a 81       	ldd	r24, Y+2	; 0x02
    2550:	81 33       	cpi	r24, 0x31	; 49
    2552:	09 f4       	brne	.+2      	; 0x2556 <vfprintf+0x238>
    2554:	ba 94       	dec	r11
    2556:	1b 14       	cp	r1, r11
    2558:	1c f0       	brlt	.+6      	; 0x2560 <vfprintf+0x242>
    255a:	bb 24       	eor	r11, r11
    255c:	b3 94       	inc	r11
    255e:	2d c0       	rjmp	.+90     	; 0x25ba <vfprintf+0x29c>
    2560:	f8 e0       	ldi	r31, 0x08	; 8
    2562:	fb 15       	cp	r31, r11
    2564:	50 f5       	brcc	.+84     	; 0x25ba <vfprintf+0x29c>
    2566:	38 e0       	ldi	r19, 0x08	; 8
    2568:	b3 2e       	mov	r11, r19
    256a:	27 c0       	rjmp	.+78     	; 0x25ba <vfprintf+0x29c>
    256c:	f6 fc       	sbrc	r15, 6
    256e:	25 c0       	rjmp	.+74     	; 0x25ba <vfprintf+0x29c>
    2570:	89 2d       	mov	r24, r9
    2572:	90 e0       	ldi	r25, 0x00	; 0
    2574:	8c 15       	cp	r24, r12
    2576:	9d 05       	cpc	r25, r13
    2578:	4c f0       	brlt	.+18     	; 0x258c <vfprintf+0x26e>
    257a:	2c ef       	ldi	r18, 0xFC	; 252
    257c:	c2 16       	cp	r12, r18
    257e:	2f ef       	ldi	r18, 0xFF	; 255
    2580:	d2 06       	cpc	r13, r18
    2582:	24 f0       	brlt	.+8      	; 0x258c <vfprintf+0x26e>
    2584:	30 e8       	ldi	r19, 0x80	; 128
    2586:	f3 2a       	or	r15, r19
    2588:	01 c0       	rjmp	.+2      	; 0x258c <vfprintf+0x26e>
    258a:	9a 94       	dec	r9
    258c:	99 20       	and	r9, r9
    258e:	49 f0       	breq	.+18     	; 0x25a2 <vfprintf+0x284>
    2590:	e2 e0       	ldi	r30, 0x02	; 2
    2592:	f0 e0       	ldi	r31, 0x00	; 0
    2594:	ec 0f       	add	r30, r28
    2596:	fd 1f       	adc	r31, r29
    2598:	e9 0d       	add	r30, r9
    259a:	f1 1d       	adc	r31, r1
    259c:	80 81       	ld	r24, Z
    259e:	80 33       	cpi	r24, 0x30	; 48
    25a0:	a1 f3       	breq	.-24     	; 0x258a <vfprintf+0x26c>
    25a2:	f7 fe       	sbrs	r15, 7
    25a4:	0a c0       	rjmp	.+20     	; 0x25ba <vfprintf+0x29c>
    25a6:	b9 2c       	mov	r11, r9
    25a8:	b3 94       	inc	r11
    25aa:	89 2d       	mov	r24, r9
    25ac:	90 e0       	ldi	r25, 0x00	; 0
    25ae:	c8 16       	cp	r12, r24
    25b0:	d9 06       	cpc	r13, r25
    25b2:	14 f0       	brlt	.+4      	; 0x25b8 <vfprintf+0x29a>
    25b4:	99 24       	eor	r9, r9
    25b6:	01 c0       	rjmp	.+2      	; 0x25ba <vfprintf+0x29c>
    25b8:	9c 18       	sub	r9, r12
    25ba:	f7 fc       	sbrc	r15, 7
    25bc:	03 c0       	rjmp	.+6      	; 0x25c4 <vfprintf+0x2a6>
    25be:	25 e0       	ldi	r18, 0x05	; 5
    25c0:	30 e0       	ldi	r19, 0x00	; 0
    25c2:	09 c0       	rjmp	.+18     	; 0x25d6 <vfprintf+0x2b8>
    25c4:	1c 14       	cp	r1, r12
    25c6:	1d 04       	cpc	r1, r13
    25c8:	1c f0       	brlt	.+6      	; 0x25d0 <vfprintf+0x2b2>
    25ca:	21 e0       	ldi	r18, 0x01	; 1
    25cc:	30 e0       	ldi	r19, 0x00	; 0
    25ce:	03 c0       	rjmp	.+6      	; 0x25d6 <vfprintf+0x2b8>
    25d0:	96 01       	movw	r18, r12
    25d2:	2f 5f       	subi	r18, 0xFF	; 255
    25d4:	3f 4f       	sbci	r19, 0xFF	; 255
    25d6:	11 23       	and	r17, r17
    25d8:	11 f0       	breq	.+4      	; 0x25de <vfprintf+0x2c0>
    25da:	2f 5f       	subi	r18, 0xFF	; 255
    25dc:	3f 4f       	sbci	r19, 0xFF	; 255
    25de:	99 20       	and	r9, r9
    25e0:	29 f0       	breq	.+10     	; 0x25ec <vfprintf+0x2ce>
    25e2:	89 2d       	mov	r24, r9
    25e4:	90 e0       	ldi	r25, 0x00	; 0
    25e6:	01 96       	adiw	r24, 0x01	; 1
    25e8:	28 0f       	add	r18, r24
    25ea:	39 1f       	adc	r19, r25
    25ec:	88 2d       	mov	r24, r8
    25ee:	90 e0       	ldi	r25, 0x00	; 0
    25f0:	28 17       	cp	r18, r24
    25f2:	39 07       	cpc	r19, r25
    25f4:	14 f0       	brlt	.+4      	; 0x25fa <vfprintf+0x2dc>
    25f6:	88 24       	eor	r8, r8
    25f8:	01 c0       	rjmp	.+2      	; 0x25fc <vfprintf+0x2de>
    25fa:	82 1a       	sub	r8, r18
    25fc:	4f 2c       	mov	r4, r15
    25fe:	55 24       	eor	r5, r5
    2600:	c2 01       	movw	r24, r4
    2602:	89 70       	andi	r24, 0x09	; 9
    2604:	90 70       	andi	r25, 0x00	; 0
    2606:	89 2b       	or	r24, r25
    2608:	39 f0       	breq	.+14     	; 0x2618 <vfprintf+0x2fa>
    260a:	08 c0       	rjmp	.+16     	; 0x261c <vfprintf+0x2fe>
    260c:	80 e2       	ldi	r24, 0x20	; 32
    260e:	90 e0       	ldi	r25, 0x00	; 0
    2610:	b3 01       	movw	r22, r6
    2612:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    2616:	8a 94       	dec	r8
    2618:	88 20       	and	r8, r8
    261a:	c1 f7       	brne	.-16     	; 0x260c <vfprintf+0x2ee>
    261c:	11 23       	and	r17, r17
    261e:	29 f0       	breq	.+10     	; 0x262a <vfprintf+0x30c>
    2620:	81 2f       	mov	r24, r17
    2622:	90 e0       	ldi	r25, 0x00	; 0
    2624:	b3 01       	movw	r22, r6
    2626:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    262a:	43 fe       	sbrs	r4, 3
    262c:	07 c0       	rjmp	.+14     	; 0x263c <vfprintf+0x31e>
    262e:	08 c0       	rjmp	.+16     	; 0x2640 <vfprintf+0x322>
    2630:	80 e3       	ldi	r24, 0x30	; 48
    2632:	90 e0       	ldi	r25, 0x00	; 0
    2634:	b3 01       	movw	r22, r6
    2636:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    263a:	8a 94       	dec	r8
    263c:	88 20       	and	r8, r8
    263e:	c1 f7       	brne	.-16     	; 0x2630 <vfprintf+0x312>
    2640:	f7 fe       	sbrs	r15, 7
    2642:	46 c0       	rjmp	.+140    	; 0x26d0 <vfprintf+0x3b2>
    2644:	86 01       	movw	r16, r12
    2646:	d7 fe       	sbrs	r13, 7
    2648:	02 c0       	rjmp	.+4      	; 0x264e <vfprintf+0x330>
    264a:	00 e0       	ldi	r16, 0x00	; 0
    264c:	10 e0       	ldi	r17, 0x00	; 0
    264e:	76 01       	movw	r14, r12
    2650:	08 94       	sec
    2652:	e1 1c       	adc	r14, r1
    2654:	f1 1c       	adc	r15, r1
    2656:	e0 1a       	sub	r14, r16
    2658:	f1 0a       	sbc	r15, r17
    265a:	41 e0       	ldi	r20, 0x01	; 1
    265c:	50 e0       	ldi	r21, 0x00	; 0
    265e:	4c 0f       	add	r20, r28
    2660:	5d 1f       	adc	r21, r29
    2662:	e4 0e       	add	r14, r20
    2664:	f5 1e       	adc	r15, r21
    2666:	26 01       	movw	r4, r12
    2668:	4b 18       	sub	r4, r11
    266a:	51 08       	sbc	r5, r1
    266c:	89 2d       	mov	r24, r9
    266e:	90 e0       	ldi	r25, 0x00	; 0
    2670:	aa 24       	eor	r10, r10
    2672:	bb 24       	eor	r11, r11
    2674:	a8 1a       	sub	r10, r24
    2676:	b9 0a       	sbc	r11, r25
    2678:	5f ef       	ldi	r21, 0xFF	; 255
    267a:	0f 3f       	cpi	r16, 0xFF	; 255
    267c:	15 07       	cpc	r17, r21
    267e:	29 f4       	brne	.+10     	; 0x268a <vfprintf+0x36c>
    2680:	8e e2       	ldi	r24, 0x2E	; 46
    2682:	90 e0       	ldi	r25, 0x00	; 0
    2684:	b3 01       	movw	r22, r6
    2686:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    268a:	c0 16       	cp	r12, r16
    268c:	d1 06       	cpc	r13, r17
    268e:	34 f0       	brlt	.+12     	; 0x269c <vfprintf+0x37e>
    2690:	40 16       	cp	r4, r16
    2692:	51 06       	cpc	r5, r17
    2694:	1c f4       	brge	.+6      	; 0x269c <vfprintf+0x37e>
    2696:	f7 01       	movw	r30, r14
    2698:	80 81       	ld	r24, Z
    269a:	01 c0       	rjmp	.+2      	; 0x269e <vfprintf+0x380>
    269c:	80 e3       	ldi	r24, 0x30	; 48
    269e:	01 50       	subi	r16, 0x01	; 1
    26a0:	10 40       	sbci	r17, 0x00	; 0
    26a2:	08 94       	sec
    26a4:	e1 1c       	adc	r14, r1
    26a6:	f1 1c       	adc	r15, r1
    26a8:	0a 15       	cp	r16, r10
    26aa:	1b 05       	cpc	r17, r11
    26ac:	2c f0       	brlt	.+10     	; 0x26b8 <vfprintf+0x39a>
    26ae:	90 e0       	ldi	r25, 0x00	; 0
    26b0:	b3 01       	movw	r22, r6
    26b2:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    26b6:	e0 cf       	rjmp	.-64     	; 0x2678 <vfprintf+0x35a>
    26b8:	0c 15       	cp	r16, r12
    26ba:	1d 05       	cpc	r17, r13
    26bc:	39 f4       	brne	.+14     	; 0x26cc <vfprintf+0x3ae>
    26be:	9a 81       	ldd	r25, Y+2	; 0x02
    26c0:	96 33       	cpi	r25, 0x36	; 54
    26c2:	18 f4       	brcc	.+6      	; 0x26ca <vfprintf+0x3ac>
    26c4:	95 33       	cpi	r25, 0x35	; 53
    26c6:	11 f4       	brne	.+4      	; 0x26cc <vfprintf+0x3ae>
    26c8:	24 fe       	sbrs	r2, 4
    26ca:	81 e3       	ldi	r24, 0x31	; 49
    26cc:	90 e0       	ldi	r25, 0x00	; 0
    26ce:	4b c0       	rjmp	.+150    	; 0x2766 <vfprintf+0x448>
    26d0:	8a 81       	ldd	r24, Y+2	; 0x02
    26d2:	81 33       	cpi	r24, 0x31	; 49
    26d4:	09 f0       	breq	.+2      	; 0x26d8 <vfprintf+0x3ba>
    26d6:	0f 7e       	andi	r16, 0xEF	; 239
    26d8:	90 e0       	ldi	r25, 0x00	; 0
    26da:	b3 01       	movw	r22, r6
    26dc:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    26e0:	99 20       	and	r9, r9
    26e2:	a1 f0       	breq	.+40     	; 0x270c <vfprintf+0x3ee>
    26e4:	8e e2       	ldi	r24, 0x2E	; 46
    26e6:	90 e0       	ldi	r25, 0x00	; 0
    26e8:	b3 01       	movw	r22, r6
    26ea:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    26ee:	12 e0       	ldi	r17, 0x02	; 2
    26f0:	e1 e0       	ldi	r30, 0x01	; 1
    26f2:	f0 e0       	ldi	r31, 0x00	; 0
    26f4:	ec 0f       	add	r30, r28
    26f6:	fd 1f       	adc	r31, r29
    26f8:	e1 0f       	add	r30, r17
    26fa:	f1 1d       	adc	r31, r1
    26fc:	1f 5f       	subi	r17, 0xFF	; 255
    26fe:	80 81       	ld	r24, Z
    2700:	90 e0       	ldi	r25, 0x00	; 0
    2702:	b3 01       	movw	r22, r6
    2704:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    2708:	9a 94       	dec	r9
    270a:	91 f7       	brne	.-28     	; 0x26f0 <vfprintf+0x3d2>
    270c:	44 fc       	sbrc	r4, 4
    270e:	03 c0       	rjmp	.+6      	; 0x2716 <vfprintf+0x3f8>
    2710:	85 e6       	ldi	r24, 0x65	; 101
    2712:	90 e0       	ldi	r25, 0x00	; 0
    2714:	02 c0       	rjmp	.+4      	; 0x271a <vfprintf+0x3fc>
    2716:	85 e4       	ldi	r24, 0x45	; 69
    2718:	90 e0       	ldi	r25, 0x00	; 0
    271a:	b3 01       	movw	r22, r6
    271c:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    2720:	d7 fc       	sbrc	r13, 7
    2722:	05 c0       	rjmp	.+10     	; 0x272e <vfprintf+0x410>
    2724:	c1 14       	cp	r12, r1
    2726:	d1 04       	cpc	r13, r1
    2728:	41 f4       	brne	.+16     	; 0x273a <vfprintf+0x41c>
    272a:	04 ff       	sbrs	r16, 4
    272c:	06 c0       	rjmp	.+12     	; 0x273a <vfprintf+0x41c>
    272e:	d0 94       	com	r13
    2730:	c1 94       	neg	r12
    2732:	d1 08       	sbc	r13, r1
    2734:	d3 94       	inc	r13
    2736:	8d e2       	ldi	r24, 0x2D	; 45
    2738:	01 c0       	rjmp	.+2      	; 0x273c <vfprintf+0x41e>
    273a:	8b e2       	ldi	r24, 0x2B	; 43
    273c:	90 e0       	ldi	r25, 0x00	; 0
    273e:	b3 01       	movw	r22, r6
    2740:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    2744:	80 e3       	ldi	r24, 0x30	; 48
    2746:	05 c0       	rjmp	.+10     	; 0x2752 <vfprintf+0x434>
    2748:	8f 5f       	subi	r24, 0xFF	; 255
    274a:	26 ef       	ldi	r18, 0xF6	; 246
    274c:	3f ef       	ldi	r19, 0xFF	; 255
    274e:	c2 0e       	add	r12, r18
    2750:	d3 1e       	adc	r13, r19
    2752:	3a e0       	ldi	r19, 0x0A	; 10
    2754:	c3 16       	cp	r12, r19
    2756:	d1 04       	cpc	r13, r1
    2758:	bc f7       	brge	.-18     	; 0x2748 <vfprintf+0x42a>
    275a:	90 e0       	ldi	r25, 0x00	; 0
    275c:	b3 01       	movw	r22, r6
    275e:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    2762:	c6 01       	movw	r24, r12
    2764:	c0 96       	adiw	r24, 0x30	; 48
    2766:	b3 01       	movw	r22, r6
    2768:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    276c:	cc 84       	ldd	r12, Y+12	; 0x0c
    276e:	dd 84       	ldd	r13, Y+13	; 0x0d
    2770:	52 c1       	rjmp	.+676    	; 0x2a16 <vfprintf+0x6f8>
    2772:	93 36       	cpi	r25, 0x63	; 99
    2774:	31 f0       	breq	.+12     	; 0x2782 <vfprintf+0x464>
    2776:	93 37       	cpi	r25, 0x73	; 115
    2778:	99 f0       	breq	.+38     	; 0x27a0 <vfprintf+0x482>
    277a:	93 35       	cpi	r25, 0x53	; 83
    277c:	09 f0       	breq	.+2      	; 0x2780 <vfprintf+0x462>
    277e:	59 c0       	rjmp	.+178    	; 0x2832 <vfprintf+0x514>
    2780:	23 c0       	rjmp	.+70     	; 0x27c8 <vfprintf+0x4aa>
    2782:	f6 01       	movw	r30, r12
    2784:	80 81       	ld	r24, Z
    2786:	89 83       	std	Y+1, r24	; 0x01
    2788:	5e 01       	movw	r10, r28
    278a:	08 94       	sec
    278c:	a1 1c       	adc	r10, r1
    278e:	b1 1c       	adc	r11, r1
    2790:	22 e0       	ldi	r18, 0x02	; 2
    2792:	30 e0       	ldi	r19, 0x00	; 0
    2794:	c2 0e       	add	r12, r18
    2796:	d3 1e       	adc	r13, r19
    2798:	21 e0       	ldi	r18, 0x01	; 1
    279a:	e2 2e       	mov	r14, r18
    279c:	f1 2c       	mov	r15, r1
    279e:	12 c0       	rjmp	.+36     	; 0x27c4 <vfprintf+0x4a6>
    27a0:	f6 01       	movw	r30, r12
    27a2:	a0 80       	ld	r10, Z
    27a4:	b1 80       	ldd	r11, Z+1	; 0x01
    27a6:	16 fd       	sbrc	r17, 6
    27a8:	03 c0       	rjmp	.+6      	; 0x27b0 <vfprintf+0x492>
    27aa:	6f ef       	ldi	r22, 0xFF	; 255
    27ac:	7f ef       	ldi	r23, 0xFF	; 255
    27ae:	02 c0       	rjmp	.+4      	; 0x27b4 <vfprintf+0x496>
    27b0:	69 2d       	mov	r22, r9
    27b2:	70 e0       	ldi	r23, 0x00	; 0
    27b4:	22 e0       	ldi	r18, 0x02	; 2
    27b6:	30 e0       	ldi	r19, 0x00	; 0
    27b8:	c2 0e       	add	r12, r18
    27ba:	d3 1e       	adc	r13, r19
    27bc:	c5 01       	movw	r24, r10
    27be:	0e 94 ed 17 	call	0x2fda	; 0x2fda <strnlen>
    27c2:	7c 01       	movw	r14, r24
    27c4:	1f 77       	andi	r17, 0x7F	; 127
    27c6:	13 c0       	rjmp	.+38     	; 0x27ee <vfprintf+0x4d0>
    27c8:	f6 01       	movw	r30, r12
    27ca:	a0 80       	ld	r10, Z
    27cc:	b1 80       	ldd	r11, Z+1	; 0x01
    27ce:	16 fd       	sbrc	r17, 6
    27d0:	03 c0       	rjmp	.+6      	; 0x27d8 <vfprintf+0x4ba>
    27d2:	6f ef       	ldi	r22, 0xFF	; 255
    27d4:	7f ef       	ldi	r23, 0xFF	; 255
    27d6:	02 c0       	rjmp	.+4      	; 0x27dc <vfprintf+0x4be>
    27d8:	69 2d       	mov	r22, r9
    27da:	70 e0       	ldi	r23, 0x00	; 0
    27dc:	22 e0       	ldi	r18, 0x02	; 2
    27de:	30 e0       	ldi	r19, 0x00	; 0
    27e0:	c2 0e       	add	r12, r18
    27e2:	d3 1e       	adc	r13, r19
    27e4:	c5 01       	movw	r24, r10
    27e6:	0e 94 e2 17 	call	0x2fc4	; 0x2fc4 <strnlen_P>
    27ea:	7c 01       	movw	r14, r24
    27ec:	10 68       	ori	r17, 0x80	; 128
    27ee:	13 ff       	sbrs	r17, 3
    27f0:	07 c0       	rjmp	.+14     	; 0x2800 <vfprintf+0x4e2>
    27f2:	1b c0       	rjmp	.+54     	; 0x282a <vfprintf+0x50c>
    27f4:	80 e2       	ldi	r24, 0x20	; 32
    27f6:	90 e0       	ldi	r25, 0x00	; 0
    27f8:	b3 01       	movw	r22, r6
    27fa:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    27fe:	8a 94       	dec	r8
    2800:	88 2d       	mov	r24, r8
    2802:	90 e0       	ldi	r25, 0x00	; 0
    2804:	e8 16       	cp	r14, r24
    2806:	f9 06       	cpc	r15, r25
    2808:	a8 f3       	brcs	.-22     	; 0x27f4 <vfprintf+0x4d6>
    280a:	0f c0       	rjmp	.+30     	; 0x282a <vfprintf+0x50c>
    280c:	f5 01       	movw	r30, r10
    280e:	17 fd       	sbrc	r17, 7
    2810:	85 91       	lpm	r24, Z+
    2812:	17 ff       	sbrs	r17, 7
    2814:	81 91       	ld	r24, Z+
    2816:	5f 01       	movw	r10, r30
    2818:	90 e0       	ldi	r25, 0x00	; 0
    281a:	b3 01       	movw	r22, r6
    281c:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    2820:	81 10       	cpse	r8, r1
    2822:	8a 94       	dec	r8
    2824:	08 94       	sec
    2826:	e1 08       	sbc	r14, r1
    2828:	f1 08       	sbc	r15, r1
    282a:	e1 14       	cp	r14, r1
    282c:	f1 04       	cpc	r15, r1
    282e:	71 f7       	brne	.-36     	; 0x280c <vfprintf+0x4ee>
    2830:	f2 c0       	rjmp	.+484    	; 0x2a16 <vfprintf+0x6f8>
    2832:	94 36       	cpi	r25, 0x64	; 100
    2834:	11 f0       	breq	.+4      	; 0x283a <vfprintf+0x51c>
    2836:	99 36       	cpi	r25, 0x69	; 105
    2838:	89 f5       	brne	.+98     	; 0x289c <vfprintf+0x57e>
    283a:	17 ff       	sbrs	r17, 7
    283c:	08 c0       	rjmp	.+16     	; 0x284e <vfprintf+0x530>
    283e:	f6 01       	movw	r30, r12
    2840:	20 81       	ld	r18, Z
    2842:	31 81       	ldd	r19, Z+1	; 0x01
    2844:	42 81       	ldd	r20, Z+2	; 0x02
    2846:	53 81       	ldd	r21, Z+3	; 0x03
    2848:	84 e0       	ldi	r24, 0x04	; 4
    284a:	90 e0       	ldi	r25, 0x00	; 0
    284c:	0a c0       	rjmp	.+20     	; 0x2862 <vfprintf+0x544>
    284e:	f6 01       	movw	r30, r12
    2850:	80 81       	ld	r24, Z
    2852:	91 81       	ldd	r25, Z+1	; 0x01
    2854:	9c 01       	movw	r18, r24
    2856:	44 27       	eor	r20, r20
    2858:	37 fd       	sbrc	r19, 7
    285a:	40 95       	com	r20
    285c:	54 2f       	mov	r21, r20
    285e:	82 e0       	ldi	r24, 0x02	; 2
    2860:	90 e0       	ldi	r25, 0x00	; 0
    2862:	c8 0e       	add	r12, r24
    2864:	d9 1e       	adc	r13, r25
    2866:	9f e6       	ldi	r25, 0x6F	; 111
    2868:	f9 2e       	mov	r15, r25
    286a:	f1 22       	and	r15, r17
    286c:	57 ff       	sbrs	r21, 7
    286e:	09 c0       	rjmp	.+18     	; 0x2882 <vfprintf+0x564>
    2870:	50 95       	com	r21
    2872:	40 95       	com	r20
    2874:	30 95       	com	r19
    2876:	21 95       	neg	r18
    2878:	3f 4f       	sbci	r19, 0xFF	; 255
    287a:	4f 4f       	sbci	r20, 0xFF	; 255
    287c:	5f 4f       	sbci	r21, 0xFF	; 255
    287e:	90 e8       	ldi	r25, 0x80	; 128
    2880:	f9 2a       	or	r15, r25
    2882:	ca 01       	movw	r24, r20
    2884:	b9 01       	movw	r22, r18
    2886:	ae 01       	movw	r20, r28
    2888:	4f 5f       	subi	r20, 0xFF	; 255
    288a:	5f 4f       	sbci	r21, 0xFF	; 255
    288c:	2a e0       	ldi	r18, 0x0A	; 10
    288e:	30 e0       	ldi	r19, 0x00	; 0
    2890:	0e 94 c1 18 	call	0x3182	; 0x3182 <__ultoa_invert>
    2894:	e8 2e       	mov	r14, r24
    2896:	e8 89       	ldd	r30, Y+16	; 0x10
    2898:	ee 1a       	sub	r14, r30
    289a:	41 c0       	rjmp	.+130    	; 0x291e <vfprintf+0x600>
    289c:	95 37       	cpi	r25, 0x75	; 117
    289e:	21 f4       	brne	.+8      	; 0x28a8 <vfprintf+0x58a>
    28a0:	1f 7e       	andi	r17, 0xEF	; 239
    28a2:	2a e0       	ldi	r18, 0x0A	; 10
    28a4:	30 e0       	ldi	r19, 0x00	; 0
    28a6:	1c c0       	rjmp	.+56     	; 0x28e0 <vfprintf+0x5c2>
    28a8:	19 7f       	andi	r17, 0xF9	; 249
    28aa:	9f 36       	cpi	r25, 0x6F	; 111
    28ac:	61 f0       	breq	.+24     	; 0x28c6 <vfprintf+0x5a8>
    28ae:	90 37       	cpi	r25, 0x70	; 112
    28b0:	20 f4       	brcc	.+8      	; 0x28ba <vfprintf+0x59c>
    28b2:	98 35       	cpi	r25, 0x58	; 88
    28b4:	09 f0       	breq	.+2      	; 0x28b8 <vfprintf+0x59a>
    28b6:	b2 c0       	rjmp	.+356    	; 0x2a1c <vfprintf+0x6fe>
    28b8:	0f c0       	rjmp	.+30     	; 0x28d8 <vfprintf+0x5ba>
    28ba:	90 37       	cpi	r25, 0x70	; 112
    28bc:	39 f0       	breq	.+14     	; 0x28cc <vfprintf+0x5ae>
    28be:	98 37       	cpi	r25, 0x78	; 120
    28c0:	09 f0       	breq	.+2      	; 0x28c4 <vfprintf+0x5a6>
    28c2:	ac c0       	rjmp	.+344    	; 0x2a1c <vfprintf+0x6fe>
    28c4:	04 c0       	rjmp	.+8      	; 0x28ce <vfprintf+0x5b0>
    28c6:	28 e0       	ldi	r18, 0x08	; 8
    28c8:	30 e0       	ldi	r19, 0x00	; 0
    28ca:	0a c0       	rjmp	.+20     	; 0x28e0 <vfprintf+0x5c2>
    28cc:	10 61       	ori	r17, 0x10	; 16
    28ce:	14 fd       	sbrc	r17, 4
    28d0:	14 60       	ori	r17, 0x04	; 4
    28d2:	20 e1       	ldi	r18, 0x10	; 16
    28d4:	30 e0       	ldi	r19, 0x00	; 0
    28d6:	04 c0       	rjmp	.+8      	; 0x28e0 <vfprintf+0x5c2>
    28d8:	14 fd       	sbrc	r17, 4
    28da:	16 60       	ori	r17, 0x06	; 6
    28dc:	20 e1       	ldi	r18, 0x10	; 16
    28de:	32 e0       	ldi	r19, 0x02	; 2
    28e0:	17 ff       	sbrs	r17, 7
    28e2:	08 c0       	rjmp	.+16     	; 0x28f4 <vfprintf+0x5d6>
    28e4:	f6 01       	movw	r30, r12
    28e6:	60 81       	ld	r22, Z
    28e8:	71 81       	ldd	r23, Z+1	; 0x01
    28ea:	82 81       	ldd	r24, Z+2	; 0x02
    28ec:	93 81       	ldd	r25, Z+3	; 0x03
    28ee:	44 e0       	ldi	r20, 0x04	; 4
    28f0:	50 e0       	ldi	r21, 0x00	; 0
    28f2:	08 c0       	rjmp	.+16     	; 0x2904 <vfprintf+0x5e6>
    28f4:	f6 01       	movw	r30, r12
    28f6:	80 81       	ld	r24, Z
    28f8:	91 81       	ldd	r25, Z+1	; 0x01
    28fa:	bc 01       	movw	r22, r24
    28fc:	80 e0       	ldi	r24, 0x00	; 0
    28fe:	90 e0       	ldi	r25, 0x00	; 0
    2900:	42 e0       	ldi	r20, 0x02	; 2
    2902:	50 e0       	ldi	r21, 0x00	; 0
    2904:	c4 0e       	add	r12, r20
    2906:	d5 1e       	adc	r13, r21
    2908:	ae 01       	movw	r20, r28
    290a:	4f 5f       	subi	r20, 0xFF	; 255
    290c:	5f 4f       	sbci	r21, 0xFF	; 255
    290e:	0e 94 c1 18 	call	0x3182	; 0x3182 <__ultoa_invert>
    2912:	e8 2e       	mov	r14, r24
    2914:	58 89       	ldd	r21, Y+16	; 0x10
    2916:	e5 1a       	sub	r14, r21
    2918:	8f e7       	ldi	r24, 0x7F	; 127
    291a:	f8 2e       	mov	r15, r24
    291c:	f1 22       	and	r15, r17
    291e:	f6 fe       	sbrs	r15, 6
    2920:	0b c0       	rjmp	.+22     	; 0x2938 <vfprintf+0x61a>
    2922:	8e ef       	ldi	r24, 0xFE	; 254
    2924:	f8 22       	and	r15, r24
    2926:	e9 14       	cp	r14, r9
    2928:	38 f4       	brcc	.+14     	; 0x2938 <vfprintf+0x61a>
    292a:	f4 fe       	sbrs	r15, 4
    292c:	07 c0       	rjmp	.+14     	; 0x293c <vfprintf+0x61e>
    292e:	f2 fc       	sbrc	r15, 2
    2930:	05 c0       	rjmp	.+10     	; 0x293c <vfprintf+0x61e>
    2932:	9f ee       	ldi	r25, 0xEF	; 239
    2934:	f9 22       	and	r15, r25
    2936:	02 c0       	rjmp	.+4      	; 0x293c <vfprintf+0x61e>
    2938:	1e 2d       	mov	r17, r14
    293a:	01 c0       	rjmp	.+2      	; 0x293e <vfprintf+0x620>
    293c:	19 2d       	mov	r17, r9
    293e:	f4 fe       	sbrs	r15, 4
    2940:	0d c0       	rjmp	.+26     	; 0x295c <vfprintf+0x63e>
    2942:	fe 01       	movw	r30, r28
    2944:	ee 0d       	add	r30, r14
    2946:	f1 1d       	adc	r31, r1
    2948:	80 81       	ld	r24, Z
    294a:	80 33       	cpi	r24, 0x30	; 48
    294c:	19 f4       	brne	.+6      	; 0x2954 <vfprintf+0x636>
    294e:	e9 ee       	ldi	r30, 0xE9	; 233
    2950:	fe 22       	and	r15, r30
    2952:	08 c0       	rjmp	.+16     	; 0x2964 <vfprintf+0x646>
    2954:	1f 5f       	subi	r17, 0xFF	; 255
    2956:	f2 fe       	sbrs	r15, 2
    2958:	05 c0       	rjmp	.+10     	; 0x2964 <vfprintf+0x646>
    295a:	03 c0       	rjmp	.+6      	; 0x2962 <vfprintf+0x644>
    295c:	8f 2d       	mov	r24, r15
    295e:	86 78       	andi	r24, 0x86	; 134
    2960:	09 f0       	breq	.+2      	; 0x2964 <vfprintf+0x646>
    2962:	1f 5f       	subi	r17, 0xFF	; 255
    2964:	0f 2d       	mov	r16, r15
    2966:	f3 fc       	sbrc	r15, 3
    2968:	14 c0       	rjmp	.+40     	; 0x2992 <vfprintf+0x674>
    296a:	f0 fe       	sbrs	r15, 0
    296c:	0f c0       	rjmp	.+30     	; 0x298c <vfprintf+0x66e>
    296e:	18 15       	cp	r17, r8
    2970:	10 f0       	brcs	.+4      	; 0x2976 <vfprintf+0x658>
    2972:	9e 2c       	mov	r9, r14
    2974:	0b c0       	rjmp	.+22     	; 0x298c <vfprintf+0x66e>
    2976:	9e 2c       	mov	r9, r14
    2978:	98 0c       	add	r9, r8
    297a:	91 1a       	sub	r9, r17
    297c:	18 2d       	mov	r17, r8
    297e:	06 c0       	rjmp	.+12     	; 0x298c <vfprintf+0x66e>
    2980:	80 e2       	ldi	r24, 0x20	; 32
    2982:	90 e0       	ldi	r25, 0x00	; 0
    2984:	b3 01       	movw	r22, r6
    2986:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    298a:	1f 5f       	subi	r17, 0xFF	; 255
    298c:	18 15       	cp	r17, r8
    298e:	c0 f3       	brcs	.-16     	; 0x2980 <vfprintf+0x662>
    2990:	04 c0       	rjmp	.+8      	; 0x299a <vfprintf+0x67c>
    2992:	18 15       	cp	r17, r8
    2994:	10 f4       	brcc	.+4      	; 0x299a <vfprintf+0x67c>
    2996:	81 1a       	sub	r8, r17
    2998:	01 c0       	rjmp	.+2      	; 0x299c <vfprintf+0x67e>
    299a:	88 24       	eor	r8, r8
    299c:	04 ff       	sbrs	r16, 4
    299e:	0f c0       	rjmp	.+30     	; 0x29be <vfprintf+0x6a0>
    29a0:	80 e3       	ldi	r24, 0x30	; 48
    29a2:	90 e0       	ldi	r25, 0x00	; 0
    29a4:	b3 01       	movw	r22, r6
    29a6:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    29aa:	02 ff       	sbrs	r16, 2
    29ac:	1d c0       	rjmp	.+58     	; 0x29e8 <vfprintf+0x6ca>
    29ae:	01 fd       	sbrc	r16, 1
    29b0:	03 c0       	rjmp	.+6      	; 0x29b8 <vfprintf+0x69a>
    29b2:	88 e7       	ldi	r24, 0x78	; 120
    29b4:	90 e0       	ldi	r25, 0x00	; 0
    29b6:	0e c0       	rjmp	.+28     	; 0x29d4 <vfprintf+0x6b6>
    29b8:	88 e5       	ldi	r24, 0x58	; 88
    29ba:	90 e0       	ldi	r25, 0x00	; 0
    29bc:	0b c0       	rjmp	.+22     	; 0x29d4 <vfprintf+0x6b6>
    29be:	80 2f       	mov	r24, r16
    29c0:	86 78       	andi	r24, 0x86	; 134
    29c2:	91 f0       	breq	.+36     	; 0x29e8 <vfprintf+0x6ca>
    29c4:	01 ff       	sbrs	r16, 1
    29c6:	02 c0       	rjmp	.+4      	; 0x29cc <vfprintf+0x6ae>
    29c8:	8b e2       	ldi	r24, 0x2B	; 43
    29ca:	01 c0       	rjmp	.+2      	; 0x29ce <vfprintf+0x6b0>
    29cc:	80 e2       	ldi	r24, 0x20	; 32
    29ce:	f7 fc       	sbrc	r15, 7
    29d0:	8d e2       	ldi	r24, 0x2D	; 45
    29d2:	90 e0       	ldi	r25, 0x00	; 0
    29d4:	b3 01       	movw	r22, r6
    29d6:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    29da:	06 c0       	rjmp	.+12     	; 0x29e8 <vfprintf+0x6ca>
    29dc:	80 e3       	ldi	r24, 0x30	; 48
    29de:	90 e0       	ldi	r25, 0x00	; 0
    29e0:	b3 01       	movw	r22, r6
    29e2:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    29e6:	9a 94       	dec	r9
    29e8:	e9 14       	cp	r14, r9
    29ea:	c0 f3       	brcs	.-16     	; 0x29dc <vfprintf+0x6be>
    29ec:	ea 94       	dec	r14
    29ee:	e1 e0       	ldi	r30, 0x01	; 1
    29f0:	f0 e0       	ldi	r31, 0x00	; 0
    29f2:	ec 0f       	add	r30, r28
    29f4:	fd 1f       	adc	r31, r29
    29f6:	ee 0d       	add	r30, r14
    29f8:	f1 1d       	adc	r31, r1
    29fa:	80 81       	ld	r24, Z
    29fc:	90 e0       	ldi	r25, 0x00	; 0
    29fe:	b3 01       	movw	r22, r6
    2a00:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    2a04:	ee 20       	and	r14, r14
    2a06:	91 f7       	brne	.-28     	; 0x29ec <vfprintf+0x6ce>
    2a08:	06 c0       	rjmp	.+12     	; 0x2a16 <vfprintf+0x6f8>
    2a0a:	80 e2       	ldi	r24, 0x20	; 32
    2a0c:	90 e0       	ldi	r25, 0x00	; 0
    2a0e:	b3 01       	movw	r22, r6
    2a10:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    2a14:	8a 94       	dec	r8
    2a16:	88 20       	and	r8, r8
    2a18:	c1 f7       	brne	.-16     	; 0x2a0a <vfprintf+0x6ec>
    2a1a:	99 cc       	rjmp	.-1742   	; 0x234e <vfprintf+0x30>
    2a1c:	f3 01       	movw	r30, r6
    2a1e:	66 81       	ldd	r22, Z+6	; 0x06
    2a20:	77 81       	ldd	r23, Z+7	; 0x07
    2a22:	cb 01       	movw	r24, r22
    2a24:	61 96       	adiw	r28, 0x11	; 17
    2a26:	e2 e1       	ldi	r30, 0x12	; 18
    2a28:	0c 94 ef 16 	jmp	0x2dde	; 0x2dde <__epilogue_restores__>

00002a2c <__cmpsf2>:
    2a2c:	6c d0       	rcall	.+216    	; 0x2b06 <__fp_cmp>
    2a2e:	08 f4       	brcc	.+2      	; 0x2a32 <__cmpsf2+0x6>
    2a30:	81 e0       	ldi	r24, 0x01	; 1
    2a32:	08 95       	ret

00002a34 <__fixunssfsi>:
    2a34:	94 d0       	rcall	.+296    	; 0x2b5e <__fp_splitA>
    2a36:	88 f0       	brcs	.+34     	; 0x2a5a <__fixunssfsi+0x26>
    2a38:	9f 57       	subi	r25, 0x7F	; 127
    2a3a:	90 f0       	brcs	.+36     	; 0x2a60 <__fixunssfsi+0x2c>
    2a3c:	b9 2f       	mov	r27, r25
    2a3e:	99 27       	eor	r25, r25
    2a40:	b7 51       	subi	r27, 0x17	; 23
    2a42:	a0 f0       	brcs	.+40     	; 0x2a6c <__fixunssfsi+0x38>
    2a44:	d1 f0       	breq	.+52     	; 0x2a7a <__fixunssfsi+0x46>
    2a46:	66 0f       	add	r22, r22
    2a48:	77 1f       	adc	r23, r23
    2a4a:	88 1f       	adc	r24, r24
    2a4c:	99 1f       	adc	r25, r25
    2a4e:	1a f0       	brmi	.+6      	; 0x2a56 <__fixunssfsi+0x22>
    2a50:	ba 95       	dec	r27
    2a52:	c9 f7       	brne	.-14     	; 0x2a46 <__fixunssfsi+0x12>
    2a54:	12 c0       	rjmp	.+36     	; 0x2a7a <__fixunssfsi+0x46>
    2a56:	b1 30       	cpi	r27, 0x01	; 1
    2a58:	81 f0       	breq	.+32     	; 0x2a7a <__fixunssfsi+0x46>
    2a5a:	9b d0       	rcall	.+310    	; 0x2b92 <__fp_zero>
    2a5c:	b1 e0       	ldi	r27, 0x01	; 1
    2a5e:	08 95       	ret
    2a60:	98 c0       	rjmp	.+304    	; 0x2b92 <__fp_zero>
    2a62:	67 2f       	mov	r22, r23
    2a64:	78 2f       	mov	r23, r24
    2a66:	88 27       	eor	r24, r24
    2a68:	b8 5f       	subi	r27, 0xF8	; 248
    2a6a:	39 f0       	breq	.+14     	; 0x2a7a <__fixunssfsi+0x46>
    2a6c:	b9 3f       	cpi	r27, 0xF9	; 249
    2a6e:	cc f3       	brlt	.-14     	; 0x2a62 <__fixunssfsi+0x2e>
    2a70:	86 95       	lsr	r24
    2a72:	77 95       	ror	r23
    2a74:	67 95       	ror	r22
    2a76:	b3 95       	inc	r27
    2a78:	d9 f7       	brne	.-10     	; 0x2a70 <__fixunssfsi+0x3c>
    2a7a:	3e f4       	brtc	.+14     	; 0x2a8a <__fixunssfsi+0x56>
    2a7c:	90 95       	com	r25
    2a7e:	80 95       	com	r24
    2a80:	70 95       	com	r23
    2a82:	61 95       	neg	r22
    2a84:	7f 4f       	sbci	r23, 0xFF	; 255
    2a86:	8f 4f       	sbci	r24, 0xFF	; 255
    2a88:	9f 4f       	sbci	r25, 0xFF	; 255
    2a8a:	08 95       	ret

00002a8c <__floatunsisf>:
    2a8c:	e8 94       	clt
    2a8e:	09 c0       	rjmp	.+18     	; 0x2aa2 <__floatsisf+0x12>

00002a90 <__floatsisf>:
    2a90:	97 fb       	bst	r25, 7
    2a92:	3e f4       	brtc	.+14     	; 0x2aa2 <__floatsisf+0x12>
    2a94:	90 95       	com	r25
    2a96:	80 95       	com	r24
    2a98:	70 95       	com	r23
    2a9a:	61 95       	neg	r22
    2a9c:	7f 4f       	sbci	r23, 0xFF	; 255
    2a9e:	8f 4f       	sbci	r24, 0xFF	; 255
    2aa0:	9f 4f       	sbci	r25, 0xFF	; 255
    2aa2:	99 23       	and	r25, r25
    2aa4:	a9 f0       	breq	.+42     	; 0x2ad0 <__floatsisf+0x40>
    2aa6:	f9 2f       	mov	r31, r25
    2aa8:	96 e9       	ldi	r25, 0x96	; 150
    2aaa:	bb 27       	eor	r27, r27
    2aac:	93 95       	inc	r25
    2aae:	f6 95       	lsr	r31
    2ab0:	87 95       	ror	r24
    2ab2:	77 95       	ror	r23
    2ab4:	67 95       	ror	r22
    2ab6:	b7 95       	ror	r27
    2ab8:	f1 11       	cpse	r31, r1
    2aba:	f8 cf       	rjmp	.-16     	; 0x2aac <__floatsisf+0x1c>
    2abc:	fa f4       	brpl	.+62     	; 0x2afc <__floatsisf+0x6c>
    2abe:	bb 0f       	add	r27, r27
    2ac0:	11 f4       	brne	.+4      	; 0x2ac6 <__floatsisf+0x36>
    2ac2:	60 ff       	sbrs	r22, 0
    2ac4:	1b c0       	rjmp	.+54     	; 0x2afc <__floatsisf+0x6c>
    2ac6:	6f 5f       	subi	r22, 0xFF	; 255
    2ac8:	7f 4f       	sbci	r23, 0xFF	; 255
    2aca:	8f 4f       	sbci	r24, 0xFF	; 255
    2acc:	9f 4f       	sbci	r25, 0xFF	; 255
    2ace:	16 c0       	rjmp	.+44     	; 0x2afc <__floatsisf+0x6c>
    2ad0:	88 23       	and	r24, r24
    2ad2:	11 f0       	breq	.+4      	; 0x2ad8 <__floatsisf+0x48>
    2ad4:	96 e9       	ldi	r25, 0x96	; 150
    2ad6:	11 c0       	rjmp	.+34     	; 0x2afa <__floatsisf+0x6a>
    2ad8:	77 23       	and	r23, r23
    2ada:	21 f0       	breq	.+8      	; 0x2ae4 <__floatsisf+0x54>
    2adc:	9e e8       	ldi	r25, 0x8E	; 142
    2ade:	87 2f       	mov	r24, r23
    2ae0:	76 2f       	mov	r23, r22
    2ae2:	05 c0       	rjmp	.+10     	; 0x2aee <__floatsisf+0x5e>
    2ae4:	66 23       	and	r22, r22
    2ae6:	71 f0       	breq	.+28     	; 0x2b04 <__floatsisf+0x74>
    2ae8:	96 e8       	ldi	r25, 0x86	; 134
    2aea:	86 2f       	mov	r24, r22
    2aec:	70 e0       	ldi	r23, 0x00	; 0
    2aee:	60 e0       	ldi	r22, 0x00	; 0
    2af0:	2a f0       	brmi	.+10     	; 0x2afc <__floatsisf+0x6c>
    2af2:	9a 95       	dec	r25
    2af4:	66 0f       	add	r22, r22
    2af6:	77 1f       	adc	r23, r23
    2af8:	88 1f       	adc	r24, r24
    2afa:	da f7       	brpl	.-10     	; 0x2af2 <__floatsisf+0x62>
    2afc:	88 0f       	add	r24, r24
    2afe:	96 95       	lsr	r25
    2b00:	87 95       	ror	r24
    2b02:	97 f9       	bld	r25, 7
    2b04:	08 95       	ret

00002b06 <__fp_cmp>:
    2b06:	99 0f       	add	r25, r25
    2b08:	00 08       	sbc	r0, r0
    2b0a:	55 0f       	add	r21, r21
    2b0c:	aa 0b       	sbc	r26, r26
    2b0e:	e0 e8       	ldi	r30, 0x80	; 128
    2b10:	fe ef       	ldi	r31, 0xFE	; 254
    2b12:	16 16       	cp	r1, r22
    2b14:	17 06       	cpc	r1, r23
    2b16:	e8 07       	cpc	r30, r24
    2b18:	f9 07       	cpc	r31, r25
    2b1a:	c0 f0       	brcs	.+48     	; 0x2b4c <__fp_cmp+0x46>
    2b1c:	12 16       	cp	r1, r18
    2b1e:	13 06       	cpc	r1, r19
    2b20:	e4 07       	cpc	r30, r20
    2b22:	f5 07       	cpc	r31, r21
    2b24:	98 f0       	brcs	.+38     	; 0x2b4c <__fp_cmp+0x46>
    2b26:	62 1b       	sub	r22, r18
    2b28:	73 0b       	sbc	r23, r19
    2b2a:	84 0b       	sbc	r24, r20
    2b2c:	95 0b       	sbc	r25, r21
    2b2e:	39 f4       	brne	.+14     	; 0x2b3e <__fp_cmp+0x38>
    2b30:	0a 26       	eor	r0, r26
    2b32:	61 f0       	breq	.+24     	; 0x2b4c <__fp_cmp+0x46>
    2b34:	23 2b       	or	r18, r19
    2b36:	24 2b       	or	r18, r20
    2b38:	25 2b       	or	r18, r21
    2b3a:	21 f4       	brne	.+8      	; 0x2b44 <__fp_cmp+0x3e>
    2b3c:	08 95       	ret
    2b3e:	0a 26       	eor	r0, r26
    2b40:	09 f4       	brne	.+2      	; 0x2b44 <__fp_cmp+0x3e>
    2b42:	a1 40       	sbci	r26, 0x01	; 1
    2b44:	a6 95       	lsr	r26
    2b46:	8f ef       	ldi	r24, 0xFF	; 255
    2b48:	81 1d       	adc	r24, r1
    2b4a:	81 1d       	adc	r24, r1
    2b4c:	08 95       	ret

00002b4e <__fp_split3>:
    2b4e:	57 fd       	sbrc	r21, 7
    2b50:	90 58       	subi	r25, 0x80	; 128
    2b52:	44 0f       	add	r20, r20
    2b54:	55 1f       	adc	r21, r21
    2b56:	59 f0       	breq	.+22     	; 0x2b6e <__fp_splitA+0x10>
    2b58:	5f 3f       	cpi	r21, 0xFF	; 255
    2b5a:	71 f0       	breq	.+28     	; 0x2b78 <__fp_splitA+0x1a>
    2b5c:	47 95       	ror	r20

00002b5e <__fp_splitA>:
    2b5e:	88 0f       	add	r24, r24
    2b60:	97 fb       	bst	r25, 7
    2b62:	99 1f       	adc	r25, r25
    2b64:	61 f0       	breq	.+24     	; 0x2b7e <__fp_splitA+0x20>
    2b66:	9f 3f       	cpi	r25, 0xFF	; 255
    2b68:	79 f0       	breq	.+30     	; 0x2b88 <__fp_splitA+0x2a>
    2b6a:	87 95       	ror	r24
    2b6c:	08 95       	ret
    2b6e:	12 16       	cp	r1, r18
    2b70:	13 06       	cpc	r1, r19
    2b72:	14 06       	cpc	r1, r20
    2b74:	55 1f       	adc	r21, r21
    2b76:	f2 cf       	rjmp	.-28     	; 0x2b5c <__fp_split3+0xe>
    2b78:	46 95       	lsr	r20
    2b7a:	f1 df       	rcall	.-30     	; 0x2b5e <__fp_splitA>
    2b7c:	08 c0       	rjmp	.+16     	; 0x2b8e <__fp_splitA+0x30>
    2b7e:	16 16       	cp	r1, r22
    2b80:	17 06       	cpc	r1, r23
    2b82:	18 06       	cpc	r1, r24
    2b84:	99 1f       	adc	r25, r25
    2b86:	f1 cf       	rjmp	.-30     	; 0x2b6a <__fp_splitA+0xc>
    2b88:	86 95       	lsr	r24
    2b8a:	71 05       	cpc	r23, r1
    2b8c:	61 05       	cpc	r22, r1
    2b8e:	08 94       	sec
    2b90:	08 95       	ret

00002b92 <__fp_zero>:
    2b92:	e8 94       	clt

00002b94 <__fp_szero>:
    2b94:	bb 27       	eor	r27, r27
    2b96:	66 27       	eor	r22, r22
    2b98:	77 27       	eor	r23, r23
    2b9a:	cb 01       	movw	r24, r22
    2b9c:	97 f9       	bld	r25, 7
    2b9e:	08 95       	ret

00002ba0 <__gesf2>:
    2ba0:	b2 df       	rcall	.-156    	; 0x2b06 <__fp_cmp>
    2ba2:	08 f4       	brcc	.+2      	; 0x2ba6 <__gesf2+0x6>
    2ba4:	8f ef       	ldi	r24, 0xFF	; 255
    2ba6:	08 95       	ret

00002ba8 <__mulsf3>:
    2ba8:	0b d0       	rcall	.+22     	; 0x2bc0 <__mulsf3x>
    2baa:	78 c0       	rjmp	.+240    	; 0x2c9c <__fp_round>
    2bac:	69 d0       	rcall	.+210    	; 0x2c80 <__fp_pscA>
    2bae:	28 f0       	brcs	.+10     	; 0x2bba <__mulsf3+0x12>
    2bb0:	6e d0       	rcall	.+220    	; 0x2c8e <__fp_pscB>
    2bb2:	18 f0       	brcs	.+6      	; 0x2bba <__mulsf3+0x12>
    2bb4:	95 23       	and	r25, r21
    2bb6:	09 f0       	breq	.+2      	; 0x2bba <__mulsf3+0x12>
    2bb8:	5a c0       	rjmp	.+180    	; 0x2c6e <__fp_inf>
    2bba:	5f c0       	rjmp	.+190    	; 0x2c7a <__fp_nan>
    2bbc:	11 24       	eor	r1, r1
    2bbe:	ea cf       	rjmp	.-44     	; 0x2b94 <__fp_szero>

00002bc0 <__mulsf3x>:
    2bc0:	c6 df       	rcall	.-116    	; 0x2b4e <__fp_split3>
    2bc2:	a0 f3       	brcs	.-24     	; 0x2bac <__mulsf3+0x4>

00002bc4 <__mulsf3_pse>:
    2bc4:	95 9f       	mul	r25, r21
    2bc6:	d1 f3       	breq	.-12     	; 0x2bbc <__mulsf3+0x14>
    2bc8:	95 0f       	add	r25, r21
    2bca:	50 e0       	ldi	r21, 0x00	; 0
    2bcc:	55 1f       	adc	r21, r21
    2bce:	62 9f       	mul	r22, r18
    2bd0:	f0 01       	movw	r30, r0
    2bd2:	72 9f       	mul	r23, r18
    2bd4:	bb 27       	eor	r27, r27
    2bd6:	f0 0d       	add	r31, r0
    2bd8:	b1 1d       	adc	r27, r1
    2bda:	63 9f       	mul	r22, r19
    2bdc:	aa 27       	eor	r26, r26
    2bde:	f0 0d       	add	r31, r0
    2be0:	b1 1d       	adc	r27, r1
    2be2:	aa 1f       	adc	r26, r26
    2be4:	64 9f       	mul	r22, r20
    2be6:	66 27       	eor	r22, r22
    2be8:	b0 0d       	add	r27, r0
    2bea:	a1 1d       	adc	r26, r1
    2bec:	66 1f       	adc	r22, r22
    2bee:	82 9f       	mul	r24, r18
    2bf0:	22 27       	eor	r18, r18
    2bf2:	b0 0d       	add	r27, r0
    2bf4:	a1 1d       	adc	r26, r1
    2bf6:	62 1f       	adc	r22, r18
    2bf8:	73 9f       	mul	r23, r19
    2bfa:	b0 0d       	add	r27, r0
    2bfc:	a1 1d       	adc	r26, r1
    2bfe:	62 1f       	adc	r22, r18
    2c00:	83 9f       	mul	r24, r19
    2c02:	a0 0d       	add	r26, r0
    2c04:	61 1d       	adc	r22, r1
    2c06:	22 1f       	adc	r18, r18
    2c08:	74 9f       	mul	r23, r20
    2c0a:	33 27       	eor	r19, r19
    2c0c:	a0 0d       	add	r26, r0
    2c0e:	61 1d       	adc	r22, r1
    2c10:	23 1f       	adc	r18, r19
    2c12:	84 9f       	mul	r24, r20
    2c14:	60 0d       	add	r22, r0
    2c16:	21 1d       	adc	r18, r1
    2c18:	82 2f       	mov	r24, r18
    2c1a:	76 2f       	mov	r23, r22
    2c1c:	6a 2f       	mov	r22, r26
    2c1e:	11 24       	eor	r1, r1
    2c20:	9f 57       	subi	r25, 0x7F	; 127
    2c22:	50 40       	sbci	r21, 0x00	; 0
    2c24:	8a f0       	brmi	.+34     	; 0x2c48 <__mulsf3_pse+0x84>
    2c26:	e1 f0       	breq	.+56     	; 0x2c60 <__mulsf3_pse+0x9c>
    2c28:	88 23       	and	r24, r24
    2c2a:	4a f0       	brmi	.+18     	; 0x2c3e <__mulsf3_pse+0x7a>
    2c2c:	ee 0f       	add	r30, r30
    2c2e:	ff 1f       	adc	r31, r31
    2c30:	bb 1f       	adc	r27, r27
    2c32:	66 1f       	adc	r22, r22
    2c34:	77 1f       	adc	r23, r23
    2c36:	88 1f       	adc	r24, r24
    2c38:	91 50       	subi	r25, 0x01	; 1
    2c3a:	50 40       	sbci	r21, 0x00	; 0
    2c3c:	a9 f7       	brne	.-22     	; 0x2c28 <__mulsf3_pse+0x64>
    2c3e:	9e 3f       	cpi	r25, 0xFE	; 254
    2c40:	51 05       	cpc	r21, r1
    2c42:	70 f0       	brcs	.+28     	; 0x2c60 <__mulsf3_pse+0x9c>
    2c44:	14 c0       	rjmp	.+40     	; 0x2c6e <__fp_inf>
    2c46:	a6 cf       	rjmp	.-180    	; 0x2b94 <__fp_szero>
    2c48:	5f 3f       	cpi	r21, 0xFF	; 255
    2c4a:	ec f3       	brlt	.-6      	; 0x2c46 <__mulsf3_pse+0x82>
    2c4c:	98 3e       	cpi	r25, 0xE8	; 232
    2c4e:	dc f3       	brlt	.-10     	; 0x2c46 <__mulsf3_pse+0x82>
    2c50:	86 95       	lsr	r24
    2c52:	77 95       	ror	r23
    2c54:	67 95       	ror	r22
    2c56:	b7 95       	ror	r27
    2c58:	f7 95       	ror	r31
    2c5a:	e7 95       	ror	r30
    2c5c:	9f 5f       	subi	r25, 0xFF	; 255
    2c5e:	c1 f7       	brne	.-16     	; 0x2c50 <__mulsf3_pse+0x8c>
    2c60:	fe 2b       	or	r31, r30
    2c62:	88 0f       	add	r24, r24
    2c64:	91 1d       	adc	r25, r1
    2c66:	96 95       	lsr	r25
    2c68:	87 95       	ror	r24
    2c6a:	97 f9       	bld	r25, 7
    2c6c:	08 95       	ret

00002c6e <__fp_inf>:
    2c6e:	97 f9       	bld	r25, 7
    2c70:	9f 67       	ori	r25, 0x7F	; 127
    2c72:	80 e8       	ldi	r24, 0x80	; 128
    2c74:	70 e0       	ldi	r23, 0x00	; 0
    2c76:	60 e0       	ldi	r22, 0x00	; 0
    2c78:	08 95       	ret

00002c7a <__fp_nan>:
    2c7a:	9f ef       	ldi	r25, 0xFF	; 255
    2c7c:	80 ec       	ldi	r24, 0xC0	; 192
    2c7e:	08 95       	ret

00002c80 <__fp_pscA>:
    2c80:	00 24       	eor	r0, r0
    2c82:	0a 94       	dec	r0
    2c84:	16 16       	cp	r1, r22
    2c86:	17 06       	cpc	r1, r23
    2c88:	18 06       	cpc	r1, r24
    2c8a:	09 06       	cpc	r0, r25
    2c8c:	08 95       	ret

00002c8e <__fp_pscB>:
    2c8e:	00 24       	eor	r0, r0
    2c90:	0a 94       	dec	r0
    2c92:	12 16       	cp	r1, r18
    2c94:	13 06       	cpc	r1, r19
    2c96:	14 06       	cpc	r1, r20
    2c98:	05 06       	cpc	r0, r21
    2c9a:	08 95       	ret

00002c9c <__fp_round>:
    2c9c:	09 2e       	mov	r0, r25
    2c9e:	03 94       	inc	r0
    2ca0:	00 0c       	add	r0, r0
    2ca2:	11 f4       	brne	.+4      	; 0x2ca8 <__fp_round+0xc>
    2ca4:	88 23       	and	r24, r24
    2ca6:	52 f0       	brmi	.+20     	; 0x2cbc <__fp_round+0x20>
    2ca8:	bb 0f       	add	r27, r27
    2caa:	40 f4       	brcc	.+16     	; 0x2cbc <__fp_round+0x20>
    2cac:	bf 2b       	or	r27, r31
    2cae:	11 f4       	brne	.+4      	; 0x2cb4 <__fp_round+0x18>
    2cb0:	60 ff       	sbrs	r22, 0
    2cb2:	04 c0       	rjmp	.+8      	; 0x2cbc <__fp_round+0x20>
    2cb4:	6f 5f       	subi	r22, 0xFF	; 255
    2cb6:	7f 4f       	sbci	r23, 0xFF	; 255
    2cb8:	8f 4f       	sbci	r24, 0xFF	; 255
    2cba:	9f 4f       	sbci	r25, 0xFF	; 255
    2cbc:	08 95       	ret

00002cbe <__mulsi3>:
    2cbe:	62 9f       	mul	r22, r18
    2cc0:	d0 01       	movw	r26, r0
    2cc2:	73 9f       	mul	r23, r19
    2cc4:	f0 01       	movw	r30, r0
    2cc6:	82 9f       	mul	r24, r18
    2cc8:	e0 0d       	add	r30, r0
    2cca:	f1 1d       	adc	r31, r1
    2ccc:	64 9f       	mul	r22, r20
    2cce:	e0 0d       	add	r30, r0
    2cd0:	f1 1d       	adc	r31, r1
    2cd2:	92 9f       	mul	r25, r18
    2cd4:	f0 0d       	add	r31, r0
    2cd6:	83 9f       	mul	r24, r19
    2cd8:	f0 0d       	add	r31, r0
    2cda:	74 9f       	mul	r23, r20
    2cdc:	f0 0d       	add	r31, r0
    2cde:	65 9f       	mul	r22, r21
    2ce0:	f0 0d       	add	r31, r0
    2ce2:	99 27       	eor	r25, r25
    2ce4:	72 9f       	mul	r23, r18
    2ce6:	b0 0d       	add	r27, r0
    2ce8:	e1 1d       	adc	r30, r1
    2cea:	f9 1f       	adc	r31, r25
    2cec:	63 9f       	mul	r22, r19
    2cee:	b0 0d       	add	r27, r0
    2cf0:	e1 1d       	adc	r30, r1
    2cf2:	f9 1f       	adc	r31, r25
    2cf4:	bd 01       	movw	r22, r26
    2cf6:	cf 01       	movw	r24, r30
    2cf8:	11 24       	eor	r1, r1
    2cfa:	08 95       	ret

00002cfc <__udivmodqi4>:
    2cfc:	99 1b       	sub	r25, r25
    2cfe:	79 e0       	ldi	r23, 0x09	; 9
    2d00:	04 c0       	rjmp	.+8      	; 0x2d0a <__udivmodqi4_ep>

00002d02 <__udivmodqi4_loop>:
    2d02:	99 1f       	adc	r25, r25
    2d04:	96 17       	cp	r25, r22
    2d06:	08 f0       	brcs	.+2      	; 0x2d0a <__udivmodqi4_ep>
    2d08:	96 1b       	sub	r25, r22

00002d0a <__udivmodqi4_ep>:
    2d0a:	88 1f       	adc	r24, r24
    2d0c:	7a 95       	dec	r23
    2d0e:	c9 f7       	brne	.-14     	; 0x2d02 <__udivmodqi4_loop>
    2d10:	80 95       	com	r24
    2d12:	08 95       	ret

00002d14 <__udivmodhi4>:
    2d14:	aa 1b       	sub	r26, r26
    2d16:	bb 1b       	sub	r27, r27
    2d18:	51 e1       	ldi	r21, 0x11	; 17
    2d1a:	07 c0       	rjmp	.+14     	; 0x2d2a <__udivmodhi4_ep>

00002d1c <__udivmodhi4_loop>:
    2d1c:	aa 1f       	adc	r26, r26
    2d1e:	bb 1f       	adc	r27, r27
    2d20:	a6 17       	cp	r26, r22
    2d22:	b7 07       	cpc	r27, r23
    2d24:	10 f0       	brcs	.+4      	; 0x2d2a <__udivmodhi4_ep>
    2d26:	a6 1b       	sub	r26, r22
    2d28:	b7 0b       	sbc	r27, r23

00002d2a <__udivmodhi4_ep>:
    2d2a:	88 1f       	adc	r24, r24
    2d2c:	99 1f       	adc	r25, r25
    2d2e:	5a 95       	dec	r21
    2d30:	a9 f7       	brne	.-22     	; 0x2d1c <__udivmodhi4_loop>
    2d32:	80 95       	com	r24
    2d34:	90 95       	com	r25
    2d36:	bc 01       	movw	r22, r24
    2d38:	cd 01       	movw	r24, r26
    2d3a:	08 95       	ret

00002d3c <__divmodhi4>:
    2d3c:	97 fb       	bst	r25, 7
    2d3e:	09 2e       	mov	r0, r25
    2d40:	07 26       	eor	r0, r23
    2d42:	0a d0       	rcall	.+20     	; 0x2d58 <__divmodhi4_neg1>
    2d44:	77 fd       	sbrc	r23, 7
    2d46:	04 d0       	rcall	.+8      	; 0x2d50 <__divmodhi4_neg2>
    2d48:	e5 df       	rcall	.-54     	; 0x2d14 <__udivmodhi4>
    2d4a:	06 d0       	rcall	.+12     	; 0x2d58 <__divmodhi4_neg1>
    2d4c:	00 20       	and	r0, r0
    2d4e:	1a f4       	brpl	.+6      	; 0x2d56 <__divmodhi4_exit>

00002d50 <__divmodhi4_neg2>:
    2d50:	70 95       	com	r23
    2d52:	61 95       	neg	r22
    2d54:	7f 4f       	sbci	r23, 0xFF	; 255

00002d56 <__divmodhi4_exit>:
    2d56:	08 95       	ret

00002d58 <__divmodhi4_neg1>:
    2d58:	f6 f7       	brtc	.-4      	; 0x2d56 <__divmodhi4_exit>
    2d5a:	90 95       	com	r25
    2d5c:	81 95       	neg	r24
    2d5e:	9f 4f       	sbci	r25, 0xFF	; 255
    2d60:	08 95       	ret

00002d62 <__udivmodsi4>:
    2d62:	a1 e2       	ldi	r26, 0x21	; 33
    2d64:	1a 2e       	mov	r1, r26
    2d66:	aa 1b       	sub	r26, r26
    2d68:	bb 1b       	sub	r27, r27
    2d6a:	fd 01       	movw	r30, r26
    2d6c:	0d c0       	rjmp	.+26     	; 0x2d88 <__udivmodsi4_ep>

00002d6e <__udivmodsi4_loop>:
    2d6e:	aa 1f       	adc	r26, r26
    2d70:	bb 1f       	adc	r27, r27
    2d72:	ee 1f       	adc	r30, r30
    2d74:	ff 1f       	adc	r31, r31
    2d76:	a2 17       	cp	r26, r18
    2d78:	b3 07       	cpc	r27, r19
    2d7a:	e4 07       	cpc	r30, r20
    2d7c:	f5 07       	cpc	r31, r21
    2d7e:	20 f0       	brcs	.+8      	; 0x2d88 <__udivmodsi4_ep>
    2d80:	a2 1b       	sub	r26, r18
    2d82:	b3 0b       	sbc	r27, r19
    2d84:	e4 0b       	sbc	r30, r20
    2d86:	f5 0b       	sbc	r31, r21

00002d88 <__udivmodsi4_ep>:
    2d88:	66 1f       	adc	r22, r22
    2d8a:	77 1f       	adc	r23, r23
    2d8c:	88 1f       	adc	r24, r24
    2d8e:	99 1f       	adc	r25, r25
    2d90:	1a 94       	dec	r1
    2d92:	69 f7       	brne	.-38     	; 0x2d6e <__udivmodsi4_loop>
    2d94:	60 95       	com	r22
    2d96:	70 95       	com	r23
    2d98:	80 95       	com	r24
    2d9a:	90 95       	com	r25
    2d9c:	9b 01       	movw	r18, r22
    2d9e:	ac 01       	movw	r20, r24
    2da0:	bd 01       	movw	r22, r26
    2da2:	cf 01       	movw	r24, r30
    2da4:	08 95       	ret

00002da6 <__prologue_saves__>:
    2da6:	2f 92       	push	r2
    2da8:	3f 92       	push	r3
    2daa:	4f 92       	push	r4
    2dac:	5f 92       	push	r5
    2dae:	6f 92       	push	r6
    2db0:	7f 92       	push	r7
    2db2:	8f 92       	push	r8
    2db4:	9f 92       	push	r9
    2db6:	af 92       	push	r10
    2db8:	bf 92       	push	r11
    2dba:	cf 92       	push	r12
    2dbc:	df 92       	push	r13
    2dbe:	ef 92       	push	r14
    2dc0:	ff 92       	push	r15
    2dc2:	0f 93       	push	r16
    2dc4:	1f 93       	push	r17
    2dc6:	cf 93       	push	r28
    2dc8:	df 93       	push	r29
    2dca:	cd b7       	in	r28, 0x3d	; 61
    2dcc:	de b7       	in	r29, 0x3e	; 62
    2dce:	ca 1b       	sub	r28, r26
    2dd0:	db 0b       	sbc	r29, r27
    2dd2:	0f b6       	in	r0, 0x3f	; 63
    2dd4:	f8 94       	cli
    2dd6:	de bf       	out	0x3e, r29	; 62
    2dd8:	0f be       	out	0x3f, r0	; 63
    2dda:	cd bf       	out	0x3d, r28	; 61
    2ddc:	09 94       	ijmp

00002dde <__epilogue_restores__>:
    2dde:	2a 88       	ldd	r2, Y+18	; 0x12
    2de0:	39 88       	ldd	r3, Y+17	; 0x11
    2de2:	48 88       	ldd	r4, Y+16	; 0x10
    2de4:	5f 84       	ldd	r5, Y+15	; 0x0f
    2de6:	6e 84       	ldd	r6, Y+14	; 0x0e
    2de8:	7d 84       	ldd	r7, Y+13	; 0x0d
    2dea:	8c 84       	ldd	r8, Y+12	; 0x0c
    2dec:	9b 84       	ldd	r9, Y+11	; 0x0b
    2dee:	aa 84       	ldd	r10, Y+10	; 0x0a
    2df0:	b9 84       	ldd	r11, Y+9	; 0x09
    2df2:	c8 84       	ldd	r12, Y+8	; 0x08
    2df4:	df 80       	ldd	r13, Y+7	; 0x07
    2df6:	ee 80       	ldd	r14, Y+6	; 0x06
    2df8:	fd 80       	ldd	r15, Y+5	; 0x05
    2dfa:	0c 81       	ldd	r16, Y+4	; 0x04
    2dfc:	1b 81       	ldd	r17, Y+3	; 0x03
    2dfe:	aa 81       	ldd	r26, Y+2	; 0x02
    2e00:	b9 81       	ldd	r27, Y+1	; 0x01
    2e02:	ce 0f       	add	r28, r30
    2e04:	d1 1d       	adc	r29, r1
    2e06:	0f b6       	in	r0, 0x3f	; 63
    2e08:	f8 94       	cli
    2e0a:	de bf       	out	0x3e, r29	; 62
    2e0c:	0f be       	out	0x3f, r0	; 63
    2e0e:	cd bf       	out	0x3d, r28	; 61
    2e10:	ed 01       	movw	r28, r26
    2e12:	08 95       	ret

00002e14 <__ftoa_engine>:
    2e14:	28 30       	cpi	r18, 0x08	; 8
    2e16:	08 f0       	brcs	.+2      	; 0x2e1a <__ftoa_engine+0x6>
    2e18:	27 e0       	ldi	r18, 0x07	; 7
    2e1a:	33 27       	eor	r19, r19
    2e1c:	da 01       	movw	r26, r20
    2e1e:	99 0f       	add	r25, r25
    2e20:	31 1d       	adc	r19, r1
    2e22:	87 fd       	sbrc	r24, 7
    2e24:	91 60       	ori	r25, 0x01	; 1
    2e26:	00 96       	adiw	r24, 0x00	; 0
    2e28:	61 05       	cpc	r22, r1
    2e2a:	71 05       	cpc	r23, r1
    2e2c:	39 f4       	brne	.+14     	; 0x2e3c <__ftoa_engine+0x28>
    2e2e:	32 60       	ori	r19, 0x02	; 2
    2e30:	2e 5f       	subi	r18, 0xFE	; 254
    2e32:	3d 93       	st	X+, r19
    2e34:	30 e3       	ldi	r19, 0x30	; 48
    2e36:	2a 95       	dec	r18
    2e38:	e1 f7       	brne	.-8      	; 0x2e32 <__ftoa_engine+0x1e>
    2e3a:	08 95       	ret
    2e3c:	9f 3f       	cpi	r25, 0xFF	; 255
    2e3e:	30 f0       	brcs	.+12     	; 0x2e4c <__ftoa_engine+0x38>
    2e40:	80 38       	cpi	r24, 0x80	; 128
    2e42:	71 05       	cpc	r23, r1
    2e44:	61 05       	cpc	r22, r1
    2e46:	09 f0       	breq	.+2      	; 0x2e4a <__ftoa_engine+0x36>
    2e48:	3c 5f       	subi	r19, 0xFC	; 252
    2e4a:	3c 5f       	subi	r19, 0xFC	; 252
    2e4c:	3d 93       	st	X+, r19
    2e4e:	91 30       	cpi	r25, 0x01	; 1
    2e50:	08 f0       	brcs	.+2      	; 0x2e54 <__ftoa_engine+0x40>
    2e52:	80 68       	ori	r24, 0x80	; 128
    2e54:	91 1d       	adc	r25, r1
    2e56:	df 93       	push	r29
    2e58:	cf 93       	push	r28
    2e5a:	1f 93       	push	r17
    2e5c:	0f 93       	push	r16
    2e5e:	ff 92       	push	r15
    2e60:	ef 92       	push	r14
    2e62:	19 2f       	mov	r17, r25
    2e64:	98 7f       	andi	r25, 0xF8	; 248
    2e66:	96 95       	lsr	r25
    2e68:	e9 2f       	mov	r30, r25
    2e6a:	96 95       	lsr	r25
    2e6c:	96 95       	lsr	r25
    2e6e:	e9 0f       	add	r30, r25
    2e70:	ff 27       	eor	r31, r31
    2e72:	e6 53       	subi	r30, 0x36	; 54
    2e74:	ff 4f       	sbci	r31, 0xFF	; 255
    2e76:	99 27       	eor	r25, r25
    2e78:	33 27       	eor	r19, r19
    2e7a:	ee 24       	eor	r14, r14
    2e7c:	ff 24       	eor	r15, r15
    2e7e:	a7 01       	movw	r20, r14
    2e80:	e7 01       	movw	r28, r14
    2e82:	05 90       	lpm	r0, Z+
    2e84:	08 94       	sec
    2e86:	07 94       	ror	r0
    2e88:	28 f4       	brcc	.+10     	; 0x2e94 <__ftoa_engine+0x80>
    2e8a:	36 0f       	add	r19, r22
    2e8c:	e7 1e       	adc	r14, r23
    2e8e:	f8 1e       	adc	r15, r24
    2e90:	49 1f       	adc	r20, r25
    2e92:	51 1d       	adc	r21, r1
    2e94:	66 0f       	add	r22, r22
    2e96:	77 1f       	adc	r23, r23
    2e98:	88 1f       	adc	r24, r24
    2e9a:	99 1f       	adc	r25, r25
    2e9c:	06 94       	lsr	r0
    2e9e:	a1 f7       	brne	.-24     	; 0x2e88 <__ftoa_engine+0x74>
    2ea0:	05 90       	lpm	r0, Z+
    2ea2:	07 94       	ror	r0
    2ea4:	28 f4       	brcc	.+10     	; 0x2eb0 <__ftoa_engine+0x9c>
    2ea6:	e7 0e       	add	r14, r23
    2ea8:	f8 1e       	adc	r15, r24
    2eaa:	49 1f       	adc	r20, r25
    2eac:	56 1f       	adc	r21, r22
    2eae:	c1 1d       	adc	r28, r1
    2eb0:	77 0f       	add	r23, r23
    2eb2:	88 1f       	adc	r24, r24
    2eb4:	99 1f       	adc	r25, r25
    2eb6:	66 1f       	adc	r22, r22
    2eb8:	06 94       	lsr	r0
    2eba:	a1 f7       	brne	.-24     	; 0x2ea4 <__ftoa_engine+0x90>
    2ebc:	05 90       	lpm	r0, Z+
    2ebe:	07 94       	ror	r0
    2ec0:	28 f4       	brcc	.+10     	; 0x2ecc <__ftoa_engine+0xb8>
    2ec2:	f8 0e       	add	r15, r24
    2ec4:	49 1f       	adc	r20, r25
    2ec6:	56 1f       	adc	r21, r22
    2ec8:	c7 1f       	adc	r28, r23
    2eca:	d1 1d       	adc	r29, r1
    2ecc:	88 0f       	add	r24, r24
    2ece:	99 1f       	adc	r25, r25
    2ed0:	66 1f       	adc	r22, r22
    2ed2:	77 1f       	adc	r23, r23
    2ed4:	06 94       	lsr	r0
    2ed6:	a1 f7       	brne	.-24     	; 0x2ec0 <__ftoa_engine+0xac>
    2ed8:	05 90       	lpm	r0, Z+
    2eda:	07 94       	ror	r0
    2edc:	20 f4       	brcc	.+8      	; 0x2ee6 <__ftoa_engine+0xd2>
    2ede:	49 0f       	add	r20, r25
    2ee0:	56 1f       	adc	r21, r22
    2ee2:	c7 1f       	adc	r28, r23
    2ee4:	d8 1f       	adc	r29, r24
    2ee6:	99 0f       	add	r25, r25
    2ee8:	66 1f       	adc	r22, r22
    2eea:	77 1f       	adc	r23, r23
    2eec:	88 1f       	adc	r24, r24
    2eee:	06 94       	lsr	r0
    2ef0:	a9 f7       	brne	.-22     	; 0x2edc <__ftoa_engine+0xc8>
    2ef2:	84 91       	lpm	r24, Z+
    2ef4:	10 95       	com	r17
    2ef6:	17 70       	andi	r17, 0x07	; 7
    2ef8:	41 f0       	breq	.+16     	; 0x2f0a <__ftoa_engine+0xf6>
    2efa:	d6 95       	lsr	r29
    2efc:	c7 95       	ror	r28
    2efe:	57 95       	ror	r21
    2f00:	47 95       	ror	r20
    2f02:	f7 94       	ror	r15
    2f04:	e7 94       	ror	r14
    2f06:	1a 95       	dec	r17
    2f08:	c1 f7       	brne	.-16     	; 0x2efa <__ftoa_engine+0xe6>
    2f0a:	e0 e7       	ldi	r30, 0x70	; 112
    2f0c:	f0 e0       	ldi	r31, 0x00	; 0
    2f0e:	68 94       	set
    2f10:	15 90       	lpm	r1, Z+
    2f12:	15 91       	lpm	r17, Z+
    2f14:	35 91       	lpm	r19, Z+
    2f16:	65 91       	lpm	r22, Z+
    2f18:	95 91       	lpm	r25, Z+
    2f1a:	05 90       	lpm	r0, Z+
    2f1c:	7f e2       	ldi	r23, 0x2F	; 47
    2f1e:	73 95       	inc	r23
    2f20:	e1 18       	sub	r14, r1
    2f22:	f1 0a       	sbc	r15, r17
    2f24:	43 0b       	sbc	r20, r19
    2f26:	56 0b       	sbc	r21, r22
    2f28:	c9 0b       	sbc	r28, r25
    2f2a:	d0 09       	sbc	r29, r0
    2f2c:	c0 f7       	brcc	.-16     	; 0x2f1e <__ftoa_engine+0x10a>
    2f2e:	e1 0c       	add	r14, r1
    2f30:	f1 1e       	adc	r15, r17
    2f32:	43 1f       	adc	r20, r19
    2f34:	56 1f       	adc	r21, r22
    2f36:	c9 1f       	adc	r28, r25
    2f38:	d0 1d       	adc	r29, r0
    2f3a:	7e f4       	brtc	.+30     	; 0x2f5a <__ftoa_engine+0x146>
    2f3c:	70 33       	cpi	r23, 0x30	; 48
    2f3e:	11 f4       	brne	.+4      	; 0x2f44 <__ftoa_engine+0x130>
    2f40:	8a 95       	dec	r24
    2f42:	e6 cf       	rjmp	.-52     	; 0x2f10 <__ftoa_engine+0xfc>
    2f44:	e8 94       	clt
    2f46:	01 50       	subi	r16, 0x01	; 1
    2f48:	30 f0       	brcs	.+12     	; 0x2f56 <__ftoa_engine+0x142>
    2f4a:	08 0f       	add	r16, r24
    2f4c:	0a f4       	brpl	.+2      	; 0x2f50 <__ftoa_engine+0x13c>
    2f4e:	00 27       	eor	r16, r16
    2f50:	02 17       	cp	r16, r18
    2f52:	08 f4       	brcc	.+2      	; 0x2f56 <__ftoa_engine+0x142>
    2f54:	20 2f       	mov	r18, r16
    2f56:	23 95       	inc	r18
    2f58:	02 2f       	mov	r16, r18
    2f5a:	7a 33       	cpi	r23, 0x3A	; 58
    2f5c:	28 f0       	brcs	.+10     	; 0x2f68 <__ftoa_engine+0x154>
    2f5e:	79 e3       	ldi	r23, 0x39	; 57
    2f60:	7d 93       	st	X+, r23
    2f62:	2a 95       	dec	r18
    2f64:	e9 f7       	brne	.-6      	; 0x2f60 <__ftoa_engine+0x14c>
    2f66:	10 c0       	rjmp	.+32     	; 0x2f88 <__ftoa_engine+0x174>
    2f68:	7d 93       	st	X+, r23
    2f6a:	2a 95       	dec	r18
    2f6c:	89 f6       	brne	.-94     	; 0x2f10 <__ftoa_engine+0xfc>
    2f6e:	06 94       	lsr	r0
    2f70:	97 95       	ror	r25
    2f72:	67 95       	ror	r22
    2f74:	37 95       	ror	r19
    2f76:	17 95       	ror	r17
    2f78:	17 94       	ror	r1
    2f7a:	e1 18       	sub	r14, r1
    2f7c:	f1 0a       	sbc	r15, r17
    2f7e:	43 0b       	sbc	r20, r19
    2f80:	56 0b       	sbc	r21, r22
    2f82:	c9 0b       	sbc	r28, r25
    2f84:	d0 09       	sbc	r29, r0
    2f86:	98 f0       	brcs	.+38     	; 0x2fae <__ftoa_engine+0x19a>
    2f88:	23 95       	inc	r18
    2f8a:	7e 91       	ld	r23, -X
    2f8c:	73 95       	inc	r23
    2f8e:	7a 33       	cpi	r23, 0x3A	; 58
    2f90:	08 f0       	brcs	.+2      	; 0x2f94 <__ftoa_engine+0x180>
    2f92:	70 e3       	ldi	r23, 0x30	; 48
    2f94:	7c 93       	st	X, r23
    2f96:	20 13       	cpse	r18, r16
    2f98:	b8 f7       	brcc	.-18     	; 0x2f88 <__ftoa_engine+0x174>
    2f9a:	7e 91       	ld	r23, -X
    2f9c:	70 61       	ori	r23, 0x10	; 16
    2f9e:	7d 93       	st	X+, r23
    2fa0:	30 f0       	brcs	.+12     	; 0x2fae <__ftoa_engine+0x19a>
    2fa2:	83 95       	inc	r24
    2fa4:	71 e3       	ldi	r23, 0x31	; 49
    2fa6:	7d 93       	st	X+, r23
    2fa8:	70 e3       	ldi	r23, 0x30	; 48
    2faa:	2a 95       	dec	r18
    2fac:	e1 f7       	brne	.-8      	; 0x2fa6 <__ftoa_engine+0x192>
    2fae:	11 24       	eor	r1, r1
    2fb0:	ef 90       	pop	r14
    2fb2:	ff 90       	pop	r15
    2fb4:	0f 91       	pop	r16
    2fb6:	1f 91       	pop	r17
    2fb8:	cf 91       	pop	r28
    2fba:	df 91       	pop	r29
    2fbc:	99 27       	eor	r25, r25
    2fbe:	87 fd       	sbrc	r24, 7
    2fc0:	90 95       	com	r25
    2fc2:	08 95       	ret

00002fc4 <strnlen_P>:
    2fc4:	fc 01       	movw	r30, r24
    2fc6:	05 90       	lpm	r0, Z+
    2fc8:	61 50       	subi	r22, 0x01	; 1
    2fca:	70 40       	sbci	r23, 0x00	; 0
    2fcc:	01 10       	cpse	r0, r1
    2fce:	d8 f7       	brcc	.-10     	; 0x2fc6 <strnlen_P+0x2>
    2fd0:	80 95       	com	r24
    2fd2:	90 95       	com	r25
    2fd4:	8e 0f       	add	r24, r30
    2fd6:	9f 1f       	adc	r25, r31
    2fd8:	08 95       	ret

00002fda <strnlen>:
    2fda:	fc 01       	movw	r30, r24
    2fdc:	61 50       	subi	r22, 0x01	; 1
    2fde:	70 40       	sbci	r23, 0x00	; 0
    2fe0:	01 90       	ld	r0, Z+
    2fe2:	01 10       	cpse	r0, r1
    2fe4:	d8 f7       	brcc	.-10     	; 0x2fdc <strnlen+0x2>
    2fe6:	80 95       	com	r24
    2fe8:	90 95       	com	r25
    2fea:	8e 0f       	add	r24, r30
    2fec:	9f 1f       	adc	r25, r31
    2fee:	08 95       	ret

00002ff0 <fdevopen>:
    2ff0:	0f 93       	push	r16
    2ff2:	1f 93       	push	r17
    2ff4:	cf 93       	push	r28
    2ff6:	df 93       	push	r29
    2ff8:	8c 01       	movw	r16, r24
    2ffa:	eb 01       	movw	r28, r22
    2ffc:	00 97       	sbiw	r24, 0x00	; 0
    2ffe:	31 f4       	brne	.+12     	; 0x300c <fdevopen+0x1c>
    3000:	61 15       	cp	r22, r1
    3002:	71 05       	cpc	r23, r1
    3004:	19 f4       	brne	.+6      	; 0x300c <fdevopen+0x1c>
    3006:	20 e0       	ldi	r18, 0x00	; 0
    3008:	30 e0       	ldi	r19, 0x00	; 0
    300a:	38 c0       	rjmp	.+112    	; 0x307c <fdevopen+0x8c>
    300c:	81 e0       	ldi	r24, 0x01	; 1
    300e:	90 e0       	ldi	r25, 0x00	; 0
    3010:	6e e0       	ldi	r22, 0x0E	; 14
    3012:	70 e0       	ldi	r23, 0x00	; 0
    3014:	0e 94 1f 19 	call	0x323e	; 0x323e <calloc>
    3018:	fc 01       	movw	r30, r24
    301a:	9c 01       	movw	r18, r24
    301c:	00 97       	sbiw	r24, 0x00	; 0
    301e:	71 f1       	breq	.+92     	; 0x307c <fdevopen+0x8c>
    3020:	80 e8       	ldi	r24, 0x80	; 128
    3022:	83 83       	std	Z+3, r24	; 0x03
    3024:	20 97       	sbiw	r28, 0x00	; 0
    3026:	71 f0       	breq	.+28     	; 0x3044 <fdevopen+0x54>
    3028:	d3 87       	std	Z+11, r29	; 0x0b
    302a:	c2 87       	std	Z+10, r28	; 0x0a
    302c:	81 e8       	ldi	r24, 0x81	; 129
    302e:	83 83       	std	Z+3, r24	; 0x03
    3030:	80 91 a6 02 	lds	r24, 0x02A6
    3034:	90 91 a7 02 	lds	r25, 0x02A7
    3038:	89 2b       	or	r24, r25
    303a:	21 f4       	brne	.+8      	; 0x3044 <fdevopen+0x54>
    303c:	f0 93 a7 02 	sts	0x02A7, r31
    3040:	e0 93 a6 02 	sts	0x02A6, r30
    3044:	01 15       	cp	r16, r1
    3046:	11 05       	cpc	r17, r1
    3048:	c9 f0       	breq	.+50     	; 0x307c <fdevopen+0x8c>
    304a:	11 87       	std	Z+9, r17	; 0x09
    304c:	00 87       	std	Z+8, r16	; 0x08
    304e:	83 81       	ldd	r24, Z+3	; 0x03
    3050:	82 60       	ori	r24, 0x02	; 2
    3052:	83 83       	std	Z+3, r24	; 0x03
    3054:	80 91 a8 02 	lds	r24, 0x02A8
    3058:	90 91 a9 02 	lds	r25, 0x02A9
    305c:	89 2b       	or	r24, r25
    305e:	71 f4       	brne	.+28     	; 0x307c <fdevopen+0x8c>
    3060:	f0 93 a9 02 	sts	0x02A9, r31
    3064:	e0 93 a8 02 	sts	0x02A8, r30
    3068:	80 91 aa 02 	lds	r24, 0x02AA
    306c:	90 91 ab 02 	lds	r25, 0x02AB
    3070:	89 2b       	or	r24, r25
    3072:	21 f4       	brne	.+8      	; 0x307c <fdevopen+0x8c>
    3074:	f0 93 ab 02 	sts	0x02AB, r31
    3078:	e0 93 aa 02 	sts	0x02AA, r30
    307c:	c9 01       	movw	r24, r18
    307e:	df 91       	pop	r29
    3080:	cf 91       	pop	r28
    3082:	1f 91       	pop	r17
    3084:	0f 91       	pop	r16
    3086:	08 95       	ret

00003088 <fputc>:
    3088:	0f 93       	push	r16
    308a:	1f 93       	push	r17
    308c:	cf 93       	push	r28
    308e:	df 93       	push	r29
    3090:	8c 01       	movw	r16, r24
    3092:	eb 01       	movw	r28, r22
    3094:	8b 81       	ldd	r24, Y+3	; 0x03
    3096:	81 ff       	sbrs	r24, 1
    3098:	1b c0       	rjmp	.+54     	; 0x30d0 <fputc+0x48>
    309a:	82 ff       	sbrs	r24, 2
    309c:	0d c0       	rjmp	.+26     	; 0x30b8 <fputc+0x30>
    309e:	2e 81       	ldd	r18, Y+6	; 0x06
    30a0:	3f 81       	ldd	r19, Y+7	; 0x07
    30a2:	8c 81       	ldd	r24, Y+4	; 0x04
    30a4:	9d 81       	ldd	r25, Y+5	; 0x05
    30a6:	28 17       	cp	r18, r24
    30a8:	39 07       	cpc	r19, r25
    30aa:	64 f4       	brge	.+24     	; 0x30c4 <fputc+0x3c>
    30ac:	e8 81       	ld	r30, Y
    30ae:	f9 81       	ldd	r31, Y+1	; 0x01
    30b0:	01 93       	st	Z+, r16
    30b2:	f9 83       	std	Y+1, r31	; 0x01
    30b4:	e8 83       	st	Y, r30
    30b6:	06 c0       	rjmp	.+12     	; 0x30c4 <fputc+0x3c>
    30b8:	e8 85       	ldd	r30, Y+8	; 0x08
    30ba:	f9 85       	ldd	r31, Y+9	; 0x09
    30bc:	80 2f       	mov	r24, r16
    30be:	09 95       	icall
    30c0:	89 2b       	or	r24, r25
    30c2:	31 f4       	brne	.+12     	; 0x30d0 <fputc+0x48>
    30c4:	8e 81       	ldd	r24, Y+6	; 0x06
    30c6:	9f 81       	ldd	r25, Y+7	; 0x07
    30c8:	01 96       	adiw	r24, 0x01	; 1
    30ca:	9f 83       	std	Y+7, r25	; 0x07
    30cc:	8e 83       	std	Y+6, r24	; 0x06
    30ce:	02 c0       	rjmp	.+4      	; 0x30d4 <fputc+0x4c>
    30d0:	0f ef       	ldi	r16, 0xFF	; 255
    30d2:	1f ef       	ldi	r17, 0xFF	; 255
    30d4:	c8 01       	movw	r24, r16
    30d6:	df 91       	pop	r29
    30d8:	cf 91       	pop	r28
    30da:	1f 91       	pop	r17
    30dc:	0f 91       	pop	r16
    30de:	08 95       	ret

000030e0 <printf>:
    30e0:	a0 e0       	ldi	r26, 0x00	; 0
    30e2:	b0 e0       	ldi	r27, 0x00	; 0
    30e4:	e6 e7       	ldi	r30, 0x76	; 118
    30e6:	f8 e1       	ldi	r31, 0x18	; 24
    30e8:	0c 94 e3 16 	jmp	0x2dc6	; 0x2dc6 <__prologue_saves__+0x20>
    30ec:	fe 01       	movw	r30, r28
    30ee:	35 96       	adiw	r30, 0x05	; 5
    30f0:	61 91       	ld	r22, Z+
    30f2:	71 91       	ld	r23, Z+
    30f4:	80 91 a8 02 	lds	r24, 0x02A8
    30f8:	90 91 a9 02 	lds	r25, 0x02A9
    30fc:	af 01       	movw	r20, r30
    30fe:	0e 94 8f 11 	call	0x231e	; 0x231e <vfprintf>
    3102:	20 96       	adiw	r28, 0x00	; 0
    3104:	e2 e0       	ldi	r30, 0x02	; 2
    3106:	0c 94 ff 16 	jmp	0x2dfe	; 0x2dfe <__epilogue_restores__+0x20>

0000310a <putchar>:
    310a:	60 91 a8 02 	lds	r22, 0x02A8
    310e:	70 91 a9 02 	lds	r23, 0x02A9
    3112:	0e 94 44 18 	call	0x3088	; 0x3088 <fputc>
    3116:	08 95       	ret

00003118 <puts>:
    3118:	0f 93       	push	r16
    311a:	1f 93       	push	r17
    311c:	cf 93       	push	r28
    311e:	df 93       	push	r29
    3120:	8c 01       	movw	r16, r24
    3122:	e0 91 a8 02 	lds	r30, 0x02A8
    3126:	f0 91 a9 02 	lds	r31, 0x02A9
    312a:	83 81       	ldd	r24, Z+3	; 0x03
    312c:	81 ff       	sbrs	r24, 1
    312e:	21 c0       	rjmp	.+66     	; 0x3172 <puts+0x5a>
    3130:	c0 e0       	ldi	r28, 0x00	; 0
    3132:	d0 e0       	ldi	r29, 0x00	; 0
    3134:	0d c0       	rjmp	.+26     	; 0x3150 <puts+0x38>
    3136:	e0 91 a8 02 	lds	r30, 0x02A8
    313a:	f0 91 a9 02 	lds	r31, 0x02A9
    313e:	20 85       	ldd	r18, Z+8	; 0x08
    3140:	31 85       	ldd	r19, Z+9	; 0x09
    3142:	bf 01       	movw	r22, r30
    3144:	f9 01       	movw	r30, r18
    3146:	09 95       	icall
    3148:	89 2b       	or	r24, r25
    314a:	11 f0       	breq	.+4      	; 0x3150 <puts+0x38>
    314c:	cf ef       	ldi	r28, 0xFF	; 255
    314e:	df ef       	ldi	r29, 0xFF	; 255
    3150:	f8 01       	movw	r30, r16
    3152:	81 91       	ld	r24, Z+
    3154:	8f 01       	movw	r16, r30
    3156:	88 23       	and	r24, r24
    3158:	71 f7       	brne	.-36     	; 0x3136 <puts+0x1e>
    315a:	e0 91 a8 02 	lds	r30, 0x02A8
    315e:	f0 91 a9 02 	lds	r31, 0x02A9
    3162:	20 85       	ldd	r18, Z+8	; 0x08
    3164:	31 85       	ldd	r19, Z+9	; 0x09
    3166:	8a e0       	ldi	r24, 0x0A	; 10
    3168:	bf 01       	movw	r22, r30
    316a:	f9 01       	movw	r30, r18
    316c:	09 95       	icall
    316e:	89 2b       	or	r24, r25
    3170:	11 f0       	breq	.+4      	; 0x3176 <puts+0x5e>
    3172:	cf ef       	ldi	r28, 0xFF	; 255
    3174:	df ef       	ldi	r29, 0xFF	; 255
    3176:	ce 01       	movw	r24, r28
    3178:	df 91       	pop	r29
    317a:	cf 91       	pop	r28
    317c:	1f 91       	pop	r17
    317e:	0f 91       	pop	r16
    3180:	08 95       	ret

00003182 <__ultoa_invert>:
    3182:	fa 01       	movw	r30, r20
    3184:	aa 27       	eor	r26, r26
    3186:	28 30       	cpi	r18, 0x08	; 8
    3188:	51 f1       	breq	.+84     	; 0x31de <__ultoa_invert+0x5c>
    318a:	20 31       	cpi	r18, 0x10	; 16
    318c:	81 f1       	breq	.+96     	; 0x31ee <__ultoa_invert+0x6c>
    318e:	e8 94       	clt
    3190:	6f 93       	push	r22
    3192:	6e 7f       	andi	r22, 0xFE	; 254
    3194:	6e 5f       	subi	r22, 0xFE	; 254
    3196:	7f 4f       	sbci	r23, 0xFF	; 255
    3198:	8f 4f       	sbci	r24, 0xFF	; 255
    319a:	9f 4f       	sbci	r25, 0xFF	; 255
    319c:	af 4f       	sbci	r26, 0xFF	; 255
    319e:	b1 e0       	ldi	r27, 0x01	; 1
    31a0:	3e d0       	rcall	.+124    	; 0x321e <__ultoa_invert+0x9c>
    31a2:	b4 e0       	ldi	r27, 0x04	; 4
    31a4:	3c d0       	rcall	.+120    	; 0x321e <__ultoa_invert+0x9c>
    31a6:	67 0f       	add	r22, r23
    31a8:	78 1f       	adc	r23, r24
    31aa:	89 1f       	adc	r24, r25
    31ac:	9a 1f       	adc	r25, r26
    31ae:	a1 1d       	adc	r26, r1
    31b0:	68 0f       	add	r22, r24
    31b2:	79 1f       	adc	r23, r25
    31b4:	8a 1f       	adc	r24, r26
    31b6:	91 1d       	adc	r25, r1
    31b8:	a1 1d       	adc	r26, r1
    31ba:	6a 0f       	add	r22, r26
    31bc:	71 1d       	adc	r23, r1
    31be:	81 1d       	adc	r24, r1
    31c0:	91 1d       	adc	r25, r1
    31c2:	a1 1d       	adc	r26, r1
    31c4:	20 d0       	rcall	.+64     	; 0x3206 <__ultoa_invert+0x84>
    31c6:	09 f4       	brne	.+2      	; 0x31ca <__ultoa_invert+0x48>
    31c8:	68 94       	set
    31ca:	3f 91       	pop	r19
    31cc:	2a e0       	ldi	r18, 0x0A	; 10
    31ce:	26 9f       	mul	r18, r22
    31d0:	11 24       	eor	r1, r1
    31d2:	30 19       	sub	r19, r0
    31d4:	30 5d       	subi	r19, 0xD0	; 208
    31d6:	31 93       	st	Z+, r19
    31d8:	de f6       	brtc	.-74     	; 0x3190 <__ultoa_invert+0xe>
    31da:	cf 01       	movw	r24, r30
    31dc:	08 95       	ret
    31de:	46 2f       	mov	r20, r22
    31e0:	47 70       	andi	r20, 0x07	; 7
    31e2:	40 5d       	subi	r20, 0xD0	; 208
    31e4:	41 93       	st	Z+, r20
    31e6:	b3 e0       	ldi	r27, 0x03	; 3
    31e8:	0f d0       	rcall	.+30     	; 0x3208 <__ultoa_invert+0x86>
    31ea:	c9 f7       	brne	.-14     	; 0x31de <__ultoa_invert+0x5c>
    31ec:	f6 cf       	rjmp	.-20     	; 0x31da <__ultoa_invert+0x58>
    31ee:	46 2f       	mov	r20, r22
    31f0:	4f 70       	andi	r20, 0x0F	; 15
    31f2:	40 5d       	subi	r20, 0xD0	; 208
    31f4:	4a 33       	cpi	r20, 0x3A	; 58
    31f6:	18 f0       	brcs	.+6      	; 0x31fe <__ultoa_invert+0x7c>
    31f8:	49 5d       	subi	r20, 0xD9	; 217
    31fa:	31 fd       	sbrc	r19, 1
    31fc:	40 52       	subi	r20, 0x20	; 32
    31fe:	41 93       	st	Z+, r20
    3200:	02 d0       	rcall	.+4      	; 0x3206 <__ultoa_invert+0x84>
    3202:	a9 f7       	brne	.-22     	; 0x31ee <__ultoa_invert+0x6c>
    3204:	ea cf       	rjmp	.-44     	; 0x31da <__ultoa_invert+0x58>
    3206:	b4 e0       	ldi	r27, 0x04	; 4
    3208:	a6 95       	lsr	r26
    320a:	97 95       	ror	r25
    320c:	87 95       	ror	r24
    320e:	77 95       	ror	r23
    3210:	67 95       	ror	r22
    3212:	ba 95       	dec	r27
    3214:	c9 f7       	brne	.-14     	; 0x3208 <__ultoa_invert+0x86>
    3216:	00 97       	sbiw	r24, 0x00	; 0
    3218:	61 05       	cpc	r22, r1
    321a:	71 05       	cpc	r23, r1
    321c:	08 95       	ret
    321e:	9b 01       	movw	r18, r22
    3220:	ac 01       	movw	r20, r24
    3222:	0a 2e       	mov	r0, r26
    3224:	06 94       	lsr	r0
    3226:	57 95       	ror	r21
    3228:	47 95       	ror	r20
    322a:	37 95       	ror	r19
    322c:	27 95       	ror	r18
    322e:	ba 95       	dec	r27
    3230:	c9 f7       	brne	.-14     	; 0x3224 <__ultoa_invert+0xa2>
    3232:	62 0f       	add	r22, r18
    3234:	73 1f       	adc	r23, r19
    3236:	84 1f       	adc	r24, r20
    3238:	95 1f       	adc	r25, r21
    323a:	a0 1d       	adc	r26, r0
    323c:	08 95       	ret

0000323e <calloc>:
    323e:	0f 93       	push	r16
    3240:	1f 93       	push	r17
    3242:	cf 93       	push	r28
    3244:	df 93       	push	r29
    3246:	68 9f       	mul	r22, r24
    3248:	80 01       	movw	r16, r0
    324a:	69 9f       	mul	r22, r25
    324c:	10 0d       	add	r17, r0
    324e:	78 9f       	mul	r23, r24
    3250:	10 0d       	add	r17, r0
    3252:	11 24       	eor	r1, r1
    3254:	c8 01       	movw	r24, r16
    3256:	0e 94 3b 19 	call	0x3276	; 0x3276 <malloc>
    325a:	ec 01       	movw	r28, r24
    325c:	00 97       	sbiw	r24, 0x00	; 0
    325e:	29 f0       	breq	.+10     	; 0x326a <calloc+0x2c>
    3260:	60 e0       	ldi	r22, 0x00	; 0
    3262:	70 e0       	ldi	r23, 0x00	; 0
    3264:	a8 01       	movw	r20, r16
    3266:	0e 94 40 1a 	call	0x3480	; 0x3480 <memset>
    326a:	ce 01       	movw	r24, r28
    326c:	df 91       	pop	r29
    326e:	cf 91       	pop	r28
    3270:	1f 91       	pop	r17
    3272:	0f 91       	pop	r16
    3274:	08 95       	ret

00003276 <malloc>:
    3276:	cf 93       	push	r28
    3278:	df 93       	push	r29
    327a:	bc 01       	movw	r22, r24
    327c:	82 30       	cpi	r24, 0x02	; 2
    327e:	91 05       	cpc	r25, r1
    3280:	10 f4       	brcc	.+4      	; 0x3286 <malloc+0x10>
    3282:	62 e0       	ldi	r22, 0x02	; 2
    3284:	70 e0       	ldi	r23, 0x00	; 0
    3286:	a0 91 ae 02 	lds	r26, 0x02AE
    328a:	b0 91 af 02 	lds	r27, 0x02AF
    328e:	ed 01       	movw	r28, r26
    3290:	e0 e0       	ldi	r30, 0x00	; 0
    3292:	f0 e0       	ldi	r31, 0x00	; 0
    3294:	40 e0       	ldi	r20, 0x00	; 0
    3296:	50 e0       	ldi	r21, 0x00	; 0
    3298:	21 c0       	rjmp	.+66     	; 0x32dc <malloc+0x66>
    329a:	88 81       	ld	r24, Y
    329c:	99 81       	ldd	r25, Y+1	; 0x01
    329e:	86 17       	cp	r24, r22
    32a0:	97 07       	cpc	r25, r23
    32a2:	69 f4       	brne	.+26     	; 0x32be <malloc+0x48>
    32a4:	8a 81       	ldd	r24, Y+2	; 0x02
    32a6:	9b 81       	ldd	r25, Y+3	; 0x03
    32a8:	30 97       	sbiw	r30, 0x00	; 0
    32aa:	19 f0       	breq	.+6      	; 0x32b2 <malloc+0x3c>
    32ac:	93 83       	std	Z+3, r25	; 0x03
    32ae:	82 83       	std	Z+2, r24	; 0x02
    32b0:	04 c0       	rjmp	.+8      	; 0x32ba <malloc+0x44>
    32b2:	90 93 af 02 	sts	0x02AF, r25
    32b6:	80 93 ae 02 	sts	0x02AE, r24
    32ba:	fe 01       	movw	r30, r28
    32bc:	34 c0       	rjmp	.+104    	; 0x3326 <malloc+0xb0>
    32be:	68 17       	cp	r22, r24
    32c0:	79 07       	cpc	r23, r25
    32c2:	38 f4       	brcc	.+14     	; 0x32d2 <malloc+0x5c>
    32c4:	41 15       	cp	r20, r1
    32c6:	51 05       	cpc	r21, r1
    32c8:	19 f0       	breq	.+6      	; 0x32d0 <malloc+0x5a>
    32ca:	84 17       	cp	r24, r20
    32cc:	95 07       	cpc	r25, r21
    32ce:	08 f4       	brcc	.+2      	; 0x32d2 <malloc+0x5c>
    32d0:	ac 01       	movw	r20, r24
    32d2:	fe 01       	movw	r30, r28
    32d4:	8a 81       	ldd	r24, Y+2	; 0x02
    32d6:	9b 81       	ldd	r25, Y+3	; 0x03
    32d8:	9c 01       	movw	r18, r24
    32da:	e9 01       	movw	r28, r18
    32dc:	20 97       	sbiw	r28, 0x00	; 0
    32de:	e9 f6       	brne	.-70     	; 0x329a <malloc+0x24>
    32e0:	41 15       	cp	r20, r1
    32e2:	51 05       	cpc	r21, r1
    32e4:	a9 f1       	breq	.+106    	; 0x3350 <malloc+0xda>
    32e6:	ca 01       	movw	r24, r20
    32e8:	86 1b       	sub	r24, r22
    32ea:	97 0b       	sbc	r25, r23
    32ec:	04 97       	sbiw	r24, 0x04	; 4
    32ee:	08 f4       	brcc	.+2      	; 0x32f2 <malloc+0x7c>
    32f0:	ba 01       	movw	r22, r20
    32f2:	e0 e0       	ldi	r30, 0x00	; 0
    32f4:	f0 e0       	ldi	r31, 0x00	; 0
    32f6:	2a c0       	rjmp	.+84     	; 0x334c <malloc+0xd6>
    32f8:	8d 91       	ld	r24, X+
    32fa:	9c 91       	ld	r25, X
    32fc:	11 97       	sbiw	r26, 0x01	; 1
    32fe:	84 17       	cp	r24, r20
    3300:	95 07       	cpc	r25, r21
    3302:	f9 f4       	brne	.+62     	; 0x3342 <malloc+0xcc>
    3304:	64 17       	cp	r22, r20
    3306:	75 07       	cpc	r23, r21
    3308:	81 f4       	brne	.+32     	; 0x332a <malloc+0xb4>
    330a:	12 96       	adiw	r26, 0x02	; 2
    330c:	8d 91       	ld	r24, X+
    330e:	9c 91       	ld	r25, X
    3310:	13 97       	sbiw	r26, 0x03	; 3
    3312:	30 97       	sbiw	r30, 0x00	; 0
    3314:	19 f0       	breq	.+6      	; 0x331c <malloc+0xa6>
    3316:	93 83       	std	Z+3, r25	; 0x03
    3318:	82 83       	std	Z+2, r24	; 0x02
    331a:	04 c0       	rjmp	.+8      	; 0x3324 <malloc+0xae>
    331c:	90 93 af 02 	sts	0x02AF, r25
    3320:	80 93 ae 02 	sts	0x02AE, r24
    3324:	fd 01       	movw	r30, r26
    3326:	32 96       	adiw	r30, 0x02	; 2
    3328:	4f c0       	rjmp	.+158    	; 0x33c8 <malloc+0x152>
    332a:	ca 01       	movw	r24, r20
    332c:	86 1b       	sub	r24, r22
    332e:	97 0b       	sbc	r25, r23
    3330:	fd 01       	movw	r30, r26
    3332:	e8 0f       	add	r30, r24
    3334:	f9 1f       	adc	r31, r25
    3336:	61 93       	st	Z+, r22
    3338:	71 93       	st	Z+, r23
    333a:	02 97       	sbiw	r24, 0x02	; 2
    333c:	8d 93       	st	X+, r24
    333e:	9c 93       	st	X, r25
    3340:	43 c0       	rjmp	.+134    	; 0x33c8 <malloc+0x152>
    3342:	fd 01       	movw	r30, r26
    3344:	82 81       	ldd	r24, Z+2	; 0x02
    3346:	93 81       	ldd	r25, Z+3	; 0x03
    3348:	9c 01       	movw	r18, r24
    334a:	d9 01       	movw	r26, r18
    334c:	10 97       	sbiw	r26, 0x00	; 0
    334e:	a1 f6       	brne	.-88     	; 0x32f8 <malloc+0x82>
    3350:	80 91 ac 02 	lds	r24, 0x02AC
    3354:	90 91 ad 02 	lds	r25, 0x02AD
    3358:	89 2b       	or	r24, r25
    335a:	41 f4       	brne	.+16     	; 0x336c <malloc+0xf6>
    335c:	80 91 37 02 	lds	r24, 0x0237
    3360:	90 91 38 02 	lds	r25, 0x0238
    3364:	90 93 ad 02 	sts	0x02AD, r25
    3368:	80 93 ac 02 	sts	0x02AC, r24
    336c:	40 91 39 02 	lds	r20, 0x0239
    3370:	50 91 3a 02 	lds	r21, 0x023A
    3374:	41 15       	cp	r20, r1
    3376:	51 05       	cpc	r21, r1
    3378:	41 f4       	brne	.+16     	; 0x338a <malloc+0x114>
    337a:	4d b7       	in	r20, 0x3d	; 61
    337c:	5e b7       	in	r21, 0x3e	; 62
    337e:	80 91 35 02 	lds	r24, 0x0235
    3382:	90 91 36 02 	lds	r25, 0x0236
    3386:	48 1b       	sub	r20, r24
    3388:	59 0b       	sbc	r21, r25
    338a:	20 91 ac 02 	lds	r18, 0x02AC
    338e:	30 91 ad 02 	lds	r19, 0x02AD
    3392:	24 17       	cp	r18, r20
    3394:	35 07       	cpc	r19, r21
    3396:	b0 f4       	brcc	.+44     	; 0x33c4 <malloc+0x14e>
    3398:	ca 01       	movw	r24, r20
    339a:	82 1b       	sub	r24, r18
    339c:	93 0b       	sbc	r25, r19
    339e:	86 17       	cp	r24, r22
    33a0:	97 07       	cpc	r25, r23
    33a2:	80 f0       	brcs	.+32     	; 0x33c4 <malloc+0x14e>
    33a4:	ab 01       	movw	r20, r22
    33a6:	4e 5f       	subi	r20, 0xFE	; 254
    33a8:	5f 4f       	sbci	r21, 0xFF	; 255
    33aa:	84 17       	cp	r24, r20
    33ac:	95 07       	cpc	r25, r21
    33ae:	50 f0       	brcs	.+20     	; 0x33c4 <malloc+0x14e>
    33b0:	42 0f       	add	r20, r18
    33b2:	53 1f       	adc	r21, r19
    33b4:	50 93 ad 02 	sts	0x02AD, r21
    33b8:	40 93 ac 02 	sts	0x02AC, r20
    33bc:	f9 01       	movw	r30, r18
    33be:	61 93       	st	Z+, r22
    33c0:	71 93       	st	Z+, r23
    33c2:	02 c0       	rjmp	.+4      	; 0x33c8 <malloc+0x152>
    33c4:	e0 e0       	ldi	r30, 0x00	; 0
    33c6:	f0 e0       	ldi	r31, 0x00	; 0
    33c8:	cf 01       	movw	r24, r30
    33ca:	df 91       	pop	r29
    33cc:	cf 91       	pop	r28
    33ce:	08 95       	ret

000033d0 <free>:
    33d0:	cf 93       	push	r28
    33d2:	df 93       	push	r29
    33d4:	00 97       	sbiw	r24, 0x00	; 0
    33d6:	09 f4       	brne	.+2      	; 0x33da <free+0xa>
    33d8:	50 c0       	rjmp	.+160    	; 0x347a <free+0xaa>
    33da:	ec 01       	movw	r28, r24
    33dc:	22 97       	sbiw	r28, 0x02	; 2
    33de:	1b 82       	std	Y+3, r1	; 0x03
    33e0:	1a 82       	std	Y+2, r1	; 0x02
    33e2:	a0 91 ae 02 	lds	r26, 0x02AE
    33e6:	b0 91 af 02 	lds	r27, 0x02AF
    33ea:	10 97       	sbiw	r26, 0x00	; 0
    33ec:	09 f1       	breq	.+66     	; 0x3430 <free+0x60>
    33ee:	40 e0       	ldi	r20, 0x00	; 0
    33f0:	50 e0       	ldi	r21, 0x00	; 0
    33f2:	ac 17       	cp	r26, r28
    33f4:	bd 07       	cpc	r27, r29
    33f6:	08 f1       	brcs	.+66     	; 0x343a <free+0x6a>
    33f8:	bb 83       	std	Y+3, r27	; 0x03
    33fa:	aa 83       	std	Y+2, r26	; 0x02
    33fc:	fe 01       	movw	r30, r28
    33fe:	21 91       	ld	r18, Z+
    3400:	31 91       	ld	r19, Z+
    3402:	e2 0f       	add	r30, r18
    3404:	f3 1f       	adc	r31, r19
    3406:	ae 17       	cp	r26, r30
    3408:	bf 07       	cpc	r27, r31
    340a:	79 f4       	brne	.+30     	; 0x342a <free+0x5a>
    340c:	8d 91       	ld	r24, X+
    340e:	9c 91       	ld	r25, X
    3410:	11 97       	sbiw	r26, 0x01	; 1
    3412:	28 0f       	add	r18, r24
    3414:	39 1f       	adc	r19, r25
    3416:	2e 5f       	subi	r18, 0xFE	; 254
    3418:	3f 4f       	sbci	r19, 0xFF	; 255
    341a:	39 83       	std	Y+1, r19	; 0x01
    341c:	28 83       	st	Y, r18
    341e:	12 96       	adiw	r26, 0x02	; 2
    3420:	8d 91       	ld	r24, X+
    3422:	9c 91       	ld	r25, X
    3424:	13 97       	sbiw	r26, 0x03	; 3
    3426:	9b 83       	std	Y+3, r25	; 0x03
    3428:	8a 83       	std	Y+2, r24	; 0x02
    342a:	41 15       	cp	r20, r1
    342c:	51 05       	cpc	r21, r1
    342e:	71 f4       	brne	.+28     	; 0x344c <free+0x7c>
    3430:	d0 93 af 02 	sts	0x02AF, r29
    3434:	c0 93 ae 02 	sts	0x02AE, r28
    3438:	20 c0       	rjmp	.+64     	; 0x347a <free+0xaa>
    343a:	12 96       	adiw	r26, 0x02	; 2
    343c:	8d 91       	ld	r24, X+
    343e:	9c 91       	ld	r25, X
    3440:	13 97       	sbiw	r26, 0x03	; 3
    3442:	ad 01       	movw	r20, r26
    3444:	00 97       	sbiw	r24, 0x00	; 0
    3446:	11 f0       	breq	.+4      	; 0x344c <free+0x7c>
    3448:	dc 01       	movw	r26, r24
    344a:	d3 cf       	rjmp	.-90     	; 0x33f2 <free+0x22>
    344c:	fa 01       	movw	r30, r20
    344e:	d3 83       	std	Z+3, r29	; 0x03
    3450:	c2 83       	std	Z+2, r28	; 0x02
    3452:	21 91       	ld	r18, Z+
    3454:	31 91       	ld	r19, Z+
    3456:	e2 0f       	add	r30, r18
    3458:	f3 1f       	adc	r31, r19
    345a:	ce 17       	cp	r28, r30
    345c:	df 07       	cpc	r29, r31
    345e:	69 f4       	brne	.+26     	; 0x347a <free+0xaa>
    3460:	88 81       	ld	r24, Y
    3462:	99 81       	ldd	r25, Y+1	; 0x01
    3464:	28 0f       	add	r18, r24
    3466:	39 1f       	adc	r19, r25
    3468:	2e 5f       	subi	r18, 0xFE	; 254
    346a:	3f 4f       	sbci	r19, 0xFF	; 255
    346c:	fa 01       	movw	r30, r20
    346e:	31 83       	std	Z+1, r19	; 0x01
    3470:	20 83       	st	Z, r18
    3472:	8a 81       	ldd	r24, Y+2	; 0x02
    3474:	9b 81       	ldd	r25, Y+3	; 0x03
    3476:	93 83       	std	Z+3, r25	; 0x03
    3478:	82 83       	std	Z+2, r24	; 0x02
    347a:	df 91       	pop	r29
    347c:	cf 91       	pop	r28
    347e:	08 95       	ret

00003480 <memset>:
    3480:	dc 01       	movw	r26, r24
    3482:	01 c0       	rjmp	.+2      	; 0x3486 <memset+0x6>
    3484:	6d 93       	st	X+, r22
    3486:	41 50       	subi	r20, 0x01	; 1
    3488:	50 40       	sbci	r21, 0x00	; 0
    348a:	e0 f7       	brcc	.-8      	; 0x3484 <memset+0x4>
    348c:	08 95       	ret

0000348e <_exit>:
    348e:	f8 94       	cli

00003490 <__stop_program>:
    3490:	ff cf       	rjmp	.-2      	; 0x3490 <__stop_program>
