ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"Clock_2.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.Clock_2_Start,"ax",%progbits
  20              		.align	2
  21              		.global	Clock_2_Start
  22              		.thumb
  23              		.thumb_func
  24              		.type	Clock_2_Start, %function
  25              	Clock_2_Start:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC5\\Clock_2.c"
   1:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/Clock_2.c **** * File Name: Clock_2.c
   3:Generated_Source\PSoC5/Clock_2.c **** * Version 1.70
   4:Generated_Source\PSoC5/Clock_2.c **** *
   5:Generated_Source\PSoC5/Clock_2.c **** *  Description:
   6:Generated_Source\PSoC5/Clock_2.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/Clock_2.c **** *
   8:Generated_Source\PSoC5/Clock_2.c **** *  Note:
   9:Generated_Source\PSoC5/Clock_2.c **** *
  10:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
  11:Generated_Source\PSoC5/Clock_2.c **** * Copyright 2008-2010, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/Clock_2.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/Clock_2.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/Clock_2.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************/
  16:Generated_Source\PSoC5/Clock_2.c **** 
  17:Generated_Source\PSoC5/Clock_2.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/Clock_2.c **** #include "Clock_2.h"
  19:Generated_Source\PSoC5/Clock_2.c **** 
  20:Generated_Source\PSoC5/Clock_2.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/Clock_2.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/Clock_2.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/Clock_2.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/Clock_2.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/Clock_2.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/Clock_2.c **** 
  27:Generated_Source\PSoC5/Clock_2.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/Clock_2.c **** 
  29:Generated_Source\PSoC5/Clock_2.c **** 
  30:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 2


  31:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_Start
  32:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
  33:Generated_Source\PSoC5/Clock_2.c **** * Summary:
  34:Generated_Source\PSoC5/Clock_2.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  35:Generated_Source\PSoC5/Clock_2.c **** *  "Start on Reset" option is enabled in the DWR.
  36:Generated_Source\PSoC5/Clock_2.c **** *
  37:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
  38:Generated_Source\PSoC5/Clock_2.c **** *  void
  39:Generated_Source\PSoC5/Clock_2.c **** *
  40:Generated_Source\PSoC5/Clock_2.c **** * Returns:
  41:Generated_Source\PSoC5/Clock_2.c **** *  void
  42:Generated_Source\PSoC5/Clock_2.c **** *
  43:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
  44:Generated_Source\PSoC5/Clock_2.c **** void Clock_2_Start(void) 
  45:Generated_Source\PSoC5/Clock_2.c **** {
  28              		.loc 1 45 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  46:Generated_Source\PSoC5/Clock_2.c ****     /* Set the bit to enable the clock. */
  47:Generated_Source\PSoC5/Clock_2.c ****     Clock_2_CLKEN |= Clock_2_CLKEN_MASK;
  33              		.loc 1 47 0
  34 0000 024A     		ldr	r2, .L2
  35 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  36 0004 43F00203 		orr	r3, r3, #2
  37 0008 1370     		strb	r3, [r2]
  38 000a 7047     		bx	lr
  39              	.L3:
  40              		.align	2
  41              	.L2:
  42 000c A1430040 		.word	1073759137
  43              		.cfi_endproc
  44              	.LFE0:
  45              		.size	Clock_2_Start, .-Clock_2_Start
  46              		.section	.text.Clock_2_Stop,"ax",%progbits
  47              		.align	2
  48              		.global	Clock_2_Stop
  49              		.thumb
  50              		.thumb_func
  51              		.type	Clock_2_Stop, %function
  52              	Clock_2_Stop:
  53              	.LFB1:
  48:Generated_Source\PSoC5/Clock_2.c **** }
  49:Generated_Source\PSoC5/Clock_2.c **** 
  50:Generated_Source\PSoC5/Clock_2.c **** 
  51:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
  52:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_Stop
  53:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
  54:Generated_Source\PSoC5/Clock_2.c **** * Summary:
  55:Generated_Source\PSoC5/Clock_2.c **** *  Stops the clock and returns immediately. This API does not require the
  56:Generated_Source\PSoC5/Clock_2.c **** *  source clock to be running but may return before the hardware is actually
  57:Generated_Source\PSoC5/Clock_2.c **** *  disabled. If the settings of the clock are changed after calling this
  58:Generated_Source\PSoC5/Clock_2.c **** *  function, the clock may glitch when it is started. To avoid the clock
  59:Generated_Source\PSoC5/Clock_2.c **** *  glitch, use the StopBlock function.
  60:Generated_Source\PSoC5/Clock_2.c **** *
  61:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 3


  62:Generated_Source\PSoC5/Clock_2.c **** *  void
  63:Generated_Source\PSoC5/Clock_2.c **** *
  64:Generated_Source\PSoC5/Clock_2.c **** * Returns:
  65:Generated_Source\PSoC5/Clock_2.c **** *  void
  66:Generated_Source\PSoC5/Clock_2.c **** *
  67:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
  68:Generated_Source\PSoC5/Clock_2.c **** void Clock_2_Stop(void) 
  69:Generated_Source\PSoC5/Clock_2.c **** {
  54              		.loc 1 69 0
  55              		.cfi_startproc
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  70:Generated_Source\PSoC5/Clock_2.c ****     /* Clear the bit to disable the clock. */
  71:Generated_Source\PSoC5/Clock_2.c ****     Clock_2_CLKEN &= ~Clock_2_CLKEN_MASK;
  59              		.loc 1 71 0
  60 0000 024A     		ldr	r2, .L5
  61 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  62 0004 03F0FD03 		and	r3, r3, #253
  63 0008 1370     		strb	r3, [r2]
  64 000a 7047     		bx	lr
  65              	.L6:
  66              		.align	2
  67              	.L5:
  68 000c A1430040 		.word	1073759137
  69              		.cfi_endproc
  70              	.LFE1:
  71              		.size	Clock_2_Stop, .-Clock_2_Stop
  72              		.section	.text.Clock_2_StopBlock,"ax",%progbits
  73              		.align	2
  74              		.global	Clock_2_StopBlock
  75              		.thumb
  76              		.thumb_func
  77              		.type	Clock_2_StopBlock, %function
  78              	Clock_2_StopBlock:
  79              	.LFB2:
  72:Generated_Source\PSoC5/Clock_2.c **** }
  73:Generated_Source\PSoC5/Clock_2.c **** 
  74:Generated_Source\PSoC5/Clock_2.c **** 
  75:Generated_Source\PSoC5/Clock_2.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  76:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
  77:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_StopBlock
  78:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
  79:Generated_Source\PSoC5/Clock_2.c **** * Summary:
  80:Generated_Source\PSoC5/Clock_2.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  81:Generated_Source\PSoC5/Clock_2.c **** *  returning. This ensures that the clock is never truncated (high part of the
  82:Generated_Source\PSoC5/Clock_2.c **** *  cycle will terminate before the clock is disabled and the API returns).
  83:Generated_Source\PSoC5/Clock_2.c **** *  Note that the source clock must be running or this API will never return as
  84:Generated_Source\PSoC5/Clock_2.c **** *  a stopped clock cannot be disabled.
  85:Generated_Source\PSoC5/Clock_2.c **** *
  86:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
  87:Generated_Source\PSoC5/Clock_2.c **** *  void
  88:Generated_Source\PSoC5/Clock_2.c **** *
  89:Generated_Source\PSoC5/Clock_2.c **** * Returns:
  90:Generated_Source\PSoC5/Clock_2.c **** *  void
  91:Generated_Source\PSoC5/Clock_2.c **** *
  92:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 4


  93:Generated_Source\PSoC5/Clock_2.c **** void Clock_2_StopBlock(void) 
  94:Generated_Source\PSoC5/Clock_2.c **** {
  80              		.loc 1 94 0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
  95:Generated_Source\PSoC5/Clock_2.c ****     if (Clock_2_CLKEN & Clock_2_CLKEN_MASK)
  85              		.loc 1 95 0
  86 0000 154B     		ldr	r3, .L10
  87 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  88 0004 13F0020F 		tst	r3, #2
  89 0008 24D0     		beq	.L7
  90              	.LBB2:
  96:Generated_Source\PSoC5/Clock_2.c ****     {
  97:Generated_Source\PSoC5/Clock_2.c **** #if HAS_CLKDIST_LD_DISABLE
  98:Generated_Source\PSoC5/Clock_2.c ****         uint16 oldDivider;
  99:Generated_Source\PSoC5/Clock_2.c **** 
 100:Generated_Source\PSoC5/Clock_2.c ****         CLK_DIST_LD = 0;
  91              		.loc 1 100 0
  92 000a 1449     		ldr	r1, .L10+4
  93 000c 0023     		movs	r3, #0
  94 000e 0B70     		strb	r3, [r1]
 101:Generated_Source\PSoC5/Clock_2.c **** 
 102:Generated_Source\PSoC5/Clock_2.c ****         /* Clear all the mask bits except ours. */
 103:Generated_Source\PSoC5/Clock_2.c **** #if defined(Clock_2__CFG3)
 104:Generated_Source\PSoC5/Clock_2.c ****         CLK_DIST_AMASK = Clock_2_CLKEN_MASK;
  95              		.loc 1 104 0
  96 0010 0220     		movs	r0, #2
  97 0012 134A     		ldr	r2, .L10+8
  98 0014 1070     		strb	r0, [r2]
 105:Generated_Source\PSoC5/Clock_2.c ****         CLK_DIST_DMASK = 0x00u;
  99              		.loc 1 105 0
 100 0016 043A     		subs	r2, r2, #4
 101 0018 1370     		strb	r3, [r2]
 106:Generated_Source\PSoC5/Clock_2.c **** #else
 107:Generated_Source\PSoC5/Clock_2.c ****         CLK_DIST_DMASK = Clock_2_CLKEN_MASK;
 108:Generated_Source\PSoC5/Clock_2.c ****         CLK_DIST_AMASK = 0x00u;
 109:Generated_Source\PSoC5/Clock_2.c **** #endif
 110:Generated_Source\PSoC5/Clock_2.c **** 
 111:Generated_Source\PSoC5/Clock_2.c ****         /* Clear mask of bus clock. */
 112:Generated_Source\PSoC5/Clock_2.c ****         CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 102              		.loc 1 112 0
 103 001a 083A     		subs	r2, r2, #8
 104 001c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 105 001e 03F07F03 		and	r3, r3, #127
 106 0022 1370     		strb	r3, [r2]
 113:Generated_Source\PSoC5/Clock_2.c **** 
 114:Generated_Source\PSoC5/Clock_2.c ****         oldDivider = CY_GET_REG16(Clock_2_DIV_PTR);
 107              		.loc 1 114 0
 108 0024 0F4B     		ldr	r3, .L10+12
 109 0026 1A88     		ldrh	r2, [r3]
 110 0028 92B2     		uxth	r2, r2
 111              	.LVL0:
 115:Generated_Source\PSoC5/Clock_2.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 112              		.loc 1 115 0
 113 002a A3F58173 		sub	r3, r3, #258
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 5


 114 002e 1A80     		strh	r2, [r3]	@ movhi
 116:Generated_Source\PSoC5/Clock_2.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 115              		.loc 1 116 0
 116 0030 0723     		movs	r3, #7
 117 0032 0B70     		strb	r3, [r1]
 118              	.L9:
 117:Generated_Source\PSoC5/Clock_2.c **** 
 118:Generated_Source\PSoC5/Clock_2.c ****         /* Wait for clock to be disabled */
 119:Generated_Source\PSoC5/Clock_2.c ****         while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 119              		.loc 1 119 0 discriminator 1
 120 0034 094B     		ldr	r3, .L10+4
 121 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 122 0038 13F0010F 		tst	r3, #1
 123 003c FAD1     		bne	.L9
 120:Generated_Source\PSoC5/Clock_2.c **** #endif
 121:Generated_Source\PSoC5/Clock_2.c **** 
 122:Generated_Source\PSoC5/Clock_2.c ****         /* Clear the bit to disable the clock. */
 123:Generated_Source\PSoC5/Clock_2.c ****         Clock_2_CLKEN &= ~Clock_2_CLKEN_MASK;
 124              		.loc 1 123 0
 125 003e 0649     		ldr	r1, .L10
 126 0040 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 127 0042 03F0FD03 		and	r3, r3, #253
 128 0046 0B70     		strb	r3, [r1]
 124:Generated_Source\PSoC5/Clock_2.c **** 
 125:Generated_Source\PSoC5/Clock_2.c **** #if HAS_CLKDIST_LD_DISABLE
 126:Generated_Source\PSoC5/Clock_2.c ****         /* Clear the disable bit */
 127:Generated_Source\PSoC5/Clock_2.c ****         CLK_DIST_LD = 0x00u;
 129              		.loc 1 127 0
 130 0048 0021     		movs	r1, #0
 131 004a 044B     		ldr	r3, .L10+4
 132 004c 1970     		strb	r1, [r3]
 128:Generated_Source\PSoC5/Clock_2.c ****         CY_SET_REG16(Clock_2_DIV_PTR, oldDivider);
 133              		.loc 1 128 0
 134 004e 03F20313 		addw	r3, r3, #259
 135 0052 1A80     		strh	r2, [r3]	@ movhi
 136              	.LVL1:
 137              	.L7:
 138 0054 7047     		bx	lr
 139              	.L11:
 140 0056 00BF     		.align	2
 141              	.L10:
 142 0058 A1430040 		.word	1073759137
 143 005c 01400040 		.word	1073758209
 144 0060 14400040 		.word	1073758228
 145 0064 04410040 		.word	1073758468
 146              	.LBE2:
 147              		.cfi_endproc
 148              	.LFE2:
 149              		.size	Clock_2_StopBlock, .-Clock_2_StopBlock
 150              		.section	.text.Clock_2_StandbyPower,"ax",%progbits
 151              		.align	2
 152              		.global	Clock_2_StandbyPower
 153              		.thumb
 154              		.thumb_func
 155              		.type	Clock_2_StandbyPower, %function
 156              	Clock_2_StandbyPower:
 157              	.LFB3:
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 6


 129:Generated_Source\PSoC5/Clock_2.c **** #endif
 130:Generated_Source\PSoC5/Clock_2.c ****     }
 131:Generated_Source\PSoC5/Clock_2.c **** }
 132:Generated_Source\PSoC5/Clock_2.c **** #endif
 133:Generated_Source\PSoC5/Clock_2.c **** 
 134:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
 135:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_StandbyPower
 136:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
 137:Generated_Source\PSoC5/Clock_2.c **** * Summary:
 138:Generated_Source\PSoC5/Clock_2.c **** *  Sets whether the clock is active in standby mode.
 139:Generated_Source\PSoC5/Clock_2.c **** *
 140:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
 141:Generated_Source\PSoC5/Clock_2.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 142:Generated_Source\PSoC5/Clock_2.c **** *
 143:Generated_Source\PSoC5/Clock_2.c **** * Returns:
 144:Generated_Source\PSoC5/Clock_2.c **** *  void
 145:Generated_Source\PSoC5/Clock_2.c **** *
 146:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
 147:Generated_Source\PSoC5/Clock_2.c **** void Clock_2_StandbyPower(uint8 state) 
 148:Generated_Source\PSoC5/Clock_2.c **** {
 158              		.loc 1 148 0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		@ link register save eliminated.
 163              	.LVL2:
 149:Generated_Source\PSoC5/Clock_2.c ****     if(state == 0)
 164              		.loc 1 149 0
 165 0000 28B9     		cbnz	r0, .L13
 150:Generated_Source\PSoC5/Clock_2.c ****     {
 151:Generated_Source\PSoC5/Clock_2.c ****         Clock_2_CLKSTBY &= ~Clock_2_CLKSTBY_MASK;
 166              		.loc 1 151 0
 167 0002 064A     		ldr	r2, .L15
 168 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 169 0006 03F0FD03 		and	r3, r3, #253
 170 000a 1370     		strb	r3, [r2]
 171 000c 7047     		bx	lr
 172              	.L13:
 152:Generated_Source\PSoC5/Clock_2.c ****     }
 153:Generated_Source\PSoC5/Clock_2.c ****     else
 154:Generated_Source\PSoC5/Clock_2.c ****     {
 155:Generated_Source\PSoC5/Clock_2.c ****         Clock_2_CLKSTBY |= Clock_2_CLKSTBY_MASK;
 173              		.loc 1 155 0
 174 000e 034A     		ldr	r2, .L15
 175 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 176 0012 43F00203 		orr	r3, r3, #2
 177 0016 1370     		strb	r3, [r2]
 178 0018 7047     		bx	lr
 179              	.L16:
 180 001a 00BF     		.align	2
 181              	.L15:
 182 001c B1430040 		.word	1073759153
 183              		.cfi_endproc
 184              	.LFE3:
 185              		.size	Clock_2_StandbyPower, .-Clock_2_StandbyPower
 186              		.section	.text.Clock_2_GetDividerRegister,"ax",%progbits
 187              		.align	2
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 7


 188              		.global	Clock_2_GetDividerRegister
 189              		.thumb
 190              		.thumb_func
 191              		.type	Clock_2_GetDividerRegister, %function
 192              	Clock_2_GetDividerRegister:
 193              	.LFB5:
 156:Generated_Source\PSoC5/Clock_2.c ****     }
 157:Generated_Source\PSoC5/Clock_2.c **** }
 158:Generated_Source\PSoC5/Clock_2.c **** 
 159:Generated_Source\PSoC5/Clock_2.c **** 
 160:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
 161:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_SetDividerRegister
 162:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
 163:Generated_Source\PSoC5/Clock_2.c **** * Summary:
 164:Generated_Source\PSoC5/Clock_2.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 165:Generated_Source\PSoC5/Clock_2.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 166:Generated_Source\PSoC5/Clock_2.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 167:Generated_Source\PSoC5/Clock_2.c **** *  SetDividerRegister is called, then the source clock must be running.
 168:Generated_Source\PSoC5/Clock_2.c **** *
 169:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
 170:Generated_Source\PSoC5/Clock_2.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 171:Generated_Source\PSoC5/Clock_2.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 172:Generated_Source\PSoC5/Clock_2.c **** *    to divide the clock by 2, this parameter should be set to 1.
 173:Generated_Source\PSoC5/Clock_2.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 174:Generated_Source\PSoC5/Clock_2.c **** *   will be truncated and the new divide value will take effect immediately. If
 175:Generated_Source\PSoC5/Clock_2.c **** *   zero, the new divide value will take effect at the end of the current clock
 176:Generated_Source\PSoC5/Clock_2.c **** *   cycle.
 177:Generated_Source\PSoC5/Clock_2.c **** *
 178:Generated_Source\PSoC5/Clock_2.c **** * Returns:
 179:Generated_Source\PSoC5/Clock_2.c **** *  void
 180:Generated_Source\PSoC5/Clock_2.c **** *
 181:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
 182:Generated_Source\PSoC5/Clock_2.c **** void Clock_2_SetDividerRegister(uint16 clkDivider, uint8 restart) 
 183:Generated_Source\PSoC5/Clock_2.c **** {
 184:Generated_Source\PSoC5/Clock_2.c ****     uint8 enabled;
 185:Generated_Source\PSoC5/Clock_2.c **** 
 186:Generated_Source\PSoC5/Clock_2.c ****     uint8 currSrc = Clock_2_GetSourceRegister();
 187:Generated_Source\PSoC5/Clock_2.c ****     uint16 oldDivider = Clock_2_GetDividerRegister();
 188:Generated_Source\PSoC5/Clock_2.c **** 
 189:Generated_Source\PSoC5/Clock_2.c ****     if (clkDivider != oldDivider)
 190:Generated_Source\PSoC5/Clock_2.c ****     {
 191:Generated_Source\PSoC5/Clock_2.c ****         enabled = Clock_2_CLKEN & Clock_2_CLKEN_MASK;
 192:Generated_Source\PSoC5/Clock_2.c **** 
 193:Generated_Source\PSoC5/Clock_2.c ****         if (currSrc == CYCLK_SRC_SEL_CLK_SYNC_D && (oldDivider == 0 || clkDivider == 0))
 194:Generated_Source\PSoC5/Clock_2.c ****         {
 195:Generated_Source\PSoC5/Clock_2.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 196:Generated_Source\PSoC5/Clock_2.c ****             if (oldDivider == 0 && clkDivider != 0)
 197:Generated_Source\PSoC5/Clock_2.c ****             {
 198:Generated_Source\PSoC5/Clock_2.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 199:Generated_Source\PSoC5/Clock_2.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 200:Generated_Source\PSoC5/Clock_2.c ****                 /* divider is ignored while SSS is set.                                     */
 201:Generated_Source\PSoC5/Clock_2.c ****                 CY_SET_REG16(Clock_2_DIV_PTR, clkDivider);
 202:Generated_Source\PSoC5/Clock_2.c ****                 Clock_2_MOD_SRC &= ~CYCLK_SSS;
 203:Generated_Source\PSoC5/Clock_2.c ****             }
 204:Generated_Source\PSoC5/Clock_2.c ****             else
 205:Generated_Source\PSoC5/Clock_2.c ****             {
 206:Generated_Source\PSoC5/Clock_2.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 8


 207:Generated_Source\PSoC5/Clock_2.c ****                 /* it without bothering with the shadow load.                               */
 208:Generated_Source\PSoC5/Clock_2.c ****                 Clock_2_MOD_SRC |= CYCLK_SSS;
 209:Generated_Source\PSoC5/Clock_2.c ****                 CY_SET_REG16(Clock_2_DIV_PTR, clkDivider);
 210:Generated_Source\PSoC5/Clock_2.c ****             }
 211:Generated_Source\PSoC5/Clock_2.c ****         }
 212:Generated_Source\PSoC5/Clock_2.c ****         else
 213:Generated_Source\PSoC5/Clock_2.c ****         {
 214:Generated_Source\PSoC5/Clock_2.c ****             if (enabled)
 215:Generated_Source\PSoC5/Clock_2.c ****             {
 216:Generated_Source\PSoC5/Clock_2.c ****                 CLK_DIST_LD = 0x00u;
 217:Generated_Source\PSoC5/Clock_2.c **** 
 218:Generated_Source\PSoC5/Clock_2.c ****                 /* Clear all the mask bits except ours. */
 219:Generated_Source\PSoC5/Clock_2.c **** #if defined(Clock_2__CFG3)
 220:Generated_Source\PSoC5/Clock_2.c ****                 CLK_DIST_AMASK = Clock_2_CLKEN_MASK;
 221:Generated_Source\PSoC5/Clock_2.c ****                 CLK_DIST_DMASK = 0x00u;
 222:Generated_Source\PSoC5/Clock_2.c **** #else
 223:Generated_Source\PSoC5/Clock_2.c ****                 CLK_DIST_DMASK = Clock_2_CLKEN_MASK;
 224:Generated_Source\PSoC5/Clock_2.c ****                 CLK_DIST_AMASK = 0x00u;
 225:Generated_Source\PSoC5/Clock_2.c **** #endif
 226:Generated_Source\PSoC5/Clock_2.c ****                 /* Clear mask of bus clock. */
 227:Generated_Source\PSoC5/Clock_2.c ****                 CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 228:Generated_Source\PSoC5/Clock_2.c **** 
 229:Generated_Source\PSoC5/Clock_2.c **** #if HAS_CLKDIST_LD_DISABLE
 230:Generated_Source\PSoC5/Clock_2.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 231:Generated_Source\PSoC5/Clock_2.c ****                 CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 232:Generated_Source\PSoC5/Clock_2.c **** 
 233:Generated_Source\PSoC5/Clock_2.c ****                 /* Wait for clock to be disabled */
 234:Generated_Source\PSoC5/Clock_2.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 235:Generated_Source\PSoC5/Clock_2.c **** #endif
 236:Generated_Source\PSoC5/Clock_2.c **** 
 237:Generated_Source\PSoC5/Clock_2.c ****                 Clock_2_CLKEN &= ~Clock_2_CLKEN_MASK;
 238:Generated_Source\PSoC5/Clock_2.c **** 
 239:Generated_Source\PSoC5/Clock_2.c **** #if HAS_CLKDIST_LD_DISABLE
 240:Generated_Source\PSoC5/Clock_2.c ****                 /* Clear the disable bit */
 241:Generated_Source\PSoC5/Clock_2.c ****                 CLK_DIST_LD = 0x00u;
 242:Generated_Source\PSoC5/Clock_2.c **** #endif
 243:Generated_Source\PSoC5/Clock_2.c ****             }
 244:Generated_Source\PSoC5/Clock_2.c **** 
 245:Generated_Source\PSoC5/Clock_2.c ****             /* Load divide value. */
 246:Generated_Source\PSoC5/Clock_2.c ****             if (Clock_2_CLKEN & Clock_2_CLKEN_MASK)
 247:Generated_Source\PSoC5/Clock_2.c ****             {
 248:Generated_Source\PSoC5/Clock_2.c ****                 /* If the clock is still enabled, use the shadow registers */
 249:Generated_Source\PSoC5/Clock_2.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 250:Generated_Source\PSoC5/Clock_2.c **** 
 251:Generated_Source\PSoC5/Clock_2.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | (restart ? CYCLK_LD_SYNC_EN : 0x00u));
 252:Generated_Source\PSoC5/Clock_2.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 253:Generated_Source\PSoC5/Clock_2.c ****             }
 254:Generated_Source\PSoC5/Clock_2.c ****             else
 255:Generated_Source\PSoC5/Clock_2.c ****             {
 256:Generated_Source\PSoC5/Clock_2.c ****                 /* If the clock is disabled, set the divider directly */
 257:Generated_Source\PSoC5/Clock_2.c ****                 CY_SET_REG16(Clock_2_DIV_PTR, clkDivider);
 258:Generated_Source\PSoC5/Clock_2.c ****             }
 259:Generated_Source\PSoC5/Clock_2.c **** 
 260:Generated_Source\PSoC5/Clock_2.c ****             Clock_2_CLKEN |= enabled;
 261:Generated_Source\PSoC5/Clock_2.c ****         }
 262:Generated_Source\PSoC5/Clock_2.c ****     }
 263:Generated_Source\PSoC5/Clock_2.c **** }
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 9


 264:Generated_Source\PSoC5/Clock_2.c **** 
 265:Generated_Source\PSoC5/Clock_2.c **** 
 266:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
 267:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_GetDividerRegister
 268:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
 269:Generated_Source\PSoC5/Clock_2.c **** * Summary:
 270:Generated_Source\PSoC5/Clock_2.c **** *  Gets the clock divider register value.
 271:Generated_Source\PSoC5/Clock_2.c **** *
 272:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
 273:Generated_Source\PSoC5/Clock_2.c **** *  void
 274:Generated_Source\PSoC5/Clock_2.c **** *
 275:Generated_Source\PSoC5/Clock_2.c **** * Returns:
 276:Generated_Source\PSoC5/Clock_2.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 277:Generated_Source\PSoC5/Clock_2.c **** *  divide by 2, the return value will be 1.
 278:Generated_Source\PSoC5/Clock_2.c **** *
 279:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
 280:Generated_Source\PSoC5/Clock_2.c **** uint16 Clock_2_GetDividerRegister(void) 
 281:Generated_Source\PSoC5/Clock_2.c **** {
 194              		.loc 1 281 0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		@ link register save eliminated.
 282:Generated_Source\PSoC5/Clock_2.c ****     return CY_GET_REG16(Clock_2_DIV_PTR);
 199              		.loc 1 282 0
 200 0000 014B     		ldr	r3, .L18
 201 0002 1888     		ldrh	r0, [r3]
 283:Generated_Source\PSoC5/Clock_2.c **** }
 202              		.loc 1 283 0
 203 0004 80B2     		uxth	r0, r0
 204 0006 7047     		bx	lr
 205              	.L19:
 206              		.align	2
 207              	.L18:
 208 0008 04410040 		.word	1073758468
 209              		.cfi_endproc
 210              	.LFE5:
 211              		.size	Clock_2_GetDividerRegister, .-Clock_2_GetDividerRegister
 212              		.section	.text.Clock_2_SetModeRegister,"ax",%progbits
 213              		.align	2
 214              		.global	Clock_2_SetModeRegister
 215              		.thumb
 216              		.thumb_func
 217              		.type	Clock_2_SetModeRegister, %function
 218              	Clock_2_SetModeRegister:
 219              	.LFB6:
 284:Generated_Source\PSoC5/Clock_2.c **** 
 285:Generated_Source\PSoC5/Clock_2.c **** 
 286:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
 287:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_SetModeRegister
 288:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
 289:Generated_Source\PSoC5/Clock_2.c **** * Summary:
 290:Generated_Source\PSoC5/Clock_2.c **** *  Sets flags that control the operating mode of the clock. This function only
 291:Generated_Source\PSoC5/Clock_2.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 292:Generated_Source\PSoC5/Clock_2.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 293:Generated_Source\PSoC5/Clock_2.c **** *  disabled before changing the mode.
 294:Generated_Source\PSoC5/Clock_2.c **** *
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 10


 295:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
 296:Generated_Source\PSoC5/Clock_2.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 297:Generated_Source\PSoC5/Clock_2.c **** *   clkMode should be a set of the following optional bits or'ed together.
 298:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 299:Generated_Source\PSoC5/Clock_2.c **** *                 occur when the divider count reaches half of the divide
 300:Generated_Source\PSoC5/Clock_2.c **** *                 value.
 301:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 302:Generated_Source\PSoC5/Clock_2.c **** *                 is asserted for approximately half of its period. When
 303:Generated_Source\PSoC5/Clock_2.c **** *                 disabled, the output clock is asserted for one period of the
 304:Generated_Source\PSoC5/Clock_2.c **** *                 source clock.
 305:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 306:Generated_Source\PSoC5/Clock_2.c **** *                 be enabled for all synchronous clocks.
 307:Generated_Source\PSoC5/Clock_2.c **** *   See the Technical Reference Manual for details about setting the mode of
 308:Generated_Source\PSoC5/Clock_2.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 309:Generated_Source\PSoC5/Clock_2.c **** *
 310:Generated_Source\PSoC5/Clock_2.c **** * Returns:
 311:Generated_Source\PSoC5/Clock_2.c **** *  void
 312:Generated_Source\PSoC5/Clock_2.c **** *
 313:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
 314:Generated_Source\PSoC5/Clock_2.c **** void Clock_2_SetModeRegister(uint8 clkMode) 
 315:Generated_Source\PSoC5/Clock_2.c **** {
 220              		.loc 1 315 0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		@ link register save eliminated.
 225              	.LVL3:
 316:Generated_Source\PSoC5/Clock_2.c ****     Clock_2_MOD_SRC |= clkMode & Clock_2_MODE_MASK;
 226              		.loc 1 316 0
 227 0000 034B     		ldr	r3, .L21
 228 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 229 0004 00F0F800 		and	r0, r0, #248
 230              	.LVL4:
 231 0008 1043     		orrs	r0, r0, r2
 232 000a 1870     		strb	r0, [r3]
 233 000c 7047     		bx	lr
 234              	.L22:
 235 000e 00BF     		.align	2
 236              	.L21:
 237 0010 06410040 		.word	1073758470
 238              		.cfi_endproc
 239              	.LFE6:
 240              		.size	Clock_2_SetModeRegister, .-Clock_2_SetModeRegister
 241              		.section	.text.Clock_2_ClearModeRegister,"ax",%progbits
 242              		.align	2
 243              		.global	Clock_2_ClearModeRegister
 244              		.thumb
 245              		.thumb_func
 246              		.type	Clock_2_ClearModeRegister, %function
 247              	Clock_2_ClearModeRegister:
 248              	.LFB7:
 317:Generated_Source\PSoC5/Clock_2.c **** }
 318:Generated_Source\PSoC5/Clock_2.c **** 
 319:Generated_Source\PSoC5/Clock_2.c **** 
 320:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
 321:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_ClearModeRegister
 322:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 11


 323:Generated_Source\PSoC5/Clock_2.c **** * Summary:
 324:Generated_Source\PSoC5/Clock_2.c **** *  Clears flags that control the operating mode of the clock. This function
 325:Generated_Source\PSoC5/Clock_2.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 326:Generated_Source\PSoC5/Clock_2.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 327:Generated_Source\PSoC5/Clock_2.c **** *  disabled before changing the mode.
 328:Generated_Source\PSoC5/Clock_2.c **** *
 329:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
 330:Generated_Source\PSoC5/Clock_2.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 331:Generated_Source\PSoC5/Clock_2.c **** *   clkMode should be a set of the following optional bits or'ed together.
 332:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 333:Generated_Source\PSoC5/Clock_2.c **** *                 occur when the divider count reaches half of the divide
 334:Generated_Source\PSoC5/Clock_2.c **** *                 value.
 335:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 336:Generated_Source\PSoC5/Clock_2.c **** *                 is asserted for approximately half of its period. When
 337:Generated_Source\PSoC5/Clock_2.c **** *                 disabled, the output clock is asserted for one period of the
 338:Generated_Source\PSoC5/Clock_2.c **** *                 source clock.
 339:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 340:Generated_Source\PSoC5/Clock_2.c **** *                 be enabled for all synchronous clocks.
 341:Generated_Source\PSoC5/Clock_2.c **** *   See the Technical Reference Manual for details about setting the mode of
 342:Generated_Source\PSoC5/Clock_2.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 343:Generated_Source\PSoC5/Clock_2.c **** *
 344:Generated_Source\PSoC5/Clock_2.c **** * Returns:
 345:Generated_Source\PSoC5/Clock_2.c **** *  void
 346:Generated_Source\PSoC5/Clock_2.c **** *
 347:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
 348:Generated_Source\PSoC5/Clock_2.c **** void Clock_2_ClearModeRegister(uint8 clkMode) 
 349:Generated_Source\PSoC5/Clock_2.c **** {
 249              		.loc 1 349 0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		@ link register save eliminated.
 254              	.LVL5:
 350:Generated_Source\PSoC5/Clock_2.c ****     Clock_2_MOD_SRC &= ~clkMode | ~Clock_2_MODE_MASK;
 255              		.loc 1 350 0
 256 0000 034B     		ldr	r3, .L24
 257 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 258 0004 C043     		mvns	r0, r0
 259              	.LVL6:
 260 0006 40F00700 		orr	r0, r0, #7
 261 000a 1040     		ands	r0, r0, r2
 262 000c 1870     		strb	r0, [r3]
 263 000e 7047     		bx	lr
 264              	.L25:
 265              		.align	2
 266              	.L24:
 267 0010 06410040 		.word	1073758470
 268              		.cfi_endproc
 269              	.LFE7:
 270              		.size	Clock_2_ClearModeRegister, .-Clock_2_ClearModeRegister
 271              		.section	.text.Clock_2_GetModeRegister,"ax",%progbits
 272              		.align	2
 273              		.global	Clock_2_GetModeRegister
 274              		.thumb
 275              		.thumb_func
 276              		.type	Clock_2_GetModeRegister, %function
 277              	Clock_2_GetModeRegister:
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 12


 278              	.LFB8:
 351:Generated_Source\PSoC5/Clock_2.c **** }
 352:Generated_Source\PSoC5/Clock_2.c **** 
 353:Generated_Source\PSoC5/Clock_2.c **** 
 354:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
 355:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_GetModeRegister
 356:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
 357:Generated_Source\PSoC5/Clock_2.c **** * Summary:
 358:Generated_Source\PSoC5/Clock_2.c **** *  Gets the clock mode register value.
 359:Generated_Source\PSoC5/Clock_2.c **** *
 360:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
 361:Generated_Source\PSoC5/Clock_2.c **** *  void
 362:Generated_Source\PSoC5/Clock_2.c **** *
 363:Generated_Source\PSoC5/Clock_2.c **** * Returns:
 364:Generated_Source\PSoC5/Clock_2.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 365:Generated_Source\PSoC5/Clock_2.c **** *  ClearModeRegister descriptions for details about the mode bits.
 366:Generated_Source\PSoC5/Clock_2.c **** *
 367:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
 368:Generated_Source\PSoC5/Clock_2.c **** uint8 Clock_2_GetModeRegister(void) 
 369:Generated_Source\PSoC5/Clock_2.c **** {
 279              		.loc 1 369 0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 0
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283              		@ link register save eliminated.
 370:Generated_Source\PSoC5/Clock_2.c ****     return Clock_2_MOD_SRC & Clock_2_MODE_MASK;
 284              		.loc 1 370 0
 285 0000 024B     		ldr	r3, .L27
 286 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 371:Generated_Source\PSoC5/Clock_2.c **** }
 287              		.loc 1 371 0
 288 0004 00F0F800 		and	r0, r0, #248
 289 0008 7047     		bx	lr
 290              	.L28:
 291 000a 00BF     		.align	2
 292              	.L27:
 293 000c 06410040 		.word	1073758470
 294              		.cfi_endproc
 295              	.LFE8:
 296              		.size	Clock_2_GetModeRegister, .-Clock_2_GetModeRegister
 297              		.section	.text.Clock_2_GetSourceRegister,"ax",%progbits
 298              		.align	2
 299              		.global	Clock_2_GetSourceRegister
 300              		.thumb
 301              		.thumb_func
 302              		.type	Clock_2_GetSourceRegister, %function
 303              	Clock_2_GetSourceRegister:
 304              	.LFB10:
 372:Generated_Source\PSoC5/Clock_2.c **** 
 373:Generated_Source\PSoC5/Clock_2.c **** 
 374:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
 375:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_SetSourceRegister
 376:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
 377:Generated_Source\PSoC5/Clock_2.c **** * Summary:
 378:Generated_Source\PSoC5/Clock_2.c **** *  Sets the input source of the clock. The clock must be disabled before
 379:Generated_Source\PSoC5/Clock_2.c **** *  changing the source. The old and new clock sources must be running.
 380:Generated_Source\PSoC5/Clock_2.c **** *
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 13


 381:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
 382:Generated_Source\PSoC5/Clock_2.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 383:Generated_Source\PSoC5/Clock_2.c **** *   following input sources:
 384:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 385:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_SRC_SEL_IMO
 386:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_SRC_SEL_XTALM
 387:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_SRC_SEL_ILO
 388:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_SRC_SEL_PLL
 389:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_SRC_SEL_XTALK
 390:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_SRC_SEL_DSI_G
 391:Generated_Source\PSoC5/Clock_2.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 392:Generated_Source\PSoC5/Clock_2.c **** *   See the Technical Reference Manual for details on clock sources.
 393:Generated_Source\PSoC5/Clock_2.c **** *
 394:Generated_Source\PSoC5/Clock_2.c **** * Returns:
 395:Generated_Source\PSoC5/Clock_2.c **** *  void
 396:Generated_Source\PSoC5/Clock_2.c **** *
 397:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
 398:Generated_Source\PSoC5/Clock_2.c **** void Clock_2_SetSourceRegister(uint8 clkSource) 
 399:Generated_Source\PSoC5/Clock_2.c **** {
 400:Generated_Source\PSoC5/Clock_2.c ****     uint16 currDiv = Clock_2_GetDividerRegister();
 401:Generated_Source\PSoC5/Clock_2.c ****     uint8 oldSrc = Clock_2_GetSourceRegister();
 402:Generated_Source\PSoC5/Clock_2.c **** 
 403:Generated_Source\PSoC5/Clock_2.c ****     if (oldSrc != CYCLK_SRC_SEL_CLK_SYNC_D && clkSource == CYCLK_SRC_SEL_CLK_SYNC_D && currDiv == 0
 404:Generated_Source\PSoC5/Clock_2.c ****     {
 405:Generated_Source\PSoC5/Clock_2.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 406:Generated_Source\PSoC5/Clock_2.c ****         /* then set the source so we are consistent.                                */
 407:Generated_Source\PSoC5/Clock_2.c ****         Clock_2_MOD_SRC |= CYCLK_SSS;
 408:Generated_Source\PSoC5/Clock_2.c ****         Clock_2_MOD_SRC =
 409:Generated_Source\PSoC5/Clock_2.c ****             (Clock_2_MOD_SRC & ~Clock_2_SRC_SEL_MSK) | clkSource;
 410:Generated_Source\PSoC5/Clock_2.c ****     }
 411:Generated_Source\PSoC5/Clock_2.c ****     else if (oldSrc == CYCLK_SRC_SEL_CLK_SYNC_D && clkSource != CYCLK_SRC_SEL_CLK_SYNC_D && currDiv
 412:Generated_Source\PSoC5/Clock_2.c ****     {
 413:Generated_Source\PSoC5/Clock_2.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 414:Generated_Source\PSoC5/Clock_2.c ****         /* lock when we clear SSS.                                                  */
 415:Generated_Source\PSoC5/Clock_2.c ****         Clock_2_MOD_SRC =
 416:Generated_Source\PSoC5/Clock_2.c ****             (Clock_2_MOD_SRC & ~Clock_2_SRC_SEL_MSK) | clkSource;
 417:Generated_Source\PSoC5/Clock_2.c ****         Clock_2_MOD_SRC &= ~CYCLK_SSS;
 418:Generated_Source\PSoC5/Clock_2.c ****     }
 419:Generated_Source\PSoC5/Clock_2.c ****     else
 420:Generated_Source\PSoC5/Clock_2.c ****     {
 421:Generated_Source\PSoC5/Clock_2.c ****         Clock_2_MOD_SRC =
 422:Generated_Source\PSoC5/Clock_2.c ****             (Clock_2_MOD_SRC & ~Clock_2_SRC_SEL_MSK) | clkSource;
 423:Generated_Source\PSoC5/Clock_2.c ****     }
 424:Generated_Source\PSoC5/Clock_2.c **** }
 425:Generated_Source\PSoC5/Clock_2.c **** 
 426:Generated_Source\PSoC5/Clock_2.c **** 
 427:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
 428:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_GetSourceRegister
 429:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
 430:Generated_Source\PSoC5/Clock_2.c **** * Summary:
 431:Generated_Source\PSoC5/Clock_2.c **** *  Gets the input source of the clock.
 432:Generated_Source\PSoC5/Clock_2.c **** *
 433:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
 434:Generated_Source\PSoC5/Clock_2.c **** *  void
 435:Generated_Source\PSoC5/Clock_2.c **** *
 436:Generated_Source\PSoC5/Clock_2.c **** * Returns:
 437:Generated_Source\PSoC5/Clock_2.c **** *  The input source of the clock. See SetSourceRegister for details.
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 14


 438:Generated_Source\PSoC5/Clock_2.c **** *
 439:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
 440:Generated_Source\PSoC5/Clock_2.c **** uint8 Clock_2_GetSourceRegister(void) 
 441:Generated_Source\PSoC5/Clock_2.c **** {
 305              		.loc 1 441 0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 0
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309              		@ link register save eliminated.
 442:Generated_Source\PSoC5/Clock_2.c ****     return Clock_2_MOD_SRC & Clock_2_SRC_SEL_MSK;
 310              		.loc 1 442 0
 311 0000 024B     		ldr	r3, .L30
 312 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 443:Generated_Source\PSoC5/Clock_2.c **** }
 313              		.loc 1 443 0
 314 0004 00F00700 		and	r0, r0, #7
 315 0008 7047     		bx	lr
 316              	.L31:
 317 000a 00BF     		.align	2
 318              	.L30:
 319 000c 06410040 		.word	1073758470
 320              		.cfi_endproc
 321              	.LFE10:
 322              		.size	Clock_2_GetSourceRegister, .-Clock_2_GetSourceRegister
 323              		.section	.text.Clock_2_SetDividerRegister,"ax",%progbits
 324              		.align	2
 325              		.global	Clock_2_SetDividerRegister
 326              		.thumb
 327              		.thumb_func
 328              		.type	Clock_2_SetDividerRegister, %function
 329              	Clock_2_SetDividerRegister:
 330              	.LFB4:
 183:Generated_Source\PSoC5/Clock_2.c ****     uint8 enabled;
 331              		.loc 1 183 0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335              	.LVL7:
 336 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 337              		.cfi_def_cfa_offset 24
 338              		.cfi_offset 3, -24
 339              		.cfi_offset 4, -20
 340              		.cfi_offset 5, -16
 341              		.cfi_offset 6, -12
 342              		.cfi_offset 7, -8
 343              		.cfi_offset 14, -4
 344 0002 0446     		mov	r4, r0
 345 0004 0D46     		mov	r5, r1
 186:Generated_Source\PSoC5/Clock_2.c ****     uint16 oldDivider = Clock_2_GetDividerRegister();
 346              		.loc 1 186 0
 347 0006 FFF7FEFF 		bl	Clock_2_GetSourceRegister
 348              	.LVL8:
 349 000a 0646     		mov	r6, r0
 350              	.LVL9:
 187:Generated_Source\PSoC5/Clock_2.c **** 
 351              		.loc 1 187 0
 352 000c FFF7FEFF 		bl	Clock_2_GetDividerRegister
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 15


 353              	.LVL10:
 189:Generated_Source\PSoC5/Clock_2.c ****     {
 354              		.loc 1 189 0
 355 0010 A042     		cmp	r0, r4
 356 0012 51D0     		beq	.L32
 191:Generated_Source\PSoC5/Clock_2.c **** 
 357              		.loc 1 191 0
 358 0014 294B     		ldr	r3, .L45
 359 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 360 0018 03F00203 		and	r3, r3, #2
 361 001c DBB2     		uxtb	r3, r3
 362              	.LVL11:
 193:Generated_Source\PSoC5/Clock_2.c ****         {
 363              		.loc 1 193 0
 364 001e 9EB9     		cbnz	r6, .L34
 193:Generated_Source\PSoC5/Clock_2.c ****         {
 365              		.loc 1 193 0 is_stmt 0 discriminator 1
 366 0020 00B1     		cbz	r0, .L35
 193:Generated_Source\PSoC5/Clock_2.c ****         {
 367              		.loc 1 193 0 discriminator 2
 368 0022 8CB9     		cbnz	r4, .L34
 369              	.L35:
 196:Generated_Source\PSoC5/Clock_2.c ****             {
 370              		.loc 1 196 0 is_stmt 1
 371 0024 40B9     		cbnz	r0, .L36
 196:Generated_Source\PSoC5/Clock_2.c ****             {
 372              		.loc 1 196 0 is_stmt 0 discriminator 1
 373 0026 3CB1     		cbz	r4, .L36
 201:Generated_Source\PSoC5/Clock_2.c ****                 Clock_2_MOD_SRC &= ~CYCLK_SSS;
 374              		.loc 1 201 0 is_stmt 1
 375 0028 254B     		ldr	r3, .L45+4
 376              	.LVL12:
 377 002a 1C80     		strh	r4, [r3]	@ movhi
 202:Generated_Source\PSoC5/Clock_2.c ****             }
 378              		.loc 1 202 0
 379 002c 254A     		ldr	r2, .L45+8
 380 002e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 381 0030 03F0BF03 		and	r3, r3, #191
 382 0034 1370     		strb	r3, [r2]
 383 0036 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 384              	.LVL13:
 385              	.L36:
 208:Generated_Source\PSoC5/Clock_2.c ****                 CY_SET_REG16(Clock_2_DIV_PTR, clkDivider);
 386              		.loc 1 208 0
 387 0038 224A     		ldr	r2, .L45+8
 388 003a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 389              	.LVL14:
 390 003c 43F04003 		orr	r3, r3, #64
 391 0040 1370     		strb	r3, [r2]
 209:Generated_Source\PSoC5/Clock_2.c ****             }
 392              		.loc 1 209 0
 393 0042 1F4B     		ldr	r3, .L45+4
 394 0044 1C80     		strh	r4, [r3]	@ movhi
 395 0046 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 396              	.LVL15:
 397              	.L34:
 214:Generated_Source\PSoC5/Clock_2.c ****             {
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 16


 398              		.loc 1 214 0
 399 0048 EBB1     		cbz	r3, .L37
 216:Generated_Source\PSoC5/Clock_2.c **** 
 400              		.loc 1 216 0
 401 004a 1F49     		ldr	r1, .L45+12
 402 004c 0022     		movs	r2, #0
 403 004e 0A70     		strb	r2, [r1]
 220:Generated_Source\PSoC5/Clock_2.c ****                 CLK_DIST_DMASK = 0x00u;
 404              		.loc 1 220 0
 405 0050 0227     		movs	r7, #2
 406 0052 1E4E     		ldr	r6, .L45+16
 407              	.LVL16:
 408 0054 3770     		strb	r7, [r6]
 221:Generated_Source\PSoC5/Clock_2.c **** #else
 409              		.loc 1 221 0
 410 0056 043E     		subs	r6, r6, #4
 411 0058 3270     		strb	r2, [r6]
 227:Generated_Source\PSoC5/Clock_2.c **** 
 412              		.loc 1 227 0
 413 005a 083E     		subs	r6, r6, #8
 414 005c 3278     		ldrb	r2, [r6]	@ zero_extendqisi2
 415 005e 02F07F02 		and	r2, r2, #127
 416 0062 3270     		strb	r2, [r6]
 230:Generated_Source\PSoC5/Clock_2.c ****                 CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 417              		.loc 1 230 0
 418 0064 1A4A     		ldr	r2, .L45+20
 419 0066 1080     		strh	r0, [r2]	@ movhi
 231:Generated_Source\PSoC5/Clock_2.c **** 
 420              		.loc 1 231 0
 421 0068 0722     		movs	r2, #7
 422 006a 0A70     		strb	r2, [r1]
 423              	.L38:
 234:Generated_Source\PSoC5/Clock_2.c **** #endif
 424              		.loc 1 234 0 discriminator 1
 425 006c 164A     		ldr	r2, .L45+12
 426 006e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 427 0070 12F0010F 		tst	r2, #1
 428 0074 FAD1     		bne	.L38
 237:Generated_Source\PSoC5/Clock_2.c **** 
 429              		.loc 1 237 0
 430 0076 1149     		ldr	r1, .L45
 431 0078 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 432 007a 02F0FD02 		and	r2, r2, #253
 433 007e 0A70     		strb	r2, [r1]
 241:Generated_Source\PSoC5/Clock_2.c **** #endif
 434              		.loc 1 241 0
 435 0080 0021     		movs	r1, #0
 436 0082 114A     		ldr	r2, .L45+12
 437 0084 1170     		strb	r1, [r2]
 438              	.L37:
 246:Generated_Source\PSoC5/Clock_2.c ****             {
 439              		.loc 1 246 0
 440 0086 0D4A     		ldr	r2, .L45
 441 0088 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 442 008a 12F0020F 		tst	r2, #2
 443 008e 0DD0     		beq	.L39
 249:Generated_Source\PSoC5/Clock_2.c **** 
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 17


 444              		.loc 1 249 0
 445 0090 0F4A     		ldr	r2, .L45+20
 446 0092 1480     		strh	r4, [r2]	@ movhi
 251:Generated_Source\PSoC5/Clock_2.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 447              		.loc 1 251 0
 448 0094 0DB1     		cbz	r5, .L43
 449 0096 0321     		movs	r1, #3
 450 0098 00E0     		b	.L40
 451              	.L43:
 452 009a 0121     		movs	r1, #1
 453              	.L40:
 251:Generated_Source\PSoC5/Clock_2.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 454              		.loc 1 251 0 is_stmt 0 discriminator 4
 455 009c 0A4A     		ldr	r2, .L45+12
 456 009e 1170     		strb	r1, [r2]
 457              	.L41:
 252:Generated_Source\PSoC5/Clock_2.c ****             }
 458              		.loc 1 252 0 is_stmt 1 discriminator 1
 459 00a0 094A     		ldr	r2, .L45+12
 460 00a2 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 461 00a4 12F0010F 		tst	r2, #1
 462 00a8 FAD1     		bne	.L41
 463 00aa 01E0     		b	.L42
 464              	.L39:
 257:Generated_Source\PSoC5/Clock_2.c ****             }
 465              		.loc 1 257 0
 466 00ac 044A     		ldr	r2, .L45+4
 467 00ae 1480     		strh	r4, [r2]	@ movhi
 468              	.L42:
 260:Generated_Source\PSoC5/Clock_2.c ****         }
 469              		.loc 1 260 0
 470 00b0 024A     		ldr	r2, .L45
 471 00b2 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 472 00b4 0B43     		orrs	r3, r3, r1
 473              	.LVL17:
 474 00b6 1370     		strb	r3, [r2]
 475              	.L32:
 476 00b8 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 477              	.L46:
 478 00ba 00BF     		.align	2
 479              	.L45:
 480 00bc A1430040 		.word	1073759137
 481 00c0 04410040 		.word	1073758468
 482 00c4 06410040 		.word	1073758470
 483 00c8 01400040 		.word	1073758209
 484 00cc 14400040 		.word	1073758228
 485 00d0 02400040 		.word	1073758210
 486              		.cfi_endproc
 487              	.LFE4:
 488              		.size	Clock_2_SetDividerRegister, .-Clock_2_SetDividerRegister
 489              		.section	.text.Clock_2_SetSourceRegister,"ax",%progbits
 490              		.align	2
 491              		.global	Clock_2_SetSourceRegister
 492              		.thumb
 493              		.thumb_func
 494              		.type	Clock_2_SetSourceRegister, %function
 495              	Clock_2_SetSourceRegister:
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 18


 496              	.LFB9:
 399:Generated_Source\PSoC5/Clock_2.c ****     uint16 currDiv = Clock_2_GetDividerRegister();
 497              		.loc 1 399 0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 0
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501              	.LVL18:
 502 0000 38B5     		push	{r3, r4, r5, lr}
 503              		.cfi_def_cfa_offset 16
 504              		.cfi_offset 3, -16
 505              		.cfi_offset 4, -12
 506              		.cfi_offset 5, -8
 507              		.cfi_offset 14, -4
 508 0002 0446     		mov	r4, r0
 400:Generated_Source\PSoC5/Clock_2.c ****     uint8 oldSrc = Clock_2_GetSourceRegister();
 509              		.loc 1 400 0
 510 0004 FFF7FEFF 		bl	Clock_2_GetDividerRegister
 511              	.LVL19:
 512 0008 0546     		mov	r5, r0
 513              	.LVL20:
 401:Generated_Source\PSoC5/Clock_2.c **** 
 514              		.loc 1 401 0
 515 000a FFF7FEFF 		bl	Clock_2_GetSourceRegister
 516              	.LVL21:
 403:Generated_Source\PSoC5/Clock_2.c ****     {
 517              		.loc 1 403 0
 518 000e 0346     		mov	r3, r0
 519 0010 60B1     		cbz	r0, .L48
 403:Generated_Source\PSoC5/Clock_2.c ****     {
 520              		.loc 1 403 0 is_stmt 0 discriminator 1
 521 0012 5CB9     		cbnz	r4, .L48
 403:Generated_Source\PSoC5/Clock_2.c ****     {
 522              		.loc 1 403 0 discriminator 2
 523 0014 55B9     		cbnz	r5, .L48
 407:Generated_Source\PSoC5/Clock_2.c ****         Clock_2_MOD_SRC =
 524              		.loc 1 407 0 is_stmt 1
 525 0016 104B     		ldr	r3, .L52
 526 0018 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 527 001a 42F04002 		orr	r2, r2, #64
 528 001e 1A70     		strb	r2, [r3]
 409:Generated_Source\PSoC5/Clock_2.c ****     }
 529              		.loc 1 409 0
 530 0020 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 531              	.LVL22:
 408:Generated_Source\PSoC5/Clock_2.c ****             (Clock_2_MOD_SRC & ~Clock_2_SRC_SEL_MSK) | clkSource;
 532              		.loc 1 408 0
 533 0022 00F0F800 		and	r0, r0, #248
 534 0026 2043     		orrs	r0, r0, r4
 535 0028 1870     		strb	r0, [r3]
 536 002a 38BD     		pop	{r3, r4, r5, pc}
 537              	.LVL23:
 538              	.L48:
 411:Generated_Source\PSoC5/Clock_2.c ****     {
 539              		.loc 1 411 0
 540 002c 63B9     		cbnz	r3, .L50
 411:Generated_Source\PSoC5/Clock_2.c ****     {
 541              		.loc 1 411 0 is_stmt 0 discriminator 1
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 19


 542 002e 5CB1     		cbz	r4, .L50
 411:Generated_Source\PSoC5/Clock_2.c ****     {
 543              		.loc 1 411 0 discriminator 2
 544 0030 55B9     		cbnz	r5, .L50
 416:Generated_Source\PSoC5/Clock_2.c ****         Clock_2_MOD_SRC &= ~CYCLK_SSS;
 545              		.loc 1 416 0 is_stmt 1
 546 0032 094B     		ldr	r3, .L52
 547 0034 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 548              	.LVL24:
 415:Generated_Source\PSoC5/Clock_2.c ****             (Clock_2_MOD_SRC & ~Clock_2_SRC_SEL_MSK) | clkSource;
 549              		.loc 1 415 0
 550 0036 00F0F800 		and	r0, r0, #248
 551 003a 2043     		orrs	r0, r0, r4
 552 003c 1870     		strb	r0, [r3]
 417:Generated_Source\PSoC5/Clock_2.c ****     }
 553              		.loc 1 417 0
 554 003e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 555 0040 02F0BF02 		and	r2, r2, #191
 556 0044 1A70     		strb	r2, [r3]
 557 0046 38BD     		pop	{r3, r4, r5, pc}
 558              	.LVL25:
 559              	.L50:
 422:Generated_Source\PSoC5/Clock_2.c ****     }
 560              		.loc 1 422 0
 561 0048 034B     		ldr	r3, .L52
 562 004a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 563              	.LVL26:
 421:Generated_Source\PSoC5/Clock_2.c ****             (Clock_2_MOD_SRC & ~Clock_2_SRC_SEL_MSK) | clkSource;
 564              		.loc 1 421 0
 565 004c 00F0F800 		and	r0, r0, #248
 566 0050 2043     		orrs	r0, r0, r4
 567 0052 1870     		strb	r0, [r3]
 568 0054 38BD     		pop	{r3, r4, r5, pc}
 569              	.LVL27:
 570              	.L53:
 571 0056 00BF     		.align	2
 572              	.L52:
 573 0058 06410040 		.word	1073758470
 574              		.cfi_endproc
 575              	.LFE9:
 576              		.size	Clock_2_SetSourceRegister, .-Clock_2_SetSourceRegister
 577              		.section	.text.Clock_2_SetPhaseRegister,"ax",%progbits
 578              		.align	2
 579              		.global	Clock_2_SetPhaseRegister
 580              		.thumb
 581              		.thumb_func
 582              		.type	Clock_2_SetPhaseRegister, %function
 583              	Clock_2_SetPhaseRegister:
 584              	.LFB11:
 444:Generated_Source\PSoC5/Clock_2.c **** 
 445:Generated_Source\PSoC5/Clock_2.c **** 
 446:Generated_Source\PSoC5/Clock_2.c **** #if defined(Clock_2__CFG3)
 447:Generated_Source\PSoC5/Clock_2.c **** 
 448:Generated_Source\PSoC5/Clock_2.c **** 
 449:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
 450:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_SetPhaseRegister
 451:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 20


 452:Generated_Source\PSoC5/Clock_2.c **** * Summary:
 453:Generated_Source\PSoC5/Clock_2.c **** *  Sets the phase delay of the analog clock. This function is only available
 454:Generated_Source\PSoC5/Clock_2.c **** *  for analog clocks. The clock must be disabled before changing the phase
 455:Generated_Source\PSoC5/Clock_2.c **** *  delay to avoid glitches.
 456:Generated_Source\PSoC5/Clock_2.c **** *
 457:Generated_Source\PSoC5/Clock_2.c **** *
 458:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
 459:Generated_Source\PSoC5/Clock_2.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 460:Generated_Source\PSoC5/Clock_2.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 461:Generated_Source\PSoC5/Clock_2.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 462:Generated_Source\PSoC5/Clock_2.c **** *   produces a 10ns delay.
 463:Generated_Source\PSoC5/Clock_2.c **** *
 464:Generated_Source\PSoC5/Clock_2.c **** * Returns:
 465:Generated_Source\PSoC5/Clock_2.c **** *  void
 466:Generated_Source\PSoC5/Clock_2.c **** *
 467:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
 468:Generated_Source\PSoC5/Clock_2.c **** void Clock_2_SetPhaseRegister(uint8 clkPhase) 
 469:Generated_Source\PSoC5/Clock_2.c **** {
 585              		.loc 1 469 0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 590              	.LVL28:
 470:Generated_Source\PSoC5/Clock_2.c ****     Clock_2_PHASE = clkPhase & Clock_2_PHASE_MASK;
 591              		.loc 1 470 0
 592 0000 00F00F00 		and	r0, r0, #15
 593              	.LVL29:
 594 0004 014B     		ldr	r3, .L55
 595 0006 1870     		strb	r0, [r3]
 596 0008 7047     		bx	lr
 597              	.L56:
 598 000a 00BF     		.align	2
 599              	.L55:
 600 000c 07410040 		.word	1073758471
 601              		.cfi_endproc
 602              	.LFE11:
 603              		.size	Clock_2_SetPhaseRegister, .-Clock_2_SetPhaseRegister
 604              		.section	.text.Clock_2_GetPhaseRegister,"ax",%progbits
 605              		.align	2
 606              		.global	Clock_2_GetPhaseRegister
 607              		.thumb
 608              		.thumb_func
 609              		.type	Clock_2_GetPhaseRegister, %function
 610              	Clock_2_GetPhaseRegister:
 611              	.LFB12:
 471:Generated_Source\PSoC5/Clock_2.c **** }
 472:Generated_Source\PSoC5/Clock_2.c **** 
 473:Generated_Source\PSoC5/Clock_2.c **** 
 474:Generated_Source\PSoC5/Clock_2.c **** /*******************************************************************************
 475:Generated_Source\PSoC5/Clock_2.c **** * Function Name: Clock_2_GetPhase
 476:Generated_Source\PSoC5/Clock_2.c **** ********************************************************************************
 477:Generated_Source\PSoC5/Clock_2.c **** * Summary:
 478:Generated_Source\PSoC5/Clock_2.c **** *  Gets the phase delay of the analog clock. This function is only available
 479:Generated_Source\PSoC5/Clock_2.c **** *  for analog clocks.
 480:Generated_Source\PSoC5/Clock_2.c **** *
 481:Generated_Source\PSoC5/Clock_2.c **** * Parameters:
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 21


 482:Generated_Source\PSoC5/Clock_2.c **** *  void
 483:Generated_Source\PSoC5/Clock_2.c **** *
 484:Generated_Source\PSoC5/Clock_2.c **** * Returns:
 485:Generated_Source\PSoC5/Clock_2.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 486:Generated_Source\PSoC5/Clock_2.c **** *
 487:Generated_Source\PSoC5/Clock_2.c **** *******************************************************************************/
 488:Generated_Source\PSoC5/Clock_2.c **** uint8 Clock_2_GetPhaseRegister(void) 
 489:Generated_Source\PSoC5/Clock_2.c **** {
 612              		.loc 1 489 0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 0
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 616              		@ link register save eliminated.
 490:Generated_Source\PSoC5/Clock_2.c ****     return Clock_2_PHASE & Clock_2_PHASE_MASK;
 617              		.loc 1 490 0
 618 0000 024B     		ldr	r3, .L58
 619 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 491:Generated_Source\PSoC5/Clock_2.c **** }
 620              		.loc 1 491 0
 621 0004 00F00F00 		and	r0, r0, #15
 622 0008 7047     		bx	lr
 623              	.L59:
 624 000a 00BF     		.align	2
 625              	.L58:
 626 000c 07410040 		.word	1073758471
 627              		.cfi_endproc
 628              	.LFE12:
 629              		.size	Clock_2_GetPhaseRegister, .-Clock_2_GetPhaseRegister
 630              		.text
 631              	.Letext0:
 632              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 633              		.section	.debug_info,"",%progbits
 634              	.Ldebug_info0:
 635 0000 C2020000 		.4byte	0x2c2
 636 0004 0400     		.2byte	0x4
 637 0006 00000000 		.4byte	.Ldebug_abbrev0
 638 000a 04       		.byte	0x4
 639 000b 01       		.uleb128 0x1
 640 000c 55020000 		.4byte	.LASF40
 641 0010 0C       		.byte	0xc
 642 0011 71000000 		.4byte	.LASF41
 643 0015 E3020000 		.4byte	.LASF42
 644 0019 00000000 		.4byte	.Ldebug_ranges0+0
 645 001d 00000000 		.4byte	0
 646 0021 00000000 		.4byte	.Ldebug_line0
 647 0025 02       		.uleb128 0x2
 648 0026 01       		.byte	0x1
 649 0027 06       		.byte	0x6
 650 0028 47010000 		.4byte	.LASF0
 651 002c 02       		.uleb128 0x2
 652 002d 01       		.byte	0x1
 653 002e 08       		.byte	0x8
 654 002f 1E010000 		.4byte	.LASF1
 655 0033 02       		.uleb128 0x2
 656 0034 02       		.byte	0x2
 657 0035 05       		.byte	0x5
 658 0036 33000000 		.4byte	.LASF2
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 22


 659 003a 02       		.uleb128 0x2
 660 003b 02       		.byte	0x2
 661 003c 07       		.byte	0x7
 662 003d 9F010000 		.4byte	.LASF3
 663 0041 02       		.uleb128 0x2
 664 0042 04       		.byte	0x4
 665 0043 05       		.byte	0x5
 666 0044 06010000 		.4byte	.LASF4
 667 0048 02       		.uleb128 0x2
 668 0049 04       		.byte	0x4
 669 004a 07       		.byte	0x7
 670 004b 27020000 		.4byte	.LASF5
 671 004f 02       		.uleb128 0x2
 672 0050 08       		.byte	0x8
 673 0051 05       		.byte	0x5
 674 0052 F8000000 		.4byte	.LASF6
 675 0056 02       		.uleb128 0x2
 676 0057 08       		.byte	0x8
 677 0058 07       		.byte	0x7
 678 0059 53010000 		.4byte	.LASF7
 679 005d 03       		.uleb128 0x3
 680 005e 04       		.byte	0x4
 681 005f 05       		.byte	0x5
 682 0060 696E7400 		.ascii	"int\000"
 683 0064 02       		.uleb128 0x2
 684 0065 04       		.byte	0x4
 685 0066 07       		.byte	0x7
 686 0067 6A010000 		.4byte	.LASF8
 687 006b 04       		.uleb128 0x4
 688 006c A8000000 		.4byte	.LASF9
 689 0070 02       		.byte	0x2
 690 0071 E401     		.2byte	0x1e4
 691 0073 2C000000 		.4byte	0x2c
 692 0077 04       		.uleb128 0x4
 693 0078 92000000 		.4byte	.LASF10
 694 007c 02       		.byte	0x2
 695 007d E501     		.2byte	0x1e5
 696 007f 3A000000 		.4byte	0x3a
 697 0083 02       		.uleb128 0x2
 698 0084 04       		.byte	0x4
 699 0085 04       		.byte	0x4
 700 0086 F2000000 		.4byte	.LASF11
 701 008a 02       		.uleb128 0x2
 702 008b 08       		.byte	0x8
 703 008c 04       		.byte	0x4
 704 008d 46020000 		.4byte	.LASF12
 705 0091 02       		.uleb128 0x2
 706 0092 01       		.byte	0x1
 707 0093 08       		.byte	0x8
 708 0094 B2010000 		.4byte	.LASF13
 709 0098 04       		.uleb128 0x4
 710 0099 22020000 		.4byte	.LASF14
 711 009d 02       		.byte	0x2
 712 009e 8E02     		.2byte	0x28e
 713 00a0 A4000000 		.4byte	0xa4
 714 00a4 05       		.uleb128 0x5
 715 00a5 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 23


 716 00a9 04       		.uleb128 0x4
 717 00aa 2D000000 		.4byte	.LASF15
 718 00ae 02       		.byte	0x2
 719 00af 8F02     		.2byte	0x28f
 720 00b1 B5000000 		.4byte	0xb5
 721 00b5 05       		.uleb128 0x5
 722 00b6 77000000 		.4byte	0x77
 723 00ba 06       		.uleb128 0x6
 724 00bb 77010000 		.4byte	.LASF16
 725 00bf 01       		.byte	0x1
 726 00c0 2C       		.byte	0x2c
 727 00c1 00000000 		.4byte	.LFB0
 728 00c5 10000000 		.4byte	.LFE0-.LFB0
 729 00c9 01       		.uleb128 0x1
 730 00ca 9C       		.byte	0x9c
 731 00cb 06       		.uleb128 0x6
 732 00cc 39020000 		.4byte	.LASF17
 733 00d0 01       		.byte	0x1
 734 00d1 44       		.byte	0x44
 735 00d2 00000000 		.4byte	.LFB1
 736 00d6 10000000 		.4byte	.LFE1-.LFB1
 737 00da 01       		.uleb128 0x1
 738 00db 9C       		.byte	0x9c
 739 00dc 07       		.uleb128 0x7
 740 00dd AE000000 		.4byte	.LASF18
 741 00e1 01       		.byte	0x1
 742 00e2 5D       		.byte	0x5d
 743 00e3 00000000 		.4byte	.LFB2
 744 00e7 68000000 		.4byte	.LFE2-.LFB2
 745 00eb 01       		.uleb128 0x1
 746 00ec 9C       		.byte	0x9c
 747 00ed 0B010000 		.4byte	0x10b
 748 00f1 08       		.uleb128 0x8
 749 00f2 0A000000 		.4byte	.LBB2
 750 00f6 5E000000 		.4byte	.LBE2-.LBB2
 751 00fa 09       		.uleb128 0x9
 752 00fb DE010000 		.4byte	.LASF30
 753 00ff 01       		.byte	0x1
 754 0100 62       		.byte	0x62
 755 0101 77000000 		.4byte	0x77
 756 0105 00000000 		.4byte	.LLST0
 757 0109 00       		.byte	0
 758 010a 00       		.byte	0
 759 010b 07       		.uleb128 0x7
 760 010c B7010000 		.4byte	.LASF19
 761 0110 01       		.byte	0x1
 762 0111 93       		.byte	0x93
 763 0112 00000000 		.4byte	.LFB3
 764 0116 20000000 		.4byte	.LFE3-.LFB3
 765 011a 01       		.uleb128 0x1
 766 011b 9C       		.byte	0x9c
 767 011c 2E010000 		.4byte	0x12e
 768 0120 0A       		.uleb128 0xa
 769 0121 0F010000 		.4byte	.LASF21
 770 0125 01       		.byte	0x1
 771 0126 93       		.byte	0x93
 772 0127 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 24


 773 012b 01       		.uleb128 0x1
 774 012c 50       		.byte	0x50
 775 012d 00       		.byte	0
 776 012e 0B       		.uleb128 0xb
 777 012f 3D000000 		.4byte	.LASF24
 778 0133 01       		.byte	0x1
 779 0134 1801     		.2byte	0x118
 780 0136 77000000 		.4byte	0x77
 781 013a 00000000 		.4byte	.LFB5
 782 013e 0C000000 		.4byte	.LFE5-.LFB5
 783 0142 01       		.uleb128 0x1
 784 0143 9C       		.byte	0x9c
 785 0144 0C       		.uleb128 0xc
 786 0145 DA000000 		.4byte	.LASF20
 787 0149 01       		.byte	0x1
 788 014a 3A01     		.2byte	0x13a
 789 014c 00000000 		.4byte	.LFB6
 790 0150 14000000 		.4byte	.LFE6-.LFB6
 791 0154 01       		.uleb128 0x1
 792 0155 9C       		.byte	0x9c
 793 0156 6B010000 		.4byte	0x16b
 794 015a 0D       		.uleb128 0xd
 795 015b 02020000 		.4byte	.LASF22
 796 015f 01       		.byte	0x1
 797 0160 3A01     		.2byte	0x13a
 798 0162 6B000000 		.4byte	0x6b
 799 0166 13000000 		.4byte	.LLST1
 800 016a 00       		.byte	0
 801 016b 0C       		.uleb128 0xc
 802 016c C0000000 		.4byte	.LASF23
 803 0170 01       		.byte	0x1
 804 0171 5C01     		.2byte	0x15c
 805 0173 00000000 		.4byte	.LFB7
 806 0177 14000000 		.4byte	.LFE7-.LFB7
 807 017b 01       		.uleb128 0x1
 808 017c 9C       		.byte	0x9c
 809 017d 92010000 		.4byte	0x192
 810 0181 0D       		.uleb128 0xd
 811 0182 02020000 		.4byte	.LASF22
 812 0186 01       		.byte	0x1
 813 0187 5C01     		.2byte	0x15c
 814 0189 6B000000 		.4byte	0x6b
 815 018d 34000000 		.4byte	.LLST2
 816 0191 00       		.byte	0
 817 0192 0B       		.uleb128 0xb
 818 0193 0A020000 		.4byte	.LASF25
 819 0197 01       		.byte	0x1
 820 0198 7001     		.2byte	0x170
 821 019a 6B000000 		.4byte	0x6b
 822 019e 00000000 		.4byte	.LFB8
 823 01a2 10000000 		.4byte	.LFE8-.LFB8
 824 01a6 01       		.uleb128 0x1
 825 01a7 9C       		.byte	0x9c
 826 01a8 0B       		.uleb128 0xb
 827 01a9 00000000 		.4byte	.LASF26
 828 01ad 01       		.byte	0x1
 829 01ae B801     		.2byte	0x1b8
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 25


 830 01b0 6B000000 		.4byte	0x6b
 831 01b4 00000000 		.4byte	.LFB10
 832 01b8 10000000 		.4byte	.LFE10-.LFB10
 833 01bc 01       		.uleb128 0x1
 834 01bd 9C       		.byte	0x9c
 835 01be 07       		.uleb128 0x7
 836 01bf 2C010000 		.4byte	.LASF27
 837 01c3 01       		.byte	0x1
 838 01c4 B6       		.byte	0xb6
 839 01c5 00000000 		.4byte	.LFB4
 840 01c9 D4000000 		.4byte	.LFE4-.LFB4
 841 01cd 01       		.uleb128 0x1
 842 01ce 9C       		.byte	0x9c
 843 01cf 2F020000 		.4byte	0x22f
 844 01d3 0E       		.uleb128 0xe
 845 01d4 22000000 		.4byte	.LASF28
 846 01d8 01       		.byte	0x1
 847 01d9 B6       		.byte	0xb6
 848 01da 77000000 		.4byte	0x77
 849 01de 55000000 		.4byte	.LLST3
 850 01e2 0E       		.uleb128 0xe
 851 01e3 99000000 		.4byte	.LASF29
 852 01e7 01       		.byte	0x1
 853 01e8 B6       		.byte	0xb6
 854 01e9 6B000000 		.4byte	0x6b
 855 01ed 76000000 		.4byte	.LLST4
 856 01f1 09       		.uleb128 0x9
 857 01f2 4D020000 		.4byte	.LASF31
 858 01f6 01       		.byte	0x1
 859 01f7 B8       		.byte	0xb8
 860 01f8 6B000000 		.4byte	0x6b
 861 01fc 97000000 		.4byte	.LLST5
 862 0200 09       		.uleb128 0x9
 863 0201 D6010000 		.4byte	.LASF32
 864 0205 01       		.byte	0x1
 865 0206 BA       		.byte	0xba
 866 0207 6B000000 		.4byte	0x6b
 867 020b C0000000 		.4byte	.LLST6
 868 020f 0F       		.uleb128 0xf
 869 0210 DE010000 		.4byte	.LASF30
 870 0214 01       		.byte	0x1
 871 0215 BB       		.byte	0xbb
 872 0216 77000000 		.4byte	0x77
 873 021a 01       		.uleb128 0x1
 874 021b 50       		.byte	0x50
 875 021c 10       		.uleb128 0x10
 876 021d 0A000000 		.4byte	.LVL8
 877 0221 A8010000 		.4byte	0x1a8
 878 0225 10       		.uleb128 0x10
 879 0226 10000000 		.4byte	.LVL10
 880 022a 2E010000 		.4byte	0x12e
 881 022e 00       		.byte	0
 882 022f 0C       		.uleb128 0xc
 883 0230 85010000 		.4byte	.LASF33
 884 0234 01       		.byte	0x1
 885 0235 8E01     		.2byte	0x18e
 886 0237 00000000 		.4byte	.LFB9
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 26


 887 023b 5C000000 		.4byte	.LFE9-.LFB9
 888 023f 01       		.uleb128 0x1
 889 0240 9C       		.byte	0x9c
 890 0241 88020000 		.4byte	0x288
 891 0245 0D       		.uleb128 0xd
 892 0246 CC010000 		.4byte	.LASF34
 893 024a 01       		.byte	0x1
 894 024b 8E01     		.2byte	0x18e
 895 024d 6B000000 		.4byte	0x6b
 896 0251 D3000000 		.4byte	.LLST7
 897 0255 11       		.uleb128 0x11
 898 0256 1A000000 		.4byte	.LASF35
 899 025a 01       		.byte	0x1
 900 025b 9001     		.2byte	0x190
 901 025d 77000000 		.4byte	0x77
 902 0261 F4000000 		.4byte	.LLST8
 903 0265 11       		.uleb128 0x11
 904 0266 A1000000 		.4byte	.LASF36
 905 026a 01       		.byte	0x1
 906 026b 9101     		.2byte	0x191
 907 026d 6B000000 		.4byte	0x6b
 908 0271 07010000 		.4byte	.LLST9
 909 0275 10       		.uleb128 0x10
 910 0276 08000000 		.4byte	.LVL19
 911 027a 2E010000 		.4byte	0x12e
 912 027e 10       		.uleb128 0x10
 913 027f 0E000000 		.4byte	.LVL21
 914 0283 A8010000 		.4byte	0x1a8
 915 0287 00       		.byte	0
 916 0288 0C       		.uleb128 0xc
 917 0289 E9010000 		.4byte	.LASF37
 918 028d 01       		.byte	0x1
 919 028e D401     		.2byte	0x1d4
 920 0290 00000000 		.4byte	.LFB11
 921 0294 10000000 		.4byte	.LFE11-.LFB11
 922 0298 01       		.uleb128 0x1
 923 0299 9C       		.byte	0x9c
 924 029a AF020000 		.4byte	0x2af
 925 029e 0D       		.uleb128 0xd
 926 029f 15010000 		.4byte	.LASF38
 927 02a3 01       		.byte	0x1
 928 02a4 D401     		.2byte	0x1d4
 929 02a6 6B000000 		.4byte	0x6b
 930 02aa 30010000 		.4byte	.LLST10
 931 02ae 00       		.byte	0
 932 02af 0B       		.uleb128 0xb
 933 02b0 58000000 		.4byte	.LASF39
 934 02b4 01       		.byte	0x1
 935 02b5 E801     		.2byte	0x1e8
 936 02b7 6B000000 		.4byte	0x6b
 937 02bb 00000000 		.4byte	.LFB12
 938 02bf 10000000 		.4byte	.LFE12-.LFB12
 939 02c3 01       		.uleb128 0x1
 940 02c4 9C       		.byte	0x9c
 941 02c5 00       		.byte	0
 942              		.section	.debug_abbrev,"",%progbits
 943              	.Ldebug_abbrev0:
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 27


 944 0000 01       		.uleb128 0x1
 945 0001 11       		.uleb128 0x11
 946 0002 01       		.byte	0x1
 947 0003 25       		.uleb128 0x25
 948 0004 0E       		.uleb128 0xe
 949 0005 13       		.uleb128 0x13
 950 0006 0B       		.uleb128 0xb
 951 0007 03       		.uleb128 0x3
 952 0008 0E       		.uleb128 0xe
 953 0009 1B       		.uleb128 0x1b
 954 000a 0E       		.uleb128 0xe
 955 000b 55       		.uleb128 0x55
 956 000c 17       		.uleb128 0x17
 957 000d 11       		.uleb128 0x11
 958 000e 01       		.uleb128 0x1
 959 000f 10       		.uleb128 0x10
 960 0010 17       		.uleb128 0x17
 961 0011 00       		.byte	0
 962 0012 00       		.byte	0
 963 0013 02       		.uleb128 0x2
 964 0014 24       		.uleb128 0x24
 965 0015 00       		.byte	0
 966 0016 0B       		.uleb128 0xb
 967 0017 0B       		.uleb128 0xb
 968 0018 3E       		.uleb128 0x3e
 969 0019 0B       		.uleb128 0xb
 970 001a 03       		.uleb128 0x3
 971 001b 0E       		.uleb128 0xe
 972 001c 00       		.byte	0
 973 001d 00       		.byte	0
 974 001e 03       		.uleb128 0x3
 975 001f 24       		.uleb128 0x24
 976 0020 00       		.byte	0
 977 0021 0B       		.uleb128 0xb
 978 0022 0B       		.uleb128 0xb
 979 0023 3E       		.uleb128 0x3e
 980 0024 0B       		.uleb128 0xb
 981 0025 03       		.uleb128 0x3
 982 0026 08       		.uleb128 0x8
 983 0027 00       		.byte	0
 984 0028 00       		.byte	0
 985 0029 04       		.uleb128 0x4
 986 002a 16       		.uleb128 0x16
 987 002b 00       		.byte	0
 988 002c 03       		.uleb128 0x3
 989 002d 0E       		.uleb128 0xe
 990 002e 3A       		.uleb128 0x3a
 991 002f 0B       		.uleb128 0xb
 992 0030 3B       		.uleb128 0x3b
 993 0031 05       		.uleb128 0x5
 994 0032 49       		.uleb128 0x49
 995 0033 13       		.uleb128 0x13
 996 0034 00       		.byte	0
 997 0035 00       		.byte	0
 998 0036 05       		.uleb128 0x5
 999 0037 35       		.uleb128 0x35
 1000 0038 00       		.byte	0
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 28


 1001 0039 49       		.uleb128 0x49
 1002 003a 13       		.uleb128 0x13
 1003 003b 00       		.byte	0
 1004 003c 00       		.byte	0
 1005 003d 06       		.uleb128 0x6
 1006 003e 2E       		.uleb128 0x2e
 1007 003f 00       		.byte	0
 1008 0040 3F       		.uleb128 0x3f
 1009 0041 19       		.uleb128 0x19
 1010 0042 03       		.uleb128 0x3
 1011 0043 0E       		.uleb128 0xe
 1012 0044 3A       		.uleb128 0x3a
 1013 0045 0B       		.uleb128 0xb
 1014 0046 3B       		.uleb128 0x3b
 1015 0047 0B       		.uleb128 0xb
 1016 0048 27       		.uleb128 0x27
 1017 0049 19       		.uleb128 0x19
 1018 004a 11       		.uleb128 0x11
 1019 004b 01       		.uleb128 0x1
 1020 004c 12       		.uleb128 0x12
 1021 004d 06       		.uleb128 0x6
 1022 004e 40       		.uleb128 0x40
 1023 004f 18       		.uleb128 0x18
 1024 0050 9742     		.uleb128 0x2117
 1025 0052 19       		.uleb128 0x19
 1026 0053 00       		.byte	0
 1027 0054 00       		.byte	0
 1028 0055 07       		.uleb128 0x7
 1029 0056 2E       		.uleb128 0x2e
 1030 0057 01       		.byte	0x1
 1031 0058 3F       		.uleb128 0x3f
 1032 0059 19       		.uleb128 0x19
 1033 005a 03       		.uleb128 0x3
 1034 005b 0E       		.uleb128 0xe
 1035 005c 3A       		.uleb128 0x3a
 1036 005d 0B       		.uleb128 0xb
 1037 005e 3B       		.uleb128 0x3b
 1038 005f 0B       		.uleb128 0xb
 1039 0060 27       		.uleb128 0x27
 1040 0061 19       		.uleb128 0x19
 1041 0062 11       		.uleb128 0x11
 1042 0063 01       		.uleb128 0x1
 1043 0064 12       		.uleb128 0x12
 1044 0065 06       		.uleb128 0x6
 1045 0066 40       		.uleb128 0x40
 1046 0067 18       		.uleb128 0x18
 1047 0068 9742     		.uleb128 0x2117
 1048 006a 19       		.uleb128 0x19
 1049 006b 01       		.uleb128 0x1
 1050 006c 13       		.uleb128 0x13
 1051 006d 00       		.byte	0
 1052 006e 00       		.byte	0
 1053 006f 08       		.uleb128 0x8
 1054 0070 0B       		.uleb128 0xb
 1055 0071 01       		.byte	0x1
 1056 0072 11       		.uleb128 0x11
 1057 0073 01       		.uleb128 0x1
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 29


 1058 0074 12       		.uleb128 0x12
 1059 0075 06       		.uleb128 0x6
 1060 0076 00       		.byte	0
 1061 0077 00       		.byte	0
 1062 0078 09       		.uleb128 0x9
 1063 0079 34       		.uleb128 0x34
 1064 007a 00       		.byte	0
 1065 007b 03       		.uleb128 0x3
 1066 007c 0E       		.uleb128 0xe
 1067 007d 3A       		.uleb128 0x3a
 1068 007e 0B       		.uleb128 0xb
 1069 007f 3B       		.uleb128 0x3b
 1070 0080 0B       		.uleb128 0xb
 1071 0081 49       		.uleb128 0x49
 1072 0082 13       		.uleb128 0x13
 1073 0083 02       		.uleb128 0x2
 1074 0084 17       		.uleb128 0x17
 1075 0085 00       		.byte	0
 1076 0086 00       		.byte	0
 1077 0087 0A       		.uleb128 0xa
 1078 0088 05       		.uleb128 0x5
 1079 0089 00       		.byte	0
 1080 008a 03       		.uleb128 0x3
 1081 008b 0E       		.uleb128 0xe
 1082 008c 3A       		.uleb128 0x3a
 1083 008d 0B       		.uleb128 0xb
 1084 008e 3B       		.uleb128 0x3b
 1085 008f 0B       		.uleb128 0xb
 1086 0090 49       		.uleb128 0x49
 1087 0091 13       		.uleb128 0x13
 1088 0092 02       		.uleb128 0x2
 1089 0093 18       		.uleb128 0x18
 1090 0094 00       		.byte	0
 1091 0095 00       		.byte	0
 1092 0096 0B       		.uleb128 0xb
 1093 0097 2E       		.uleb128 0x2e
 1094 0098 00       		.byte	0
 1095 0099 3F       		.uleb128 0x3f
 1096 009a 19       		.uleb128 0x19
 1097 009b 03       		.uleb128 0x3
 1098 009c 0E       		.uleb128 0xe
 1099 009d 3A       		.uleb128 0x3a
 1100 009e 0B       		.uleb128 0xb
 1101 009f 3B       		.uleb128 0x3b
 1102 00a0 05       		.uleb128 0x5
 1103 00a1 27       		.uleb128 0x27
 1104 00a2 19       		.uleb128 0x19
 1105 00a3 49       		.uleb128 0x49
 1106 00a4 13       		.uleb128 0x13
 1107 00a5 11       		.uleb128 0x11
 1108 00a6 01       		.uleb128 0x1
 1109 00a7 12       		.uleb128 0x12
 1110 00a8 06       		.uleb128 0x6
 1111 00a9 40       		.uleb128 0x40
 1112 00aa 18       		.uleb128 0x18
 1113 00ab 9742     		.uleb128 0x2117
 1114 00ad 19       		.uleb128 0x19
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 30


 1115 00ae 00       		.byte	0
 1116 00af 00       		.byte	0
 1117 00b0 0C       		.uleb128 0xc
 1118 00b1 2E       		.uleb128 0x2e
 1119 00b2 01       		.byte	0x1
 1120 00b3 3F       		.uleb128 0x3f
 1121 00b4 19       		.uleb128 0x19
 1122 00b5 03       		.uleb128 0x3
 1123 00b6 0E       		.uleb128 0xe
 1124 00b7 3A       		.uleb128 0x3a
 1125 00b8 0B       		.uleb128 0xb
 1126 00b9 3B       		.uleb128 0x3b
 1127 00ba 05       		.uleb128 0x5
 1128 00bb 27       		.uleb128 0x27
 1129 00bc 19       		.uleb128 0x19
 1130 00bd 11       		.uleb128 0x11
 1131 00be 01       		.uleb128 0x1
 1132 00bf 12       		.uleb128 0x12
 1133 00c0 06       		.uleb128 0x6
 1134 00c1 40       		.uleb128 0x40
 1135 00c2 18       		.uleb128 0x18
 1136 00c3 9742     		.uleb128 0x2117
 1137 00c5 19       		.uleb128 0x19
 1138 00c6 01       		.uleb128 0x1
 1139 00c7 13       		.uleb128 0x13
 1140 00c8 00       		.byte	0
 1141 00c9 00       		.byte	0
 1142 00ca 0D       		.uleb128 0xd
 1143 00cb 05       		.uleb128 0x5
 1144 00cc 00       		.byte	0
 1145 00cd 03       		.uleb128 0x3
 1146 00ce 0E       		.uleb128 0xe
 1147 00cf 3A       		.uleb128 0x3a
 1148 00d0 0B       		.uleb128 0xb
 1149 00d1 3B       		.uleb128 0x3b
 1150 00d2 05       		.uleb128 0x5
 1151 00d3 49       		.uleb128 0x49
 1152 00d4 13       		.uleb128 0x13
 1153 00d5 02       		.uleb128 0x2
 1154 00d6 17       		.uleb128 0x17
 1155 00d7 00       		.byte	0
 1156 00d8 00       		.byte	0
 1157 00d9 0E       		.uleb128 0xe
 1158 00da 05       		.uleb128 0x5
 1159 00db 00       		.byte	0
 1160 00dc 03       		.uleb128 0x3
 1161 00dd 0E       		.uleb128 0xe
 1162 00de 3A       		.uleb128 0x3a
 1163 00df 0B       		.uleb128 0xb
 1164 00e0 3B       		.uleb128 0x3b
 1165 00e1 0B       		.uleb128 0xb
 1166 00e2 49       		.uleb128 0x49
 1167 00e3 13       		.uleb128 0x13
 1168 00e4 02       		.uleb128 0x2
 1169 00e5 17       		.uleb128 0x17
 1170 00e6 00       		.byte	0
 1171 00e7 00       		.byte	0
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 31


 1172 00e8 0F       		.uleb128 0xf
 1173 00e9 34       		.uleb128 0x34
 1174 00ea 00       		.byte	0
 1175 00eb 03       		.uleb128 0x3
 1176 00ec 0E       		.uleb128 0xe
 1177 00ed 3A       		.uleb128 0x3a
 1178 00ee 0B       		.uleb128 0xb
 1179 00ef 3B       		.uleb128 0x3b
 1180 00f0 0B       		.uleb128 0xb
 1181 00f1 49       		.uleb128 0x49
 1182 00f2 13       		.uleb128 0x13
 1183 00f3 02       		.uleb128 0x2
 1184 00f4 18       		.uleb128 0x18
 1185 00f5 00       		.byte	0
 1186 00f6 00       		.byte	0
 1187 00f7 10       		.uleb128 0x10
 1188 00f8 898201   		.uleb128 0x4109
 1189 00fb 00       		.byte	0
 1190 00fc 11       		.uleb128 0x11
 1191 00fd 01       		.uleb128 0x1
 1192 00fe 31       		.uleb128 0x31
 1193 00ff 13       		.uleb128 0x13
 1194 0100 00       		.byte	0
 1195 0101 00       		.byte	0
 1196 0102 11       		.uleb128 0x11
 1197 0103 34       		.uleb128 0x34
 1198 0104 00       		.byte	0
 1199 0105 03       		.uleb128 0x3
 1200 0106 0E       		.uleb128 0xe
 1201 0107 3A       		.uleb128 0x3a
 1202 0108 0B       		.uleb128 0xb
 1203 0109 3B       		.uleb128 0x3b
 1204 010a 05       		.uleb128 0x5
 1205 010b 49       		.uleb128 0x49
 1206 010c 13       		.uleb128 0x13
 1207 010d 02       		.uleb128 0x2
 1208 010e 17       		.uleb128 0x17
 1209 010f 00       		.byte	0
 1210 0110 00       		.byte	0
 1211 0111 00       		.byte	0
 1212              		.section	.debug_loc,"",%progbits
 1213              	.Ldebug_loc0:
 1214              	.LLST0:
 1215 0000 2A000000 		.4byte	.LVL0
 1216 0004 54000000 		.4byte	.LVL1
 1217 0008 0100     		.2byte	0x1
 1218 000a 52       		.byte	0x52
 1219 000b 00000000 		.4byte	0
 1220 000f 00000000 		.4byte	0
 1221              	.LLST1:
 1222 0013 00000000 		.4byte	.LVL3
 1223 0017 08000000 		.4byte	.LVL4
 1224 001b 0100     		.2byte	0x1
 1225 001d 50       		.byte	0x50
 1226 001e 08000000 		.4byte	.LVL4
 1227 0022 14000000 		.4byte	.LFE6
 1228 0026 0400     		.2byte	0x4
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 32


 1229 0028 F3       		.byte	0xf3
 1230 0029 01       		.uleb128 0x1
 1231 002a 50       		.byte	0x50
 1232 002b 9F       		.byte	0x9f
 1233 002c 00000000 		.4byte	0
 1234 0030 00000000 		.4byte	0
 1235              	.LLST2:
 1236 0034 00000000 		.4byte	.LVL5
 1237 0038 06000000 		.4byte	.LVL6
 1238 003c 0100     		.2byte	0x1
 1239 003e 50       		.byte	0x50
 1240 003f 06000000 		.4byte	.LVL6
 1241 0043 14000000 		.4byte	.LFE7
 1242 0047 0400     		.2byte	0x4
 1243 0049 F3       		.byte	0xf3
 1244 004a 01       		.uleb128 0x1
 1245 004b 50       		.byte	0x50
 1246 004c 9F       		.byte	0x9f
 1247 004d 00000000 		.4byte	0
 1248 0051 00000000 		.4byte	0
 1249              	.LLST3:
 1250 0055 00000000 		.4byte	.LVL7
 1251 0059 09000000 		.4byte	.LVL8-1
 1252 005d 0100     		.2byte	0x1
 1253 005f 50       		.byte	0x50
 1254 0060 09000000 		.4byte	.LVL8-1
 1255 0064 D4000000 		.4byte	.LFE4
 1256 0068 0400     		.2byte	0x4
 1257 006a F3       		.byte	0xf3
 1258 006b 01       		.uleb128 0x1
 1259 006c 50       		.byte	0x50
 1260 006d 9F       		.byte	0x9f
 1261 006e 00000000 		.4byte	0
 1262 0072 00000000 		.4byte	0
 1263              	.LLST4:
 1264 0076 00000000 		.4byte	.LVL7
 1265 007a 09000000 		.4byte	.LVL8-1
 1266 007e 0100     		.2byte	0x1
 1267 0080 51       		.byte	0x51
 1268 0081 09000000 		.4byte	.LVL8-1
 1269 0085 D4000000 		.4byte	.LFE4
 1270 0089 0400     		.2byte	0x4
 1271 008b F3       		.byte	0xf3
 1272 008c 01       		.uleb128 0x1
 1273 008d 51       		.byte	0x51
 1274 008e 9F       		.byte	0x9f
 1275 008f 00000000 		.4byte	0
 1276 0093 00000000 		.4byte	0
 1277              	.LLST5:
 1278 0097 1E000000 		.4byte	.LVL11
 1279 009b 2A000000 		.4byte	.LVL12
 1280 009f 0100     		.2byte	0x1
 1281 00a1 53       		.byte	0x53
 1282 00a2 38000000 		.4byte	.LVL13
 1283 00a6 3C000000 		.4byte	.LVL14
 1284 00aa 0100     		.2byte	0x1
 1285 00ac 53       		.byte	0x53
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 33


 1286 00ad 48000000 		.4byte	.LVL15
 1287 00b1 B6000000 		.4byte	.LVL17
 1288 00b5 0100     		.2byte	0x1
 1289 00b7 53       		.byte	0x53
 1290 00b8 00000000 		.4byte	0
 1291 00bc 00000000 		.4byte	0
 1292              	.LLST6:
 1293 00c0 0C000000 		.4byte	.LVL9
 1294 00c4 54000000 		.4byte	.LVL16
 1295 00c8 0100     		.2byte	0x1
 1296 00ca 56       		.byte	0x56
 1297 00cb 00000000 		.4byte	0
 1298 00cf 00000000 		.4byte	0
 1299              	.LLST7:
 1300 00d3 00000000 		.4byte	.LVL18
 1301 00d7 07000000 		.4byte	.LVL19-1
 1302 00db 0100     		.2byte	0x1
 1303 00dd 50       		.byte	0x50
 1304 00de 07000000 		.4byte	.LVL19-1
 1305 00e2 5C000000 		.4byte	.LFE9
 1306 00e6 0400     		.2byte	0x4
 1307 00e8 F3       		.byte	0xf3
 1308 00e9 01       		.uleb128 0x1
 1309 00ea 50       		.byte	0x50
 1310 00eb 9F       		.byte	0x9f
 1311 00ec 00000000 		.4byte	0
 1312 00f0 00000000 		.4byte	0
 1313              	.LLST8:
 1314 00f4 0A000000 		.4byte	.LVL20
 1315 00f8 56000000 		.4byte	.LVL27
 1316 00fc 0100     		.2byte	0x1
 1317 00fe 55       		.byte	0x55
 1318 00ff 00000000 		.4byte	0
 1319 0103 00000000 		.4byte	0
 1320              	.LLST9:
 1321 0107 0E000000 		.4byte	.LVL21
 1322 010b 22000000 		.4byte	.LVL22
 1323 010f 0100     		.2byte	0x1
 1324 0111 50       		.byte	0x50
 1325 0112 2C000000 		.4byte	.LVL23
 1326 0116 36000000 		.4byte	.LVL24
 1327 011a 0100     		.2byte	0x1
 1328 011c 50       		.byte	0x50
 1329 011d 48000000 		.4byte	.LVL25
 1330 0121 4C000000 		.4byte	.LVL26
 1331 0125 0100     		.2byte	0x1
 1332 0127 50       		.byte	0x50
 1333 0128 00000000 		.4byte	0
 1334 012c 00000000 		.4byte	0
 1335              	.LLST10:
 1336 0130 00000000 		.4byte	.LVL28
 1337 0134 04000000 		.4byte	.LVL29
 1338 0138 0100     		.2byte	0x1
 1339 013a 50       		.byte	0x50
 1340 013b 04000000 		.4byte	.LVL29
 1341 013f 10000000 		.4byte	.LFE11
 1342 0143 0400     		.2byte	0x4
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 34


 1343 0145 F3       		.byte	0xf3
 1344 0146 01       		.uleb128 0x1
 1345 0147 50       		.byte	0x50
 1346 0148 9F       		.byte	0x9f
 1347 0149 00000000 		.4byte	0
 1348 014d 00000000 		.4byte	0
 1349              		.section	.debug_aranges,"",%progbits
 1350 0000 7C000000 		.4byte	0x7c
 1351 0004 0200     		.2byte	0x2
 1352 0006 00000000 		.4byte	.Ldebug_info0
 1353 000a 04       		.byte	0x4
 1354 000b 00       		.byte	0
 1355 000c 0000     		.2byte	0
 1356 000e 0000     		.2byte	0
 1357 0010 00000000 		.4byte	.LFB0
 1358 0014 10000000 		.4byte	.LFE0-.LFB0
 1359 0018 00000000 		.4byte	.LFB1
 1360 001c 10000000 		.4byte	.LFE1-.LFB1
 1361 0020 00000000 		.4byte	.LFB2
 1362 0024 68000000 		.4byte	.LFE2-.LFB2
 1363 0028 00000000 		.4byte	.LFB3
 1364 002c 20000000 		.4byte	.LFE3-.LFB3
 1365 0030 00000000 		.4byte	.LFB5
 1366 0034 0C000000 		.4byte	.LFE5-.LFB5
 1367 0038 00000000 		.4byte	.LFB6
 1368 003c 14000000 		.4byte	.LFE6-.LFB6
 1369 0040 00000000 		.4byte	.LFB7
 1370 0044 14000000 		.4byte	.LFE7-.LFB7
 1371 0048 00000000 		.4byte	.LFB8
 1372 004c 10000000 		.4byte	.LFE8-.LFB8
 1373 0050 00000000 		.4byte	.LFB10
 1374 0054 10000000 		.4byte	.LFE10-.LFB10
 1375 0058 00000000 		.4byte	.LFB4
 1376 005c D4000000 		.4byte	.LFE4-.LFB4
 1377 0060 00000000 		.4byte	.LFB9
 1378 0064 5C000000 		.4byte	.LFE9-.LFB9
 1379 0068 00000000 		.4byte	.LFB11
 1380 006c 10000000 		.4byte	.LFE11-.LFB11
 1381 0070 00000000 		.4byte	.LFB12
 1382 0074 10000000 		.4byte	.LFE12-.LFB12
 1383 0078 00000000 		.4byte	0
 1384 007c 00000000 		.4byte	0
 1385              		.section	.debug_ranges,"",%progbits
 1386              	.Ldebug_ranges0:
 1387 0000 00000000 		.4byte	.LFB0
 1388 0004 10000000 		.4byte	.LFE0
 1389 0008 00000000 		.4byte	.LFB1
 1390 000c 10000000 		.4byte	.LFE1
 1391 0010 00000000 		.4byte	.LFB2
 1392 0014 68000000 		.4byte	.LFE2
 1393 0018 00000000 		.4byte	.LFB3
 1394 001c 20000000 		.4byte	.LFE3
 1395 0020 00000000 		.4byte	.LFB5
 1396 0024 0C000000 		.4byte	.LFE5
 1397 0028 00000000 		.4byte	.LFB6
 1398 002c 14000000 		.4byte	.LFE6
 1399 0030 00000000 		.4byte	.LFB7
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 35


 1400 0034 14000000 		.4byte	.LFE7
 1401 0038 00000000 		.4byte	.LFB8
 1402 003c 10000000 		.4byte	.LFE8
 1403 0040 00000000 		.4byte	.LFB10
 1404 0044 10000000 		.4byte	.LFE10
 1405 0048 00000000 		.4byte	.LFB4
 1406 004c D4000000 		.4byte	.LFE4
 1407 0050 00000000 		.4byte	.LFB9
 1408 0054 5C000000 		.4byte	.LFE9
 1409 0058 00000000 		.4byte	.LFB11
 1410 005c 10000000 		.4byte	.LFE11
 1411 0060 00000000 		.4byte	.LFB12
 1412 0064 10000000 		.4byte	.LFE12
 1413 0068 00000000 		.4byte	0
 1414 006c 00000000 		.4byte	0
 1415              		.section	.debug_line,"",%progbits
 1416              	.Ldebug_line0:
 1417 0000 99010000 		.section	.debug_str,"MS",%progbits,1
 1417      02004400 
 1417      00000201 
 1417      FB0E0D00 
 1417      01010101 
 1418              	.LASF26:
 1419 0000 436C6F63 		.ascii	"Clock_2_GetSourceRegister\000"
 1419      6B5F325F 
 1419      47657453 
 1419      6F757263 
 1419      65526567 
 1420              	.LASF35:
 1421 001a 63757272 		.ascii	"currDiv\000"
 1421      44697600 
 1422              	.LASF28:
 1423 0022 636C6B44 		.ascii	"clkDivider\000"
 1423      69766964 
 1423      657200
 1424              	.LASF15:
 1425 002d 72656731 		.ascii	"reg16\000"
 1425      3600
 1426              	.LASF2:
 1427 0033 73686F72 		.ascii	"short int\000"
 1427      7420696E 
 1427      7400
 1428              	.LASF24:
 1429 003d 436C6F63 		.ascii	"Clock_2_GetDividerRegister\000"
 1429      6B5F325F 
 1429      47657444 
 1429      69766964 
 1429      65725265 
 1430              	.LASF39:
 1431 0058 436C6F63 		.ascii	"Clock_2_GetPhaseRegister\000"
 1431      6B5F325F 
 1431      47657450 
 1431      68617365 
 1431      52656769 
 1432              	.LASF41:
 1433 0071 47656E65 		.ascii	"Generated_Source\\PSoC5\\Clock_2.c\000"
 1433      72617465 
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 36


 1433      645F536F 
 1433      75726365 
 1433      5C50536F 
 1434              	.LASF10:
 1435 0092 75696E74 		.ascii	"uint16\000"
 1435      313600
 1436              	.LASF29:
 1437 0099 72657374 		.ascii	"restart\000"
 1437      61727400 
 1438              	.LASF36:
 1439 00a1 6F6C6453 		.ascii	"oldSrc\000"
 1439      726300
 1440              	.LASF9:
 1441 00a8 75696E74 		.ascii	"uint8\000"
 1441      3800
 1442              	.LASF18:
 1443 00ae 436C6F63 		.ascii	"Clock_2_StopBlock\000"
 1443      6B5F325F 
 1443      53746F70 
 1443      426C6F63 
 1443      6B00
 1444              	.LASF23:
 1445 00c0 436C6F63 		.ascii	"Clock_2_ClearModeRegister\000"
 1445      6B5F325F 
 1445      436C6561 
 1445      724D6F64 
 1445      65526567 
 1446              	.LASF20:
 1447 00da 436C6F63 		.ascii	"Clock_2_SetModeRegister\000"
 1447      6B5F325F 
 1447      5365744D 
 1447      6F646552 
 1447      65676973 
 1448              	.LASF11:
 1449 00f2 666C6F61 		.ascii	"float\000"
 1449      7400
 1450              	.LASF6:
 1451 00f8 6C6F6E67 		.ascii	"long long int\000"
 1451      206C6F6E 
 1451      6720696E 
 1451      7400
 1452              	.LASF4:
 1453 0106 6C6F6E67 		.ascii	"long int\000"
 1453      20696E74 
 1453      00
 1454              	.LASF21:
 1455 010f 73746174 		.ascii	"state\000"
 1455      6500
 1456              	.LASF38:
 1457 0115 636C6B50 		.ascii	"clkPhase\000"
 1457      68617365 
 1457      00
 1458              	.LASF1:
 1459 011e 756E7369 		.ascii	"unsigned char\000"
 1459      676E6564 
 1459      20636861 
 1459      7200
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 37


 1460              	.LASF27:
 1461 012c 436C6F63 		.ascii	"Clock_2_SetDividerRegister\000"
 1461      6B5F325F 
 1461      53657444 
 1461      69766964 
 1461      65725265 
 1462              	.LASF0:
 1463 0147 7369676E 		.ascii	"signed char\000"
 1463      65642063 
 1463      68617200 
 1464              	.LASF7:
 1465 0153 6C6F6E67 		.ascii	"long long unsigned int\000"
 1465      206C6F6E 
 1465      6720756E 
 1465      7369676E 
 1465      65642069 
 1466              	.LASF8:
 1467 016a 756E7369 		.ascii	"unsigned int\000"
 1467      676E6564 
 1467      20696E74 
 1467      00
 1468              	.LASF16:
 1469 0177 436C6F63 		.ascii	"Clock_2_Start\000"
 1469      6B5F325F 
 1469      53746172 
 1469      7400
 1470              	.LASF33:
 1471 0185 436C6F63 		.ascii	"Clock_2_SetSourceRegister\000"
 1471      6B5F325F 
 1471      53657453 
 1471      6F757263 
 1471      65526567 
 1472              	.LASF3:
 1473 019f 73686F72 		.ascii	"short unsigned int\000"
 1473      7420756E 
 1473      7369676E 
 1473      65642069 
 1473      6E7400
 1474              	.LASF13:
 1475 01b2 63686172 		.ascii	"char\000"
 1475      00
 1476              	.LASF19:
 1477 01b7 436C6F63 		.ascii	"Clock_2_StandbyPower\000"
 1477      6B5F325F 
 1477      5374616E 
 1477      64627950 
 1477      6F776572 
 1478              	.LASF34:
 1479 01cc 636C6B53 		.ascii	"clkSource\000"
 1479      6F757263 
 1479      6500
 1480              	.LASF32:
 1481 01d6 63757272 		.ascii	"currSrc\000"
 1481      53726300 
 1482              	.LASF30:
 1483 01de 6F6C6444 		.ascii	"oldDivider\000"
 1483      69766964 
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 38


 1483      657200
 1484              	.LASF37:
 1485 01e9 436C6F63 		.ascii	"Clock_2_SetPhaseRegister\000"
 1485      6B5F325F 
 1485      53657450 
 1485      68617365 
 1485      52656769 
 1486              	.LASF22:
 1487 0202 636C6B4D 		.ascii	"clkMode\000"
 1487      6F646500 
 1488              	.LASF25:
 1489 020a 436C6F63 		.ascii	"Clock_2_GetModeRegister\000"
 1489      6B5F325F 
 1489      4765744D 
 1489      6F646552 
 1489      65676973 
 1490              	.LASF14:
 1491 0222 72656738 		.ascii	"reg8\000"
 1491      00
 1492              	.LASF5:
 1493 0227 6C6F6E67 		.ascii	"long unsigned int\000"
 1493      20756E73 
 1493      69676E65 
 1493      6420696E 
 1493      7400
 1494              	.LASF17:
 1495 0239 436C6F63 		.ascii	"Clock_2_Stop\000"
 1495      6B5F325F 
 1495      53746F70 
 1495      00
 1496              	.LASF12:
 1497 0246 646F7562 		.ascii	"double\000"
 1497      6C6500
 1498              	.LASF31:
 1499 024d 656E6162 		.ascii	"enabled\000"
 1499      6C656400 
 1500              	.LASF40:
 1501 0255 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1501      43313120 
 1501      352E342E 
 1501      31203230 
 1501      31363036 
 1502 0288 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1502      20726576 
 1502      6973696F 
 1502      6E203233 
 1502      37373135 
 1503 02bb 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1503      66756E63 
 1503      74696F6E 
 1503      2D736563 
 1503      74696F6E 
 1504              	.LASF42:
 1505 02e3 433A5C55 		.ascii	"C:\\Users\\Nicolas Zamora\\Documents\\Embepot\\Filt"
 1505      73657273 
 1505      5C4E6963 
 1505      6F6C6173 
ARM GAS  C:\Users\NICOLA~1\AppData\Local\Temp\ccnMWZzh.s 			page 39


 1505      205A616D 
 1506 0311 726F2D44 		.ascii	"ro-Digital-Ajustable-por-Ventaneo\\FiltroDigital.cy"
 1506      69676974 
 1506      616C2D41 
 1506      6A757374 
 1506      61626C65 
 1507 0343 64736E00 		.ascii	"dsn\000"
 1508              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
