## Open Source Hardware Design
Speaker: Chris Batten

#### PyMTL
1. HDL not good for highly parameterized generators.
2. Genesis2: hardware preprocessing frameworks, use scripts to help writing verilog
3. Chisel: hardware generation framework.
4. Python generates Verilog design and also test benchmark
5. [github link](https://github.com/cornell-brg/pymtl)

#### Celerity Architecture
1. 5*5mm in TSMC 16nm
2. 511 RISC-V cores
