#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  8 23:49:53 2023
# Process ID: 8896
# Current directory: C:/Xilinx/SST/week2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3168 C:\Xilinx\SST\week2\project_1\project_1.xpr
# Log file: C:/Xilinx/SST/week2/project_1/vivado.log
# Journal file: C:/Xilinx/SST/week2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SST/week2/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.645 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 04:19:06 2023...
et sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'demux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj demux_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMULTIPLEXER
INFO: [VRFC 10-311] analyzing module MULTIPLEXER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week1/all_libs/project_2.srcs/sources_1/new/SSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-311] analyzing module NOT
INFO: [VRFC 10-311] analyzing module NAND
INFO: [VRFC 10-311] analyzing module NOR
INFO: [VRFC 10-311] analyzing module EXOR
INFO: [VRFC 10-311] analyzing module EXNOR
INFO: [VRFC 10-311] analyzing module TRI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/demux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot demux_tb_behav xil_defaultlib.demux_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot demux_tb_behav xil_defaultlib.demux_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NOT
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.TRI
Compiling module xil_defaultlib.DEMULTIPLEXER
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.demux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot demux_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demux_tb_behav -key {Behavioral:sim_1:Functional:demux_tb} -tclbatch {demux_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source demux_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/demux_tb.v" Line 17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demux_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1028.285 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.258 ; gain = 215.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'DEMULTIPLEXER' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:3]
INFO: [Synth 8-6157] synthesizing module 'NOT' [C:/Xilinx/SST/week1/all_libs/project_2.srcs/sources_1/new/SSI_Library.v:18]
INFO: [Synth 8-6155] done synthesizing module 'NOT' (1#1) [C:/Xilinx/SST/week1/all_libs/project_2.srcs/sources_1/new/SSI_Library.v:18]
INFO: [Synth 8-6157] synthesizing module 'AND' [C:/Xilinx/SST/week1/all_libs/project_2.srcs/sources_1/new/SSI_Library.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AND' (2#1) [C:/Xilinx/SST/week1/all_libs/project_2.srcs/sources_1/new/SSI_Library.v:4]
INFO: [Synth 8-6157] synthesizing module 'TRI' [C:/Xilinx/SST/week1/all_libs/project_2.srcs/sources_1/new/SSI_Library.v:87]
INFO: [Synth 8-6155] done synthesizing module 'TRI' (3#1) [C:/Xilinx/SST/week1/all_libs/project_2.srcs/sources_1/new/SSI_Library.v:87]
INFO: [Synth 8-6155] done synthesizing module 'DEMULTIPLEXER' (4#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (5#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1540.812 ; gain = 262.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.812 ; gain = 262.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.812 ; gain = 262.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1540.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1635.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1689.801 ; gain = 411.867
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1689.801 ; gain = 661.516
write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/project_1.xpr/demux_rtlschematic.pdf
WARNING: [Vivado 12-3279] write_schematic failed. Parent directory for  'C:/Xilinx/SST/week2/project_1/project_1.xpr/demux_rtlschematic.pdf'  does not have write permission.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Nov  9 03:01:38 2023] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1689.801 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1689.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/demux_techschematic.pdf
C:/Xilinx/SST/week2/project_1/demux_techschematic.pdf
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2392.668 ; gain = 0.000
[Thu Nov  9 03:04:29 2023] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.984 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2397.984 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2397.984 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov  9 03:13:35 2023] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/runme.log
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'demux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj demux_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMULTIPLEXER
INFO: [VRFC 10-311] analyzing module MULTIPLEXER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/demux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot demux_tb_behav xil_defaultlib.demux_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot demux_tb_behav xil_defaultlib.demux_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MULTIPLEXER
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.demux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot demux_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demux_tb_behav -key {Behavioral:sim_1:Functional:demux_tb} -tclbatch {demux_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source demux_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/demux_tb.v" Line 17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demux_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2744.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top mux_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMULTIPLEXER
INFO: [VRFC 10-311] analyzing module MULTIPLEXER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_tb_behav xil_defaultlib.mux_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_tb_behav xil_defaultlib.mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MULTIPLEXER
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.mux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/mux_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  9 03:23:44 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux_tb_behav -key {Behavioral:sim_1:Functional:mux_tb} -tclbatch {mux_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source mux_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/mux_tb.v" Line 17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2744.117 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2744.117 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'MULTIPLEXER' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:50]
INFO: [Synth 8-6155] done synthesizing module 'MULTIPLEXER' (1#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:50]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (2#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.117 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.117 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2744.117 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2744.117 ; gain = 0.000
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2744.117 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Nov  9 03:28:54 2023] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.117 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2744.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/muxn_schematic.pdf
C:/Xilinx/SST/week2/project_1/muxn_schematic.pdf
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2744.117 ; gain = 0.000
[Thu Nov  9 03:35:11 2023] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2744.117 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2862.121 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2862.121 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2862.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
close_design
close_design
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'MULTIPLEXER' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:32]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:39]
WARNING: [Synth 8-567] referenced signal 'D' should be on the sensitivity list [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:37]
INFO: [Synth 8-6155] done synthesizing module 'MULTIPLEXER' (1#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:32]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (2#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.812 ; gain = 0.000
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.812 ; gain = 0.000
write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/mux_behcode-rtlschematic.pdf
C:/Xilinx/SST/week2/project_1/mux_behcode-rtlschematic.pdf
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Nov  9 03:44:02 2023] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Nov  9 03:44:55 2023] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3222.812 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3222.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
set_property top encoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Dosya baþka bir iþlem tarafýndan kullanýldýðýndan bu iþlem dosyaya eriþemiyor: "C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Xilinx/SST/week2/project_1/vivado_pid16660.debug)
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3222.812 ; gain = 0.000
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj encoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMULTIPLEXER
INFO: [VRFC 10-311] analyzing module MULTIPLEXER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot encoder_tb_behav xil_defaultlib.encoder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot encoder_tb_behav xil_defaultlib.encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ENCODER
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.encoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot encoder_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/encoder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  9 04:21:31 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "encoder_tb_behav -key {Behavioral:sim_1:Functional:encoder_tb} -tclbatch {encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/encoder_tb.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3222.812 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj encoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMULTIPLEXER
INFO: [VRFC 10-311] analyzing module MULTIPLEXER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot encoder_tb_behav xil_defaultlib.encoder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot encoder_tb_behav xil_defaultlib.encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ENCODER
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.encoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot encoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "encoder_tb_behav -key {Behavioral:sim_1:Functional:encoder_tb} -tclbatch {encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/encoder_tb.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3222.812 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ENCODER' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:68]
INFO: [Synth 8-6155] done synthesizing module 'ENCODER' (1#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:68]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (2#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.812 ; gain = 0.000
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3222.812 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Nov  9 04:25:29 2023] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/encoder_alwaysschematic.pdf
C:/Xilinx/SST/week2/project_1/encoder_alwaysschematic.pdf
launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3222.812 ; gain = 0.000
[Thu Nov  9 04:28:41 2023] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3222.812 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3222.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov  9 04:32:05 2023] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/runme.log
close_design
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Xilinx/SST/week2/project_1/vivado_pid16660.debug)
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3222.812 ; gain = 0.000
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ENCODER' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:103]
INFO: [Synth 8-6155] done synthesizing module 'ENCODER' (1#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:103]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (2#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3222.812 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3222.812 ; gain = 0.000
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3222.812 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Nov  9 04:35:19 2023] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3222.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_schematic -format pdf -orientation portrait C:/Xilinx/SST/week2/project_1/pe_primschematic.pdf
C:/Xilinx/SST/week2/project_1/pe_primschematic.pdf
current_design rtl_1
set_property top mux_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
[Thu Nov  9 08:39:30 2023] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Nov  9 08:40:15 2023] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov  9 08:41:38 2023] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/runme.log
set_property top decoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMULTIPLEXER
INFO: [VRFC 10-311] analyzing module MULTIPLEXER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_tb_behav xil_defaultlib.decoder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_tb_behav xil_defaultlib.decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_tb_behav -key {Behavioral:sim_1:Functional:decoder_tb} -tclbatch {decoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/decoder_tb.v" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3799.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEMULTIPLEXER
INFO: [VRFC 10-311] analyzing module MULTIPLEXER
INFO: [VRFC 10-311] analyzing module ENCODER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_tb_behav xil_defaultlib.decoder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7bfcc9370c4346af8a8722df43128d8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_tb_behav xil_defaultlib.decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SST/week2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_tb_behav -key {Behavioral:sim_1:Functional:decoder_tb} -tclbatch {decoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Xilinx/SST/week2/project_1/project_1.srcs/sim_1/new/decoder_tb.v" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3799.055 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3799.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:120]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:126]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (1#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/MSI_Library.v:120]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (2#1) [C:/Xilinx/SST/week2/project_1/project_1.srcs/sources_1/new/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3799.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3799.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3799.055 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3799.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3799.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3799.055 ; gain = 0.000
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3799.055 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Thu Nov  9 08:45:57 2023] Launched synth_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3799.055 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/SST/week2/project_1/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3799.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3799.055 ; gain = 0.000
[Thu Nov  9 08:47:20 2023] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Nov  9 08:48:30 2023] Launched impl_1...
Run output will be captured here: C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3799.055 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7D31AA
set_property PROGRAM.FILE {C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B7D31AA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7D31AA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B7D31AA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B7D31AA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Xilinx/SST/week2/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B7D31AA
close_hw_manager
