

================================================================
== Vitis HLS Report for 'decision_function'
================================================================
* Date:           Tue Mar 11 16:22:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_107 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_108 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_109 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read1014 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read913 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read812 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read711 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read610 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read59 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read48 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read37 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read26 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read15 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read, i18 595" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1 = icmp_slt  i18 %p_read15, i18 260930" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_2 = icmp_slt  i18 %p_read15, i18 261104" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_3 = icmp_slt  i18 %p_read26, i18 898" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_4 = icmp_slt  i18 %p_read_107, i18 1886" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_5 = icmp_slt  i18 %p_read15, i18 261100" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_6 = icmp_slt  i18 %p_read913, i18 1404" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_7 = icmp_slt  i18 %p_read711, i18 407" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_7' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_8 = icmp_slt  i18 %p_read812, i18 261722" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_8' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_9 = icmp_slt  i18 %p_read48, i18 1617" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_9' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_10 = icmp_slt  i18 %p_read37, i18 1906" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_10' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_11 = icmp_slt  i18 %p_read26, i18 794" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_11' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_12 = icmp_slt  i18 %p_read1014, i18 1738" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_13 = icmp_slt  i18 %p_read_108, i18 824" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_13' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_14 = icmp_slt  i18 %p_read711, i18 262113" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_14' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_15 = icmp_slt  i18 %p_read59, i18 569" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_15' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_16 = icmp_slt  i18 %p_read711, i18 493" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_16' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_17 = icmp_slt  i18 %p_read_109, i18 261356" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_17' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_18 = icmp_slt  i18 %p_read913, i18 316" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_18' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_19 = icmp_slt  i18 %p_read_107, i18 1350" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_19' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_20 = icmp_slt  i18 %p_read711, i18 221" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_20' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_21 = icmp_slt  i18 %p_read913, i18 261100" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_21' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_22 = icmp_slt  i18 %p_read26, i18 680" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_22' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_23 = icmp_slt  i18 %p_read1014, i18 1624" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_23' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_24 = icmp_slt  i18 %p_read48, i18 261947" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_24' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_25 = icmp_slt  i18 %p_read610, i18 96" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_25' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_26 = icmp_slt  i18 %p_read913, i18 770" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_26' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_27 = icmp_slt  i18 %p_read1014, i18 261961" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_27' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_28 = icmp_slt  i18 %p_read15, i18 261109" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_28' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.97ns)   --->   "%xor_ln104_2 = xor i1 %icmp_ln86_2, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_1 = and i1 %icmp_ln86_2, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln104_1 = and i1 %xor_ln104_2, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_2 = and i1 %icmp_ln86_3, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_4)   --->   "%xor_ln104_5 = xor i1 %icmp_ln86_5, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_4 = and i1 %and_ln102_1, i1 %xor_ln104_5" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_5 = and i1 %icmp_ln86_6, i1 %and_ln104_1" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_5)   --->   "%xor_ln104_6 = xor i1 %icmp_ln86_6, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_5 = and i1 %and_ln104_1, i1 %xor_ln104_6" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102_6 = and i1 %icmp_ln86_7, i1 %and_ln102_2" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_12 = xor i1 %icmp_ln86_12, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln104_6 = and i1 %and_ln104_4, i1 %xor_ln104_12" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_13 = and i1 %icmp_ln86_14, i1 %and_ln104_5" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_7)   --->   "%xor_ln104_14 = xor i1 %icmp_ln86_14, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_7 = and i1 %and_ln104_5, i1 %xor_ln104_14" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln104_6, i1 %and_ln102_13" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_1 = xor i1 %icmp_ln86_1, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_1" [firmware/BDT.h:104]   --->   Operation 71 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_2)   --->   "%xor_ln104_3 = xor i1 %icmp_ln86_3, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_2 = and i1 %and_ln102, i1 %xor_ln104_3" [firmware/BDT.h:104]   --->   Operation 73 'and' 'and_ln104_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln102_3 = and i1 %icmp_ln86_4, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_3)   --->   "%xor_ln104_4 = xor i1 %icmp_ln86_4, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_3 = and i1 %and_ln104, i1 %xor_ln104_4" [firmware/BDT.h:104]   --->   Operation 76 'and' 'and_ln104_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%and_ln102_4 = and i1 %icmp_ln86_5, i1 %and_ln102_1" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_4)   --->   "%xor_ln104_7 = xor i1 %icmp_ln86_7, i1 1" [firmware/BDT.h:104]   --->   Operation 78 'xor' 'xor_ln104_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%and_ln102_7 = and i1 %icmp_ln86_8, i1 %and_ln104_2" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%and_ln102_11 = and i1 %icmp_ln86_12, i1 %and_ln104_4" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%and_ln102_14 = and i1 %icmp_ln86_15, i1 %and_ln102_6" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_4)   --->   "%and_ln102_28 = and i1 %icmp_ln86_16, i1 %xor_ln104_7" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_4)   --->   "%and_ln102_15 = and i1 %and_ln102_28, i1 %and_ln102_2" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_29 = or i1 %icmp_ln86, i1 %xor_ln104_2" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_29' <Predicate = (or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_30 = or i1 %icmp_ln86_5, i1 %or_ln117_29" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_30' <Predicate = (or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_31 = or i1 %icmp_ln86_12, i1 %or_ln117_30" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_31' <Predicate = (or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %or_ln117_31" [firmware/BDT.h:117]   --->   Operation 87 'zext' 'zext_ln117' <Predicate = (or_ln117)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%or_ln117_1 = or i1 %or_ln117, i1 %and_ln102_14" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%or_ln117_2 = or i1 %or_ln117, i1 %and_ln102_6" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%select_ln117_1 = select i1 %or_ln117_1, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%zext_ln117_1 = zext i2 %select_ln117_1" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_4)   --->   "%or_ln117_3 = or i1 %or_ln117_2, i1 %and_ln102_15" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_2 = select i1 %or_ln117_2, i3 %zext_ln117_1, i3 4" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln117_4 = or i1 %or_ln117, i1 %and_ln102_2" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_4)   --->   "%select_ln117_3 = select i1 %or_ln117_3, i3 %select_ln117_2, i3 5" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_4 = select i1 %or_ln117_4, i3 %select_ln117_3, i3 6" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_4' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.97ns)   --->   "%or_ln117_6 = or i1 %or_ln117_4, i1 %and_ln102_7" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_8 = or i1 %or_ln117, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln117_16 = or i1 %or_ln117, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_8)   --->   "%xor_ln104_8 = xor i1 %icmp_ln86_8, i1 1" [firmware/BDT.h:104]   --->   Operation 101 'xor' 'xor_ln104_8' <Predicate = (or_ln117_8 & or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns)   --->   "%and_ln102_8 = and i1 %icmp_ln86_9, i1 %and_ln102_3" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_8' <Predicate = (or_ln117_16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln102_9 = and i1 %icmp_ln86_10, i1 %and_ln104_3" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_9' <Predicate = (or_ln117_16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%and_ln102_16 = and i1 %icmp_ln86_17, i1 %and_ln102_7" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_16' <Predicate = (or_ln117_6 & or_ln117_8 & or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_8)   --->   "%and_ln102_29 = and i1 %icmp_ln86_18, i1 %xor_ln104_8" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_29' <Predicate = (or_ln117_8 & or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_8)   --->   "%and_ln102_17 = and i1 %and_ln102_29, i1 %and_ln104_2" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_17' <Predicate = (or_ln117_8 & or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_10)   --->   "%and_ln102_18 = and i1 %icmp_ln86_19, i1 %and_ln102_8" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_18' <Predicate = (or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%or_ln117_5 = or i1 %or_ln117_4, i1 %and_ln102_16" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_5' <Predicate = (or_ln117_6 & or_ln117_8 & or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%select_ln117_5 = select i1 %or_ln117_5, i3 %select_ln117_4, i3 7" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_5' <Predicate = (or_ln117_6 & or_ln117_8 & or_ln117_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%zext_ln117_2 = zext i3 %select_ln117_5" [firmware/BDT.h:117]   --->   Operation 110 'zext' 'zext_ln117_2' <Predicate = (or_ln117_6 & or_ln117_8 & or_ln117_16)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_8)   --->   "%or_ln117_7 = or i1 %or_ln117_6, i1 %and_ln102_17" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_7' <Predicate = (or_ln117_8 & or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_6 = select i1 %or_ln117_6, i4 %zext_ln117_2, i4 8" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_6' <Predicate = (or_ln117_8 & or_ln117_16)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_8)   --->   "%select_ln117_7 = select i1 %or_ln117_7, i4 %select_ln117_6, i4 9" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_7' <Predicate = (or_ln117_8 & or_ln117_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_10)   --->   "%or_ln117_9 = or i1 %or_ln117_8, i1 %and_ln102_18" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_9' <Predicate = (or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_8 = select i1 %or_ln117_8, i4 %select_ln117_7, i4 10" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_8' <Predicate = (or_ln117_16)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns)   --->   "%or_ln117_10 = or i1 %or_ln117_8, i1 %and_ln102_8" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_10' <Predicate = (or_ln117_16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_10)   --->   "%select_ln117_9 = select i1 %or_ln117_9, i4 %select_ln117_8, i4 11" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_9' <Predicate = (or_ln117_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_10 = select i1 %or_ln117_10, i4 %select_ln117_9, i4 12" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_10' <Predicate = (or_ln117_16)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.97ns)   --->   "%or_ln117_12 = or i1 %or_ln117_8, i1 %and_ln102_3" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_12' <Predicate = (or_ln117_16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_12)   --->   "%xor_ln104_9 = xor i1 %icmp_ln86_9, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_9' <Predicate = (or_ln117_12 & or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_16)   --->   "%xor_ln104_10 = xor i1 %icmp_ln86_10, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_10' <Predicate = (or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns)   --->   "%and_ln102_10 = and i1 %icmp_ln86_11, i1 %and_ln102_4" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_12)   --->   "%and_ln102_30 = and i1 %icmp_ln86_20, i1 %xor_ln104_9" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_30' <Predicate = (or_ln117_12 & or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_12)   --->   "%and_ln102_19 = and i1 %and_ln102_30, i1 %and_ln102_3" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_19' <Predicate = (or_ln117_12 & or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%and_ln102_20 = and i1 %icmp_ln86_21, i1 %and_ln102_9" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_20' <Predicate = (or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_16)   --->   "%and_ln102_31 = and i1 %icmp_ln86_22, i1 %xor_ln104_10" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_31' <Predicate = (or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_16)   --->   "%and_ln102_21 = and i1 %and_ln102_31, i1 %and_ln104_3" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_21' <Predicate = (or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_12)   --->   "%or_ln117_11 = or i1 %or_ln117_10, i1 %and_ln102_19" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_11' <Predicate = (or_ln117_12 & or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_12)   --->   "%select_ln117_11 = select i1 %or_ln117_11, i4 %select_ln117_10, i4 13" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_11' <Predicate = (or_ln117_12 & or_ln117_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%or_ln117_13 = or i1 %or_ln117_12, i1 %and_ln102_20" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_13' <Predicate = (or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_12 = select i1 %or_ln117_12, i4 %select_ln117_11, i4 14" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_12' <Predicate = (or_ln117_16)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%or_ln117_14 = or i1 %or_ln117_12, i1 %and_ln102_9" [firmware/BDT.h:117]   --->   Operation 132 'or' 'or_ln117_14' <Predicate = (or_ln117_16)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%select_ln117_13 = select i1 %or_ln117_13, i4 %select_ln117_12, i4 15" [firmware/BDT.h:117]   --->   Operation 133 'select' 'select_ln117_13' <Predicate = (or_ln117_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%zext_ln117_3 = zext i4 %select_ln117_13" [firmware/BDT.h:117]   --->   Operation 134 'zext' 'zext_ln117_3' <Predicate = (or_ln117_16)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_16)   --->   "%or_ln117_15 = or i1 %or_ln117_14, i1 %and_ln102_21" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_15' <Predicate = (or_ln117_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_14 = select i1 %or_ln117_14, i5 %zext_ln117_3, i5 16" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_14' <Predicate = (or_ln117_16)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_16)   --->   "%select_ln117_15 = select i1 %or_ln117_15, i5 %select_ln117_14, i5 17" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_15' <Predicate = (or_ln117_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_16 = select i1 %or_ln117_16, i5 %select_ln117_15, i5 18" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_16' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_18 = or i1 %or_ln117_16, i1 %and_ln102_10" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_20)   --->   "%xor_ln104_11 = xor i1 %icmp_ln86_11, i1 1" [firmware/BDT.h:104]   --->   Operation 140 'xor' 'xor_ln104_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.97ns)   --->   "%and_ln102_12 = and i1 %icmp_ln86_13, i1 %and_ln102_5" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_18)   --->   "%and_ln102_22 = and i1 %icmp_ln86_23, i1 %and_ln102_10" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_22' <Predicate = (or_ln117_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_20)   --->   "%and_ln102_32 = and i1 %icmp_ln86_24, i1 %xor_ln104_11" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_20)   --->   "%and_ln102_23 = and i1 %and_ln102_32, i1 %and_ln102_4" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_22)   --->   "%and_ln102_24 = and i1 %icmp_ln86_25, i1 %and_ln102_11" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_18)   --->   "%or_ln117_17 = or i1 %or_ln117_16, i1 %and_ln102_22" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_17' <Predicate = (or_ln117_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_18)   --->   "%select_ln117_17 = select i1 %or_ln117_17, i5 %select_ln117_16, i5 19" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_17' <Predicate = (or_ln117_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_20)   --->   "%or_ln117_19 = or i1 %or_ln117_18, i1 %and_ln102_23" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_18 = select i1 %or_ln117_18, i5 %select_ln117_17, i5 20" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_18' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.97ns)   --->   "%or_ln117_20 = or i1 %or_ln117_16, i1 %and_ln102_4" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_20)   --->   "%select_ln117_19 = select i1 %or_ln117_19, i5 %select_ln117_18, i5 21" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_22)   --->   "%or_ln117_21 = or i1 %or_ln117_20, i1 %and_ln102_24" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_20 = select i1 %or_ln117_20, i5 %select_ln117_19, i5 22" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_20' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln117_22 = or i1 %or_ln117_20, i1 %and_ln102_11" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_22)   --->   "%select_ln117_21 = select i1 %or_ln117_21, i5 %select_ln117_20, i5 23" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_22 = select i1 %or_ln117_22, i5 %select_ln117_21, i5 24" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_22' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%xor_ln104_13 = xor i1 %icmp_ln86_13, i1 1" [firmware/BDT.h:104]   --->   Operation 157 'xor' 'xor_ln104_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_24)   --->   "%and_ln102_25 = and i1 %icmp_ln86_26, i1 %and_ln102_12" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%and_ln102_33 = and i1 %icmp_ln86_27, i1 %xor_ln104_13" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%and_ln102_26 = and i1 %and_ln102_33, i1 %and_ln102_5" [firmware/BDT.h:102]   --->   Operation 160 'and' 'and_ln102_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_24)   --->   "%or_ln117_23 = or i1 %or_ln117_22, i1 %and_ln102_25" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.97ns)   --->   "%or_ln117_24 = or i1 %or_ln117_22, i1 %and_ln102_12" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_24)   --->   "%select_ln117_23 = select i1 %or_ln117_23, i5 %select_ln117_22, i5 25" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%or_ln117_25 = or i1 %or_ln117_24, i1 %and_ln102_26" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_24 = select i1 %or_ln117_24, i5 %select_ln117_23, i5 26" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_24' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.97ns)   --->   "%or_ln117_26 = or i1 %or_ln117_22, i1 %and_ln102_5" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%select_ln117_25 = select i1 %or_ln117_25, i5 %select_ln117_24, i5 27" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_26 = select i1 %or_ln117_26, i5 %select_ln117_25, i5 28" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_26' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 169 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%and_ln102_27 = and i1 %icmp_ln86_28, i1 %and_ln104_7" [firmware/BDT.h:102]   --->   Operation 170 'and' 'and_ln102_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_27 = or i1 %or_ln117_26, i1 %and_ln102_27" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_28 = or i1 %or_ln117_26, i1 %and_ln104_7" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%select_ln117_27 = select i1 %or_ln117_27, i5 %select_ln117_26, i5 29" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.30i12.i12.i5, i5 0, i12 1871, i5 1, i12 1595, i5 2, i12 278, i5 3, i12 3741, i5 4, i12 1607, i5 5, i12 441, i5 6, i12 3549, i5 7, i12 417, i5 8, i12 2625, i5 9, i12 3979, i5 10, i12 3, i5 11, i12 408, i5 12, i12 3596, i5 13, i12 3965, i5 14, i12 3866, i5 15, i12 1244, i5 16, i12 3903, i5 17, i12 840, i5 18, i12 79, i5 19, i12 3977, i5 20, i12 4008, i5 21, i12 24, i5 22, i12 540, i5 23, i12 3884, i5 24, i12 4041, i5 25, i12 3910, i5 26, i12 375, i5 27, i12 6, i5 28, i12 512, i5 29, i12 3906, i12 0, i5 %select_ln117_27" [firmware/BDT.h:118]   --->   Operation 174 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_28, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 175 'select' 'agg_result_0' <Predicate = true> <Delay = 3.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 176 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read', firmware/BDT.h:86) on port 'p_read14' (firmware/BDT.h:86) [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [30]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [59]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [60]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_2', firmware/BDT.h:102) [66]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_6', firmware/BDT.h:102) [78]  (0.978 ns)

 <State 3>: 2.966ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_29', firmware/BDT.h:117) [117]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_30', firmware/BDT.h:117) [118]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_31', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [122]  (0.993 ns)
	'select' operation 2 bit ('select_ln117_1', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_2', firmware/BDT.h:117) [127]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_3', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_4', firmware/BDT.h:117) [131]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_16', firmware/BDT.h:102) [99]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_5', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_5', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_6', firmware/BDT.h:117) [136]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_7', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_8', firmware/BDT.h:117) [140]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_9', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_10', firmware/BDT.h:117) [144]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_9', firmware/BDT.h:104) [83]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_30', firmware/BDT.h:102) [103]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_19', firmware/BDT.h:102) [104]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_11', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_11', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_12', firmware/BDT.h:117) [148]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_13', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_14', firmware/BDT.h:117) [153]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_15', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_16', firmware/BDT.h:117) [157]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_22', firmware/BDT.h:102) [108]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_17', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_17', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_18', firmware/BDT.h:117) [161]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_19', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_20', firmware/BDT.h:117) [165]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_21', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_22', firmware/BDT.h:117) [169]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_24', firmware/BDT.h:117) [170]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_24', firmware/BDT.h:117) [173]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_25', firmware/BDT.h:117) [175]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_26', firmware/BDT.h:117) [177]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_27', firmware/BDT.h:102) [115]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_27', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_27', firmware/BDT.h:117) [179]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [180]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [181]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
