{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501130565557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501130565563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 22:42:45 2017 " "Processing started: Wed Jul 26 22:42:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501130565563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130565563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hyperram_test -c hyperram_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off hyperram_test -c hyperram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130565564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501130565860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501130565860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperram_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hyperram_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyperram_types " "Found design unit 1: hyperram_types" {  } { { "hyperram_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501130573973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130573973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-mbehaviour " "Found design unit 1: master-mbehaviour" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501130573977 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501130573977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130573977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hyperram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyperram-rtl " "Found design unit 1: hyperram-rtl" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501130573981 ""} { "Info" "ISGN_ENTITY_NAME" "1 hyperram " "Found entity 1: hyperram" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501130573981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130573981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master " "Elaborating entity \"master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501130574002 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_rst master.vhd(24) " "VHDL Signal Declaration warning at master.vhd(24): used explicit default value for signal \"ram_rst\" because signal was never assigned a value" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1501130574003 "|master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_rd_data master.vhd(51) " "Verilog HDL or VHDL warning at master.vhd(51): object \"ram_rd_data\" assigned a value but never read" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501130574003 "|master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hyperram hyperram:hyperram_0 " "Elaborating entity \"hyperram\" for hierarchy \"hyperram:hyperram_0\"" {  } { { "master.vhd" "hyperram_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501130574016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_rd_lower hyperram.vhd(75) " "Verilog HDL or VHDL warning at hyperram.vhd(75): object \"internal_rd_lower\" assigned a value but never read" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ck_p hyperram.vhd(129) " "VHDL Process Statement warning at hyperram.vhd(129): signal \"internal_ck_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_ck_p hyperram.vhd(123) " "VHDL Process Statement warning at hyperram.vhd(123): inferring latch(es) for signal or variable \"internal_ck_p\", which holds its previous value in one or more paths through the process" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_clock_prev hyperram.vhd(123) " "VHDL Process Statement warning at hyperram.vhd(123): inferring latch(es) for signal or variable \"internal_clock_prev\", which holds its previous value in one or more paths through the process" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control_state hyperram.vhd(145) " "VHDL Process Statement warning at hyperram.vhd(145): signal \"control_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_request hyperram.vhd(148) " "VHDL Process Statement warning at hyperram.vhd(148): signal \"wr_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_length hyperram.vhd(149) " "VHDL Process Statement warning at hyperram.vhd(149): signal \"wr_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_request hyperram.vhd(152) " "VHDL Process Statement warning at hyperram.vhd(152): signal \"rd_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_length hyperram.vhd(153) " "VHDL Process Statement warning at hyperram.vhd(153): signal \"rd_length\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "command_counter hyperram.vhd(159) " "VHDL Process Statement warning at hyperram.vhd(159): signal \"command_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "command_counter hyperram.vhd(160) " "VHDL Process Statement warning at hyperram.vhd(160): signal \"command_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_rwds hyperram.vhd(161) " "VHDL Process Statement warning at hyperram.vhd(161): signal \"internal_rwds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "command_counter hyperram.vhd(166) " "VHDL Process Statement warning at hyperram.vhd(166): signal \"command_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ca hyperram.vhd(167) " "VHDL Process Statement warning at hyperram.vhd(167): signal \"ca\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_write hyperram.vhd(167) " "VHDL Process Statement warning at hyperram.vhd(167): signal \"read_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574018 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "command_counter hyperram.vhd(175) " "VHDL Process Statement warning at hyperram.vhd(175): signal \"command_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "command_counter hyperram.vhd(176) " "VHDL Process Statement warning at hyperram.vhd(176): signal \"command_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latency hyperram.vhd(176) " "VHDL Process Statement warning at hyperram.vhd(176): signal \"latency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_write hyperram.vhd(177) " "VHDL Process Statement warning at hyperram.vhd(177): signal \"read_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_state hyperram.vhd(185) " "VHDL Process Statement warning at hyperram.vhd(185): signal \"data_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ck_p hyperram.vhd(193) " "VHDL Process Statement warning at hyperram.vhd(193): signal \"internal_ck_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_counter hyperram.vhd(199) " "VHDL Process Statement warning at hyperram.vhd(199): signal \"data_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_counter hyperram.vhd(208) " "VHDL Process Statement warning at hyperram.vhd(208): signal \"data_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ck_p hyperram.vhd(212) " "VHDL Process Statement warning at hyperram.vhd(212): signal \"internal_ck_p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_counter hyperram.vhd(224) " "VHDL Process Statement warning at hyperram.vhd(224): signal \"data_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_counter hyperram.vhd(225) " "VHDL Process Statement warning at hyperram.vhd(225): signal \"data_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "command_counter hyperram.vhd(135) " "VHDL Process Statement warning at hyperram.vhd(135): inferring latch(es) for signal or variable \"command_counter\", which holds its previous value in one or more paths through the process" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_counter hyperram.vhd(135) " "VHDL Process Statement warning at hyperram.vhd(135): inferring latch(es) for signal or variable \"data_counter\", which holds its previous value in one or more paths through the process" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_write hyperram.vhd(135) " "VHDL Process Statement warning at hyperram.vhd(135): inferring latch(es) for signal or variable \"read_write\", which holds its previous value in one or more paths through the process" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latency hyperram.vhd(135) " "VHDL Process Statement warning at hyperram.vhd(135): inferring latch(es) for signal or variable \"latency\", which holds its previous value in one or more paths through the process" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_upper_byte hyperram.vhd(135) " "VHDL Process Statement warning at hyperram.vhd(135): inferring latch(es) for signal or variable \"wr_upper_byte\", which holds its previous value in one or more paths through the process" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_lower_byte hyperram.vhd(135) " "VHDL Process Statement warning at hyperram.vhd(135): inferring latch(es) for signal or variable \"wr_lower_byte\", which holds its previous value in one or more paths through the process" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_upper_byte hyperram.vhd(135) " "VHDL Process Statement warning at hyperram.vhd(135): inferring latch(es) for signal or variable \"rd_upper_byte\", which holds its previous value in one or more paths through the process" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_lower_byte hyperram.vhd(135) " "VHDL Process Statement warning at hyperram.vhd(135): inferring latch(es) for signal or variable \"rd_lower_byte\", which holds its previous value in one or more paths through the process" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_upper_byte hyperram.vhd(135) " "Inferred latch for \"rd_upper_byte\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_lower_byte hyperram.vhd(135) " "Inferred latch for \"wr_lower_byte\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_upper_byte hyperram.vhd(135) " "Inferred latch for \"wr_upper_byte\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latency\[0\] hyperram.vhd(135) " "Inferred latch for \"latency\[0\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latency\[1\] hyperram.vhd(135) " "Inferred latch for \"latency\[1\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_write hyperram.vhd(135) " "Inferred latch for \"read_write\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[0\] hyperram.vhd(135) " "Inferred latch for \"data_counter\[0\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[1\] hyperram.vhd(135) " "Inferred latch for \"data_counter\[1\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[2\] hyperram.vhd(135) " "Inferred latch for \"data_counter\[2\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[3\] hyperram.vhd(135) " "Inferred latch for \"data_counter\[3\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[4\] hyperram.vhd(135) " "Inferred latch for \"data_counter\[4\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[5\] hyperram.vhd(135) " "Inferred latch for \"data_counter\[5\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[6\] hyperram.vhd(135) " "Inferred latch for \"data_counter\[6\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[7\] hyperram.vhd(135) " "Inferred latch for \"data_counter\[7\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[8\] hyperram.vhd(135) " "Inferred latch for \"data_counter\[8\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[9\] hyperram.vhd(135) " "Inferred latch for \"data_counter\[9\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[10\] hyperram.vhd(135) " "Inferred latch for \"data_counter\[10\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_counter\[0\] hyperram.vhd(135) " "Inferred latch for \"command_counter\[0\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_counter\[1\] hyperram.vhd(135) " "Inferred latch for \"command_counter\[1\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_counter\[2\] hyperram.vhd(135) " "Inferred latch for \"command_counter\[2\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_counter\[3\] hyperram.vhd(135) " "Inferred latch for \"command_counter\[3\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574019 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command_counter\[4\] hyperram.vhd(135) " "Inferred latch for \"command_counter\[4\]\" at hyperram.vhd(135)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574020 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_clock_prev hyperram.vhd(123) " "Inferred latch for \"internal_clock_prev\" at hyperram.vhd(123)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574020 "|master|hyperram:hyperram_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ck_p hyperram.vhd(123) " "Inferred latch for \"internal_ck_p\" at hyperram.vhd(123)" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574020 "|master|hyperram:hyperram_0"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "B busy hyperram.vhd(31) " "Bidirectional port \"busy\" at hyperram.vhd(31) has a one-way connection to bidirectional port \"B\"" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 31 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501130574020 "|master|hyperram:hyperram_0"}
{ "Warning" "WSGN_WIRE_LOOP" "hyperram:hyperram_0\|strobe " "Node \"hyperram:hyperram_0\|strobe\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "hyperram.vhd" "strobe" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 32 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1501130574079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "hyperram:hyperram_0\|internal_ck_p " "LATCH primitive \"hyperram:hyperram_0\|internal_ck_p\" is permanently disabled" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 123 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1501130574213 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501130574362 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "A " "Inserted always-enabled tri-state buffer between \"A\" and its non-tri-state driver." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1501130574396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B " "Inserted always-enabled tri-state buffer between \"B\" and its non-tri-state driver." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1501130574396 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1501130574396 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ram_ck_p GND pin " "The pin \"ram_ck_p\" is fed by GND" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1501130574396 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1501130574396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hyperram:hyperram_0\|data_counter\[0\] " "Latch hyperram:hyperram_0\|data_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_n " "Ports D and ENA on the latch are fed by the same signal reset_n" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501130574396 ""}  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501130574396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hyperram:hyperram_0\|latency\[1\] " "Latch hyperram:hyperram_0\|latency\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_n " "Ports D and ENA on the latch are fed by the same signal reset_n" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501130574397 ""}  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501130574397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hyperram:hyperram_0\|latency\[0\] " "Latch hyperram:hyperram_0\|latency\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset_n " "Ports D and ENA on the latch are fed by the same signal reset_n" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501130574397 ""}  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501130574397 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hyperram:hyperram_0\|rwds~synth " "Node \"hyperram:hyperram_0\|rwds~synth\"" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501130574409 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1501130574409 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "A~synth " "Node \"A~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501130574409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B~synth " "Node \"B~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501130574409 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1501130574409 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_rst VCC " "Pin \"ram_rst\" is stuck at VCC" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501130574409 "|master|ram_rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_ck_n VCC " "Pin \"ram_ck_n\" is stuck at VCC" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501130574409 "|master|ram_ck_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501130574409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1501130574456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501130574804 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501130574804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501130574851 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501130574851 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1501130574851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501130574851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501130574851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501130574867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 22:42:54 2017 " "Processing ended: Wed Jul 26 22:42:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501130574867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501130574867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501130574867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501130574867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1501130576056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501130576064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 22:42:55 2017 " "Processing started: Wed Jul 26 22:42:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501130576064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1501130576064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hyperram_test -c hyperram_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hyperram_test -c hyperram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1501130576064 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1501130576300 ""}
{ "Info" "0" "" "Project  = hyperram_test" {  } {  } 0 0 "Project  = hyperram_test" 0 0 "Fitter" 0 0 1501130576300 ""}
{ "Info" "0" "" "Revision = hyperram_test" {  } {  } 0 0 "Revision = hyperram_test" 0 0 "Fitter" 0 0 1501130576301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1501130576372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1501130576373 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hyperram_test 10M08SAE144C8GES " "Selected device 10M08SAE144C8GES for design \"hyperram_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501130576379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501130576413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501130576413 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1501130576493 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1501130576497 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1501130576550 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501130576556 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501130576556 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501130576556 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501130576556 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1501130576556 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501130576557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501130576557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501130576557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501130576557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501130576557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501130576557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501130576557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1501130576557 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1501130576557 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501130576558 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501130576558 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501130576558 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501130576558 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1501130576559 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1501130576933 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hyperram_test.sdc " "Synopsys Design Constraints File file not found: 'hyperram_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1501130576933 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1501130576934 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "hyperram_0\|next_control_state.command~0\|combout " "Node \"hyperram_0\|next_control_state.command~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501130576935 ""} { "Warning" "WSTA_SCC_NODE" "hyperram_0\|next_control_state.command~0\|dataa " "Node \"hyperram_0\|next_control_state.command~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501130576935 ""}  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1501130576935 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1501130576935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1501130576936 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1501130576936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hyperram:hyperram_0\|internal_clock  " "Automatically promoted node hyperram:hyperram_0\|internal_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501130576941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "A~output " "Destination node A~output" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501130576941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hyperram:hyperram_0\|next_control_state.command~0 " "Destination node hyperram:hyperram_0\|next_control_state.command~0" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501130576941 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501130576941 ""}  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 64 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501130576941 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1501130577213 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501130577214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501130577214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501130577214 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501130577214 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1501130577214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1501130577214 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1501130577214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1501130577223 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1501130577223 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1501130577223 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C " "Node \"C\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501130577233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D " "Node \"D\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501130577233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED1 " "Node \"LED1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501130577233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED2 " "Node \"LED2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501130577233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED3 " "Node \"LED3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501130577233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED4 " "Node \"LED4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501130577233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED5 " "Node \"LED5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1501130577233 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1501130577233 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501130577234 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1501130577239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1501130577599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501130577628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1501130577636 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1501130577818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501130577818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1501130578146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y13 X31_Y25 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25" {  } { { "loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25"} { { 12 { 0 ""} 21 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1501130578419 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1501130578419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1501130578490 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1501130578490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501130578493 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1501130578629 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501130578636 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1501130578636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501130578802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501130578802 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1501130578802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501130579024 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501130579370 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501130579468 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A 3.3-V LVTTL 118 " "Pin A uses I/O standard 3.3-V LVTTL at 118" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B 3.3-V LVTTL 110 " "Pin B uses I/O standard 3.3-V LVTTL at 110" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 15 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_ck_p 3.3-V LVTTL 46 " "Pin ram_ck_p uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_ck_p } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_ck_p" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 13 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_rwds 3.3-V LVTTL 55 " "Pin ram_rwds uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_rwds } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_rwds" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 21 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_dq\[0\] 3.3-V LVTTL 58 " "Pin ram_dq\[0\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_dq[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dq\[0\]" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 5 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_dq\[1\] 3.3-V LVTTL 57 " "Pin ram_dq\[1\] uses I/O standard 3.3-V LVTTL at 57" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_dq[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dq\[1\]" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 6 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_dq\[2\] 3.3-V LVTTL 52 " "Pin ram_dq\[2\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_dq[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dq\[2\]" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 7 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_dq\[3\] 3.3-V LVTTL 50 " "Pin ram_dq\[3\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_dq[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dq\[3\]" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 8 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_dq\[4\] 3.3-V LVTTL 45 " "Pin ram_dq\[4\] uses I/O standard 3.3-V LVTTL at 45" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_dq[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dq\[4\]" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 9 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_dq\[5\] 3.3-V LVTTL 44 " "Pin ram_dq\[5\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_dq[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dq\[5\]" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 10 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_dq\[6\] 3.3-V LVTTL 39 " "Pin ram_dq\[6\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_dq[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dq\[6\]" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 11 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram_dq\[7\] 3.3-V LVTTL 38 " "Pin ram_dq\[7\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_dq[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_dq\[7\]" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 12 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL 121 " "Pin reset_n uses I/O standard 3.3-V LVTTL at 121" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 17 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 3.3-V LVTTL 97 " "Pin clock uses I/O standard 3.3-V LVTTL at 97" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 16 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501130579471 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1501130579471 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A a permanently enabled " "Pin A has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501130579472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B a permanently enabled " "Pin B has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 15 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501130579472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ram_ck_p a permanently enabled " "Pin ram_ck_p has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_ck_p } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_ck_p" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 13 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501130579472 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ram_rwds a permanently disabled " "Pin ram_rwds has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ram_rwds } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram_rwds" } } } } { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/" { { 0 { 0 ""} 0 21 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501130579472 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1501130579472 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1501130579472 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/output_files/hyperram_test.fit.smsg " "Generated suppressed messages file C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/output_files/hyperram_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1501130579499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1446 " "Peak virtual memory: 1446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501130579851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 22:42:59 2017 " "Processing ended: Wed Jul 26 22:42:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501130579851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501130579851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501130579851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501130579851 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1501130580831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501130580837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 22:43:00 2017 " "Processing started: Wed Jul 26 22:43:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501130580837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1501130580837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hyperram_test -c hyperram_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hyperram_test -c hyperram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1501130580837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1501130581114 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1501130581378 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1501130581402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501130581627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 22:43:01 2017 " "Processing ended: Wed Jul 26 22:43:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501130581627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501130581627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501130581627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1501130581627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1501130582545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501130582551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 22:43:02 2017 " "Processing started: Wed Jul 26 22:43:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501130582551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130582551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off hyperram_test -c hyperram_test " "Command: quartus_pow --read_settings_files=off --write_settings_files=off hyperram_test -c hyperram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130582551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "PowerPlay Power Analyzer" 0 -1 1501130582817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130582818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130582818 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583027 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hyperram_test.sdc " "Synopsys Design Constraints File file not found: 'hyperram_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583035 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "hyperram_0\|next_control_state.command~0\|combout " "Node \"hyperram_0\|next_control_state.command~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501130583035 ""} { "Warning" "WSTA_SCC_NODE" "hyperram_0\|next_control_state.command~0\|datac " "Node \"hyperram_0\|next_control_state.command~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501130583035 ""}  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583035 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ram_wr_request clock " "Register ram_wr_request is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501130583036 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583036 "|master|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hyperram:hyperram_0\|internal_clock " "Node: hyperram:hyperram_0\|internal_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch hyperram:hyperram_0\|command_counter\[2\] hyperram:hyperram_0\|internal_clock " "Latch hyperram:hyperram_0\|command_counter\[2\] is being clocked by hyperram:hyperram_0\|internal_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1501130583036 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583036 "|master|hyperram:hyperram_0|internal_clock"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583036 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583039 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583040 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583040 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583214 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583457 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583675 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "136.25 mW " "Total thermal power estimate for the design is 136.25 mW" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/16.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 11 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501130583873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 22:43:03 2017 " "Processing ended: Wed Jul 26 22:43:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501130583873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501130583873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501130583873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130583873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1501130584998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501130585005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 22:43:04 2017 " "Processing started: Wed Jul 26 22:43:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501130585005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hyperram_test -c hyperram_test " "Command: quartus_sta hyperram_test -c hyperram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585005 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1501130585244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585378 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585469 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hyperram_test.sdc " "Synopsys Design Constraints File file not found: 'hyperram_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585490 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585490 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1501130585490 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hyperram:hyperram_0\|internal_clock hyperram:hyperram_0\|internal_clock " "create_clock -period 1.000 -name hyperram:hyperram_0\|internal_clock hyperram:hyperram_0\|internal_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1501130585490 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585490 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "hyperram_0\|next_control_state.command~0\|combout " "Node \"hyperram_0\|next_control_state.command~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501130585491 ""} { "Warning" "WSTA_SCC_NODE" "hyperram_0\|next_control_state.command~0\|datac " "Node \"hyperram_0\|next_control_state.command~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1501130585491 ""}  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585491 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585491 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585492 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1501130585492 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501130585502 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1501130585509 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.226 " "Worst-case setup slack is -5.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.226             -25.655 hyperram:hyperram_0\|internal_clock  " "   -5.226             -25.655 hyperram:hyperram_0\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.189             -68.321 clock  " "   -5.189             -68.321 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.394 " "Worst-case hold slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clock  " "    0.394               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 hyperram:hyperram_0\|internal_clock  " "    0.777               0.000 hyperram:hyperram_0\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585526 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.740 clock  " "   -3.000             -32.740 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 hyperram:hyperram_0\|internal_clock  " "    0.391               0.000 hyperram:hyperram_0\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585534 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501130585547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585564 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.959 " "Worst-case setup slack is -4.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.959             -24.171 hyperram:hyperram_0\|internal_clock  " "   -4.959             -24.171 hyperram:hyperram_0\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.874             -63.244 clock  " "   -4.874             -63.244 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 clock  " "    0.352               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 hyperram:hyperram_0\|internal_clock  " "    0.736               0.000 hyperram:hyperram_0\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.740 clock  " "   -3.000             -32.740 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 hyperram:hyperram_0\|internal_clock  " "    0.282               0.000 hyperram:hyperram_0\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130585901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130585901 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501130585914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130586039 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130586040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.610 " "Worst-case setup slack is -1.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.610             -14.553 clock  " "   -1.610             -14.553 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298              -6.192 hyperram:hyperram_0\|internal_clock  " "   -1.298              -6.192 hyperram:hyperram_0\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130586045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clock  " "    0.166               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 hyperram:hyperram_0\|internal_clock  " "    0.239               0.000 hyperram:hyperram_0\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130586050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130586055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130586060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.932 clock  " "   -3.000             -27.932 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 hyperram:hyperram_0\|internal_clock  " "    0.360               0.000 hyperram:hyperram_0\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501130586065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130586065 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130586645 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130586645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501130586687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 22:43:06 2017 " "Processing ended: Wed Jul 26 22:43:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501130586687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501130586687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501130586687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130586687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501130587617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501130587623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 22:43:07 2017 " "Processing started: Wed Jul 26 22:43:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501130587623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1501130587623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hyperram_test -c hyperram_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hyperram_test -c hyperram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1501130587623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1501130587976 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1501130587987 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hyperram_test.vo C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/simulation/modelsim/ simulation " "Generated file hyperram_test.vo in folder \"C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1501130588055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501130588088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 22:43:08 2017 " "Processing ended: Wed Jul 26 22:43:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501130588088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501130588088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501130588088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1501130588088 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus Prime Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1501130588723 ""}
