

================================================================
== Vivado HLS Report for 'CNN'
================================================================
* Date:           Tue Dec  3 11:19:10 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+------+------+----------+
    |    Latency    |   Interval  | Pipeline |
    |  min  |  max  |  min |  max |   Type   |
    +-------+-------+------+------+----------+
    |  22500|  22534|  3978|  3978| dataflow |
    +-------+-------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+------+------+------+------+---------------------------------------------+
        |                         |                      |   Latency   |   Interval  |                   Pipeline                  |
        |         Instance        |        Module        |  min |  max |  min |  max |                     Type                    |
        +-------------------------+----------------------+------+------+------+------+---------------------------------------------+
        |resample_U0              |resample              |  3922|  3923|  3920|  3920| loop rewind(delay=1 initiation interval(s)) |
        |conv2d_3x3_4chan_rev_U0  |conv2d_3x3_4chan_rev  |  3077|  3078|  3072|  3072| loop rewind(delay=1 initiation interval(s)) |
        |conv2d_3x3_1chan_rev_U0  |conv2d_3x3_1chan_rev  |   795|   796|   784|   784| loop rewind(delay=1 initiation interval(s)) |
        |max_pool_1chan_U0        |max_pool_1chan        |  1009|  1009|  1009|  1009|                     none                    |
        |batch_norm_U0            |batch_norm            |  3977|  3977|  3977|  3977|                     none                    |
        |resample_for_conv2_U0    |resample_for_conv2    |  1773|  1774|  1764|  1764| loop rewind(delay=2 initiation interval(s)) |
        |efficient_pad_n_1cha_U0  |efficient_pad_n_1cha  |  2470|  2500|  2470|  2500|                     none                    |
        |pad_for_conv2_U0         |pad_for_conv2         |   650|   650|   650|   650|                     none                    |
        |relu_U0                  |relu                  |  2409|  2409|  2409|  2409|                     none                    |
        |zero_mean_1chan64_U0     |zero_mean_1chan64     |  2409|  2409|  2409|  2409|                     none                    |
        +-------------------------+----------------------+------+------+------+------+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     198|
|FIFO             |        0|      -|      84|     638|
|Instance         |        2|     20|    6143|    6967|
|Memory           |       51|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     369|
|Register         |        -|      -|      43|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       53|     20|    6270|    8172|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        5|      2|       1|       4|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |batch_norm_U0            |batch_norm            |        0|      1|   152|   215|
    |conv2d_3x3_1chan_rev_U0  |conv2d_3x3_1chan_rev  |        2|      9|  1919|  1175|
    |conv2d_3x3_4chan_rev_U0  |conv2d_3x3_4chan_rev  |        0|      9|  2095|  1040|
    |efficient_pad_n_1cha_U0  |efficient_pad_n_1cha  |        0|      0|   181|   651|
    |max_pool_1chan_U0        |max_pool_1chan        |        0|      0|   228|   599|
    |pad_for_conv2_U0         |pad_for_conv2         |        0|      0|   102|   325|
    |relu_U0                  |relu                  |        0|      0|   147|   214|
    |resample_U0              |resample              |        0|      0|   629|  1543|
    |resample_for_conv2_U0    |resample_for_conv2    |        0|      1|   573|   893|
    |zero_mean_1chan64_U0     |zero_mean_1chan64     |        0|      0|   117|   312|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        2|     20|  6143|  6967|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |ReLU_V_U            |CNN_ReLU_V            |        3|  0|   0|   784|   48|     2|        75264|
    |batchnorm_V_U       |CNN_batchnorm_V       |        3|  0|   0|   784|   48|     2|        75264|
    |conv_0_V_U          |CNN_conv_0_V          |        1|  0|   0|   112|   25|     2|         5600|
    |conv_1_V_U          |CNN_conv_0_V          |        1|  0|   0|   112|   25|     2|         5600|
    |conv_2_V_U          |CNN_conv_0_V          |        1|  0|   0|   112|   25|     2|         5600|
    |conv_3_V_U          |CNN_conv_0_V          |        1|  0|   0|   112|   25|     2|         5600|
    |conv_4_V_U          |CNN_conv_0_V          |        1|  0|   0|   112|   25|     2|         5600|
    |conv_5_V_U          |CNN_conv_0_V          |        1|  0|   0|   112|   25|     2|         5600|
    |conv_6_V_U          |CNN_conv_0_V          |        1|  0|   0|   112|   25|     2|         5600|
    |maxpool_V_U         |CNN_maxpool_V         |        1|  0|   0|   196|   25|     2|         9800|
    |mean_removed_V_U    |CNN_mean_removed_V    |        1|  0|   0|   784|   18|     2|        28224|
    |resampled_0_0_V_U   |CNN_mean_removed_V    |        1|  0|   0|   784|   18|     2|        28224|
    |resampled_0_1_V_U   |CNN_mean_removed_V    |        1|  0|   0|   784|   18|     2|        28224|
    |resampled_0_2_V_U   |CNN_mean_removed_V    |        1|  0|   0|   784|   18|     2|        28224|
    |resampled_0_3_V_U   |CNN_mean_removed_V    |        1|  0|   0|   784|   18|     2|        28224|
    |resampled_0_4_V_U   |CNN_mean_removed_V    |        1|  0|   0|   784|   18|     2|        28224|
    |resampled_1_0_V_U   |CNN_mean_removed_V    |        1|  0|   0|   784|   18|     2|        28224|
    |resampled_1_1_V_U   |CNN_mean_removed_V    |        1|  0|   0|   784|   18|     2|        28224|
    |resampled_1_2_V_U   |CNN_mean_removed_V    |        1|  0|   0|   784|   18|     2|        28224|
    |resampled_1_3_V_U   |CNN_mean_removed_V    |        1|  0|   0|   784|   18|     2|        28224|
    |padded_0_V_U        |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_1_V_U        |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_2_V_U        |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_3_V_U        |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_4_V_U        |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_5_V_U        |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_6_V_U        |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_7_V_U        |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_8_V_U        |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_9_V_U        |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_10_V_U       |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_11_V_U       |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_12_V_U       |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_13_V_U       |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_14_V_U       |CNN_padded_0_V        |        1|  0|   0|    60|   18|     2|         2160|
    |padded_L2_0_V_U     |CNN_padded_L2_0_V     |        2|  0|   0|    64|   25|     2|         3200|
    |padded_L2_1_V_U     |CNN_padded_L2_0_V     |        2|  0|   0|    64|   25|     2|         3200|
    |padded_L2_2_V_U     |CNN_padded_L2_0_V     |        2|  0|   0|    64|   25|     2|         3200|
    |padded_L2_3_V_U     |CNN_padded_L2_0_V     |        2|  0|   0|    64|   25|     2|         3200|
    |resampled_L2_0_V_U  |CNN_resampled_L2_hbi  |        2|  0|   0|   980|   25|     2|        49000|
    |resampled_L2_1_V_U  |CNN_resampled_L2_ibs  |        2|  0|   0|   784|   25|     2|        39200|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total               |                      |       51|  0|   0| 13308|  896|    82|       615168|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |a_V_c_U                 |        0|  5|  30|     5|   18|       90|
    |b_V_c_U                 |        0|  5|  30|     5|   18|       90|
    |conv_bias_L1_V_c_U      |        0|  5|  60|     4|   48|      192|
    |conv_bias_L2_0_V_c_U    |        0|  6|  62|    10|   48|      480|
    |conv_bias_L2_1_V_c_U    |        0|  6|  62|    10|   48|      480|
    |conv_bias_L2_2_V_c_U    |        0|  6|  62|    10|   48|      480|
    |conv_bias_L2_3_V_c_U    |        0|  6|  62|    10|   48|      480|
    |conv_kernel_L1_0_V_s_U  |        0|  5|  30|     4|   18|       72|
    |conv_kernel_L1_1_V_s_U  |        0|  5|  30|     4|   18|       72|
    |conv_kernel_L1_2_V_s_U  |        0|  5|  30|     4|   18|       72|
    |conv_kernel_L1_3_V_s_U  |        0|  5|  30|     4|   18|       72|
    |conv_kernel_L1_4_V_s_U  |        0|  5|  30|     4|   18|       72|
    |conv_kernel_L1_5_V_s_U  |        0|  5|  30|     4|   18|       72|
    |conv_kernel_L1_6_V_s_U  |        0|  5|  30|     4|   18|       72|
    |conv_kernel_L1_7_V_s_U  |        0|  5|  30|     4|   18|       72|
    |conv_kernel_L1_8_V_s_U  |        0|  5|  30|     4|   18|       72|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0| 84| 638|    90|  438|     2940|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |conv2d_3x3_4chan_rev_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |zero_mean_1chan64_U0_ap_ready_count       |     +    |      0|  0|  10|           2|           1|
    |ap_channel_done_conv_0_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_1_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_2_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_3_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_4_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_5_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_conv_6_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_0_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_10_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_11_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_12_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_13_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_14_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_1_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_2_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_3_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_4_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_5_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_6_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_7_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_8_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_9_V                |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_0_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_1_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_2_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_padded_L2_3_V             |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_0_0_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_0_1_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_0_2_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_0_3_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_0_4_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_1_0_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_1_1_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_1_2_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_1_3_V           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_L2_0_V          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_resampled_L2_1_V          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |batch_norm_U0_ap_start                    |    and   |      0|  0|   2|           1|           1|
    |conv2d_3x3_1chan_rev_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |conv2d_3x3_1chan_rev_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv2d_3x3_4chan_rev_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |efficient_pad_n_1cha_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |pad_for_conv2_U0_ap_continue              |    and   |      0|  0|   2|           1|           1|
    |resample_U0_ap_continue                   |    and   |      0|  0|   2|           1|           1|
    |resample_U0_ap_start                      |    and   |      0|  0|   2|           1|           1|
    |resample_for_conv2_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |resample_for_conv2_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |zero_mean_1chan64_U0_ap_start             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_0_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_1_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_2_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_3_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_4_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_5_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_conv_6_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_0_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_10_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_11_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_12_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_13_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_14_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_1_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_2_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_3_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_4_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_5_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_6_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_7_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_8_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_9_V          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_0_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_1_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_2_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_padded_L2_3_V       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_0_0_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_0_1_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_0_2_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_0_3_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_0_4_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_1_0_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_1_1_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_1_2_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_1_3_V     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_L2_0_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_resampled_L2_1_V    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_zero_mean_1chan64_U0_ap_ready     |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 198|          93|          91|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_conv_0_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_1_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_2_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_3_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_4_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_5_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_conv_6_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_0_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_10_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_11_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_12_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_13_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_14_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_1_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_2_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_3_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_4_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_5_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_6_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_7_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_8_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_9_V          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_0_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_1_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_2_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_padded_L2_3_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_0_0_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_0_1_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_0_2_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_0_3_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_0_4_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_1_0_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_1_1_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_1_2_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_1_3_V     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_L2_0_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_resampled_L2_1_V    |   9|          2|    1|          2|
    |ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_zero_mean_1chan64_U0_ap_ready     |   9|          2|    1|          2|
    |conv2d_3x3_4chan_rev_U0_ap_ready_count        |   9|          2|    2|          4|
    |zero_mean_1chan64_U0_ap_ready_count           |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 369|         82|   43|         86|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_conv_0_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_1_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_2_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_3_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_4_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_5_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_conv_6_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_0_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_10_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_11_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_12_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_13_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_14_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_1_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_2_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_3_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_4_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_5_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_6_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_7_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_8_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_9_V          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_0_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_1_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_2_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_padded_L2_3_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_0_0_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_0_1_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_0_2_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_0_3_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_0_4_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_1_0_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_1_1_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_1_2_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_1_3_V     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_L2_0_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_resampled_L2_1_V    |  1|   0|    1|          0|
    |ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_zero_mean_1chan64_U0_ap_ready     |  1|   0|    1|          0|
    |conv2d_3x3_4chan_rev_U0_ap_ready_count        |  2|   0|    2|          0|
    |zero_mean_1chan64_U0_ap_ready_count           |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         | 43|   0|   43|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         CNN        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         CNN        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         CNN        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         CNN        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         CNN        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         CNN        | return value |
|in_image_V_address0          | out |   10|  ap_memory |     in_image_V     |     array    |
|in_image_V_ce0               | out |    1|  ap_memory |     in_image_V     |     array    |
|in_image_V_d0                | out |   18|  ap_memory |     in_image_V     |     array    |
|in_image_V_q0                |  in |   18|  ap_memory |     in_image_V     |     array    |
|in_image_V_we0               | out |    1|  ap_memory |     in_image_V     |     array    |
|in_image_V_address1          | out |   10|  ap_memory |     in_image_V     |     array    |
|in_image_V_ce1               | out |    1|  ap_memory |     in_image_V     |     array    |
|in_image_V_d1                | out |   18|  ap_memory |     in_image_V     |     array    |
|in_image_V_q1                |  in |   18|  ap_memory |     in_image_V     |     array    |
|in_image_V_we1               | out |    1|  ap_memory |     in_image_V     |     array    |
|means_V_address0             | out |   10|  ap_memory |       means_V      |     array    |
|means_V_ce0                  | out |    1|  ap_memory |       means_V      |     array    |
|means_V_d0                   | out |   18|  ap_memory |       means_V      |     array    |
|means_V_q0                   |  in |   18|  ap_memory |       means_V      |     array    |
|means_V_we0                  | out |    1|  ap_memory |       means_V      |     array    |
|means_V_address1             | out |   10|  ap_memory |       means_V      |     array    |
|means_V_ce1                  | out |    1|  ap_memory |       means_V      |     array    |
|means_V_d1                   | out |   18|  ap_memory |       means_V      |     array    |
|means_V_q1                   |  in |   18|  ap_memory |       means_V      |     array    |
|means_V_we1                  | out |    1|  ap_memory |       means_V      |     array    |
|conv_kernel_L1_0_V           |  in |   18|   ap_none  | conv_kernel_L1_0_V |    pointer   |
|conv_kernel_L1_1_V           |  in |   18|   ap_none  | conv_kernel_L1_1_V |    pointer   |
|conv_kernel_L1_2_V           |  in |   18|   ap_none  | conv_kernel_L1_2_V |    pointer   |
|conv_kernel_L1_3_V           |  in |   18|   ap_none  | conv_kernel_L1_3_V |    pointer   |
|conv_kernel_L1_4_V           |  in |   18|   ap_none  | conv_kernel_L1_4_V |    pointer   |
|conv_kernel_L1_5_V           |  in |   18|   ap_none  | conv_kernel_L1_5_V |    pointer   |
|conv_kernel_L1_6_V           |  in |   18|   ap_none  | conv_kernel_L1_6_V |    pointer   |
|conv_kernel_L1_7_V           |  in |   18|   ap_none  | conv_kernel_L1_7_V |    pointer   |
|conv_kernel_L1_8_V           |  in |   18|   ap_none  | conv_kernel_L1_8_V |    pointer   |
|conv_bias_L1_V               |  in |   48|   ap_none  |   conv_bias_L1_V   |    scalar    |
|a_V                          |  in |   18|   ap_none  |         a_V        |    scalar    |
|b_V                          |  in |   18|   ap_none  |         b_V        |    scalar    |
|conv_kernel_L2_0_V_address0  | out |    2|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_d0        | out |   18|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_we0       | out |    1|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_address1  | out |    2|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_d1        | out |   18|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_0_V_we1       | out |    1|  ap_memory | conv_kernel_L2_0_V |     array    |
|conv_kernel_L2_1_V_address0  | out |    2|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_d0        | out |   18|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_we0       | out |    1|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_address1  | out |    2|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_d1        | out |   18|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_1_V_we1       | out |    1|  ap_memory | conv_kernel_L2_1_V |     array    |
|conv_kernel_L2_2_V_address0  | out |    2|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_d0        | out |   18|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_we0       | out |    1|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_address1  | out |    2|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_d1        | out |   18|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_2_V_we1       | out |    1|  ap_memory | conv_kernel_L2_2_V |     array    |
|conv_kernel_L2_3_V_address0  | out |    2|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_d0        | out |   18|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_we0       | out |    1|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_address1  | out |    2|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_d1        | out |   18|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_3_V_we1       | out |    1|  ap_memory | conv_kernel_L2_3_V |     array    |
|conv_kernel_L2_4_V_address0  | out |    2|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_d0        | out |   18|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_we0       | out |    1|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_address1  | out |    2|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_d1        | out |   18|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_4_V_we1       | out |    1|  ap_memory | conv_kernel_L2_4_V |     array    |
|conv_kernel_L2_5_V_address0  | out |    2|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_d0        | out |   18|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_we0       | out |    1|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_address1  | out |    2|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_d1        | out |   18|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_5_V_we1       | out |    1|  ap_memory | conv_kernel_L2_5_V |     array    |
|conv_kernel_L2_6_V_address0  | out |    2|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_d0        | out |   18|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_we0       | out |    1|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_address1  | out |    2|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_d1        | out |   18|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_6_V_we1       | out |    1|  ap_memory | conv_kernel_L2_6_V |     array    |
|conv_kernel_L2_7_V_address0  | out |    2|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_d0        | out |   18|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_we0       | out |    1|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_address1  | out |    2|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_d1        | out |   18|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_7_V_we1       | out |    1|  ap_memory | conv_kernel_L2_7_V |     array    |
|conv_kernel_L2_8_V_address0  | out |    2|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_ce0       | out |    1|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_d0        | out |   18|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_q0        |  in |   18|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_we0       | out |    1|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_address1  | out |    2|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_ce1       | out |    1|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_d1        | out |   18|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_q1        |  in |   18|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_kernel_L2_8_V_we1       | out |    1|  ap_memory | conv_kernel_L2_8_V |     array    |
|conv_bias_L2_0_V             |  in |   48|   ap_none  |  conv_bias_L2_0_V  |    pointer   |
|conv_bias_L2_1_V             |  in |   48|   ap_none  |  conv_bias_L2_1_V  |    pointer   |
|conv_bias_L2_2_V             |  in |   48|   ap_none  |  conv_bias_L2_2_V  |    pointer   |
|conv_bias_L2_3_V             |  in |   48|   ap_none  |  conv_bias_L2_3_V  |    pointer   |
|result_0_V_address0          | out |    7|  ap_memory |     result_0_V     |     array    |
|result_0_V_ce0               | out |    1|  ap_memory |     result_0_V     |     array    |
|result_0_V_d0                | out |   48|  ap_memory |     result_0_V     |     array    |
|result_0_V_q0                |  in |   48|  ap_memory |     result_0_V     |     array    |
|result_0_V_we0               | out |    1|  ap_memory |     result_0_V     |     array    |
|result_0_V_address1          | out |    7|  ap_memory |     result_0_V     |     array    |
|result_0_V_ce1               | out |    1|  ap_memory |     result_0_V     |     array    |
|result_0_V_d1                | out |   48|  ap_memory |     result_0_V     |     array    |
|result_0_V_q1                |  in |   48|  ap_memory |     result_0_V     |     array    |
|result_0_V_we1               | out |    1|  ap_memory |     result_0_V     |     array    |
|result_1_V_address0          | out |    7|  ap_memory |     result_1_V     |     array    |
|result_1_V_ce0               | out |    1|  ap_memory |     result_1_V     |     array    |
|result_1_V_d0                | out |   48|  ap_memory |     result_1_V     |     array    |
|result_1_V_q0                |  in |   48|  ap_memory |     result_1_V     |     array    |
|result_1_V_we0               | out |    1|  ap_memory |     result_1_V     |     array    |
|result_1_V_address1          | out |    7|  ap_memory |     result_1_V     |     array    |
|result_1_V_ce1               | out |    1|  ap_memory |     result_1_V     |     array    |
|result_1_V_d1                | out |   48|  ap_memory |     result_1_V     |     array    |
|result_1_V_q1                |  in |   48|  ap_memory |     result_1_V     |     array    |
|result_1_V_we1               | out |    1|  ap_memory |     result_1_V     |     array    |
|result_2_V_address0          | out |    7|  ap_memory |     result_2_V     |     array    |
|result_2_V_ce0               | out |    1|  ap_memory |     result_2_V     |     array    |
|result_2_V_d0                | out |   48|  ap_memory |     result_2_V     |     array    |
|result_2_V_q0                |  in |   48|  ap_memory |     result_2_V     |     array    |
|result_2_V_we0               | out |    1|  ap_memory |     result_2_V     |     array    |
|result_2_V_address1          | out |    7|  ap_memory |     result_2_V     |     array    |
|result_2_V_ce1               | out |    1|  ap_memory |     result_2_V     |     array    |
|result_2_V_d1                | out |   48|  ap_memory |     result_2_V     |     array    |
|result_2_V_q1                |  in |   48|  ap_memory |     result_2_V     |     array    |
|result_2_V_we1               | out |    1|  ap_memory |     result_2_V     |     array    |
|result_3_V_address0          | out |    7|  ap_memory |     result_3_V     |     array    |
|result_3_V_ce0               | out |    1|  ap_memory |     result_3_V     |     array    |
|result_3_V_d0                | out |   48|  ap_memory |     result_3_V     |     array    |
|result_3_V_q0                |  in |   48|  ap_memory |     result_3_V     |     array    |
|result_3_V_we0               | out |    1|  ap_memory |     result_3_V     |     array    |
|result_3_V_address1          | out |    7|  ap_memory |     result_3_V     |     array    |
|result_3_V_ce1               | out |    1|  ap_memory |     result_3_V     |     array    |
|result_3_V_d1                | out |   48|  ap_memory |     result_3_V     |     array    |
|result_3_V_q1                |  in |   48|  ap_memory |     result_3_V     |     array    |
|result_3_V_we1               | out |    1|  ap_memory |     result_3_V     |     array    |
|result_4_V_address0          | out |    7|  ap_memory |     result_4_V     |     array    |
|result_4_V_ce0               | out |    1|  ap_memory |     result_4_V     |     array    |
|result_4_V_d0                | out |   48|  ap_memory |     result_4_V     |     array    |
|result_4_V_q0                |  in |   48|  ap_memory |     result_4_V     |     array    |
|result_4_V_we0               | out |    1|  ap_memory |     result_4_V     |     array    |
|result_4_V_address1          | out |    7|  ap_memory |     result_4_V     |     array    |
|result_4_V_ce1               | out |    1|  ap_memory |     result_4_V     |     array    |
|result_4_V_d1                | out |   48|  ap_memory |     result_4_V     |     array    |
|result_4_V_q1                |  in |   48|  ap_memory |     result_4_V     |     array    |
|result_4_V_we1               | out |    1|  ap_memory |     result_4_V     |     array    |
|result_5_V_address0          | out |    7|  ap_memory |     result_5_V     |     array    |
|result_5_V_ce0               | out |    1|  ap_memory |     result_5_V     |     array    |
|result_5_V_d0                | out |   48|  ap_memory |     result_5_V     |     array    |
|result_5_V_q0                |  in |   48|  ap_memory |     result_5_V     |     array    |
|result_5_V_we0               | out |    1|  ap_memory |     result_5_V     |     array    |
|result_5_V_address1          | out |    7|  ap_memory |     result_5_V     |     array    |
|result_5_V_ce1               | out |    1|  ap_memory |     result_5_V     |     array    |
|result_5_V_d1                | out |   48|  ap_memory |     result_5_V     |     array    |
|result_5_V_q1                |  in |   48|  ap_memory |     result_5_V     |     array    |
|result_5_V_we1               | out |    1|  ap_memory |     result_5_V     |     array    |
|result_6_V_address0          | out |    7|  ap_memory |     result_6_V     |     array    |
|result_6_V_ce0               | out |    1|  ap_memory |     result_6_V     |     array    |
|result_6_V_d0                | out |   48|  ap_memory |     result_6_V     |     array    |
|result_6_V_q0                |  in |   48|  ap_memory |     result_6_V     |     array    |
|result_6_V_we0               | out |    1|  ap_memory |     result_6_V     |     array    |
|result_6_V_address1          | out |    7|  ap_memory |     result_6_V     |     array    |
|result_6_V_ce1               | out |    1|  ap_memory |     result_6_V     |     array    |
|result_6_V_d1                | out |   48|  ap_memory |     result_6_V     |     array    |
|result_6_V_q1                |  in |   48|  ap_memory |     result_6_V     |     array    |
|result_6_V_we1               | out |    1|  ap_memory |     result_6_V     |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

