Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9246
gpu_sim_insn = 6008832
gpu_ipc =     649.8845
gpu_tot_sim_cycle = 9246
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     649.8845
gpu_tot_issued_cta = 256
gpu_occupancy = 73.3679% 
gpu_tot_occupancy = 73.3679% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3811
partiton_level_parallism_total  =       2.3811
partiton_level_parallism_util =       8.9496
partiton_level_parallism_util_total  =       8.9496
L2_BW  =      91.4357 GB/Sec
L2_BW_total  =      91.4357 GB/Sec
gpu_total_sim_rate=2002944

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 209
	L1D_cache_core[1]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 284
	L1D_cache_core[2]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 294
	L1D_cache_core[3]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 193
	L1D_cache_core[4]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 277
	L1D_cache_core[5]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 254
	L1D_cache_core[6]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 178
	L1D_cache_core[7]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 173
	L1D_cache_core[8]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 220
	L1D_cache_core[9]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 257
	L1D_cache_core[10]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 295
	L1D_cache_core[11]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 274
	L1D_cache_core[12]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 200
	L1D_cache_core[13]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 204
	L1D_cache_core[14]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 292
	L1D_cache_core[15]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 221
	L1D_cache_core[16]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 242
	L1D_cache_core[17]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 228
	L1D_cache_core[18]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 206
	L1D_cache_core[19]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 216
	L1D_cache_core[20]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 269
	L1D_cache_core[21]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 273
	L1D_cache_core[22]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 309
	L1D_cache_core[23]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 227
	L1D_cache_core[24]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 192
	L1D_cache_core[25]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 189
	L1D_cache_core[26]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 224
	L1D_cache_core[27]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 251
	L1D_cache_core[28]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 205
	L1D_cache_core[29]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 142
	L1D_cache_core[30]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 150
	L1D_cache_core[31]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 186
	L1D_cache_core[32]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 224
	L1D_cache_core[33]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 228
	L1D_cache_core[34]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 254
	L1D_cache_core[35]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 203
	L1D_cache_core[36]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 235
	L1D_cache_core[37]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 335
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 11776
	L1D_total_cache_miss_rate = 0.4694
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 8813
	L1D_cache_data_port_util = 0.063
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3072
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4600
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4213
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
256, 256, 256, 256, 256, 256, 256, 256, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 4096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9728
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:174907	W0_Idle:41395	W0_Scoreboard:213494	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65536	WS1:65536	WS2:65536	WS3:65536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77824 {8:9728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 389120 {40:9728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1064 
max_icnt2mem_latency = 218 
maxmrqlatency = 130 
max_icnt2sh_latency = 70 
averagemflatency = 475 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 6 
mrq_lat_table:3659 	568 	666 	1243 	1977 	982 	120 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7914 	4457 	9629 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13547 	7790 	679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12500 	4898 	2556 	1547 	497 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5225      5225      5943      5937      5900      5895      5911      5910      6544      6540         0         0         0         0         0         0 
dram[1]:      5225      5225      5933      5941      5891      5913      5914      5919      6555      6538         0         0         0         0         0         0 
dram[2]:      5225      5225      5960      5949      5886      5885      5895      5893      6331      6333         0         0         0         0         0         0 
dram[3]:      5225      5258      5957      5952      5895      5893      5901      5892      6532      6527         0         0         0         0         0         0 
dram[4]:      5225      5225      5946      5955      5894      5893      5878      5876      6284      6298         0         0         0         0         0         0 
dram[5]:      5225      5225      5954      5955      5924      5923      5886      5909      6309      6279         0         0         0         0         0         0 
dram[6]:      5170      5170      5937      5947      5888      5887      5908      5892      6505      6262         0         0         0         0         0         0 
dram[7]:      5170      5225      5964      5970      5889      5896      5900      5893      6281      6314         0         0         0         0         0         0 
dram[8]:      5170      5170      5990      5991      5898      5912      5914      5913      8310      8306         0         0         0         0         0         0 
dram[9]:      5170      5170      5962      5963      5904      5898      5903      5903      8303      8311         0         0         0         0         0         0 
dram[10]:      5170      5170      5968      5966      5901      5884      5905      5904      6396      6397         0         0         0         0         0         0 
dram[11]:      5170      5170      5979      5968      5883      5916      5889      5908      6405      8385         0         0         0         0         0         0 
dram[12]:      5170      5170      5949      5959      5921      5915      5913      5892      6394      6366         0         0         0         0         0         0 
dram[13]:      5170      5170      5941      5949      5898      5895      5897      5905      6386      6383         0         0         0         0         0         0 
dram[14]:      5170      5170      5974      5982      5892      5887      5898      5904      6533      6552         0         0         0         0         0         0 
dram[15]:      5170      5170      5953      5959      5889      5901      5894      5894      6347      6364         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 35.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9218/160 = 57.612499
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        975       954      1101      1146      1210      1181      1051      1051      1426      1425    none      none      none      none      none      none  
dram[1]:        992       971      1093      1148      1205      1169      1064      1068      1423      1420    none      none      none      none      none      none  
dram[2]:        976      1020      1113      1133      1175      1146      1063      1062      1497      1479    none      none      none      none      none      none  
dram[3]:        977      1000      1109      1141      1182      1154      1073      1056      1467      1480    none      none      none      none      none      none  
dram[4]:        967      1006      1099      1105      1105      1112      1024      1052      1468      1457    none      none      none      none      none      none  
dram[5]:        939       991      1139      1114      1117      1123      1011      1044      1458      1460    none      none      none      none      none      none  
dram[6]:        944      1003      1110      1118      1102      1116      1013      1023      1428      1531    none      none      none      none      none      none  
dram[7]:        946      1007      1114      1101      1120      1109      1002      1020      1441      1531    none      none      none      none      none      none  
dram[8]:        982       970      1140      1090      1089      1103      1001      1005      1429      1422    none      none      none      none      none      none  
dram[9]:        980       984      1114      1074      1090      1103      1030      1034      1423      1423    none      none      none      none      none      none  
dram[10]:        980       950      1149      1099      1115      1121      1069      1054      1586      1617    none      none      none      none      none      none  
dram[11]:        960       951      1162      1105      1089      1109      1034      1030      1582      1591    none      none      none      none      none      none  
dram[12]:       1020       956      1087      1074      1135      1135      1031      1026      1428      1394    none      none      none      none      none      none  
dram[13]:       1016       956      1085      1086      1110      1158      1031      1026      1429      1390    none      none      none      none      none      none  
dram[14]:        981       947      1098      1110      1104      1091      1043       995      1288      1252    none      none      none      none      none      none  
dram[15]:        980       949      1092      1085      1130      1090      1045      1024      1296      1273    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        742       725      1014      1018      1039      1035       981       940       668       668         0         0         0         0         0         0
dram[1]:        952       722      1002       996      1052      1056       973       980       669       658         0         0         0         0         0         0
dram[2]:        985       990      1010      1008      1064      1039       984       969       965       992         0         0         0         0         0         0
dram[3]:       1010       987      1021      1018      1061      1017       989       949       658       660         0         0         0         0         0         0
dram[4]:        948       942       964       946       881       876       898       925       909       932         0         0         0         0         0         0
dram[5]:        727       734      1014       904       997      1002       875       886       920       890         0         0         0         0         0         0
dram[6]:        760       749       947       934       952       910       884       906       680       870         0         0         0         0         0         0
dram[7]:        744       938       973       953       944       963       889       885       920       932         0         0         0         0         0         0
dram[8]:        713       716       951       962       919       929       852       855       665       668         0         0         0         0         0         0
dram[9]:        912       913       971       964       859       857       850       877       662       667         0         0         0         0         0         0
dram[10]:        763       742       993       964       930       937       881       875       858       851         0         0         0         0         0         0
dram[11]:        755       735       988       983       945       914       896       880       853       666         0         0         0         0         0         0
dram[12]:        902       905       962       897       943       950       936       905       830       827         0         0         0         0         0         0
dram[13]:        922       913       910       896       949       935       897       908       832       807         0         0         0         0         0         0
dram[14]:        727       724       965       989      1006       978       873       873       662       670         0         0         0         0         0         0
dram[15]:        742       738       926       869      1014       965       930       903       779       813         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53352 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01068
n_activity=5614 dram_eff=0.1026
bk0: 64a 53098i bk1: 64a 53131i bk2: 64a 52920i bk3: 64a 52913i bk4: 64a 52925i bk5: 64a 52912i bk6: 64a 52431i bk7: 64a 52458i bk8: 32a 53596i bk9: 32a 53575i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.869003
Bank_Level_Parallism_Col = 2.850287
Bank_Level_Parallism_Ready = 1.284722
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.101724 

BW Util details:
bwutil = 0.010679 
total_CMD = 53937 
util_bw = 576 
Wasted_Col = 2905 
Wasted_Row = 0 
Idle = 50456 

BW Util Bottlenecks: 
RCDc_limit = 878 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7430 
rwq = 0 
CCDLc_limit_alone = 7430 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53352 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010679 
Either_Row_CoL_Bus_Util = 0.010846 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001709 
queue_avg = 0.883104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.883104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53351 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01068
n_activity=6040 dram_eff=0.09536
bk0: 64a 53102i bk1: 64a 53094i bk2: 64a 53064i bk3: 64a 52947i bk4: 64a 52915i bk5: 64a 53123i bk6: 64a 52497i bk7: 64a 52345i bk8: 32a 53646i bk9: 32a 53550i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.587842
Bank_Level_Parallism_Col = 2.566033
Bank_Level_Parallism_Ready = 1.250000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.916957 

BW Util details:
bwutil = 0.010679 
total_CMD = 53937 
util_bw = 576 
Wasted_Col = 3158 
Wasted_Row = 0 
Idle = 50203 

BW Util Bottlenecks: 
RCDc_limit = 869 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7335 
rwq = 0 
CCDLc_limit_alone = 7335 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53351 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010679 
Either_Row_CoL_Bus_Util = 0.010865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.088492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08849
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53354 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01068
n_activity=5509 dram_eff=0.1046
bk0: 64a 53020i bk1: 64a 53052i bk2: 64a 52970i bk3: 64a 53035i bk4: 64a 52665i bk5: 64a 52906i bk6: 64a 52986i bk7: 64a 52703i bk8: 32a 53503i bk9: 32a 53570i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.732378
Bank_Level_Parallism_Col = 2.697908
Bank_Level_Parallism_Ready = 1.196181
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.114933 

BW Util details:
bwutil = 0.010679 
total_CMD = 53937 
util_bw = 576 
Wasted_Col = 2914 
Wasted_Row = 0 
Idle = 50447 

BW Util Bottlenecks: 
RCDc_limit = 835 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7160 
rwq = 0 
CCDLc_limit_alone = 7160 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53354 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010679 
Either_Row_CoL_Bus_Util = 0.010809 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.005146 
queue_avg = 0.903350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.90335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53351 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01068
n_activity=5517 dram_eff=0.1044
bk0: 64a 53072i bk1: 64a 53063i bk2: 64a 52971i bk3: 64a 53074i bk4: 64a 52800i bk5: 64a 52836i bk6: 64a 52676i bk7: 64a 53066i bk8: 32a 53580i bk9: 32a 53544i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.539474
Bank_Level_Parallism_Col = 2.511245
Bank_Level_Parallism_Ready = 1.173611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.049918 

BW Util details:
bwutil = 0.010679 
total_CMD = 53937 
util_bw = 576 
Wasted_Col = 3072 
Wasted_Row = 0 
Idle = 50289 

BW Util Bottlenecks: 
RCDc_limit = 853 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6841 
rwq = 0 
CCDLc_limit_alone = 6841 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53351 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010679 
Either_Row_CoL_Bus_Util = 0.010865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.967388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.967388
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53353 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01068
n_activity=4972 dram_eff=0.1158
bk0: 64a 53062i bk1: 64a 53075i bk2: 64a 53022i bk3: 64a 52956i bk4: 64a 52820i bk5: 64a 52815i bk6: 64a 52958i bk7: 64a 52708i bk8: 32a 53443i bk9: 32a 53469i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.647399
Bank_Level_Parallism_Col = 2.626927
Bank_Level_Parallism_Ready = 1.171875
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.145650 

BW Util details:
bwutil = 0.010679 
total_CMD = 53937 
util_bw = 576 
Wasted_Col = 3057 
Wasted_Row = 0 
Idle = 50304 

BW Util Bottlenecks: 
RCDc_limit = 835 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7223 
rwq = 0 
CCDLc_limit_alone = 7223 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53353 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010679 
Either_Row_CoL_Bus_Util = 0.010827 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.003425 
queue_avg = 1.003393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=1.00339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53352 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01068
n_activity=5347 dram_eff=0.1077
bk0: 64a 53095i bk1: 64a 53121i bk2: 64a 53021i bk3: 64a 52954i bk4: 64a 53037i bk5: 64a 53015i bk6: 64a 53020i bk7: 64a 53018i bk8: 32a 53593i bk9: 32a 53521i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.427193
Bank_Level_Parallism_Col = 2.404032
Bank_Level_Parallism_Ready = 1.088542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.135150 

BW Util details:
bwutil = 0.010679 
total_CMD = 53937 
util_bw = 576 
Wasted_Col = 2947 
Wasted_Row = 0 
Idle = 50414 

BW Util Bottlenecks: 
RCDc_limit = 827 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6328 
rwq = 0 
CCDLc_limit_alone = 6328 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53352 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010679 
Either_Row_CoL_Bus_Util = 0.010846 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001709 
queue_avg = 0.854886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.854886
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53352 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01068
n_activity=5507 dram_eff=0.1046
bk0: 64a 53040i bk1: 64a 52977i bk2: 64a 52987i bk3: 64a 53007i bk4: 64a 52889i bk5: 64a 52863i bk6: 64a 52620i bk7: 64a 52723i bk8: 32a 53549i bk9: 32a 53629i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.721690
Bank_Level_Parallism_Col = 2.698704
Bank_Level_Parallism_Ready = 1.222222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.106821 

BW Util details:
bwutil = 0.010679 
total_CMD = 53937 
util_bw = 576 
Wasted_Col = 2974 
Wasted_Row = 0 
Idle = 50387 

BW Util Bottlenecks: 
RCDc_limit = 854 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7195 
rwq = 0 
CCDLc_limit_alone = 7195 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53352 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010679 
Either_Row_CoL_Bus_Util = 0.010846 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001709 
queue_avg = 0.757625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.757625
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53354 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01068
n_activity=5370 dram_eff=0.1073
bk0: 64a 53048i bk1: 64a 53110i bk2: 64a 53031i bk3: 64a 53134i bk4: 64a 52813i bk5: 64a 52943i bk6: 64a 52911i bk7: 64a 52979i bk8: 32a 53554i bk9: 32a 53629i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.511137
Bank_Level_Parallism_Col = 2.495714
Bank_Level_Parallism_Ready = 1.123264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.155714 

BW Util details:
bwutil = 0.010679 
total_CMD = 53937 
util_bw = 576 
Wasted_Col = 2926 
Wasted_Row = 0 
Idle = 50435 

BW Util Bottlenecks: 
RCDc_limit = 842 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6492 
rwq = 0 
CCDLc_limit_alone = 6492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53354 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010679 
Either_Row_CoL_Bus_Util = 0.010809 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.005146 
queue_avg = 0.677142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.677142
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53357 n_act=10 n_pre=0 n_ref_event=0 n_req=571 n_rd=571 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01059
n_activity=5464 dram_eff=0.1045
bk0: 60a 53117i bk1: 60a 53083i bk2: 64a 53045i bk3: 64a 53014i bk4: 64a 52873i bk5: 64a 52992i bk6: 64a 52849i bk7: 64a 52743i bk8: 35a 53589i bk9: 32a 53558i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982487
Row_Buffer_Locality_read = 0.982487
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.348163
Bank_Level_Parallism_Col = 2.313923
Bank_Level_Parallism_Ready = 1.166375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.950828 

BW Util details:
bwutil = 0.010586 
total_CMD = 53937 
util_bw = 571 
Wasted_Col = 3295 
Wasted_Row = 0 
Idle = 50071 

BW Util Bottlenecks: 
RCDc_limit = 922 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6752 
rwq = 0 
CCDLc_limit_alone = 6752 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53357 
Read = 571 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 571 
total_req = 571 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 571 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010586 
Either_Row_CoL_Bus_Util = 0.010753 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001724 
queue_avg = 0.634982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.634982
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53361 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01053
n_activity=5556 dram_eff=0.1022
bk0: 60a 53202i bk1: 60a 53111i bk2: 64a 53130i bk3: 64a 53029i bk4: 64a 52923i bk5: 64a 52943i bk6: 64a 52966i bk7: 64a 52711i bk8: 32a 53649i bk9: 32a 53619i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.325988
Bank_Level_Parallism_Col = 2.289056
Bank_Level_Parallism_Ready = 1.156690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.912073 

BW Util details:
bwutil = 0.010531 
total_CMD = 53937 
util_bw = 568 
Wasted_Col = 3153 
Wasted_Row = 0 
Idle = 50216 

BW Util Bottlenecks: 
RCDc_limit = 889 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6486 
rwq = 0 
CCDLc_limit_alone = 6486 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53361 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010531 
Either_Row_CoL_Bus_Util = 0.010679 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.003472 
queue_avg = 0.583125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.583125
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53360 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01053
n_activity=4844 dram_eff=0.1173
bk0: 60a 53197i bk1: 60a 53055i bk2: 64a 53071i bk3: 64a 53034i bk4: 64a 53004i bk5: 64a 52820i bk6: 64a 52936i bk7: 64a 53067i bk8: 32a 53435i bk9: 32a 53421i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.534321
Bank_Level_Parallism_Col = 2.499715
Bank_Level_Parallism_Ready = 1.153169
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.078633 

BW Util details:
bwutil = 0.010531 
total_CMD = 53937 
util_bw = 568 
Wasted_Col = 2943 
Wasted_Row = 0 
Idle = 50426 

BW Util Bottlenecks: 
RCDc_limit = 870 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6796 
rwq = 0 
CCDLc_limit_alone = 6796 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53360 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010531 
Either_Row_CoL_Bus_Util = 0.010698 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001733 
queue_avg = 0.537905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.537905
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53359 n_act=10 n_pre=0 n_ref_event=0 n_req=569 n_rd=569 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01055
n_activity=4972 dram_eff=0.1144
bk0: 61a 53190i bk1: 60a 53169i bk2: 64a 53015i bk3: 64a 52951i bk4: 64a 52905i bk5: 64a 53151i bk6: 64a 53047i bk7: 64a 52911i bk8: 32a 53486i bk9: 32a 53502i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982425
Row_Buffer_Locality_read = 0.982425
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.341490
Bank_Level_Parallism_Col = 2.332427
Bank_Level_Parallism_Ready = 1.137083
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.990751 

BW Util details:
bwutil = 0.010549 
total_CMD = 53937 
util_bw = 569 
Wasted_Col = 3109 
Wasted_Row = 0 
Idle = 50259 

BW Util Bottlenecks: 
RCDc_limit = 865 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6529 
rwq = 0 
CCDLc_limit_alone = 6529 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53359 
Read = 569 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 569 
total_req = 569 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 569 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010549 
Either_Row_CoL_Bus_Util = 0.010716 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001730 
queue_avg = 0.487903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.487903
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53346 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01083
n_activity=5442 dram_eff=0.1073
bk0: 64a 53121i bk1: 64a 53084i bk2: 64a 52876i bk3: 64a 53053i bk4: 64a 53125i bk5: 64a 53013i bk6: 64a 52449i bk7: 64a 53072i bk8: 36a 53427i bk9: 36a 53347i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.510564
Bank_Level_Parallism_Col = 2.493847
Bank_Level_Parallism_Ready = 1.171233
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.994115 

BW Util details:
bwutil = 0.010827 
total_CMD = 53937 
util_bw = 584 
Wasted_Col = 3155 
Wasted_Row = 0 
Idle = 50198 

BW Util Bottlenecks: 
RCDc_limit = 844 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7352 
rwq = 0 
CCDLc_limit_alone = 7352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53346 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010827 
Either_Row_CoL_Bus_Util = 0.010957 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.005076 
queue_avg = 0.817713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.817713
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53343 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01083
n_activity=5323 dram_eff=0.1097
bk0: 64a 53104i bk1: 64a 53103i bk2: 64a 52938i bk3: 64a 52854i bk4: 64a 52907i bk5: 64a 52945i bk6: 64a 52764i bk7: 64a 52505i bk8: 36a 53358i bk9: 36a 53428i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.646300
Bank_Level_Parallism_Col = 2.611696
Bank_Level_Parallism_Ready = 1.260274
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933878 

BW Util details:
bwutil = 0.010827 
total_CMD = 53937 
util_bw = 584 
Wasted_Col = 3213 
Wasted_Row = 0 
Idle = 50140 

BW Util Bottlenecks: 
RCDc_limit = 858 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7847 
rwq = 0 
CCDLc_limit_alone = 7847 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53343 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010827 
Either_Row_CoL_Bus_Util = 0.011013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.116228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.11623
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53344 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01083
n_activity=5370 dram_eff=0.1088
bk0: 64a 52962i bk1: 64a 53020i bk2: 64a 52998i bk3: 64a 53092i bk4: 64a 52881i bk5: 64a 53002i bk6: 64a 52879i bk7: 64a 52911i bk8: 36a 53440i bk9: 36a 53478i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.285047
Bank_Level_Parallism_Col = 2.276261
Bank_Level_Parallism_Ready = 1.133562
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.017466 

BW Util details:
bwutil = 0.010827 
total_CMD = 53937 
util_bw = 584 
Wasted_Col = 3482 
Wasted_Row = 0 
Idle = 49871 

BW Util Bottlenecks: 
RCDc_limit = 897 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7028 
rwq = 0 
CCDLc_limit_alone = 7028 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53344 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010827 
Either_Row_CoL_Bus_Util = 0.010994 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001686 
queue_avg = 0.648924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.648924
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53937 n_nop=53346 n_act=10 n_pre=0 n_ref_event=0 n_req=582 n_rd=582 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01079
n_activity=5126 dram_eff=0.1135
bk0: 62a 53088i bk1: 64a 52979i bk2: 64a 52985i bk3: 64a 52961i bk4: 64a 52805i bk5: 64a 52888i bk6: 64a 52667i bk7: 64a 52880i bk8: 36a 53265i bk9: 36a 53313i bk10: 0a 53937i bk11: 0a 53937i bk12: 0a 53937i bk13: 0a 53937i bk14: 0a 53937i bk15: 0a 53937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982818
Row_Buffer_Locality_read = 0.982818
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.605148
Bank_Level_Parallism_Col = 2.584449
Bank_Level_Parallism_Ready = 1.219931
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.057673 

BW Util details:
bwutil = 0.010790 
total_CMD = 53937 
util_bw = 582 
Wasted_Col = 3303 
Wasted_Row = 0 
Idle = 50052 

BW Util Bottlenecks: 
RCDc_limit = 863 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7854 
rwq = 0 
CCDLc_limit_alone = 7854 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53937 
n_nop = 53346 
Read = 582 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 582 
total_req = 582 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 582 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.010790 
Either_Row_CoL_Bus_Util = 0.010957 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001692 
queue_avg = 0.586907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.586907

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 12, Reservation_fails = 127
L2_cache_bank[1]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[2]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 13, Reservation_fails = 111
L2_cache_bank[3]: Access = 697, Miss = 304, Miss_rate = 0.436, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 686, Miss = 304, Miss_rate = 0.443, Pending_hits = 14, Reservation_fails = 174
L2_cache_bank[5]: Access = 694, Miss = 304, Miss_rate = 0.438, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[6]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 13, Reservation_fails = 163
L2_cache_bank[7]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[8]: Access = 692, Miss = 304, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 45
L2_cache_bank[9]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[10]: Access = 694, Miss = 304, Miss_rate = 0.438, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[11]: Access = 685, Miss = 304, Miss_rate = 0.444, Pending_hits = 15, Reservation_fails = 45
L2_cache_bank[12]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[13]: Access = 685, Miss = 304, Miss_rate = 0.444, Pending_hits = 16, Reservation_fails = 90
L2_cache_bank[14]: Access = 691, Miss = 304, Miss_rate = 0.440, Pending_hits = 17, Reservation_fails = 72
L2_cache_bank[15]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 14, Reservation_fails = 9
L2_cache_bank[16]: Access = 681, Miss = 300, Miss_rate = 0.441, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 303, Miss_rate = 0.446, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[18]: Access = 683, Miss = 300, Miss_rate = 0.439, Pending_hits = 18, Reservation_fails = 38
L2_cache_bank[19]: Access = 673, Miss = 300, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[20]: Access = 702, Miss = 304, Miss_rate = 0.433, Pending_hits = 20, Reservation_fails = 87
L2_cache_bank[21]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[22]: Access = 700, Miss = 305, Miss_rate = 0.436, Pending_hits = 17, Reservation_fails = 88
L2_cache_bank[23]: Access = 692, Miss = 304, Miss_rate = 0.439, Pending_hits = 13, Reservation_fails = 21
L2_cache_bank[24]: Access = 692, Miss = 308, Miss_rate = 0.445, Pending_hits = 14, Reservation_fails = 22
L2_cache_bank[25]: Access = 702, Miss = 308, Miss_rate = 0.439, Pending_hits = 17, Reservation_fails = 5
L2_cache_bank[26]: Access = 691, Miss = 308, Miss_rate = 0.446, Pending_hits = 14, Reservation_fails = 22
L2_cache_bank[27]: Access = 701, Miss = 308, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 676, Miss = 304, Miss_rate = 0.450, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[29]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[30]: Access = 669, Miss = 302, Miss_rate = 0.451, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[31]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 18, Reservation_fails = 0
L2_total_cache_accesses = 22016
L2_total_cache_misses = 9730
L2_total_cache_miss_rate = 0.4420
L2_total_cache_pending_hits = 507
L2_total_cache_reservation_fails = 1119
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 507
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1119
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=22016
icnt_total_pkts_simt_to_mem=22016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22016
Req_Network_cycles = 9246
Req_Network_injected_packets_per_cycle =       2.3811 
Req_Network_conflicts_per_cycle =       1.1196
Req_Network_conflicts_per_cycle_util =       4.2081
Req_Bank_Level_Parallism =       8.9496
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8082
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0744

Reply_Network_injected_packets_num = 22016
Reply_Network_cycles = 9246
Reply_Network_injected_packets_per_cycle =        2.3811
Reply_Network_conflicts_per_cycle =        1.5566
Reply_Network_conflicts_per_cycle_util =       5.8244
Reply_Bank_Level_Parallism =       8.9098
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3152
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0627
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 2002944 (inst/sec)
gpgpu_simulation_rate = 3082 (cycle/sec)
gpgpu_silicon_slowdown = 389357x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 13453
gpu_sim_insn = 2818400
gpu_ipc =     209.4997
gpu_tot_sim_cycle = 22699
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     388.8820
gpu_tot_issued_cta = 512
gpu_occupancy = 78.5581% 
gpu_tot_occupancy = 76.6992% 
max_total_param_size = 0
gpu_stall_dramfull = 482
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9207
partiton_level_parallism_total  =       2.7009
partiton_level_parallism_util =       5.2375
partiton_level_parallism_util_total  =       6.1542
L2_BW  =     112.1544 GB/Sec
L2_BW_total  =     103.7150 GB/Sec
gpu_total_sim_rate=980803

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 844
	L1D_cache_core[1]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 873
	L1D_cache_core[2]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 967
	L1D_cache_core[3]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 341, Reservation_fails = 832
	L1D_cache_core[4]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 1090
	L1D_cache_core[5]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 324, Reservation_fails = 946
	L1D_cache_core[6]: Access = 2217, Miss = 721, Miss_rate = 0.325, Pending_hits = 312, Reservation_fails = 725
	L1D_cache_core[7]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 340, Reservation_fails = 793
	L1D_cache_core[8]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 325, Reservation_fails = 854
	L1D_cache_core[9]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 821
	L1D_cache_core[10]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 342, Reservation_fails = 851
	L1D_cache_core[11]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 898
	L1D_cache_core[12]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 944
	L1D_cache_core[13]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 870
	L1D_cache_core[14]: Access = 2830, Miss = 909, Miss_rate = 0.321, Pending_hits = 358, Reservation_fails = 963
	L1D_cache_core[15]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 875
	L1D_cache_core[16]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 842
	L1D_cache_core[17]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 342, Reservation_fails = 814
	L1D_cache_core[18]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 761
	L1D_cache_core[19]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 787
	L1D_cache_core[20]: Access = 2830, Miss = 909, Miss_rate = 0.321, Pending_hits = 361, Reservation_fails = 1153
	L1D_cache_core[21]: Access = 2830, Miss = 909, Miss_rate = 0.321, Pending_hits = 352, Reservation_fails = 980
	L1D_cache_core[22]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 998
	L1D_cache_core[23]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 792
	L1D_cache_core[24]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 340, Reservation_fails = 879
	L1D_cache_core[25]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 325, Reservation_fails = 862
	L1D_cache_core[26]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 329, Reservation_fails = 918
	L1D_cache_core[27]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 916
	L1D_cache_core[28]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 861
	L1D_cache_core[29]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 330, Reservation_fails = 846
	L1D_cache_core[30]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 767
	L1D_cache_core[31]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 731
	L1D_cache_core[32]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 843
	L1D_cache_core[33]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 796
	L1D_cache_core[34]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 321, Reservation_fails = 784
	L1D_cache_core[35]: Access = 2830, Miss = 909, Miss_rate = 0.321, Pending_hits = 351, Reservation_fails = 986
	L1D_cache_core[36]: Access = 2830, Miss = 909, Miss_rate = 0.321, Pending_hits = 361, Reservation_fails = 844
	L1D_cache_core[37]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 895
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 30582
	L1D_total_cache_miss_rate = 0.3263
	L1D_total_cache_pending_hits = 12719
	L1D_total_cache_reservation_fails = 33201
	L1D_cache_data_port_util = 0.111
	L1D_cache_fill_port_util = 0.063
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 28920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12719
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26006
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2914
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4281
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
299, 299, 299, 299, 299, 299, 299, 299, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 18025
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28534
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4060
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13965
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:931263	W0_Idle:90550	W0_Scoreboard:480844	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87575	WS1:87552	WS2:87552	WS3:87552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228272 {8:28534,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1141360 {40:28534,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 1455 
max_icnt2mem_latency = 868 
maxmrqlatency = 130 
max_icnt2sh_latency = 70 
averagemflatency = 448 
avg_icnt2mem_latency = 120 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 4 
mrq_lat_table:11019 	1025 	1021 	1537 	2187 	1018 	120 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28883 	9833 	21519 	1073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	35410 	10154 	6021 	9151 	572 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	43148 	9583 	5166 	2817 	576 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	6 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        62        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5225      5225      5943      5937      5900      5895      5911      5910      6544      6540      5259      5217      5375      5374      5621      5547 
dram[1]:      5225      5225      5933      5941      5891      5913      5914      5919      6555      6538      5205      5204      5432      5420      5518      5631 
dram[2]:      5225      5225      5960      5949      5886      5885      5895      5893      6331      6333      5210      5208      5405      5405      5557      5545 
dram[3]:      5225      5258      5957      5952      5895      5893      5901      5892      6532      6527      5179      5177      5336      5336      5587      5340 
dram[4]:      5225      5225      5946      5955      5894      5893      5878      5876      6284      6298      5230      5227      5475      5452      5339      5636 
dram[5]:      5225      5225      5954      5955      5924      5923      5886      5909      6309      6279      5299      5276      5416      5504      5473      5463 
dram[6]:      5170      5170      5937      5947      5888      5887      5908      5892      6505      6262      5267      5264      5347      5349      5673      5593 
dram[7]:      5170      5225      5964      5970      5889      5896      5900      5893      6281      6314      5250      5245      5421      5371      5340      5338 
dram[8]:      5170      5170      5990      5991      5898      5912      5914      5913      8310      8306      5265      5281      5348      5401      5571      5673 
dram[9]:      5170      5170      5962      5963      5904      5898      5903      5903      8303      8311      5273      5230      5408      5354      5671      5553 
dram[10]:      5170      5170      5968      5966      5901      5884      5905      5904      6396      6397      5259      5254      5321      5318      5537      5485 
dram[11]:      5170      5170      5979      5968      5883      5916      5889      5908      6405      8385      5253      5270      5313      5312      5422      5543 
dram[12]:      5170      5170      5949      5959      5921      5915      5913      5892      6394      6366      5264      5262      5373      5373      5586      5585 
dram[13]:      5170      5170      5941      5949      5898      5895      5897      5905      6386      6383      5281      5278      5482      5346      5542      5543 
dram[14]:      5170      5170      5974      5982      5892      5887      5898      5904      6533      6552      5229      5267      5345      5387      5551      5555 
dram[15]:      5170      5170      5953      5959      5889      5901      5894      5894      6347      6364      5262      5238      5392      5438      5546      5406 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 47.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 32.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 51.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 17930/307 = 58.403908
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1366      1369      1835      1918      2037      1993      1925      1922      1711      1673      1057      1123      1180      1142      1262      1251
dram[1]:       1388      1362      1823      1916      2009      1995      1929      1927      1706      1673      1062      1110      1184      1132      1270      1264
dram[2]:       1370      1407      1837      1882      2030      1975      1941      1947      1738      1721      1034      1113      1244      1149      1282      1297
dram[3]:       1372      1384      1790      1889      2025      1970      1952      1942      1739      1724      1049      1099      1225      1130      1281      1215
dram[4]:       1379      1388      1810      1831      1922      1928      1924      1957      1680      1706      1055      1081      1181      1184      1251      1217
dram[5]:       1361      1374      1893      1854      1928      1926      1883      1952      1671      1698      1098      1070      1172      1172      1269      1215
dram[6]:       1379      1379      1846      1876      1908      1919      1914      1917      1670      1759      1077      1100      1180      1173      1320      1204
dram[7]:       1398      1387      1849      1837      1929      1913      1914      1927      1655      1748      1067      1055      1195      1161      1301      1202
dram[8]:       1371      1366      1844      1764      1897      1941      1864      1867      1724      1706      1132      1044      1138      1219      1263      1261
dram[9]:       1354      1381      1821      1758      1900      1938      1904      1900      1697      1737      1135      1049      1126      1213      1251      1279
dram[10]:       1374      1340      1845      1757      1936      1941      1955      1945      1851      1906      1088      1048      1144      1213      1261      1231
dram[11]:       1340      1342      1871      1767      1903      1927      1907      1910      1828      1830      1071      1033      1144      1208      1231      1283
dram[12]:       1398      1391      1778      1762      1960      1959      1914      1905      1815      1740      1098      1058      1185      1198      1218      1297
dram[13]:       1398      1394      1772      1781      1913      1999      1886      1880      1765      1712      1095      1094      1201      1201      1209      1287
dram[14]:       1368      1365      1792      1798      1922      1912      1951      1876      1659      1621      1074      1062      1199      1178      1213      1293
dram[15]:       1535      1519      2019      1980      2153      2081      2106      2066      3111      1692      1244      1263      1372      1404      1386      1475
maximum mf latency per bank:
dram[0]:       1143      1107      1014      1018      1039      1035       981       940       838       887      1022      1006      1109      1079      1126      1124
dram[1]:       1126      1096      1002       996      1052      1056       973       980       891       771      1008       981      1089      1084      1139      1104
dram[2]:       1103      1117      1010      1008      1064      1039       984       969       965       992       906       939      1112      1097      1112      1118
dram[3]:       1128      1110      1021      1018      1061      1017       989       949       914       802      1010      1025      1094      1088      1089      1154
dram[4]:       1103      1091       964       946       881       876       898       925       909       932       954       959      1131      1136      1131      1119
dram[5]:       1086      1086      1014       904       997      1002       875       886       920       890       970      1007      1056      1093      1119      1147
dram[6]:       1101      1091       947       934       952       910       884       906       884       870      1038       989      1056      1046      1095      1074
dram[7]:       1094      1095       973       953       944       963       889       885       920       932      1025       982      1105      1110      1092      1074
dram[8]:       1120      1091       951       962       919       929       852       855       775       792       955       911      1104      1070      1106      1092
dram[9]:       1127      1123       971       964       859       857       850       877       881       789       989       932      1059      1105      1107      1108
dram[10]:       1141      1117       993       964       930       937       881       875       858       851       996       953      1122      1074      1145      1135
dram[11]:       1090      1086       988       983       945       914       896       880       853       720       988       919      1079      1059      1128      1145
dram[12]:       1109      1101       962       897       943       950       936       905       866       827      1008      1021      1154      1180      1156      1166
dram[13]:       1088      1118       910       896       949       935       897       908       850       819      1025      1033      1150      1162      1136      1148
dram[14]:       1115      1099       965       989      1006       978       873       873       817       803       946       936      1114      1097      1106      1152
dram[15]:       1390      1348      1014      1028      1014      1028       999      1033      1121      1137      1393      1367      1421      1455      1399      1426
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131285 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008458
n_activity=12058 dram_eff=0.09288
bk0: 128a 131094i bk1: 128a 130886i bk2: 64a 131407i bk3: 64a 131400i bk4: 64a 131412i bk5: 64a 131399i bk6: 64a 130918i bk7: 64a 130945i bk8: 48a 131964i bk9: 48a 132024i bk10: 64a 131780i bk11: 64a 132030i bk12: 64a 131928i bk13: 64a 131943i bk14: 64a 131922i bk15: 64a 131923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.157682
Bank_Level_Parallism_Col = 2.108013
Bank_Level_Parallism_Ready = 1.153571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.721063 

BW Util details:
bwutil = 0.008458 
total_CMD = 132424 
util_bw = 1120 
Wasted_Col = 5735 
Wasted_Row = 64 
Idle = 125505 

BW Util Bottlenecks: 
RCDc_limit = 1610 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10552 
rwq = 0 
CCDLc_limit_alone = 10552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131285 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.008458 
Either_Row_CoL_Bus_Util = 0.008601 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000878 
queue_avg = 0.389227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.389227
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131284 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008458
n_activity=12590 dram_eff=0.08896
bk0: 128a 130951i bk1: 128a 130972i bk2: 64a 131551i bk3: 64a 131434i bk4: 64a 131402i bk5: 64a 131610i bk6: 64a 130984i bk7: 64a 130832i bk8: 48a 132069i bk9: 48a 131993i bk10: 64a 131836i bk11: 64a 131938i bk12: 64a 132033i bk13: 64a 131975i bk14: 64a 131972i bk15: 64a 131954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.029030
Bank_Level_Parallism_Col = 2.022947
Bank_Level_Parallism_Ready = 1.140179
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651321 

BW Util details:
bwutil = 0.008458 
total_CMD = 132424 
util_bw = 1120 
Wasted_Col = 5812 
Wasted_Row = 164 
Idle = 125328 

BW Util Bottlenecks: 
RCDc_limit = 1594 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10379 
rwq = 0 
CCDLc_limit_alone = 10379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131284 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.008458 
Either_Row_CoL_Bus_Util = 0.008609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.466947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.466947
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131288 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008458
n_activity=11999 dram_eff=0.09334
bk0: 128a 130964i bk1: 128a 131103i bk2: 64a 131457i bk3: 64a 131522i bk4: 64a 131152i bk5: 64a 131393i bk6: 64a 131473i bk7: 64a 131190i bk8: 48a 131929i bk9: 48a 131988i bk10: 64a 131777i bk11: 64a 131924i bk12: 64a 131962i bk13: 64a 131894i bk14: 64a 132057i bk15: 64a 132147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.174969
Bank_Level_Parallism_Col = 2.144976
Bank_Level_Parallism_Ready = 1.114286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820003 

BW Util details:
bwutil = 0.008458 
total_CMD = 132424 
util_bw = 1120 
Wasted_Col = 5222 
Wasted_Row = 82 
Idle = 126000 

BW Util Bottlenecks: 
RCDc_limit = 1547 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9849 
rwq = 0 
CCDLc_limit_alone = 9849 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131288 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.008458 
Either_Row_CoL_Bus_Util = 0.008579 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003521 
queue_avg = 0.397602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.397602
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131281 n_act=19 n_pre=3 n_ref_event=0 n_req=1123 n_rd=1123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00848
n_activity=12728 dram_eff=0.08823
bk0: 128a 131081i bk1: 128a 130932i bk2: 67a 131232i bk3: 64a 131561i bk4: 64a 131287i bk5: 64a 131323i bk6: 64a 131163i bk7: 64a 131553i bk8: 48a 131970i bk9: 48a 131923i bk10: 64a 131850i bk11: 64a 131789i bk12: 64a 131906i bk13: 64a 132048i bk14: 64a 132008i bk15: 64a 131999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983081
Row_Buffer_Locality_read = 0.983081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.028405
Bank_Level_Parallism_Col = 2.005090
Bank_Level_Parallism_Ready = 1.100623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.744656 

BW Util details:
bwutil = 0.008480 
total_CMD = 132424 
util_bw = 1123 
Wasted_Col = 5759 
Wasted_Row = 159 
Idle = 125383 

BW Util Bottlenecks: 
RCDc_limit = 1675 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9871 
rwq = 0 
CCDLc_limit_alone = 9871 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131281 
Read = 1123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1123 
total_req = 1123 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1123 
Row_Bus_Util =  0.000166 
CoL_Bus_Util = 0.008480 
Either_Row_CoL_Bus_Util = 0.008631 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001750 
queue_avg = 0.424462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.424462
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131287 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008458
n_activity=11639 dram_eff=0.09623
bk0: 128a 131048i bk1: 128a 131074i bk2: 64a 131509i bk3: 64a 131443i bk4: 64a 131307i bk5: 64a 131302i bk6: 64a 131445i bk7: 64a 131195i bk8: 48a 131754i bk9: 48a 131856i bk10: 64a 131738i bk11: 64a 131823i bk12: 64a 132006i bk13: 64a 131994i bk14: 64a 132151i bk15: 64a 131928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.077860
Bank_Level_Parallism_Col = 2.064725
Bank_Level_Parallism_Ready = 1.096429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.796558 

BW Util details:
bwutil = 0.008458 
total_CMD = 132424 
util_bw = 1120 
Wasted_Col = 5681 
Wasted_Row = 96 
Idle = 125527 

BW Util Bottlenecks: 
RCDc_limit = 1563 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10247 
rwq = 0 
CCDLc_limit_alone = 10247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131287 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.008458 
Either_Row_CoL_Bus_Util = 0.008586 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002639 
queue_avg = 0.441846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.441846
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131287 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008458
n_activity=11570 dram_eff=0.0968
bk0: 128a 131057i bk1: 128a 131006i bk2: 64a 131508i bk3: 64a 131441i bk4: 64a 131524i bk5: 64a 131502i bk6: 64a 131507i bk7: 64a 131505i bk8: 48a 131944i bk9: 48a 131885i bk10: 64a 131769i bk11: 64a 131852i bk12: 64a 132040i bk13: 64a 132005i bk14: 64a 132080i bk15: 64a 131963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.958811
Bank_Level_Parallism_Col = 1.960681
Bank_Level_Parallism_Ready = 1.066071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.772522 

BW Util details:
bwutil = 0.008458 
total_CMD = 132424 
util_bw = 1120 
Wasted_Col = 5521 
Wasted_Row = 157 
Idle = 125626 

BW Util Bottlenecks: 
RCDc_limit = 1537 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9459 
rwq = 0 
CCDLc_limit_alone = 9459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131287 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.008458 
Either_Row_CoL_Bus_Util = 0.008586 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002639 
queue_avg = 0.379856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.379856
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131287 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008458
n_activity=11868 dram_eff=0.09437
bk0: 128a 130970i bk1: 128a 130961i bk2: 64a 131474i bk3: 64a 131494i bk4: 64a 131376i bk5: 64a 131350i bk6: 64a 131107i bk7: 64a 131210i bk8: 48a 131970i bk9: 48a 132028i bk10: 64a 131764i bk11: 64a 131852i bk12: 64a 132005i bk13: 64a 131891i bk14: 64a 131830i bk15: 64a 132048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.079030
Bank_Level_Parallism_Col = 2.054945
Bank_Level_Parallism_Ready = 1.122321
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.747831 

BW Util details:
bwutil = 0.008458 
total_CMD = 132424 
util_bw = 1120 
Wasted_Col = 5801 
Wasted_Row = 89 
Idle = 125414 

BW Util Bottlenecks: 
RCDc_limit = 1570 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10362 
rwq = 0 
CCDLc_limit_alone = 10362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131287 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.008458 
Either_Row_CoL_Bus_Util = 0.008586 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002639 
queue_avg = 0.336895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.336895
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131288 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008458
n_activity=11560 dram_eff=0.09689
bk0: 128a 131019i bk1: 128a 131081i bk2: 64a 131518i bk3: 64a 131621i bk4: 64a 131300i bk5: 64a 131430i bk6: 64a 131398i bk7: 64a 131466i bk8: 48a 131952i bk9: 48a 132004i bk10: 64a 131673i bk11: 64a 131792i bk12: 64a 131963i bk13: 64a 131926i bk14: 64a 131739i bk15: 64a 131918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.083309
Bank_Level_Parallism_Col = 2.066976
Bank_Level_Parallism_Ready = 1.083929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.854660 

BW Util details:
bwutil = 0.008458 
total_CMD = 132424 
util_bw = 1120 
Wasted_Col = 5559 
Wasted_Row = 91 
Idle = 125654 

BW Util Bottlenecks: 
RCDc_limit = 1563 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10106 
rwq = 0 
CCDLc_limit_alone = 10106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131288 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.008458 
Either_Row_CoL_Bus_Util = 0.008579 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003521 
queue_avg = 0.307271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.307271
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131287 n_act=20 n_pre=4 n_ref_event=0 n_req=1115 n_rd=1115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00842
n_activity=11740 dram_eff=0.09497
bk0: 124a 131020i bk1: 124a 131013i bk2: 68a 131292i bk3: 68a 131261i bk4: 64a 131360i bk5: 64a 131479i bk6: 64a 131336i bk7: 64a 131230i bk8: 47a 132001i bk9: 44a 131976i bk10: 64a 131814i bk11: 64a 131790i bk12: 64a 132046i bk13: 64a 131914i bk14: 64a 131762i bk15: 64a 132014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982063
Row_Buffer_Locality_read = 0.982063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.917094
Bank_Level_Parallism_Col = 1.878402
Bank_Level_Parallism_Ready = 1.101345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.677034 

BW Util details:
bwutil = 0.008420 
total_CMD = 132424 
util_bw = 1115 
Wasted_Col = 6353 
Wasted_Row = 143 
Idle = 124813 

BW Util Bottlenecks: 
RCDc_limit = 1842 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10085 
rwq = 0 
CCDLc_limit_alone = 10085 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131287 
Read = 1115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1115 
total_req = 1115 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1115 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.008420 
Either_Row_CoL_Bus_Util = 0.008586 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001759 
queue_avg = 0.310140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.31014
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131292 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008397
n_activity=11876 dram_eff=0.09363
bk0: 124a 131146i bk1: 124a 131038i bk2: 68a 131360i bk3: 68a 131276i bk4: 64a 131410i bk5: 64a 131430i bk6: 64a 131453i bk7: 64a 131198i bk8: 44a 132068i bk9: 44a 132051i bk10: 64a 131810i bk11: 64a 131880i bk12: 64a 132037i bk13: 64a 132118i bk14: 64a 131960i bk15: 64a 132126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.880645
Bank_Level_Parallism_Col = 1.861757
Bank_Level_Parallism_Ready = 1.093525
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.651306 

BW Util details:
bwutil = 0.008397 
total_CMD = 132424 
util_bw = 1112 
Wasted_Col = 5862 
Wasted_Row = 223 
Idle = 125227 

BW Util Bottlenecks: 
RCDc_limit = 1818 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9232 
rwq = 0 
CCDLc_limit_alone = 9232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131292 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.008397 
Either_Row_CoL_Bus_Util = 0.008548 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003534 
queue_avg = 0.277586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.277586
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131289 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008397
n_activity=11243 dram_eff=0.09891
bk0: 124a 131079i bk1: 124a 130977i bk2: 68a 131351i bk3: 68a 131281i bk4: 64a 131491i bk5: 64a 131307i bk6: 64a 131423i bk7: 64a 131554i bk8: 44a 131883i bk9: 44a 131899i bk10: 64a 131778i bk11: 64a 131859i bk12: 64a 131981i bk13: 64a 131980i bk14: 64a 132100i bk15: 64a 131952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.036509
Bank_Level_Parallism_Col = 1.991702
Bank_Level_Parallism_Ready = 1.092626
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.756557 

BW Util details:
bwutil = 0.008397 
total_CMD = 132424 
util_bw = 1112 
Wasted_Col = 5641 
Wasted_Row = 122 
Idle = 125549 

BW Util Bottlenecks: 
RCDc_limit = 1791 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9774 
rwq = 0 
CCDLc_limit_alone = 9774 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131289 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.008397 
Either_Row_CoL_Bus_Util = 0.008571 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000881 
queue_avg = 0.248059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.248059
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131293 n_act=20 n_pre=4 n_ref_event=0 n_req=1113 n_rd=1113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008405
n_activity=11647 dram_eff=0.09556
bk0: 125a 131176i bk1: 124a 131070i bk2: 68a 131256i bk3: 68a 131198i bk4: 64a 131392i bk5: 64a 131638i bk6: 64a 131534i bk7: 64a 131398i bk8: 44a 131906i bk9: 44a 131945i bk10: 64a 131808i bk11: 64a 131800i bk12: 64a 132091i bk13: 64a 132055i bk14: 64a 132027i bk15: 64a 132091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982031
Row_Buffer_Locality_read = 0.982031
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.975150
Bank_Level_Parallism_Col = 1.931491
Bank_Level_Parallism_Ready = 1.086253
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.724030 

BW Util details:
bwutil = 0.008405 
total_CMD = 132424 
util_bw = 1113 
Wasted_Col = 5620 
Wasted_Row = 108 
Idle = 125583 

BW Util Bottlenecks: 
RCDc_limit = 1765 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9345 
rwq = 0 
CCDLc_limit_alone = 9345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131293 
Read = 1113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1113 
total_req = 1113 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1113 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.008405 
Either_Row_CoL_Bus_Util = 0.008541 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.005305 
queue_avg = 0.230298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.230298
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131275 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008518
n_activity=11805 dram_eff=0.09555
bk0: 128a 131018i bk1: 128a 130959i bk2: 68a 131123i bk3: 68a 131300i bk4: 64a 131612i bk5: 64a 131500i bk6: 64a 130936i bk7: 64a 131559i bk8: 48a 131902i bk9: 48a 131807i bk10: 64a 131715i bk11: 64a 131777i bk12: 64a 131856i bk13: 64a 131966i bk14: 64a 132017i bk15: 64a 132148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.063517
Bank_Level_Parallism_Col = 2.040468
Bank_Level_Parallism_Ready = 1.110816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.741726 

BW Util details:
bwutil = 0.008518 
total_CMD = 132424 
util_bw = 1128 
Wasted_Col = 5795 
Wasted_Row = 209 
Idle = 125292 

BW Util Bottlenecks: 
RCDc_limit = 1772 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10525 
rwq = 0 
CCDLc_limit_alone = 10525 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131275 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.008518 
Either_Row_CoL_Bus_Util = 0.008677 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002611 
queue_avg = 0.392293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.392293
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131273 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008518
n_activity=12117 dram_eff=0.09309
bk0: 128a 131000i bk1: 128a 131011i bk2: 68a 131213i bk3: 68a 131101i bk4: 64a 131394i bk5: 64a 131432i bk6: 64a 131251i bk7: 64a 130992i bk8: 48a 131772i bk9: 48a 131873i bk10: 64a 131703i bk11: 64a 131723i bk12: 64a 131984i bk13: 64a 131940i bk14: 64a 132121i bk15: 64a 132024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.085435
Bank_Level_Parallism_Col = 2.072630
Bank_Level_Parallism_Ready = 1.159575
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.698822 

BW Util details:
bwutil = 0.008518 
total_CMD = 132424 
util_bw = 1128 
Wasted_Col = 6010 
Wasted_Row = 236 
Idle = 125050 

BW Util Bottlenecks: 
RCDc_limit = 1779 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11007 
rwq = 0 
CCDLc_limit_alone = 11007 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131273 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.008518 
Either_Row_CoL_Bus_Util = 0.008692 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000869 
queue_avg = 0.491603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.491603
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131275 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008518
n_activity=11934 dram_eff=0.09452
bk0: 128a 130908i bk1: 128a 131100i bk2: 68a 131228i bk3: 68a 131339i bk4: 64a 131368i bk5: 64a 131489i bk6: 64a 131366i bk7: 64a 131398i bk8: 48a 131867i bk9: 48a 131874i bk10: 64a 131896i bk11: 64a 131846i bk12: 64a 131985i bk13: 64a 132093i bk14: 64a 131920i bk15: 64a 132038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.008631
Bank_Level_Parallism_Col = 1.976393
Bank_Level_Parallism_Ready = 1.087766
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.792716 

BW Util details:
bwutil = 0.008518 
total_CMD = 132424 
util_bw = 1128 
Wasted_Col = 5825 
Wasted_Row = 115 
Idle = 125356 

BW Util Bottlenecks: 
RCDc_limit = 1802 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9786 
rwq = 0 
CCDLc_limit_alone = 9786 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131275 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000181 
CoL_Bus_Util = 0.008518 
Either_Row_CoL_Bus_Util = 0.008677 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002611 
queue_avg = 0.300150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.30015
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=132424 n_nop=131266 n_act=22 n_pre=6 n_ref_event=0 n_req=1131 n_rd=1131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008541
n_activity=14012 dram_eff=0.08072
bk0: 128a 130670i bk1: 128a 130974i bk2: 68a 131270i bk3: 68a 131208i bk4: 64a 131292i bk5: 64a 131375i bk6: 64a 131154i bk7: 64a 131367i bk8: 51a 131693i bk9: 48a 131747i bk10: 64a 131842i bk11: 64a 131954i bk12: 64a 132066i bk13: 64a 132057i bk14: 64a 132099i bk15: 64a 132083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980548
Row_Buffer_Locality_read = 0.980548
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.923637
Bank_Level_Parallism_Col = 1.924107
Bank_Level_Parallism_Ready = 1.132626
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.618525 

BW Util details:
bwutil = 0.008541 
total_CMD = 132424 
util_bw = 1131 
Wasted_Col = 6350 
Wasted_Row = 350 
Idle = 124593 

BW Util Bottlenecks: 
RCDc_limit = 2006 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10384 
rwq = 0 
CCDLc_limit_alone = 10384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132424 
n_nop = 131266 
Read = 1131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 6 
n_ref = 0 
n_req = 1131 
total_req = 1131 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 1131 
Row_Bus_Util =  0.000211 
CoL_Bus_Util = 0.008541 
Either_Row_CoL_Bus_Util = 0.008745 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000864 
queue_avg = 0.269460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.26946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1893, Miss = 576, Miss_rate = 0.304, Pending_hits = 18, Reservation_fails = 127
L2_cache_bank[1]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1896, Miss = 576, Miss_rate = 0.304, Pending_hits = 18, Reservation_fails = 111
L2_cache_bank[3]: Access = 1929, Miss = 576, Miss_rate = 0.299, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[4]: Access = 1906, Miss = 576, Miss_rate = 0.302, Pending_hits = 23, Reservation_fails = 174
L2_cache_bank[5]: Access = 1928, Miss = 576, Miss_rate = 0.299, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[6]: Access = 1909, Miss = 579, Miss_rate = 0.303, Pending_hits = 24, Reservation_fails = 163
L2_cache_bank[7]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[8]: Access = 1919, Miss = 576, Miss_rate = 0.300, Pending_hits = 22, Reservation_fails = 45
L2_cache_bank[9]: Access = 1901, Miss = 576, Miss_rate = 0.303, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[10]: Access = 1921, Miss = 576, Miss_rate = 0.300, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[11]: Access = 1904, Miss = 576, Miss_rate = 0.303, Pending_hits = 21, Reservation_fails = 45
L2_cache_bank[12]: Access = 1926, Miss = 576, Miss_rate = 0.299, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[13]: Access = 1909, Miss = 576, Miss_rate = 0.302, Pending_hits = 26, Reservation_fails = 90
L2_cache_bank[14]: Access = 1924, Miss = 576, Miss_rate = 0.299, Pending_hits = 28, Reservation_fails = 72
L2_cache_bank[15]: Access = 1903, Miss = 576, Miss_rate = 0.303, Pending_hits = 23, Reservation_fails = 9
L2_cache_bank[16]: Access = 1896, Miss = 572, Miss_rate = 0.302, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[17]: Access = 1891, Miss = 575, Miss_rate = 0.304, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[18]: Access = 1903, Miss = 572, Miss_rate = 0.301, Pending_hits = 28, Reservation_fails = 38
L2_cache_bank[19]: Access = 1880, Miss = 572, Miss_rate = 0.304, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[20]: Access = 1922, Miss = 576, Miss_rate = 0.300, Pending_hits = 26, Reservation_fails = 87
L2_cache_bank[21]: Access = 1908, Miss = 576, Miss_rate = 0.302, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[22]: Access = 1920, Miss = 577, Miss_rate = 0.301, Pending_hits = 24, Reservation_fails = 88
L2_cache_bank[23]: Access = 1900, Miss = 576, Miss_rate = 0.303, Pending_hits = 19, Reservation_fails = 21
L2_cache_bank[24]: Access = 1925, Miss = 580, Miss_rate = 0.301, Pending_hits = 23, Reservation_fails = 22
L2_cache_bank[25]: Access = 1940, Miss = 580, Miss_rate = 0.299, Pending_hits = 25, Reservation_fails = 5
L2_cache_bank[26]: Access = 1921, Miss = 580, Miss_rate = 0.302, Pending_hits = 24, Reservation_fails = 22
L2_cache_bank[27]: Access = 1939, Miss = 580, Miss_rate = 0.299, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[28]: Access = 1906, Miss = 576, Miss_rate = 0.302, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[29]: Access = 1915, Miss = 576, Miss_rate = 0.301, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[30]: Access = 1896, Miss = 576, Miss_rate = 0.304, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[31]: Access = 2028, Miss = 579, Miss_rate = 0.286, Pending_hits = 28, Reservation_fails = 377
L2_total_cache_accesses = 61308
L2_total_cache_misses = 18442
L2_total_cache_miss_rate = 0.3008
L2_total_cache_pending_hits = 759
L2_total_cache_reservation_fails = 1496
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 759
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1119
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 377
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=61308
icnt_total_pkts_simt_to_mem=61308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61308
Req_Network_cycles = 22699
Req_Network_injected_packets_per_cycle =       2.7009 
Req_Network_conflicts_per_cycle =       1.2816
Req_Network_conflicts_per_cycle_util =       2.9965
Req_Bank_Level_Parallism =       6.3152
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.3375
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2996

Reply_Network_injected_packets_num = 61308
Reply_Network_cycles = 22699
Reply_Network_injected_packets_per_cycle =        2.7009
Reply_Network_conflicts_per_cycle =        1.1042
Reply_Network_conflicts_per_cycle_util =       2.4537
Reply_Bank_Level_Parallism =       6.0018
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2223
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0711
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 980803 (inst/sec)
gpgpu_simulation_rate = 2522 (cycle/sec)
gpgpu_silicon_slowdown = 475812x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
