Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 20 21:54:32 2020
| Host         : DESKTOP-6R0H53K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgaSystem_timing_summary_routed.rpt -pb vgaSystem_timing_summary_routed.pb -rpx vgaSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.322        0.000                      0                  533        0.158        0.000                      0                  533        4.500        0.000                       0                   278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.322        0.000                      0                  533        0.158        0.000                      0                  533        4.500        0.000                       0                   278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.450ns (26.835%)  route 3.953ns (73.165%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.624     5.145    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.419     5.564 r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=4, routed)           0.673     6.237    uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.299     6.536 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.585     7.121    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.772     8.017    uart_fifo/uart_inst/tx_countdown2[10]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.667     8.808    uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.152     8.960 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.551     9.511    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.332     9.843 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.706    10.549    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X5Y16          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.510    14.851    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[1]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.871    uart_fifo/uart_inst/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.450ns (26.835%)  route 3.953ns (73.165%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.624     5.145    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.419     5.564 r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=4, routed)           0.673     6.237    uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.299     6.536 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.585     7.121    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.772     8.017    uart_fifo/uart_inst/tx_countdown2[10]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.667     8.808    uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.152     8.960 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.551     9.511    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.332     9.843 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.706    10.549    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X5Y16          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.510    14.851    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[2]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.871    uart_fifo/uart_inst/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.450ns (26.835%)  route 3.953ns (73.165%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.624     5.145    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.419     5.564 r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=4, routed)           0.673     6.237    uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.299     6.536 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.585     7.121    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.772     8.017    uart_fifo/uart_inst/tx_countdown2[10]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.667     8.808    uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.152     8.960 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.551     9.511    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.332     9.843 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.706    10.549    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X5Y16          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.510    14.851    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[3]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.871    uart_fifo/uart_inst/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_countdown_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.450ns (28.081%)  route 3.714ns (71.919%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.624     5.145    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.419     5.564 r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=4, routed)           0.673     6.237    uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.299     6.536 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.585     7.121    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.772     8.017    uart_fifo/uart_inst/tx_countdown2[10]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.667     8.808    uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.152     8.960 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.477     9.437    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.332     9.769 r  uart_fifo/uart_inst/tx_countdown[5]_i_1/O
                         net (fo=4, routed)           0.540    10.309    uart_fifo/uart_inst/tx_countdown[5]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.505    14.846    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[1]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    14.656    uart_fifo/uart_inst/tx_countdown_reg[1]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.450ns (27.083%)  route 3.904ns (72.917%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.624     5.145    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.419     5.564 r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=4, routed)           0.673     6.237    uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.299     6.536 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.585     7.121    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.772     8.017    uart_fifo/uart_inst/tx_countdown2[10]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.667     8.808    uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.152     8.960 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.551     9.511    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.332     9.843 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.656    10.499    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X5Y17          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.509    14.850    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.870    uart_fifo/uart_inst/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.450ns (27.083%)  route 3.904ns (72.917%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.624     5.145    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.419     5.564 r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=4, routed)           0.673     6.237    uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.299     6.536 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.585     7.121    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.772     8.017    uart_fifo/uart_inst/tx_countdown2[10]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.667     8.808    uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.152     8.960 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.551     9.511    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.332     9.843 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.656    10.499    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X5Y17          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.509    14.850    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[4]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.870    uart_fifo/uart_inst/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_countdown_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.450ns (28.299%)  route 3.674ns (71.701%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.624     5.145    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.419     5.564 r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=4, routed)           0.673     6.237    uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.299     6.536 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.585     7.121    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.772     8.017    uart_fifo/uart_inst/tx_countdown2[10]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.667     8.808    uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.152     8.960 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.477     9.437    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.332     9.769 r  uart_fifo/uart_inst/tx_countdown[5]_i_1/O
                         net (fo=4, routed)           0.501    10.269    uart_fifo/uart_inst/tx_countdown[5]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.503    14.844    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.429    14.640    uart_fifo/uart_inst/tx_countdown_reg[0]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_countdown_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.450ns (28.299%)  route 3.674ns (71.701%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.624     5.145    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.419     5.564 r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=4, routed)           0.673     6.237    uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.299     6.536 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.585     7.121    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.772     8.017    uart_fifo/uart_inst/tx_countdown2[10]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.667     8.808    uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.152     8.960 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.477     9.437    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.332     9.769 r  uart_fifo/uart_inst/tx_countdown[5]_i_1/O
                         net (fo=4, routed)           0.501    10.269    uart_fifo/uart_inst/tx_countdown[5]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.503    14.844    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[4]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.429    14.640    uart_fifo/uart_inst/tx_countdown_reg[4]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_countdown_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.450ns (28.299%)  route 3.674ns (71.701%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.624     5.145    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.419     5.564 r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=4, routed)           0.673     6.237    uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.299     6.536 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.585     7.121    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.772     8.017    uart_fifo/uart_inst/tx_countdown2[10]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.667     8.808    uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.152     8.960 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.477     9.437    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I4_O)        0.332     9.769 r  uart_fifo/uart_inst/tx_countdown[5]_i_1/O
                         net (fo=4, routed)           0.501    10.269    uart_fifo/uart_inst/tx_countdown[5]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.503    14.844    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  uart_fifo/uart_inst/tx_countdown_reg[5]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.429    14.640    uart_fifo/uart_inst/tx_countdown_reg[5]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 1.450ns (27.549%)  route 3.813ns (72.451%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.624     5.145    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.419     5.564 r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=4, routed)           0.673     6.237    uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y21          LUT6 (Prop_lut6_I0_O)        0.299     6.536 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.585     7.121    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_2/O
                         net (fo=8, routed)           0.772     8.017    uart_fifo/uart_inst/tx_countdown2[10]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.667     8.808    uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y22          LUT4 (Prop_lut4_I0_O)        0.152     8.960 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.551     9.511    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.332     9.843 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.566    10.409    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X5Y18          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.507    14.848    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[5]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y18          FDRE (Setup_fdre_C_CE)      -0.205    14.868    uart_fifo/uart_inst/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  4.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_bits_remaining_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.583     1.466    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  uart_fifo/uart_inst/tx_bits_remaining_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uart_fifo/uart_inst/tx_bits_remaining_reg[3]/Q
                         net (fo=3, routed)           0.076     1.683    uart_fifo/uart_inst/tx_bits_remaining_reg_n_0_[3]
    SLICE_X5Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.728 r  uart_fifo/uart_inst/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.728    uart_fifo/uart_inst/tx_out_i_2_n_0
    SLICE_X5Y21          FDRE                                         r  uart_fifo/uart_inst/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.852     1.979    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  uart_fifo/uart_inst/tx_out_reg/C
                         clock pessimism             -0.500     1.479    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.091     1.570    uart_fifo/uart_inst/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 kbControl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scene1/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.108%)  route 0.113ns (37.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  kbControl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  kbControl_reg[4]/Q
                         net (fo=8, routed)           0.113     1.699    scene1/kbControl[4]
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.045     1.744 r  scene1/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.744    scene1/rgb_reg[7]_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  scene1/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.829     1.956    scene1/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  scene1/rgb_reg_reg[7]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.120     1.577    scene1/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.587     1.470    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_fifo/uart_inst/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.103     1.714    uart_fifo/tx_fifo/tx_data_reg[6][3]
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  uart_fifo/tx_fifo/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.759    uart_fifo/uart_inst/D[3]
    SLICE_X5Y16          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.857     1.984    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X5Y16          FDRE (Hold_fdre_C_D)         0.092     1.577    uart_fifo/uart_inst/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.581     1.464    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  uart_fifo/uart_inst/rx_data_reg[3]/Q
                         net (fo=9, routed)           0.122     1.727    uart_fifo/uart_inst/rx_data_reg[7]_0[3]
    SLICE_X6Y23          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.849     1.976    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[2]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.063     1.540    uart_fifo/uart_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/tx_fifo/memory_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.629%)  route 0.137ns (49.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  tx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  tx_byte_reg[5]/Q
                         net (fo=8, routed)           0.137     1.747    uart_fifo/tx_fifo/memory_reg[7][7]_0[5]
    SLICE_X4Y18          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.855     1.982    uart_fifo/tx_fifo/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[0][5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.075     1.558    uart_fifo/tx_fifo/memory_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_clk_divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.585     1.468    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X0Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDSE (Prop_fdse_C_Q)         0.141     1.609 r  uart_fifo/uart_inst/tx_clk_divider_reg[6]/Q
                         net (fo=6, routed)           0.120     1.729    uart_fifo/uart_inst/tx_clk_divider[6]
    SLICE_X1Y21          LUT5 (Prop_lut5_I1_O)        0.048     1.777 r  uart_fifo/uart_inst/tx_clk_divider[9]_i_1/O
                         net (fo=1, routed)           0.000     1.777    uart_fifo/uart_inst/tx_countdown2[9]
    SLICE_X1Y21          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.854     1.981    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[9]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.107     1.588    uart_fifo/uart_inst/tx_clk_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_fifo/tx_fifo/FULL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.584     1.467    uart_fifo/tx_fifo/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  uart_fifo/tx_fifo/FULL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  uart_fifo/tx_fifo/FULL_reg/Q
                         net (fo=5, routed)           0.138     1.746    uart_fifo/rx_fifo/tx_fifo_full
    SLICE_X6Y20          LUT3 (Prop_lut3_I2_O)        0.045     1.791 r  uart_fifo/rx_fifo/transmit_i_1/O
                         net (fo=1, routed)           0.000     1.791    uart_fifo_n_2
    SLICE_X6Y20          FDRE                                         r  transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  transmit_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.120     1.601    transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/tx_fifo/memory_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  tx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  tx_byte_reg[2]/Q
                         net (fo=8, routed)           0.111     1.744    uart_fifo/tx_fifo/memory_reg[7][7]_0[2]
    SLICE_X4Y18          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.855     1.982    uart_fifo/tx_fifo/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[0][2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X4Y18          FDRE (Hold_fdre_C_D)         0.070     1.553    uart_fifo/tx_fifo/memory_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.740%)  route 0.148ns (44.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.585     1.468    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y21          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDSE (Prop_fdse_C_Q)         0.141     1.609 r  uart_fifo/uart_inst/tx_clk_divider_reg[3]/Q
                         net (fo=5, routed)           0.148     1.757    uart_fifo/uart_inst/tx_clk_divider[3]
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  uart_fifo/uart_inst/tx_clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    uart_fifo/uart_inst/tx_countdown2[5]
    SLICE_X2Y21          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.854     1.981    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.121     1.602    uart_fifo/uart_inst/tx_clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_clk_divider_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_clk_divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.583     1.466    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X1Y23          FDSE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDSE (Prop_fdse_C_Q)         0.141     1.607 r  uart_fifo/uart_inst/rx_clk_divider_reg[6]/Q
                         net (fo=6, routed)           0.131     1.738    uart_fifo/uart_inst/rx_clk_divider[6]
    SLICE_X0Y23          LUT5 (Prop_lut5_I1_O)        0.048     1.786 r  uart_fifo/uart_inst/rx_clk_divider[9]_i_1/O
                         net (fo=1, routed)           0.000     1.786    uart_fifo/uart_inst/rx_countdown2[9]
    SLICE_X0Y23          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.851     1.978    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[9]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.107     1.586    uart_fifo/uart_inst/rx_clk_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y17    kbControl_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y16    kbControl_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    kbControl_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y16    kbControl_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y16    kbControl_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    kbControl_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    kbControl_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    kbControl_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y15    scene1/center_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   scene1/center_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   scene1/center_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   scene1/center_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   scene1/center_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    vga_sync_unit/h_count_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    kbControl_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    kbControl_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    kbControl_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   scene1/center_x_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y4     scene1/center_y_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y4     scene1/center_y_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y4     scene1/center_y_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y4     scene1/center_y_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y4     scene1/center_y_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y5     scene1/center_y_reg[5]/C



