Source Block: oh/src/emesh/hdl/emesh2packet.v@43:72@HdlStmIf
   assign packet_out[0]       = write_out;   
   assign packet_out[2:1]     = datamode_out[1:0];
   assign packet_out[7:3]     = ctrlmode_out[4:0];
     
   generate   
      if(AW==64)
	begin : packet64
	   assign packet_out[39:8]    = dstaddr_out[31:0];
	   assign packet_out[71:40]   = data_out[31:0];
	   assign packet_out[103:72]  = srcaddr_out[31:0];   
	   assign packet_out[135:104] = srcaddr_out[63:32];
	   assign packet_out[167:136] = dstaddr_out[63:32];
	end
      else if(AW==32)
	begin : packet32
	   assign packet_out[39:8]    = dstaddr_out[31:0];
	   assign packet_out[71:40]   = data_out[31:0];
	   assign packet_out[103:72]  = srcaddr_out[31:0];
	end
      else if(AW==16)
	begin : packet16
	   assign packet_out[23:8]    = dstaddr_out[15:0];
	   assign packet_out[39:24]   = data_out[15:0];
	   assign packet_out[55:40]   = srcaddr_out[15:0];
	end
     
   endgenerate
   
endmodule // emesh2packet


Diff Content:
- 48       if(AW==64)
- 49 	begin : packet64
- 51 	   assign packet_out[71:40]   = data_out[31:0];
- 52 	   assign packet_out[103:72]  = srcaddr_out[31:0];   
- 53 	   assign packet_out[135:104] = srcaddr_out[63:32];
- 54 	   assign packet_out[167:136] = dstaddr_out[63:32];
- 56       else if(AW==32)
- 57 	begin : packet32
- 62       else if(AW==16)
- 63 	begin : packet16
- 66 	   assign packet_out[55:40]   = srcaddr_out[15:0];
+ 49      if(PW==136)
+ 49 	begin : p136
+ 54 	   assign packet_out[71:40]   = data_out[31:0];    // | srcaddr_out[63:32]
+ 54 	   assign packet_out[103:72]  = srcaddr_out[31:0]; // (data_out[63:32])   
+ 54 	   assign packet_out[135:104] = dstaddr_out[63:32];
+ 57       else if(PW==104)
+ 57 	begin : p104
+ 63       else if(PW==72)
+ 63 	begin : p72
+ 63 	   assign packet_out[39:8]    = dstaddr_out[31:0];
+ 63 	   assign packet_out[71:40]   = data_out[31:0];
+ 63 	end
+ 63       else if(PW==40)
+ 63 	begin : p40

Clone Blocks:
