Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC.qsys --block-symbol-file --output-directory=/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading top_level/DE0_Nano_SOPC.qsys
Progress: Reading input file
Progress: Adding RS232_0 [RS232 1.0]
Progress: Parameterizing module RS232_0
Progress: Adding adc_controller_0 [adc_controller 1.0]
Progress: Parameterizing module adc_controller_0
Progress: Adding c0 [altera_clock_bridge 15.1]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 15.1]
Progress: Parameterizing module c2
Progress: Adding c4 [altera_clock_bridge 15.1]
Progress: Parameterizing module c4
Progress: Adding clk_50 [clock_source 15.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.1]
Progress: Parameterizing module clock_crossing_io
Progress: Adding controller_interrupt_counter [altera_avalon_timer 15.1]
Progress: Parameterizing module controller_interrupt_counter
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 15.1]
Progress: Parameterizing module led
Progress: Adding motor_controller_0 [motor_controller 1.0]
Progress: Parameterizing module motor_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 15.1]
Progress: Parameterizing module pll_0
Progress: Adding power_management_slave_0 [power_management_slave 1.0]
Progress: Parameterizing module power_management_slave_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 15.1]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE0_Nano_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_Nano_SOPC.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE0_Nano_SOPC.pll_0: Able to implement PLL with user settings
Info: DE0_Nano_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_Nano_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE0_Nano_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC.qsys --synthesis=VERILOG --output-directory=/home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading top_level/DE0_Nano_SOPC.qsys
Progress: Reading input file
Progress: Adding RS232_0 [RS232 1.0]
Progress: Parameterizing module RS232_0
Progress: Adding adc_controller_0 [adc_controller 1.0]
Progress: Parameterizing module adc_controller_0
Progress: Adding c0 [altera_clock_bridge 15.1]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 15.1]
Progress: Parameterizing module c2
Progress: Adding c4 [altera_clock_bridge 15.1]
Progress: Parameterizing module c4
Progress: Adding clk_50 [clock_source 15.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.1]
Progress: Parameterizing module clock_crossing_io
Progress: Adding controller_interrupt_counter [altera_avalon_timer 15.1]
Progress: Parameterizing module controller_interrupt_counter
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.1]
Progress: Parameterizing module key
Progress: Adding led [altera_avalon_pio 15.1]
Progress: Parameterizing module led
Progress: Adding motor_controller_0 [motor_controller 1.0]
Progress: Parameterizing module motor_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 15.1]
Progress: Parameterizing module pll_0
Progress: Adding power_management_slave_0 [power_management_slave 1.0]
Progress: Parameterizing module power_management_slave_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 15.1]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE0_Nano_SOPC.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_Nano_SOPC.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE0_Nano_SOPC.pll_0: Able to implement PLL with user settings
Info: DE0_Nano_SOPC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_Nano_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE0_Nano_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE0_Nano_SOPC: Generating DE0_Nano_SOPC "DE0_Nano_SOPC" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Warning: RS232_0: Parameter BAUD_COUNTER_WIDTH has hdl_parameter = false but parameter exists on the HDL
Warning: RS232_0: Parameter BAUD_TICK_INCREMENT has hdl_parameter = false but parameter exists on the HDL
Warning: RS232_0: Parameter BAUD_TICK_COUNT has hdl_parameter = false but parameter exists on the HDL
Warning: RS232_0: Parameter HALF_BAUD_TICK_COUNT has hdl_parameter = false but parameter exists on the HDL
Warning: RS232_0: Parameter TOTAL_DATA_WIDTH has hdl_parameter = false but parameter exists on the HDL
Warning: RS232_0: Parameter DATA_WIDTH has hdl_parameter = false but parameter exists on the HDL
Warning: RS232_0: Parameter ODD_PARITY has hdl_parameter = false but parameter exists on the HDL
Info: RS232_0: "DE0_Nano_SOPC" instantiated RS232 "RS232_0"
Info: adc_controller_0: "DE0_Nano_SOPC" instantiated adc_controller "adc_controller_0"
Info: clock_crossing_io: "DE0_Nano_SOPC" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info: controller_interrupt_counter: Starting RTL generation for module 'DE0_Nano_SOPC_controller_interrupt_counter'
Info: controller_interrupt_counter:   Generation command is [exec /home/uoftmda/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/uoftmda/altera_lite/15.1/quartus/linux64//perl/lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_Nano_SOPC_controller_interrupt_counter --dir=/tmp/alt6927_7204306818574501512.dir/0003_controller_interrupt_counter_gen/ --quartus_dir=/home/uoftmda/altera_lite/15.1/quartus --verilog --config=/tmp/alt6927_7204306818574501512.dir/0003_controller_interrupt_counter_gen//DE0_Nano_SOPC_controller_interrupt_counter_component_configuration.pl  --do_build_sim=0  ]
Info: controller_interrupt_counter: Done RTL generation for module 'DE0_Nano_SOPC_controller_interrupt_counter'
Info: controller_interrupt_counter: "DE0_Nano_SOPC" instantiated altera_avalon_timer "controller_interrupt_counter"
Info: jtag_uart: Starting RTL generation for module 'DE0_Nano_SOPC_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/uoftmda/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/uoftmda/altera_lite/15.1/quartus/linux64/perl/lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_Nano_SOPC_jtag_uart --dir=/tmp/alt6927_7204306818574501512.dir/0004_jtag_uart_gen/ --quartus_dir=/home/uoftmda/altera_lite/15.1/quartus --verilog --config=/tmp/alt6927_7204306818574501512.dir/0004_jtag_uart_gen//DE0_Nano_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE0_Nano_SOPC_jtag_uart'
Info: jtag_uart: "DE0_Nano_SOPC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE0_Nano_SOPC_key'
Info: key:   Generation command is [exec /home/uoftmda/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/uoftmda/altera_lite/15.1/quartus/linux64/perl/lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_Nano_SOPC_key --dir=/tmp/alt6927_7204306818574501512.dir/0005_key_gen/ --quartus_dir=/home/uoftmda/altera_lite/15.1/quartus --verilog --config=/tmp/alt6927_7204306818574501512.dir/0005_key_gen//DE0_Nano_SOPC_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE0_Nano_SOPC_key'
Info: key: "DE0_Nano_SOPC" instantiated altera_avalon_pio "key"
Info: led: Starting RTL generation for module 'DE0_Nano_SOPC_led'
Info: led:   Generation command is [exec /home/uoftmda/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/uoftmda/altera_lite/15.1/quartus/linux64/perl/lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_Nano_SOPC_led --dir=/tmp/alt6927_7204306818574501512.dir/0006_led_gen/ --quartus_dir=/home/uoftmda/altera_lite/15.1/quartus --verilog --config=/tmp/alt6927_7204306818574501512.dir/0006_led_gen//DE0_Nano_SOPC_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'DE0_Nano_SOPC_led'
Info: led: "DE0_Nano_SOPC" instantiated altera_avalon_pio "led"
Info: motor_controller_0: "DE0_Nano_SOPC" instantiated motor_controller "motor_controller_0"
Info: nios2_gen2_0: "DE0_Nano_SOPC" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'DE0_Nano_SOPC_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/uoftmda/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/uoftmda/altera_lite/15.1/quartus/linux64/perl/lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_Nano_SOPC_onchip_memory2_0 --dir=/tmp/alt6927_7204306818574501512.dir/0008_onchip_memory2_0_gen/ --quartus_dir=/home/uoftmda/altera_lite/15.1/quartus --verilog --config=/tmp/alt6927_7204306818574501512.dir/0008_onchip_memory2_0_gen//DE0_Nano_SOPC_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'DE0_Nano_SOPC_onchip_memory2_0'
Info: onchip_memory2_0: "DE0_Nano_SOPC" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pll_0: "DE0_Nano_SOPC" instantiated altera_pll "pll_0"
Info: power_management_slave_0: "DE0_Nano_SOPC" instantiated power_management_slave "power_management_slave_0"
Info: sw: Starting RTL generation for module 'DE0_Nano_SOPC_sw'
Info: sw:   Generation command is [exec /home/uoftmda/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/uoftmda/altera_lite/15.1/quartus/linux64/perl/lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_Nano_SOPC_sw --dir=/tmp/alt6927_7204306818574501512.dir/0011_sw_gen/ --quartus_dir=/home/uoftmda/altera_lite/15.1/quartus --verilog --config=/tmp/alt6927_7204306818574501512.dir/0011_sw_gen//DE0_Nano_SOPC_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'DE0_Nano_SOPC_sw'
Info: sw: "DE0_Nano_SOPC" instantiated altera_avalon_pio "sw"
Info: sysid: "DE0_Nano_SOPC" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE0_Nano_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE0_Nano_SOPC" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DE0_Nano_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE0_Nano_SOPC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE0_Nano_SOPC" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DE0_Nano_SOPC_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/uoftmda/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/uoftmda/altera_lite/15.1/quartus/linux64//perl/lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/uoftmda/altera_lite/15.1/quartus/sopc_builder/bin -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/uoftmda/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE0_Nano_SOPC_nios2_gen2_0_cpu --dir=/tmp/alt6927_7204306818574501512.dir/0016_cpu_gen/ --quartus_bindir=/home/uoftmda/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6927_7204306818574501512.dir/0016_cpu_gen//DE0_Nano_SOPC_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.05.05 20:02:37 (*) Starting Nios II generation
Info: cpu: # 2016.05.05 20:02:38 (*)   Checking for plaintext license.
Info: cpu: # 2016.05.05 20:02:57 (*)   Plaintext license not found.
Info: cpu: # 2016.05.05 20:02:57 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.05.05 20:02:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.05.05 20:02:57 (*)   Creating all objects for CPU
Info: cpu: # 2016.05.05 20:03:01 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.05.05 20:03:01 (*)   Creating plain-text RTL
Info: cpu: # 2016.05.05 20:03:05 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE0_Nano_SOPC_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: onchip_memory2_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_memory2_0_s1_rsp_width_adapter"
Info: Reusing file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_008: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_008"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: clock_crossing_io_m0_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "clock_crossing_io_m0_limiter"
Info: Reusing file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/uoftmda/git/Shai/Tempest/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_008" instantiated error_adapter "error_adapter_0"
Info: DE0_Nano_SOPC: Done "DE0_Nano_SOPC" with 54 modules, 94 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
