




 
       
		library IEEE;
		use IEEE.std_logic_1164.all;
		
		entity maiorque is port
		(
		     a,b: in std_logic_vector(4 downto 0);
			  status     : out std_logic
		);
		end maiorque;
		
		architecture mec of maiorque is
		
		 component menos is port
		(
		     a,b,s : in std_logic;
			  o     : out std_logic
		);
		end component;
		
		component mais is port
		(
		     a,b,s : in std_logic;
			  o     : out std_logic
		);
		end component;
		
		signal v : std_logic_vector(4 downto 0);
	 
				
		begin
		 
		 
		
	   end mec;