
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.50000000000000000000;
2.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35  177774.4      1.01     252.7    9869.1                          
    0:00:35  177774.4      1.01     252.7    9869.1                          
    0:00:35  178109.6      1.01     252.7    9869.1                          
    0:00:35  178436.8      1.01     252.7    9869.1                          
    0:00:35  178764.0      1.01     252.7    9869.1                          
    0:00:35  179091.1      1.01     252.7    9869.1                          
    0:00:35  179418.3      1.01     252.7    9869.1                          
    0:00:50  182179.4      0.65     162.5    2945.4                          
    0:00:51  182163.4      0.65     162.5    2945.4                          
    0:00:51  182163.4      0.65     162.5    2945.4                          
    0:00:51  182164.0      0.64     162.5    2945.4                          
    0:00:52  182164.0      0.64     162.5    2945.4                          
    0:01:10  150395.9      0.68     152.5       0.0                          
    0:01:13  150332.6      0.65     147.7       0.0                          
    0:01:17  150336.0      0.63     147.2       0.0                          
    0:01:20  150342.4      0.63     146.4       0.0                          
    0:01:21  150351.2      0.62     145.6       0.0                          
    0:01:22  150355.7      0.62     145.1       0.0                          
    0:01:23  150365.8      0.62     144.6       0.0                          
    0:01:24  150372.5      0.62     144.5       0.0                          
    0:01:24  150379.6      0.62     144.3       0.0                          
    0:01:25  150383.6      0.62     143.8       0.0                          
    0:01:26  150385.8      0.61     143.3       0.0                          
    0:01:26  150396.7      0.61     142.9       0.0                          
    0:01:27  150405.2      0.60     142.6       0.0                          
    0:01:27  150414.5      0.60     142.1       0.0                          
    0:01:28  150422.5      0.60     141.4       0.0                          
    0:01:28  150252.0      0.60     141.4       0.0                          
    0:01:28  150252.0      0.60     141.4       0.0                          
    0:01:29  150252.0      0.60     141.4       0.0                          
    0:01:29  150252.0      0.60     141.4       0.0                          
    0:01:29  150252.0      0.60     141.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:29  150252.0      0.60     141.4       0.0                          
    0:01:29  150267.7      0.60     141.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:29  150313.7      0.60     137.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  150360.0      0.60     134.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  150405.4      0.60     130.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  150451.7      0.59     127.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  150468.0      0.59     127.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:29  150479.4      0.59     126.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:29  150511.3      0.58     125.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:30  150535.2      0.58     124.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:30  150543.0      0.58     124.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:30  150579.1      0.57     122.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:30  150613.7      0.57     121.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:30  150635.0      0.56     121.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:30  150677.0      0.56     118.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  150714.0      0.56     116.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  150756.0      0.56     113.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  150772.8      0.56     112.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:30  150785.0      0.55     112.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:30  150799.9      0.55     111.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:31  150825.7      0.55     111.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:31  150845.9      0.55     110.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:31  150860.3      0.54     110.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:31  150878.1      0.54     109.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:31  150892.8      0.54     109.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:31  150911.4      0.53     109.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:31  150924.9      0.53     108.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:31  150939.3      0.53     108.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:31  150968.0      0.52     107.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:31  150972.0      0.52     107.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:31  150982.7      0.52     107.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:31  150992.5      0.52     107.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:32  151013.8      0.52     106.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  151035.1      0.52     105.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  151056.1      0.51     104.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:32  151077.6      0.51     104.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:32  151095.2      0.50     103.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:32  151110.3      0.50     103.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:32  151130.6      0.50     102.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:32  151158.5      0.49     102.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:32  151161.4      0.49     101.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:32  151171.5      0.49     101.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:32  151188.5      0.49     101.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:33  151194.1      0.49     101.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:33  151214.6      0.48     100.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  151234.6      0.48      99.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:33  151242.5      0.48      99.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:33  151259.8      0.48      98.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:33  151271.5      0.48      98.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:33  151288.8      0.47      98.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  151333.8      0.47      97.2      72.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  151375.0      0.47      96.2     121.1 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:33  151384.3      0.47      95.9     121.1 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:33  151406.9      0.47      95.5     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:33  151445.5      0.47      93.5     121.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  151480.3      0.47      92.1     121.1 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:34  151501.6      0.47      91.7     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:34  151514.4      0.46      91.5     121.1 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:34  151527.4      0.46      91.1     121.1 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:34  151537.0      0.46      90.7     121.1 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:34  151562.5      0.45      90.0     121.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  151573.7      0.45      89.7     121.1 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:34  151588.9      0.45      89.4     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:34  151613.3      0.45      89.3     169.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  151643.4      0.45      88.9     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:34  151653.0      0.44      88.8     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:34  151658.0      0.44      88.7     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:35  151673.5      0.44      88.1     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  151684.4      0.44      87.7     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:35  151699.3      0.44      87.5     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:35  151735.7      0.44      85.8     193.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  151755.7      0.44      84.9     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:35  151770.3      0.44      84.4     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:35  151781.7      0.43      84.1     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:35  151785.4      0.43      84.0     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:01:35  151799.0      0.43      83.7     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:35  151807.8      0.43      83.5     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:35  151812.6      0.42      83.4     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:36  151819.5      0.42      83.2     193.7 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:36  151827.2      0.42      83.0     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:36  151838.4      0.42      82.8     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:36  151847.4      0.42      82.6     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:36  151848.2      0.42      82.5     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:36  151858.3      0.42      82.2     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  151879.6      0.42      81.9     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:36  151880.7      0.42      81.8     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:36  151902.8      0.42      80.8     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  151918.2      0.41      80.3     193.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  151934.1      0.41      79.9     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:36  151948.5      0.41      79.4     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  151966.9      0.41      78.9     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:36  151970.3      0.41      78.8     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:37  151982.0      0.41      78.5     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:37  151999.3      0.41      78.2     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152014.5      0.41      77.7     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  152050.7      0.41      76.3     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  152064.7      0.41      75.7     218.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152079.6      0.40      75.5     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152085.8      0.40      75.4     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:37  152094.5      0.40      75.2     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152116.9      0.40      74.5     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:37  152145.6      0.40      73.8     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:37  152157.6      0.40      73.4     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  152175.1      0.40      72.9     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152189.0      0.39      72.8     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:38  152192.2      0.39      72.7     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:38  152220.6      0.39      71.9     218.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  152241.6      0.39      71.2     218.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152259.7      0.39      70.7     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:38  152268.0      0.39      70.5     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:38  152276.2      0.39      70.4     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152276.8      0.39      70.3     218.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152276.8      0.39      70.3     218.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:38  152294.0      0.39      70.1     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:38  152311.6      0.39      69.8     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:39  152335.8      0.38      69.4     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:39  152341.4      0.38      69.3     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:39  152356.3      0.38      69.1     218.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:39  152357.1      0.38      68.9     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:39  152359.2      0.38      68.8     218.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:39  152387.1      0.38      67.9     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  152394.9      0.37      67.7     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:39  152406.3      0.37      67.5     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:39  152414.0      0.37      67.4     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:39  152436.9      0.37      66.8     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:39  152449.9      0.37      66.5     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152462.4      0.37      65.9     218.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152489.0      0.37      65.6     242.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152494.6      0.37      65.4     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152510.8      0.37      64.9     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:40  152514.3      0.36      64.7     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152515.6      0.36      64.7     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152531.3      0.36      64.2     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:40  152549.9      0.36      63.7     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152558.2      0.36      63.4     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152558.2      0.36      63.4     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152566.4      0.36      63.3     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152566.4      0.36      63.2     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:40  152574.9      0.36      63.1     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:41  152588.8      0.36      62.9     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:41  152602.3      0.36      62.5     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  152615.4      0.35      62.1     242.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  152634.3      0.35      61.6     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:41  152637.4      0.35      61.6     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:41  152637.4      0.35      61.5     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:41  152653.4      0.35      61.1     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:41  152653.4      0.35      61.1     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:41  152659.0      0.35      60.9     242.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:41  152659.0      0.35      60.9     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:41  152683.2      0.35      60.3     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:41  152702.4      0.35      59.9     242.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  152727.4      0.35      59.2     242.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:41  152739.6      0.35      58.9     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152754.5      0.35      58.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152761.9      0.34      58.6     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:42  152765.7      0.34      58.5     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152780.3      0.34      58.4     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152791.7      0.34      58.1     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152799.2      0.34      58.0     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152799.2      0.34      57.9     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152808.5      0.34      57.7     242.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  152812.7      0.34      57.5     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152823.6      0.34      57.2     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:42  152830.3      0.33      57.1     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:42  152836.9      0.33      56.9     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:43  152840.4      0.33      56.7     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:43  152842.8      0.33      56.7     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:43  152850.5      0.33      56.5     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:43  152859.8      0.33      56.3     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  152869.4      0.32      56.1     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:43  152879.2      0.32      56.0     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:44  152892.3      0.32      55.8     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152902.1      0.32      55.5     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:44  152911.7      0.32      55.3     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:44  152916.7      0.32      55.2     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:44  152928.5      0.32      54.9     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:44  152938.3      0.32      54.7     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152950.5      0.31      54.4     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:44  152958.2      0.31      54.2     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:44  152972.6      0.31      53.9     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152982.4      0.31      53.7     242.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152991.2      0.31      53.5     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153004.5      0.31      53.2     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:44  153008.8      0.31      53.1     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:44  153022.6      0.31      52.8     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153030.9      0.31      52.5     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153039.1      0.30      52.2     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153046.6      0.30      52.0     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153054.5      0.30      51.9     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153071.8      0.30      51.5     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153079.5      0.30      51.4     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153084.6      0.30      51.2     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:45  153092.3      0.30      51.1     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153101.6      0.30      50.8     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153113.3      0.30      50.5     242.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153121.3      0.30      50.3     242.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  153128.0      0.30      50.2     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153137.8      0.30      50.0     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:45  153141.5      0.30      49.9     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153152.7      0.30      49.8     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153164.9      0.29      49.5     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153176.1      0.29      49.1     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153181.9      0.29      48.9     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153187.0      0.29      48.9     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153193.4      0.29      48.8     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153201.4      0.29      48.6     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153214.4      0.29      48.2     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153223.7      0.29      48.0     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153231.7      0.29      47.8     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153239.9      0.29      47.6     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:46  153247.1      0.29      47.4     242.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  153255.4      0.28      47.3     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153262.3      0.28      47.1     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:47  153271.3      0.28      46.9     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153275.0      0.28      46.7     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153285.7      0.28      46.4     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153293.1      0.28      46.3     242.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153305.9      0.28      46.1     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153308.8      0.28      46.0     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153316.8      0.28      45.8     242.2 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153321.9      0.28      45.7     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153333.6      0.28      45.4     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:47  153342.6      0.28      45.1     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  153352.2      0.28      45.1     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153356.4      0.28      45.0     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:47  153358.3      0.27      45.0     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153370.8      0.27      44.7     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153379.3      0.27      44.6     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153389.2      0.27      44.3     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153400.1      0.27      44.0     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153406.7      0.27      43.8     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153412.8      0.27      43.7     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153427.2      0.27      43.4     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153436.5      0.27      43.3     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153441.3      0.27      43.1     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153447.4      0.27      42.9     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153454.1      0.27      42.8     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153459.4      0.26      42.6     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153465.0      0.26      42.3     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153470.8      0.26      42.2     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  153480.7      0.26      41.9     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:49  153485.7      0.26      41.8     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153492.9      0.26      41.6     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153501.1      0.26      41.4     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153507.8      0.26      41.3     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153515.0      0.26      41.1     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153525.1      0.26      40.9     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153533.6      0.26      40.8     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153538.4      0.26      40.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153543.2      0.26      40.6     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153554.6      0.25      40.5     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153564.7      0.25      40.4     242.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153570.3      0.25      40.4     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153573.8      0.25      40.3     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153581.7      0.25      40.3     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153591.1      0.25      40.1     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153595.3      0.25      40.1     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153606.2      0.25      39.9     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  153609.1      0.25      39.8     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:50  153617.1      0.25      39.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153620.1      0.25      39.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153629.6      0.25      39.2     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:50  153637.9      0.25      39.1     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153647.2      0.25      39.0     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  153657.0      0.24      38.9     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  153661.0      0.24      38.8     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153664.2      0.24      38.7     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  153670.3      0.24      38.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153681.0      0.24      38.5     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153690.0      0.24      38.4     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153695.6      0.24      38.2     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153700.4      0.24      38.1     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153702.2      0.24      38.0     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153712.1      0.24      37.9     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153719.3      0.24      37.7     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153725.1      0.24      37.6     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153729.9      0.24      37.5     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153734.4      0.24      37.4     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153742.7      0.24      37.3     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153746.9      0.24      37.2     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153752.3      0.24      36.9     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153757.6      0.23      36.8     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153766.1      0.23      36.7     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153774.6      0.23      36.7     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153782.3      0.23      36.5     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153788.2      0.23      36.4     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153793.2      0.23      36.3     242.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  153800.4      0.23      36.2     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153806.8      0.23      36.2     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153812.4      0.23      36.1     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153815.8      0.23      36.1     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153819.6      0.23      36.0     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153821.9      0.23      35.9     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153826.5      0.23      35.8     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153833.6      0.23      35.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153838.2      0.23      35.6     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153838.7      0.23      35.6     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153839.0      0.23      35.5     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153835.5      0.23      35.1     242.2                          
    0:01:55  150318.2      0.23      35.1     242.2                          
    0:01:55  150310.5      0.23      35.1     242.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:55  150310.5      0.23      35.1     242.2                          
    0:01:56  150326.4      0.23      34.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:56  150338.1      0.22      34.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:56  150347.7      0.22      34.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150368.5      0.22      34.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150372.7      0.22      34.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150377.0      0.22      33.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150398.0      0.22      33.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150406.0      0.22      33.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:56  150407.3      0.22      33.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:56  150412.1      0.22      33.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150432.3      0.22      32.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  150451.5      0.22      31.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:57  150457.3      0.22      31.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:57  150466.9      0.22      31.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:57  150467.4      0.22      31.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:57  150470.6      0.22      31.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:57  150470.6      0.22      31.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150469.3      0.22      31.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:57  150476.5      0.22      31.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150476.5      0.22      31.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:57  150475.7      0.22      31.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:57  150483.9      0.22      30.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:57  150485.2      0.22      30.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  150486.3      0.22      30.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:57  150487.1      0.22      30.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:58  150492.4      0.22      30.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:58  150496.9      0.22      30.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:58  150499.1      0.22      30.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:58  150506.8      0.22      30.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:58  150511.6      0.22      30.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  150523.0      0.22      30.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:58  150524.6      0.22      30.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:58  150526.5      0.22      29.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:58  150530.5      0.22      29.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:58  150536.0      0.22      29.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:59  150535.8      0.22      29.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:59  150536.8      0.21      29.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:59  150539.8      0.21      29.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:59  150549.9      0.21      29.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150558.1      0.21      29.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:01:59  150561.8      0.21      29.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:59  150561.8      0.21      29.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:59  150565.3      0.21      29.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:59  150565.3      0.21      29.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150566.6      0.21      29.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:59  150566.6      0.21      29.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:59  150571.7      0.21      28.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:59  150574.9      0.21      28.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  150577.3      0.21      28.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:00  150581.5      0.21      28.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150588.7      0.21      28.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150591.4      0.21      28.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150602.0      0.21      28.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150606.0      0.21      28.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  150615.0      0.21      27.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:00  150619.8      0.21      27.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:00  150620.6      0.21      27.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150625.7      0.21      27.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150627.6      0.20      27.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:00  150631.3      0.20      27.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:01  150633.7      0.20      27.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:01  150636.1      0.20      27.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:01  150635.8      0.20      27.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:01  150638.2      0.20      27.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:01  150643.2      0.20      27.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150656.3      0.20      26.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:01  150658.9      0.20      26.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:01  150663.7      0.20      26.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  150664.0      0.20      26.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:01  150668.0      0.20      26.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:01  150683.1      0.20      26.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150693.8      0.19      26.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150693.5      0.19      26.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150693.5      0.19      26.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:02  150708.4      0.19      25.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150711.1      0.19      25.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150711.3      0.19      25.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150716.1      0.19      25.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150727.8      0.19      25.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150727.8      0.19      25.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150730.0      0.19      25.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:02  150731.8      0.19      25.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:03  150736.6      0.19      25.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:03  150743.8      0.19      25.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:03  150755.8      0.19      25.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150755.8      0.19      25.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150760.0      0.19      25.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150766.4      0.19      25.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150767.5      0.19      25.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150770.7      0.19      25.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  150785.3      0.19      24.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  150789.0      0.19      24.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150789.0      0.19      24.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:03  150799.4      0.19      24.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150800.5      0.19      24.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150815.1      0.19      24.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150815.6      0.19      24.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150816.4      0.19      24.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150830.2      0.19      24.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  150835.3      0.19      24.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:04  150835.3      0.19      24.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150835.3      0.19      24.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150840.1      0.18      24.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:04  150840.1      0.18      24.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150845.4      0.18      23.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150848.3      0.18      23.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150852.9      0.18      23.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:05  150861.4      0.18      23.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:05  150869.9      0.18      23.6       0.0                          
    0:02:05  150874.7      0.18      23.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:05  150874.7      0.18      23.5       0.0                          
    0:02:06  150874.7      0.18      23.5       0.0                          
    0:02:11  148398.5      0.18      23.5       0.0                          
    0:02:12  147054.9      0.18      23.6       0.0                          
    0:02:13  147048.0      0.18      23.6       0.0                          
    0:02:13  147046.4      0.18      23.6       0.0                          
    0:02:13  147044.8      0.18      23.6       0.0                          
    0:02:13  147044.8      0.18      23.6       0.0                          
    0:02:14  147044.8      0.18      23.6       0.0                          
    0:02:15  146811.8      0.18      23.9       0.0                          
    0:02:16  146811.2      0.18      23.9       0.0                          
    0:02:16  146811.2      0.18      23.9       0.0                          
    0:02:16  146811.2      0.18      23.9       0.0                          
    0:02:16  146811.2      0.18      23.9       0.0                          
    0:02:16  146811.2      0.18      23.9       0.0                          
    0:02:16  146811.2      0.18      23.9       0.0                          
    0:02:16  146818.2      0.18      23.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:16  146841.0      0.18      23.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:16  146844.5      0.18      23.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:16  146858.1      0.18      23.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:16  146858.6      0.18      23.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:16  146862.6      0.18      23.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:17  146873.8      0.18      23.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  146874.3      0.18      23.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  146881.5      0.18      22.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:17  146887.1      0.18      22.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:17  146901.7      0.18      22.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  146905.4      0.18      22.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:17  146918.4      0.18      22.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  146922.4      0.18      22.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  146922.7      0.18      22.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:17  146923.8      0.18      22.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:17  146925.6      0.18      21.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  146926.7      0.17      21.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:17  146929.1      0.17      21.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:17  146929.6      0.17      21.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:18  146941.3      0.17      21.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:18  146943.5      0.17      21.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:18  146942.4      0.17      21.6       0.0                          
    0:02:22  146853.5      0.17      21.6       0.0                          
    0:02:22  146767.6      0.17      21.6       0.0                          
    0:02:23  146753.3      0.17      21.6       0.0                          
    0:02:23  146744.7      0.17      21.4       0.0                          
    0:02:23  146734.1      0.17      21.2       0.0                          
    0:02:23  146725.9      0.17      21.2       0.0                          
    0:02:23  146724.0      0.17      21.2       0.0                          
    0:02:23  146716.3      0.17      21.2       0.0                          
    0:02:24  146564.7      0.17      21.2       0.0                          
    0:02:24  146412.2      0.17      21.2       0.0                          
    0:02:24  146258.2      0.17      21.2       0.0                          
    0:02:25  146106.6      0.17      21.2       0.0                          
    0:02:25  145954.2      0.17      21.2       0.0                          
    0:02:26  145800.2      0.17      21.2       0.0                          
    0:02:26  145670.9      0.17      21.2       0.0                          
    0:02:27  145662.1      0.17      21.2       0.0                          
    0:02:27  145660.8      0.17      21.2       0.0                          
    0:02:28  145639.5      0.17      21.2       0.0                          
    0:02:28  145637.1      0.17      21.2       0.0                          
    0:02:28  145636.1      0.17      21.2       0.0                          
    0:02:30  145634.2      0.17      21.2       0.0                          
    0:02:31  145624.1      0.18      21.4       0.0                          
    0:02:31  145624.1      0.18      21.4       0.0                          
    0:02:31  145624.1      0.18      21.4       0.0                          
    0:02:31  145624.1      0.18      21.4       0.0                          
    0:02:31  145624.1      0.18      21.4       0.0                          
    0:02:31  145624.1      0.18      21.4       0.0                          
    0:02:31  145628.3      0.17      21.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:31  145647.0      0.17      21.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:31  145648.0      0.17      21.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:31  145654.9      0.17      20.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:31  145655.5      0.17      20.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:31  145662.9      0.17      20.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:32  145664.0      0.17      20.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:32  145664.5      0.17      20.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:32  145664.8      0.17      20.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  145668.8      0.17      20.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:32  145676.8      0.17      20.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:32  145679.4      0.17      20.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:32  145680.2      0.17      20.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:32  145684.5      0.17      20.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:32  145684.5      0.17      20.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:32  145688.2      0.17      20.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:32  145706.3      0.17      20.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  145706.8      0.17      20.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:33  145712.9      0.17      20.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:33  145714.0      0.17      20.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:33  145714.0      0.17      20.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:33  145712.1      0.17      20.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  145715.1      0.17      20.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  145715.6      0.17      20.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:33  145718.0      0.17      19.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:33  145717.7      0.17      19.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:33  145717.7      0.17      19.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  145718.8      0.17      19.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:33  145719.9      0.16      19.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:33  145719.9      0.16      19.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:34  145719.9      0.16      19.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:34  145720.6      0.16      19.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:34  145720.6      0.16      19.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:34  145729.7      0.16      19.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:34  145729.7      0.16      19.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:34  145730.0      0.16      19.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:34  145730.5      0.16      19.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:34  145730.8      0.16      19.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:34  145743.8      0.16      19.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  145747.2      0.16      19.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  145748.6      0.16      19.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:35  145752.8      0.16      19.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:35  145759.0      0.16      19.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:35  145759.2      0.16      19.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:35  145759.2      0.16      19.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:35  145759.8      0.16      19.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:35  145759.8      0.16      19.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:35  145759.8      0.16      19.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:35  145760.3      0.16      19.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:35  145760.8      0.16      19.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:36  145762.4      0.16      19.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:36  145767.5      0.16      19.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:36  145775.4      0.16      18.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:36  145776.5      0.16      18.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:36  145777.0      0.16      18.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:36  145782.6      0.16      18.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:36  145783.7      0.16      18.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:36  145783.7      0.16      18.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:36  145784.2      0.16      18.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:36  145797.3      0.16      18.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:36  145800.7      0.16      18.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:36  145804.7      0.16      18.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:37  145810.0      0.16      18.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:37  145810.0      0.16      18.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:37  145810.0      0.16      18.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:37  145810.0      0.16      18.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:37  145822.5      0.16      18.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:37  145822.5      0.16      18.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:37  145826.8      0.16      18.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:38  145827.8      0.16      18.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:38  145830.2      0.15      18.1       0.0                          
    0:02:38  145835.0      0.15      18.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:38  145838.5      0.15      18.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:38  145840.3      0.15      18.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:38  145840.3      0.15      18.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:38  145840.9      0.15      18.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:38  145840.9      0.15      18.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:38  145851.8      0.15      17.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:39  145853.1      0.15      17.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:39  145855.5      0.15      17.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:39  145856.0      0.15      17.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:39  145855.8      0.15      17.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:39  145855.8      0.15      17.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:39  145859.5      0.15      17.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:39  145876.3      0.15      17.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:39  145877.3      0.15      17.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:39  145878.7      0.15      17.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:40  145880.2      0.15      17.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:40  145880.2      0.15      17.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:40  145881.3      0.15      17.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  145890.9      0.15      17.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  145890.9      0.15      17.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  145891.7      0.15      17.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:40  145893.3      0.15      17.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:40  145894.1      0.15      17.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:40  145906.6      0.15      17.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:40  145908.4      0.15      17.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:40  145908.4      0.15      17.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:41  145908.4      0.15      17.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:41  145909.2      0.15      17.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:41  145911.4      0.15      17.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:41  145912.7      0.15      17.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:41  145913.5      0.15      17.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:41  145914.0      0.15      17.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:41  145924.4      0.15      16.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:41  145924.4      0.15      16.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:41  145925.5      0.15      16.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:42  145927.1      0.15      16.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:42  145930.5      0.15      16.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  145930.5      0.15      16.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:42  145935.6      0.15      16.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:42  145934.8      0.15      16.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:42  145939.3      0.15      16.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:42  145951.5      0.14      16.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:42  145963.2      0.14      16.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:42  145969.1      0.14      16.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:43  145978.7      0.14      16.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:43  145989.0      0.14      16.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:43  145994.9      0.14      16.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:43  146001.5      0.14      16.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:43  146011.1      0.14      16.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:43  146019.9      0.14      15.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:43  146029.7      0.14      15.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:43  146031.6      0.14      15.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:43  146040.6      0.13      15.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:44  146049.4      0.13      15.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:44  146052.4      0.13      15.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:44  146061.9      0.13      15.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:44  146070.2      0.13      15.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:44  146075.2      0.13      15.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  146084.3      0.13      15.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  146091.5      0.13      15.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:44  146100.8      0.13      15.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:44  146103.2      0.13      15.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:44  146108.7      0.13      14.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:45  146114.6      0.13      14.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:45  146119.4      0.13      14.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:45  146125.2      0.13      14.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:45  146130.8      0.13      14.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:45  146138.0      0.13      14.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:45  146145.5      0.12      14.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:45  146151.0      0.12      14.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:45  146151.0      0.12      14.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:45  146157.7      0.12      14.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:45  146161.4      0.12      14.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:45  146168.9      0.12      14.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:45  146172.3      0.12      14.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:46  146173.1      0.12      14.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:02:46  146175.8      0.12      14.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:46  146183.0      0.12      13.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:46  146189.6      0.12      13.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:46  146194.7      0.12      13.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:46  146198.1      0.12      13.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:48  146201.0      0.12      13.7       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1547 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 01:08:50 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              63167.818490
Buf/Inv area:                     3070.171992
Noncombinational area:           83033.227122
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                146201.045612
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 01:08:58 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  38.5650 mW   (93%)
  Net Switching Power  =   2.8898 mW    (7%)
                         ---------
Total Dynamic Power    =  41.4548 mW  (100%)

Cell Leakage Power     =   3.0586 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.7344e+04          469.6826        1.4027e+06        3.9216e+04  (  88.10%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.2194e+03        2.4202e+03        1.6559e+06        5.2954e+03  (  11.90%)
--------------------------------------------------------------------------------------------------
Total          3.8563e+04 uW     2.8899e+03 uW     3.0586e+06 nW     4.4512e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 01:08:58 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[5].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[5].path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE20_LOGSIZE5_30)
                                                          0.00       0.22 f
  path/genblk1[5].path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE20_30)
                                                          0.00       0.22 f
  path/genblk1[5].path/path/in0[1] (mac_b16_g1_15)        0.00       0.22 f
  path/genblk1[5].path/path/mult_21/a[1] (mac_b16_g1_15_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[5].path/path/mult_21/U798/ZN (INV_X1)      0.03       0.25 r
  path/genblk1[5].path/path/mult_21/U784/Z (XOR2_X1)      0.06       0.31 r
  path/genblk1[5].path/path/mult_21/U783/ZN (NAND2_X1)
                                                          0.03       0.34 f
  path/genblk1[5].path/path/mult_21/U711/Z (BUF_X1)       0.04       0.38 f
  path/genblk1[5].path/path/mult_21/U888/ZN (OAI22_X1)
                                                          0.05       0.43 r
  path/genblk1[5].path/path/mult_21/U187/S (HA_X1)        0.05       0.48 f
  path/genblk1[5].path/path/mult_21/U700/ZN (NAND2_X1)
                                                          0.04       0.53 r
  path/genblk1[5].path/path/mult_21/U702/ZN (NAND3_X1)
                                                          0.04       0.57 f
  path/genblk1[5].path/path/mult_21/U707/ZN (NAND2_X1)
                                                          0.03       0.60 r
  path/genblk1[5].path/path/mult_21/U703/ZN (NAND3_X1)
                                                          0.04       0.64 f
  path/genblk1[5].path/path/mult_21/U733/ZN (NAND2_X1)
                                                          0.04       0.67 r
  path/genblk1[5].path/path/mult_21/U736/ZN (NAND3_X1)
                                                          0.04       0.71 f
  path/genblk1[5].path/path/mult_21/U752/ZN (NAND2_X1)
                                                          0.04       0.75 r
  path/genblk1[5].path/path/mult_21/U581/ZN (NAND3_X1)
                                                          0.04       0.78 f
  path/genblk1[5].path/path/mult_21/U794/ZN (NAND2_X1)
                                                          0.04       0.82 r
  path/genblk1[5].path/path/mult_21/U797/ZN (NAND3_X1)
                                                          0.04       0.86 f
  path/genblk1[5].path/path/mult_21/U642/ZN (NAND2_X1)
                                                          0.03       0.89 r
  path/genblk1[5].path/path/mult_21/U599/ZN (NAND3_X1)
                                                          0.05       0.93 f
  path/genblk1[5].path/path/mult_21/U546/ZN (NAND2_X1)
                                                          0.04       0.97 r
  path/genblk1[5].path/path/mult_21/U622/ZN (NAND3_X1)
                                                          0.03       1.00 f
  path/genblk1[5].path/path/mult_21/U802/ZN (NAND2_X1)
                                                          0.03       1.04 r
  path/genblk1[5].path/path/mult_21/U804/ZN (NAND3_X1)
                                                          0.04       1.07 f
  path/genblk1[5].path/path/mult_21/U808/ZN (NAND2_X1)
                                                          0.03       1.10 r
  path/genblk1[5].path/path/mult_21/U810/ZN (NAND3_X1)
                                                          0.03       1.14 f
  path/genblk1[5].path/path/mult_21/U70/CO (FA_X1)        0.09       1.23 f
  path/genblk1[5].path/path/mult_21/U69/CO (FA_X1)        0.10       1.32 f
  path/genblk1[5].path/path/mult_21/U837/ZN (NAND2_X1)
                                                          0.04       1.37 r
  path/genblk1[5].path/path/mult_21/U839/ZN (NAND3_X1)
                                                          0.04       1.40 f
  path/genblk1[5].path/path/mult_21/U842/ZN (NAND2_X1)
                                                          0.04       1.44 r
  path/genblk1[5].path/path/mult_21/U845/ZN (NAND3_X1)
                                                          0.04       1.48 f
  path/genblk1[5].path/path/mult_21/U671/ZN (NAND2_X1)
                                                          0.03       1.51 r
  path/genblk1[5].path/path/mult_21/U664/ZN (NAND3_X1)
                                                          0.04       1.55 f
  path/genblk1[5].path/path/mult_21/U721/ZN (NAND2_X1)
                                                          0.04       1.58 r
  path/genblk1[5].path/path/mult_21/U600/ZN (NAND3_X1)
                                                          0.04       1.62 f
  path/genblk1[5].path/path/mult_21/U686/ZN (NAND2_X1)
                                                          0.04       1.66 r
  path/genblk1[5].path/path/mult_21/U674/ZN (NAND3_X1)
                                                          0.04       1.69 f
  path/genblk1[5].path/path/mult_21/U745/ZN (NAND2_X1)
                                                          0.04       1.73 r
  path/genblk1[5].path/path/mult_21/U696/ZN (NAND3_X1)
                                                          0.04       1.77 f
  path/genblk1[5].path/path/mult_21/U545/ZN (NAND2_X1)
                                                          0.04       1.81 r
  path/genblk1[5].path/path/mult_21/U618/ZN (NAND3_X1)
                                                          0.04       1.85 f
  path/genblk1[5].path/path/mult_21/U544/ZN (NAND2_X1)
                                                          0.03       1.88 r
  path/genblk1[5].path/path/mult_21/U660/ZN (NAND3_X1)
                                                          0.03       1.91 f
  path/genblk1[5].path/path/mult_21/U715/ZN (NAND2_X1)
                                                          0.03       1.95 r
  path/genblk1[5].path/path/mult_21/U601/ZN (NAND3_X1)
                                                          0.04       1.98 f
  path/genblk1[5].path/path/mult_21/U633/ZN (NAND2_X1)
                                                          0.04       2.02 r
  path/genblk1[5].path/path/mult_21/U603/ZN (NAND3_X1)
                                                          0.04       2.06 f
  path/genblk1[5].path/path/mult_21/U740/ZN (NAND2_X1)
                                                          0.04       2.09 r
  path/genblk1[5].path/path/mult_21/U742/ZN (NAND3_X1)
                                                          0.04       2.13 f
  path/genblk1[5].path/path/mult_21/U693/ZN (NAND2_X1)
                                                          0.04       2.17 r
  path/genblk1[5].path/path/mult_21/U680/ZN (NAND3_X1)
                                                          0.04       2.21 f
  path/genblk1[5].path/path/mult_21/U826/ZN (NAND2_X1)
                                                          0.04       2.24 r
  path/genblk1[5].path/path/mult_21/U828/ZN (NAND3_X1)
                                                          0.04       2.28 f
  path/genblk1[5].path/path/mult_21/U830/ZN (NAND2_X1)
                                                          0.04       2.32 r
  path/genblk1[5].path/path/mult_21/U683/ZN (NAND3_X1)
                                                          0.04       2.35 f
  path/genblk1[5].path/path/mult_21/U815/ZN (NAND2_X1)
                                                          0.04       2.39 r
  path/genblk1[5].path/path/mult_21/U817/ZN (NAND3_X1)
                                                          0.04       2.43 f
  path/genblk1[5].path/path/mult_21/U819/ZN (NAND2_X1)
                                                          0.04       2.47 r
  path/genblk1[5].path/path/mult_21/U821/ZN (NAND3_X1)
                                                          0.04       2.50 f
  path/genblk1[5].path/path/mult_21/U584/ZN (NAND2_X1)
                                                          0.03       2.53 r
  path/genblk1[5].path/path/mult_21/U579/ZN (AND3_X1)     0.05       2.58 r
  path/genblk1[5].path/path/mult_21/product[31] (mac_b16_g1_15_DW_mult_tc_0)
                                                          0.00       2.58 r
  path/genblk1[5].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.59 r
  data arrival time                                                  2.59

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  path/genblk1[5].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.50 r
  library setup time                                     -0.03       2.47
  data required time                                                 2.47
  --------------------------------------------------------------------------
  data required time                                                 2.47
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
