Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\16.1\pong\pong.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\16.1\pong\pong --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading pong/pong.qsys
Progress: Reading input file
Progress: Adding aleatorio [altera_avalon_pio 16.1]
Progress: Parameterizing module aleatorio
Progress: Adding ana_barra_d [altera_avalon_pio 16.1]
Progress: Parameterizing module ana_barra_d
Progress: Adding ana_barra_e [altera_avalon_pio 16.1]
Progress: Parameterizing module ana_barra_e
Progress: Adding barra_d_y [altera_avalon_pio 16.1]
Progress: Parameterizing module barra_d_y
Progress: Adding barra_e_y [altera_avalon_pio 16.1]
Progress: Parameterizing module barra_e_y
Progress: Adding bola_x [altera_avalon_pio 16.1]
Progress: Parameterizing module bola_x
Progress: Adding bola_y [altera_avalon_pio 16.1]
Progress: Parameterizing module bola_y
Progress: Adding busy [altera_avalon_pio 16.1]
Progress: Parameterizing module busy
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding div [div 1.0]
Progress: Parameterizing module div
Progress: Adding iniciar [altera_avalon_pio 16.1]
Progress: Parameterizing module iniciar
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd [lcd 1.0]
Progress: Parameterizing module lcd
Progress: Adding memoria [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module memoria
Progress: Adding mul_0 [mul 1.0]
Progress: Parameterizing module mul_0
Progress: Adding nios [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios
Progress: Adding resto [resto 1.0]
Progress: Parameterizing module resto
Progress: Adding rst [altera_avalon_pio 16.1]
Progress: Parameterizing module rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pong.aleatorio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: pong.ana_barra_d: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: pong.ana_barra_e: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: pong.iniciar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: pong.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: pong.mul_0.nios_custom_instruction_slave: Signal dataa[16] of type dataa must have width [32]
Warning: pong.mul_0.nios_custom_instruction_slave: Signal datab[16] of type datab must have width [32]
Warning: pong.nios: Nios II Classic cores are no longer recommended for new projects
Info: pong.rst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\16.1\pong\pong.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\16.1\pong\pong\synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading pong/pong.qsys
Progress: Reading input file
Progress: Adding aleatorio [altera_avalon_pio 16.1]
Progress: Parameterizing module aleatorio
Progress: Adding ana_barra_d [altera_avalon_pio 16.1]
Progress: Parameterizing module ana_barra_d
Progress: Adding ana_barra_e [altera_avalon_pio 16.1]
Progress: Parameterizing module ana_barra_e
Progress: Adding barra_d_y [altera_avalon_pio 16.1]
Progress: Parameterizing module barra_d_y
Progress: Adding barra_e_y [altera_avalon_pio 16.1]
Progress: Parameterizing module barra_e_y
Progress: Adding bola_x [altera_avalon_pio 16.1]
Progress: Parameterizing module bola_x
Progress: Adding bola_y [altera_avalon_pio 16.1]
Progress: Parameterizing module bola_y
Progress: Adding busy [altera_avalon_pio 16.1]
Progress: Parameterizing module busy
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding div [div 1.0]
Progress: Parameterizing module div
Progress: Adding iniciar [altera_avalon_pio 16.1]
Progress: Parameterizing module iniciar
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd [lcd 1.0]
Progress: Parameterizing module lcd
Progress: Adding memoria [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module memoria
Progress: Adding mul_0 [mul 1.0]
Progress: Parameterizing module mul_0
Progress: Adding nios [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios
Progress: Adding resto [resto 1.0]
Progress: Parameterizing module resto
Progress: Adding rst [altera_avalon_pio 16.1]
Progress: Parameterizing module rst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pong.aleatorio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: pong.ana_barra_d: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: pong.ana_barra_e: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: pong.iniciar: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: pong.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: pong.mul_0.nios_custom_instruction_slave: Signal dataa[16] of type dataa must have width [32]
Warning: pong.mul_0.nios_custom_instruction_slave: Signal datab[16] of type datab must have width [32]
Warning: pong.nios: Nios II Classic cores are no longer recommended for new projects
Info: pong.rst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: pong: Generating pong "pong" for QUARTUS_SYNTH
Warning: pong: "No matching role found for nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: pong: "No matching role found for nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: aleatorio: Starting RTL generation for module 'pong_aleatorio'
Info: aleatorio:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pong_aleatorio --dir=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0001_aleatorio_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0001_aleatorio_gen//pong_aleatorio_component_configuration.pl  --do_build_sim=0  ]
Info: aleatorio: Done RTL generation for module 'pong_aleatorio'
Info: aleatorio: "pong" instantiated altera_avalon_pio "aleatorio"
Info: barra_d_y: Starting RTL generation for module 'pong_barra_d_y'
Info: barra_d_y:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pong_barra_d_y --dir=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0002_barra_d_y_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0002_barra_d_y_gen//pong_barra_d_y_component_configuration.pl  --do_build_sim=0  ]
Info: barra_d_y: Done RTL generation for module 'pong_barra_d_y'
Info: barra_d_y: "pong" instantiated altera_avalon_pio "barra_d_y"
Info: busy: Starting RTL generation for module 'pong_busy'
Info: busy:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pong_busy --dir=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0003_busy_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0003_busy_gen//pong_busy_component_configuration.pl  --do_build_sim=0  ]
Info: busy: Done RTL generation for module 'pong_busy'
Info: busy: "pong" instantiated altera_avalon_pio "busy"
Info: div: "pong" instantiated div "div"
Info: jtag_uart: Starting RTL generation for module 'pong_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=pong_jtag_uart --dir=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0005_jtag_uart_gen//pong_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'pong_jtag_uart'
Info: jtag_uart: "pong" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: lcd: "pong" instantiated lcd "lcd"
Info: memoria: Starting RTL generation for module 'pong_memoria'
Info: memoria:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pong_memoria --dir=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0007_memoria_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0007_memoria_gen//pong_memoria_component_configuration.pl  --do_build_sim=0  ]
Info: memoria: Done RTL generation for module 'pong_memoria'
Info: memoria: "pong" instantiated altera_avalon_onchip_memory2 "memoria"
Info: mul_0: "pong" instantiated mul "mul_0"
Info: nios: Starting RTL generation for module 'pong_nios'
Info: nios:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=pong_nios --dir=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0009_nios_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/sarah/AppData/Local/Temp/alt7581_2248266732729262736.dir/0009_nios_gen//pong_nios_processor_configuration.pl  --do_build_sim=0  ]
Info: nios: # 2018.02.19 18:16:32 (*) Starting Nios II generation
Info: nios: # 2018.02.19 18:16:32 (*)   Checking for plaintext license.
Info: nios: # 2018.02.19 18:16:34 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64
Info: nios: # 2018.02.19 18:16:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios: # 2018.02.19 18:16:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios: # 2018.02.19 18:16:34 (*)   Plaintext license not found.
Info: nios: # 2018.02.19 18:16:34 (*)   No license required to generate encrypted Nios II/e.
Info: nios: # 2018.02.19 18:16:34 (*)   Elaborating CPU configuration settings
Info: nios: # 2018.02.19 18:16:34 (*)   Creating all objects for CPU
Info: nios: # 2018.02.19 18:16:37 (*)   Generating RTL from CPU objects
Info: nios: # 2018.02.19 18:16:37 (*)   Creating plain-text RTL
Info: nios: # 2018.02.19 18:16:39 (*) Done Nios II generation
Info: nios: Done RTL generation for module 'pong_nios'
Info: nios: "pong" instantiated altera_nios2_qsys "nios"
Info: resto: "pong" instantiated resto "resto"
Info: nios_custom_instruction_master_translator: "pong" instantiated altera_customins_master_translator "nios_custom_instruction_master_translator"
Info: nios_custom_instruction_master_multi_xconnect: "pong" instantiated altera_customins_xconnect "nios_custom_instruction_master_multi_xconnect"
Info: nios_custom_instruction_master_multi_slave_translator0: "pong" instantiated altera_customins_slave_translator "nios_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "pong" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "pong" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "pong" instantiated altera_reset_controller "rst_controller"
Info: nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/intelFPGA_lite/16.1/pong/pong/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: pong: Done "pong" with 37 modules, 53 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
