# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do DataPath_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA/Projeto/Fase3/IMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:59 on Jun 03,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA/Projeto/Fase3/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture behavioral of IMemory
# End time: 09:48:59 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:17 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behavioral of ALU
# End time: 09:49:17 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Dec3_8.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:18 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Dec3_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Dec3_8
# -- Compiling architecture behavioral of Dec3_8
# End time: 09:49:18 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/DMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:19 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/DMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMemory
# -- Compiling architecture behavioral of DMemory
# End time: 09:49:19 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/IMemory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:20 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/IMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMemory
# -- Compiling architecture behavioral of IMemory
# End time: 09:49:21 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Mux2_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:21 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2_1
# -- Compiling architecture behavioral of Mux2_1
# End time: 09:49:21 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Mux8_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:22 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Mux8_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mux8_1
# -- Compiling architecture behavioral of Mux8_1
# End time: 09:49:22 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/PC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:29 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture behavioral of PC
# End time: 09:49:29 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:30 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reg
# -- Compiling architecture behavioral of Reg
# End time: 09:49:30 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Regs.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:31 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Regs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Regs
# -- Compiling architecture behavioral of Regs
# -- Loading package NUMERIC_STD
# -- Loading entity Dec3_8
# -- Loading entity Reg
# -- Loading entity Mux8_1
# End time: 09:49:31 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/SignExtend.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:31 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/SignExtend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtend
# -- Compiling architecture behavioral of SignExtend
# End time: 09:49:32 on Jun 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/ControlUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/ControlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ControlUnit
# -- Compiling architecture behavioral of ControlUnit
# End time: 09:49:34 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/DataPath.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:35 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DataPath
# -- Compiling architecture shell of DataPath
# -- Loading entity PC
# -- Loading entity Mux2_1
# -- Loading entity ALU
# -- Loading entity DMemory
# -- Loading entity IMemory
# -- Loading entity SignExtend
# -- Loading entity Regs
# End time: 09:49:35 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Fase3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:36 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Fase3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Fase3
# -- Compiling architecture behavioral of Fase3
# -- Loading entity ControlUnit
# -- Loading entity PC
# -- Loading entity Mux2_1
# -- Loading entity ALU
# -- Loading entity DMemory
# -- Loading entity IMemory
# -- Loading entity SignExtend
# -- Loading entity Regs
# End time: 09:49:36 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Fase3_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:37 on Jun 03,2020
# vcom -reportprogress 300 -work work C:/intelFPGA/Projeto/Fase3/Fase3_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Fase3_Tb
# -- Compiling architecture stimulus of Fase3_Tb
# -- Loading entity Fase3
# End time: 09:49:37 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fase3_tb(stimulus)
# vsim work.fase3_tb(stimulus) 
# Start time: 09:49:51 on Jun 03,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.fase3_tb(stimulus)
# Loading work.fase3(behavioral)
# Loading work.controlunit(behavioral)
# Loading work.pc(behavioral)
# Loading work.mux2_1(behavioral)
# Loading work.alu(behavioral)
# Loading work.dmemory(behavioral)
# Loading work.imemory(behavioral)
# Loading work.signextend(behavioral)
# Loading work.regs(behavioral)
# Loading work.dec3_8(behavioral)
# Loading work.reg(behavioral)
# Loading work.mux8_1(behavioral)
add wave -position end  sim:/fase3_tb/s_reset
add wave -position end  sim:/fase3_tb/s_clock
add wave -position end  sim:/fase3_tb/control_unit/Pc/cnt
add wave -position end  sim:/fase3_tb/control_unit/ALU/res
add wave -position end  sim:/fase3_tb/control_unit/DMemory/ReadData
add wave -position end  sim:/fase3_tb/control_unit/IMemory/RD
add wave -position end  sim:/fase3_tb/control_unit/SignExtend/output
add wave -position end  sim:/fase3_tb/control_unit/Regs/dec3_8/dataOut
add wave -position end  sim:/fase3_tb/control_unit/Regs/Reg_0/dataOut
add wave -position end  sim:/fase3_tb/control_unit/Regs/Reg_1/dataOut
add wave -position end  sim:/fase3_tb/control_unit/Regs/Reg_2/dataOut
add wave -position end  sim:/fase3_tb/control_unit/Regs/Reg_3/dataOut
add wave -position end  sim:/fase3_tb/control_unit/Regs/Reg_4/dataOut
add wave -position end  sim:/fase3_tb/control_unit/Regs/Reg_5/dataOut
add wave -position end  sim:/fase3_tb/control_unit/Regs/Reg_6/dataOut
add wave -position end  sim:/fase3_tb/control_unit/Regs/Reg_7/dataOut
add wave -position end  sim:/fase3_tb/control_unit/Regs/Mux8_1_0/dataOut
add wave -position end  sim:/fase3_tb/control_unit/Regs/Mux8_1_1/dataOut
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fase3_tb/control_unit/DMemory
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fase3_tb/control_unit/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 1  Instance: /fase3_tb/control_unit/IMemory
# End time: 11:56:52 on Jun 03,2020, Elapsed time: 2:07:01
# Errors: 0, Warnings: 3
