WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1286307 cumulative IPC: 3.887 (Simulation time: 00 hr 00 min 23 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1286307 cumulative IPC: 3.887 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 83439376 heartbeat IPC: 0.1198 cumulative IPC: 0.06086 (Simulation time: 00 hr 07 min 04 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 82153071 cumulative IPC: 0.06086 (Simulation time: 00 hr 07 min 04 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 82153071 cumulative IPC: 0.06086 (Simulation time: 00 hr 07 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06086 instructions: 5000000 cycles: 82153071
CPU 0 Branch Prediction Accuracy: 90.85% MPKI: 27.89 Average ROB Occupancy at Mispredict: 16.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.268
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 27.6
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     750736 HIT:     305104 MISS:     445632
LLC LOAD         ACCESS:     705441 HIT:     268418 MISS:     437023
LLC RFO          ACCESS:        479 HIT:        277 MISS:        202
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      27920 HIT:      27920 MISS:          0
LLC TRANSLATION  ACCESS:      16896 HIT:       8489 MISS:       8407
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 574.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1391796 HIT:     161030 MISS:    1230766
cpu0_DTLB LOAD         ACCESS:    1391796 HIT:     161030 MISS:    1230766
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.24 cycles
cpu0_ITLB TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1541000 HIT:     141664 MISS:    1399336
cpu0_L1D LOAD         ACCESS:    1465546 HIT:      86344 MISS:    1379202
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      56301 HIT:      54998 MISS:       1303
cpu0_L1D TRANSLATION  ACCESS:      19153 HIT:        322 MISS:      18831
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 200.6 cycles
cpu0_L1I TOTAL        ACCESS:          8 HIT:          5 MISS:          3
cpu0_L1I LOAD         ACCESS:          8 HIT:          5 MISS:          3
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 240.7 cycles
cpu0_L2C TOTAL        ACCESS:     970408 HIT:     247593 MISS:     722815
cpu0_L2C LOAD         ACCESS:     920135 HIT:     214695 MISS:     705440
cpu0_L2C RFO          ACCESS:        780 HIT:        301 MISS:        479
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      30684 HIT:      30684 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      18809 HIT:       1913 MISS:      16896
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 374.6 cycles
cpu0_STLB TOTAL        ACCESS:     869181 HIT:     855129 MISS:      14052
cpu0_STLB LOAD         ACCESS:     869181 HIT:     855129 MISS:      14052
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 542.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3322
  ROW_BUFFER_MISS:     442109
 AVG DBUS CONGESTED CYCLE: 3.988
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1404
  FULL:      23637
